INFO-FLOW: Workspace E:/NTU/111_1/HLS/LabC/FAST/solution1 opened at Fri Nov 11 19:45:43 +0800 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: E:/Xilinx_2021.2/Vitis_HLS/2021.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: E:/Xilinx_2021.2/Vivado/2021.2/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 5.031 sec.
Execute       source E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.159 sec.
Execute         source E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.224 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 5.311 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -version=2.0.1 
INFO: [HLS 200-1464] Running solution command: config_export -version=2.0.1
Execute     config_export -version=2.0.1 
Command   open_solution done; 5.403 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute       source E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute     source E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.154 sec.
Execute       source E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.216 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.315 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -version 2.0.1 
INFO: [HLS 200-1510] Running: config_export -version 2.0.1 
Execute   source ./FAST/solution1/directives.tcl 
Execute     set_directive_top -name fast_accel fast_accel 
INFO: [HLS 200-1510] Running: set_directive_top -name fast_accel fast_accel 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-10] Analyzing design file 'FAST/solution1/fast.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling FAST/solution1/fast.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr E:/Xilinx_2021.2/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang FAST/solution1/fast.cpp -foptimization-record-file=E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/fast.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot E:/Xilinx_2021.2/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot -I E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/fast.pp.0.cpp -hls-platform-db-name=E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow > E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/fast.cpp.clang.out.log 2> E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/fast.cpp.clang.err.log 
Command       ap_eval done; 0.374 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.4 seconds per iteration
Execute       set_directive_top fast_accel -name=fast_accel 
Execute       source E:/Xilinx_2021.2/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source E:/Xilinx_2021.2/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source E:/Xilinx_2021.2/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr E:/Xilinx_2021.2/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/fast.pp.0.cpp -hls-platform-db-name=E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow > E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/clang.out.log 2> E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 1.048 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/fast.pp.0.cpp std=gnu++14 -target fpga  -directive=E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec E:/Xilinx_2021.2/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/.systemc_flag -fix-errors E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.897 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/fast.pp.0.cpp std=gnu++14 -target fpga  -directive=E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec E:/Xilinx_2021.2/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/all.directive.json -fix-errors E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 1.186 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert -desc constantarray_remove-assert E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/fast.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec E:/Xilinx_2021.2/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.859 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/fast.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr E:/Xilinx_2021.2/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/fast.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/fast.pp.0.cpp.clang-tidy.loop-label.out.log 2> E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/fast.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 1.429 sec.
Execute         source E:/Xilinx_2021.2/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 1.475 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr E:/Xilinx_2021.2/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/fast.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/fast.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/fast.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/fast.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.877 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr E:/Xilinx_2021.2/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/fast.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/fast.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot -I E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/fast.bc -hls-platform-db-name=E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow > E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/fast.pp.0.cpp.clang.out.log 2> E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/fast.pp.0.cpp.clang.err.log 
Command       ap_eval done; 1.065 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 7.961 seconds; current allocated memory: 1.255 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/a.g.ld.0.bc -args  "E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/fast.g.bc"  
Execute         ap_eval exec -ignorestderr E:/Xilinx_2021.2/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/llvm-link E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/fast.g.bc -o E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/a.g.ld.0.bc > E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/a.g.ld.1.lower.bc -args E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr E:/Xilinx_2021.2/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/a.g.ld.1.lower.bc > E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/a.g.ld.2.m1.bc -args E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed E:/Xilinx_2021.2/Vitis_HLS/2021.2/win64/lib/libhlsm_39.bc E:/Xilinx_2021.2/Vitis_HLS/2021.2/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr E:/Xilinx_2021.2/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/llvm-link E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed E:/Xilinx_2021.2/Vitis_HLS/2021.2/win64/lib/libhlsm_39.bc E:/Xilinx_2021.2/Vitis_HLS/2021.2/win64/lib/libhlsmc++_39.bc -o E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/a.g.ld.2.m1.bc > E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 2.664 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.667 sec.
Execute       run_link_or_opt -opt -out E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=fast_accel -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr E:/Xilinx_2021.2/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=fast_accel -reflow-float-conversion -o E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/a.g.ld.3.fpc.bc > E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 1.041 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.045 sec.
Execute       run_link_or_opt -out E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/a.g.ld.4.m2.bc -args E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed E:/Xilinx_2021.2/Vitis_HLS/2021.2/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr E:/Xilinx_2021.2/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/llvm-link E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed E:/Xilinx_2021.2/Vitis_HLS/2021.2/win64/lib/libfloatconversion_39.bc -o E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/a.g.ld.4.m2.bc > E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
Command         ap_eval done; 0.112 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.113 sec.
Execute       run_link_or_opt -opt -out E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=fast_accel 
Execute         ap_eval exec -ignorestderr E:/Xilinx_2021.2/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=fast_accel -o E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/a.g.ld.5.gdce.bc > E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_compile -instruction_warning_threshold 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       get_config_array_partition -throughput_driven 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr E:/Xilinx_2021.2/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=fast_accel -mllvm -hls-db-dir -mllvm E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshhold=200000 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-disaggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow > E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 0.513 sec.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<16, false>(ap_int_base<16, false> const&, int)' (E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<16, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<16, false>(ap_int_base<16, false> const&, int)' (E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<16, false>::operator++(int)' (E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<16>::ap_uint<16, false>(ap_int_base<16, false> const&)' into 'ap_int_base<16, false>::operator++(int)' (E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:925:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>& ap_int_base<16, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<16, false>::operator++(int)' (E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int<17>::ap_int<17, true>(ap_int_base<17, true> const&)' into 'ap_int_base<16, false>::RType<32, true>::div operator/<16, false, 32, true>(ap_int_base<16, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1558:371)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<16, false>::RType<($_0)32, true>::div operator/<16, false>(ap_int_base<16, false> const&, int)' (E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1655:2052)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<32, true>::div operator/<16, false, 32, true>(ap_int_base<16, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<16, false>::RType<($_0)32, true>::div operator/<16, false>(ap_int_base<16, false> const&, int)' (E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1655:2050)
INFO: [HLS 214-131] Inlining function 'ap_uint<16>::ap_uint<16, false>(ap_int_base<16, false> const&)' into 'ap_int_base<16, false>::RType<32, true>::mod operator%<16, false, 32, true>(ap_int_base<16, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1559:371)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<16, false>::RType<($_0)32, true>::mod operator%<16, false>(ap_int_base<16, false> const&, int)' (E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1655:2573)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<32, true>::mod operator%<16, false, 32, true>(ap_int_base<16, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<16, false>::RType<($_0)32, true>::mod operator%<16, false>(ap_int_base<16, false> const&, int)' (E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1655:2571)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<16, false>(ap_int_base<16, false> const&)' into 'ap_int_base<16, false>::RType<32, true>::minus operator-<16, false, 32, true>(ap_int_base<16, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:341)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<16, false>::RType<32, true>::minus operator-<16, false, 32, true>(ap_int_base<16, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<16, false>::RType<32, true>::minus operator-<16, false, 32, true>(ap_int_base<16, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<16, false>::RType<($_0)32, true>::minus operator-<16, false>(ap_int_base<16, false> const&, int)' (E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1655:1531)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<32, true>::minus operator-<16, false, 32, true>(ap_int_base<16, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<16, false>::RType<($_0)32, true>::minus operator-<16, false>(ap_int_base<16, false> const&, int)' (E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1655:1529)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::RType<8, false>::minus operator-<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' (E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:341)
INFO: [HLS 214-131] Inlining function 'ap_int<9>::ap_int<9, true>(ap_int_base<9, true> const&)' into 'ap_int_base<8, false>::RType<8, false>::minus operator-<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' (E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:555)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::RType<8, false>::minus operator-<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' (E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541:430)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<16, false>(ap_int_base<16, false> const&)' into 'ap_int_base<16, false>::RType<32, true>::plus operator+<16, false, 32, true>(ap_int_base<16, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_int<33>::ap_int<33, true>(ap_int_base<33, true> const&)' into 'ap_int_base<16, false>::RType<32, true>::plus operator+<16, false, 32, true>(ap_int_base<16, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:551)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::ap_int_base<32, true>(ap_int_base<32, true> const&)' into 'ap_int_base<16, false>::RType<32, true>::plus operator+<16, false, 32, true>(ap_int_base<16, false> const&, ap_int_base<32, true> const&)' (E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'ap_int_base<16, false>::RType<($_0)32, true>::plus operator+<16, false>(ap_int_base<16, false> const&, int)' (E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1655:1006)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<32, true>::plus operator+<16, false, 32, true>(ap_int_base<16, false> const&, ap_int_base<32, true> const&)' into 'ap_int_base<16, false>::RType<($_0)32, true>::plus operator+<16, false>(ap_int_base<16, false> const&, int)' (E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1655:1004)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator<<8, false>(ap_int_base<8, false> const&, int)' (E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:713)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<8, false>::operator<<32, true>(ap_int_base<32, true> const&) const' into 'bool operator<<8, false>(ap_int_base<8, false> const&, int)' (E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:711)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::ap_int_base<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::RType<1, false>::plus operator+<8, false, 1, false>(ap_int_base<8, false> const&, ap_int_base<1, false> const&)' (E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:339)
INFO: [HLS 214-131] Inlining function 'ap_uint<9>::ap_uint<9, false>(ap_int_base<9, false> const&)' into 'ap_int_base<8, false>::RType<1, false>::plus operator+<8, false, 1, false>(ap_int_base<8, false> const&, ap_int_base<1, false> const&)' (E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:551)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, false>::ap_int_base<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<8, false>::RType<1, false>::plus operator+<8, false, 1, false>(ap_int_base<8, false> const&, ap_int_base<1, false> const&)' (E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540:427)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator==<8, false>(ap_int_base<8, false> const&, int)' (E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1853)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<8, false>::operator==<32, true>(ap_int_base<32, true> const&) const' into 'bool operator==<8, false>(ap_int_base<8, false> const&, int)' (E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1850)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator><8, false>(ap_int_base<8, false> const&, int)' (E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:337)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<8, false>::operator><32, true>(ap_int_base<32, true> const&) const' into 'bool operator><8, false>(ap_int_base<8, false> const&, int)' (E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:335)
INFO: [HLS 214-131] Inlining function 'ap_int_base<1, false>::ap_int_base(int)' into 'ap_int_base<8, false>::operator++(int)' (E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:16)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint<8, false>(ap_int_base<8, false> const&)' into 'ap_int_base<8, false>::operator++(int)' (E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:925:12)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>& ap_int_base<8, false>::operator+=<1, false>(ap_int_base<1, false> const&)' into 'ap_int_base<8, false>::operator++(int)' (E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:924:5)
INFO: [HLS 214-131] Inlining function 'ap_int_base<32, true>::ap_int_base(int)' into 'bool operator>=<8, false>(ap_int_base<8, false> const&, int)' (E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1093)
INFO: [HLS 214-131] Inlining function 'bool ap_int_base<8, false>::operator>=<32, true>(ap_int_base<32, true> const&) const' into 'bool operator>=<8, false>(ap_int_base<8, false> const&, int)' (E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1810:1090)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::ap_uint(int)' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:12:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::operator++(int)' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:19:55)
INFO: [HLS 214-131] Inlining function 'ap_uint<16>::ap_uint<33>(ap_int<33> const&)' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:55:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<($_0)32, true>::plus operator+<16, false>(ap_int_base<16, false> const&, int)' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:55:18)
INFO: [HLS 214-131] Inlining function 'bool operator==<8, false>(ap_int_base<8, false> const&, int)' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:54:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::operator unsigned long long() const' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:52:21)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:52:26)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::operator unsigned long long() const' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:50:21)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:50:26)
INFO: [HLS 214-131] Inlining function 'bool operator>=<8, false>(ap_int_base<8, false> const&, int)' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:49:17)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator++(int)' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:44:49)
INFO: [HLS 214-131] Inlining function 'bool operator><8, false>(ap_int_base<8, false> const&, int)' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:46:24)
INFO: [HLS 214-131] Inlining function 'bool operator==<8, false>(ap_int_base<8, false> const&, int)' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:46:14)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint<9>(ap_uint<9> const&)' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:45:16)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<1, false>::plus operator+<8, false, 1, false>(ap_int_base<8, false> const&, ap_int_base<1, false> const&)' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:45:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::operator unsigned long long() const' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:45:27)
INFO: [HLS 214-131] Inlining function 'bool operator<<8, false>(ap_int_base<8, false> const&, int)' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:44:44)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:44:40)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint(int)' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:43:21)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::ap_uint(bool)' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:40:20)
INFO: [HLS 214-131] Inlining function 'ap_uint<16>::ap_uint(int)' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:14:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::operator long long() const' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:40:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<8, false>::minus operator-<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:40:37)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:40:28)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<($_0)32, true>::minus operator-<16, false>(ap_int_base<16, false> const&, int)' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:40:30)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::ap_uint(bool)' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:39:20)
INFO: [HLS 214-131] Inlining function 'bool operator<<16, false>(ap_int_base<16, false> const&, int)' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:14:44)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::operator long long() const' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:39:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<8, false>::minus operator-<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:39:37)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:39:28)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<($_0)32, true>::minus operator-<16, false>(ap_int_base<16, false> const&, int)' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:39:30)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::ap_uint(bool)' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:38:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::operator unsigned long long() const' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:16:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::operator long long() const' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:38:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<8, false>::minus operator-<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:38:37)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:38:28)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<($_0)32, true>::minus operator-<16, false>(ap_int_base<16, false> const&, int)' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:38:30)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::ap_uint(bool)' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:37:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::operator unsigned long long() const' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:16:6)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::operator long long() const' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:37:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<8, false>::minus operator-<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:37:37)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:37:28)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<($_0)32, true>::plus operator+<16, false>(ap_int_base<16, false> const&, int)' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:37:30)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::ap_uint(bool)' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:36:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::operator++(int)' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:14:53)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::operator long long() const' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:36:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<8, false>::minus operator-<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:36:37)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:36:28)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<($_0)32, true>::plus operator+<16, false>(ap_int_base<16, false> const&, int)' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:36:30)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::ap_uint(bool)' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:35:20)
INFO: [HLS 214-131] Inlining function 'ap_uint<16>::ap_uint(int)' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:19:39)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::operator long long() const' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:35:24)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<8, false>::minus operator-<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:35:37)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:35:28)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<($_0)32, true>::plus operator+<16, false>(ap_int_base<16, false> const&, int)' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:35:30)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::ap_uint(bool)' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:34:19)
INFO: [HLS 214-131] Inlining function 'bool operator<<16, false>(ap_int_base<16, false> const&, int)' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:19:46)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::operator long long() const' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:34:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<8, false>::minus operator-<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:34:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:34:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<($_0)32, true>::plus operator+<16, false>(ap_int_base<16, false> const&, int)' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:34:29)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::ap_uint(bool)' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:33:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::operator unsigned long long() const' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:21:26)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::operator long long() const' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:33:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<8, false>::minus operator-<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:33:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:33:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<($_0)32, true>::plus operator+<16, false>(ap_int_base<16, false> const&, int)' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:33:29)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::ap_uint(bool)' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:32:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<($_0)32, true>::div operator/<16, false>(ap_int_base<16, false> const&, int)' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:22:20)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::operator long long() const' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:32:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<8, false>::minus operator-<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:32:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:32:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<($_0)32, true>::plus operator+<16, false>(ap_int_base<16, false> const&, int)' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:32:29)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::ap_uint(bool)' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:31:19)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint<17>(ap_int<17> const&)' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:22:18)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::operator long long() const' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:31:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<8, false>::minus operator-<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:31:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:31:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<($_0)32, true>::minus operator-<16, false>(ap_int_base<16, false> const&, int)' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:31:29)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::ap_uint(bool)' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:30:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<($_0)32, true>::mod operator%<16, false>(ap_int_base<16, false> const&, int)' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:23:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::operator long long() const' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:30:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<8, false>::minus operator-<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:30:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:30:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<($_0)32, true>::minus operator-<16, false>(ap_int_base<16, false> const&, int)' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:30:29)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::ap_uint(bool)' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:29:19)
INFO: [HLS 214-131] Inlining function 'ap_uint<8>::ap_uint<16>(ap_uint<16> const&)' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:23:21)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::operator long long() const' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:29:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<8, false>::minus operator-<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:29:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:29:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<($_0)32, true>::minus operator-<16, false>(ap_int_base<16, false> const&, int)' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:29:29)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::ap_uint(bool)' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:28:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<($_0)32, true>::minus operator-<16, false>(ap_int_base<16, false> const&, int)' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:25:29)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::operator long long() const' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:28:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<8, false>::minus operator-<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:28:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:28:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<($_0)32, true>::minus operator-<16, false>(ap_int_base<16, false> const&, int)' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:28:29)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::ap_uint(bool)' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:27:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:25:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::operator long long() const' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:27:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<8, false>::minus operator-<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:27:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:27:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<($_0)32, true>::plus operator+<16, false>(ap_int_base<16, false> const&, int)' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:27:29)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::ap_uint(bool)' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:26:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<8, false>::minus operator-<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:25:36)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::operator long long() const' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:26:23)
INFO: [HLS 214-131] Inlining function 'ap_int_base<8, false>::RType<8, false>::minus operator-<8, false, 8, false>(ap_int_base<8, false> const&, ap_int_base<8, false> const&)' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:26:34)
INFO: [HLS 214-131] Inlining function 'ap_int_base<33, true>::operator long long() const' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:26:27)
INFO: [HLS 214-131] Inlining function 'ap_int_base<16, false>::RType<($_0)32, true>::plus operator+<16, false>(ap_int_base<16, false> const&, int)' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:26:29)
INFO: [HLS 214-131] Inlining function 'ap_uint<1>::ap_uint(bool)' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:25:19)
INFO: [HLS 214-131] Inlining function 'ap_int_base<9, true>::operator long long() const' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:25:23)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_44_3' is marked as complete unroll implied by the pipeline pragma (FAST/solution1/fast.cpp:44:26)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_44_3' (FAST/solution1/fast.cpp:44:26) in function 'fast_accel' completely with a factor of 16 (FAST/solution1/fast.cpp:4:0)
INFO: [HLS 214-178] Inlining function 'std::abs(long long)' into 'fast_accel(ap_uint<8>*, int, ap_uint<8>*, int, int)' (FAST/solution1/fast.cpp:4:0)
INFO: [HLS 214-241] Aggregating maxi variable 'img_out' with compact=none mode in 8-bits
INFO: [HLS 214-241] Aggregating maxi variable 'img_in' with compact=none mode in 8-bits
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-270] Inferring cyclic partitioning for array 'IMG' on dimension 1 with factor 27 (FAST/solution1/fast.cpp:11:8)
INFO: [HLS 214-115] Multiple burst reads of length 16384 and bit width 8 in loop 'VITIS_LOOP_14_1'(FAST/solution1/fast.cpp:14:22) has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (FAST/solution1/fast.cpp:14:22)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 7.678 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 1.255 GB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top fast_accel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/a.g.0.bc -o E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 0.102 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/a.g.1.bc -o E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 0.103 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/a.g.2.prechk.bc -o E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 1.255 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/a.g.1.bc to E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/a.o.1.bc -o E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-101] Partitioning array 'IMG.V' (FAST/solution1/fast.cpp:11) in dimension 1 with a cyclic factor 27.
Command         transform done; 0.634 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/a.o.1.tmp.bc -o E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'fast_accel' (FAST/solution1/fast.cpp:11:22)...15 expression(s) balanced.
Command         transform done; 0.362 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.001 seconds; current allocated memory: 1.255 GB.
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation2 -deadargelim -globaldce -mem2reg -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/a.o.2.bc -o E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-472] Inferring partial write operation for 'IMG.V[0]' (FAST/solution1/fast.cpp:16:9)
Command         transform done; 1.699 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.703 seconds; current allocated memory: 1.255 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 3.067 sec.
Command     elaborate done; 18.73 sec.
Execute     ap_eval exec zip -j E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.278 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'fast_accel' ...
Execute       ap_set_top_model fast_accel 
Execute       get_model_list fast_accel -filter all-wo-channel -topdown 
Execute       preproc_iomode -model fast_accel 
Execute       preproc_iomode -model fast_accel_Pipeline_VITIS_LOOP_19_2 
Execute       preproc_iomode -model fast_accel_Pipeline_VITIS_LOOP_14_1 
Execute       get_model_list fast_accel -filter all-wo-channel 
INFO-FLOW: Model list for configure: fast_accel_Pipeline_VITIS_LOOP_14_1 fast_accel_Pipeline_VITIS_LOOP_19_2 fast_accel
INFO-FLOW: Configuring Module : fast_accel_Pipeline_VITIS_LOOP_14_1 ...
Execute       set_default_model fast_accel_Pipeline_VITIS_LOOP_14_1 
Execute       apply_spec_resource_limit fast_accel_Pipeline_VITIS_LOOP_14_1 
INFO-FLOW: Configuring Module : fast_accel_Pipeline_VITIS_LOOP_19_2 ...
Execute       set_default_model fast_accel_Pipeline_VITIS_LOOP_19_2 
Execute       apply_spec_resource_limit fast_accel_Pipeline_VITIS_LOOP_19_2 
INFO-FLOW: Configuring Module : fast_accel ...
Execute       set_default_model fast_accel 
Execute       apply_spec_resource_limit fast_accel 
INFO-FLOW: Model list for preprocess: fast_accel_Pipeline_VITIS_LOOP_14_1 fast_accel_Pipeline_VITIS_LOOP_19_2 fast_accel
INFO-FLOW: Preprocessing Module: fast_accel_Pipeline_VITIS_LOOP_14_1 ...
Execute       set_default_model fast_accel_Pipeline_VITIS_LOOP_14_1 
Execute       cdfg_preprocess -model fast_accel_Pipeline_VITIS_LOOP_14_1 
Execute       rtl_gen_preprocess fast_accel_Pipeline_VITIS_LOOP_14_1 
INFO-FLOW: Preprocessing Module: fast_accel_Pipeline_VITIS_LOOP_19_2 ...
Execute       set_default_model fast_accel_Pipeline_VITIS_LOOP_19_2 
Execute       cdfg_preprocess -model fast_accel_Pipeline_VITIS_LOOP_19_2 
Command       cdfg_preprocess done; 0.386 sec.
Execute       rtl_gen_preprocess fast_accel_Pipeline_VITIS_LOOP_19_2 
INFO-FLOW: Preprocessing Module: fast_accel ...
Execute       set_default_model fast_accel 
Execute       cdfg_preprocess -model fast_accel 
Execute       rtl_gen_preprocess fast_accel 
INFO-FLOW: Model list for synthesis: fast_accel_Pipeline_VITIS_LOOP_14_1 fast_accel_Pipeline_VITIS_LOOP_19_2 fast_accel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fast_accel_Pipeline_VITIS_LOOP_14_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fast_accel_Pipeline_VITIS_LOOP_14_1 
Execute       schedule -model fast_accel_Pipeline_VITIS_LOOP_14_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'IMG_V_26'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'IMG_V_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'IMG_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'IMG_V_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'IMG_V_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'IMG_V_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'IMG_V_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'IMG_V_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'IMG_V_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'IMG_V_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'IMG_V_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'IMG_V_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'IMG_V_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'IMG_V_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'IMG_V_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'IMG_V_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'IMG_V_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'IMG_V_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'IMG_V_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'IMG_V_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'IMG_V_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'IMG_V_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'IMG_V_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'IMG_V_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'IMG_V_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'IMG_V_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'IMG_V_25'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_14_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_14_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.674 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.41 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/fast_accel_Pipeline_VITIS_LOOP_14_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/fast_accel_Pipeline_VITIS_LOOP_14_1.sched.adb -f 
INFO-FLOW: Finish scheduling fast_accel_Pipeline_VITIS_LOOP_14_1.
Execute       set_default_model fast_accel_Pipeline_VITIS_LOOP_14_1 
Execute       bind -model fast_accel_Pipeline_VITIS_LOOP_14_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.137 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/fast_accel_Pipeline_VITIS_LOOP_14_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/fast_accel_Pipeline_VITIS_LOOP_14_1.bind.adb -f 
INFO-FLOW: Finish binding fast_accel_Pipeline_VITIS_LOOP_14_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fast_accel_Pipeline_VITIS_LOOP_19_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fast_accel_Pipeline_VITIS_LOOP_19_2 
Execute       schedule -model fast_accel_Pipeline_VITIS_LOOP_19_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln232_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln232_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln232_7) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln232_8) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln232_9) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln232_10) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln232_11) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=mul_ln232_12) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'IMG_V_26'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'IMG_V_0'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'IMG_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'IMG_V_2'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'IMG_V_3'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'IMG_V_4'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'IMG_V_5'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'IMG_V_6'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'IMG_V_7'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'IMG_V_8'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'IMG_V_9'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'IMG_V_10'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'IMG_V_11'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'IMG_V_12'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'IMG_V_13'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'IMG_V_14'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'IMG_V_15'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'IMG_V_16'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'IMG_V_17'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'IMG_V_18'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'IMG_V_19'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'IMG_V_20'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'IMG_V_21'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'IMG_V_22'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'IMG_V_23'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'IMG_V_24'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'IMG_V_25'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_2'.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 47, loop 'VITIS_LOOP_19_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.915 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 4.058 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/fast_accel_Pipeline_VITIS_LOOP_19_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.253 sec.
Execute       db_write -o E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/fast_accel_Pipeline_VITIS_LOOP_19_2.sched.adb -f 
Command       db_write done; 0.418 sec.
INFO-FLOW: Finish scheduling fast_accel_Pipeline_VITIS_LOOP_19_2.
Execute       set_default_model fast_accel_Pipeline_VITIS_LOOP_19_2 
Execute       bind -model fast_accel_Pipeline_VITIS_LOOP_19_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.805 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.477 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/fast_accel_Pipeline_VITIS_LOOP_19_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.332 sec.
Execute       db_write -o E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/fast_accel_Pipeline_VITIS_LOOP_19_2.bind.adb -f 
Command       db_write done; 0.538 sec.
INFO-FLOW: Finish binding fast_accel_Pipeline_VITIS_LOOP_19_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'fast_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model fast_accel 
Execute       schedule -model fast_accel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.965 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/fast_accel.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/fast_accel.sched.adb -f 
INFO-FLOW: Finish scheduling fast_accel.
Execute       set_default_model fast_accel 
Execute       bind -model fast_accel 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.257 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.315 seconds; current allocated memory: 1.255 GB.
Execute       syn_report -verbosereport -o E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/fast_accel.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.492 sec.
Execute       db_write -o E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/fast_accel.bind.adb -f 
INFO-FLOW: Finish binding fast_accel.
Execute       get_model_list fast_accel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess fast_accel_Pipeline_VITIS_LOOP_14_1 
Execute       rtl_gen_preprocess fast_accel_Pipeline_VITIS_LOOP_19_2 
Execute       rtl_gen_preprocess fast_accel 
INFO-FLOW: Model list for RTL generation: fast_accel_Pipeline_VITIS_LOOP_14_1 fast_accel_Pipeline_VITIS_LOOP_19_2 fast_accel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fast_accel_Pipeline_VITIS_LOOP_14_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model fast_accel_Pipeline_VITIS_LOOP_14_1 -top_prefix fast_accel_ -sub_prefix fast_accel_ -mg_file E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/fast_accel_Pipeline_VITIS_LOOP_14_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fast_accel_Pipeline_VITIS_LOOP_14_1' pipeline 'VITIS_LOOP_14_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'fast_accel_Pipeline_VITIS_LOOP_14_1/m_axi_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fast_accel_Pipeline_VITIS_LOOP_14_1/m_axi_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fast_accel_Pipeline_VITIS_LOOP_14_1/m_axi_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fast_accel_Pipeline_VITIS_LOOP_14_1/m_axi_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fast_accel_Pipeline_VITIS_LOOP_14_1/m_axi_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fast_accel_Pipeline_VITIS_LOOP_14_1/m_axi_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fast_accel_Pipeline_VITIS_LOOP_14_1/m_axi_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fast_accel_Pipeline_VITIS_LOOP_14_1/m_axi_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fast_accel_Pipeline_VITIS_LOOP_14_1/m_axi_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fast_accel_Pipeline_VITIS_LOOP_14_1/m_axi_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fast_accel_Pipeline_VITIS_LOOP_14_1/m_axi_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'fast_accel_Pipeline_VITIS_LOOP_14_1/m_axi_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fast_accel_Pipeline_VITIS_LOOP_14_1'.
Command       create_rtl_model done; 1.131 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.678 seconds; current allocated memory: 1.255 GB.
Execute       source E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/fast_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl fast_accel_Pipeline_VITIS_LOOP_14_1 -style xilinx -f -lang vhdl -o E:/NTU/111_1/HLS/LabC/FAST/solution1/syn/vhdl/fast_accel_fast_accel_Pipeline_VITIS_LOOP_14_1 
Execute       gen_rtl fast_accel_Pipeline_VITIS_LOOP_14_1 -style xilinx -f -lang vlog -o E:/NTU/111_1/HLS/LabC/FAST/solution1/syn/verilog/fast_accel_fast_accel_Pipeline_VITIS_LOOP_14_1 
Execute       syn_report -csynth -model fast_accel_Pipeline_VITIS_LOOP_14_1 -o E:/NTU/111_1/HLS/LabC/FAST/solution1/syn/report/fast_accel_Pipeline_VITIS_LOOP_14_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model fast_accel_Pipeline_VITIS_LOOP_14_1 -o E:/NTU/111_1/HLS/LabC/FAST/solution1/syn/report/fast_accel_Pipeline_VITIS_LOOP_14_1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model fast_accel_Pipeline_VITIS_LOOP_14_1 -o E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/fast_accel_Pipeline_VITIS_LOOP_14_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model fast_accel_Pipeline_VITIS_LOOP_14_1 -f -o E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/fast_accel_Pipeline_VITIS_LOOP_14_1.adb 
Execute       db_write -model fast_accel_Pipeline_VITIS_LOOP_14_1 -bindview -o E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fast_accel_Pipeline_VITIS_LOOP_14_1 -p E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db -o E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/fast_accel_Pipeline_VITIS_LOOP_14_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fast_accel_Pipeline_VITIS_LOOP_19_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model fast_accel_Pipeline_VITIS_LOOP_19_2 -top_prefix fast_accel_ -sub_prefix fast_accel_ -mg_file E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/fast_accel_Pipeline_VITIS_LOOP_19_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'fast_accel_Pipeline_VITIS_LOOP_19_2' pipeline 'VITIS_LOOP_19_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'fast_accel_Pipeline_VITIS_LOOP_19_2' is 10727 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'mul_33ns_35ns_67_2_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_mul_14ns_15ns_29_4_1': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_14ns_6ns_5_18_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_33s_6ns_5_37_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'fast_accel_Pipeline_VITIS_LOOP_19_2'.
Command       create_rtl_model done; 1.129 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.94 seconds; current allocated memory: 1.255 GB.
Execute       source E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/fast_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl fast_accel_Pipeline_VITIS_LOOP_19_2 -style xilinx -f -lang vhdl -o E:/NTU/111_1/HLS/LabC/FAST/solution1/syn/vhdl/fast_accel_fast_accel_Pipeline_VITIS_LOOP_19_2 
Execute       gen_rtl fast_accel_Pipeline_VITIS_LOOP_19_2 -style xilinx -f -lang vlog -o E:/NTU/111_1/HLS/LabC/FAST/solution1/syn/verilog/fast_accel_fast_accel_Pipeline_VITIS_LOOP_19_2 
Execute       syn_report -csynth -model fast_accel_Pipeline_VITIS_LOOP_19_2 -o E:/NTU/111_1/HLS/LabC/FAST/solution1/syn/report/fast_accel_Pipeline_VITIS_LOOP_19_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.729 sec.
Execute       syn_report -rtlxml -model fast_accel_Pipeline_VITIS_LOOP_19_2 -o E:/NTU/111_1/HLS/LabC/FAST/solution1/syn/report/fast_accel_Pipeline_VITIS_LOOP_19_2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Command       syn_report done; 0.329 sec.
Execute       syn_report -verbosereport -model fast_accel_Pipeline_VITIS_LOOP_19_2 -o E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/fast_accel_Pipeline_VITIS_LOOP_19_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 1.284 sec.
Execute       db_write -model fast_accel_Pipeline_VITIS_LOOP_19_2 -f -o E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/fast_accel_Pipeline_VITIS_LOOP_19_2.adb 
Command       db_write done; 0.687 sec.
Execute       db_write -model fast_accel_Pipeline_VITIS_LOOP_19_2 -bindview -o E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fast_accel_Pipeline_VITIS_LOOP_19_2 -p E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db -o E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/fast_accel_Pipeline_VITIS_LOOP_19_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'fast_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model fast_accel -top_prefix  -sub_prefix fast_accel_ -mg_file E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/fast_accel.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'fast_accel/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fast_accel/img_in' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fast_accel/threshold' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fast_accel/img_out' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fast_accel/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'fast_accel/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'fast_accel' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'img_in', 'threshold', 'img_out', 'rows', 'cols' and 'ap_local_deadlock' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'fast_accel'.
Command       create_rtl_model done; 0.474 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 1 seconds. Elapsed time: 5.441 seconds; current allocated memory: 1.255 GB.
Execute       source E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/fast_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl fast_accel -istop -style xilinx -f -lang vhdl -o E:/NTU/111_1/HLS/LabC/FAST/solution1/syn/vhdl/fast_accel 
Command       gen_rtl done; 0.155 sec.
Execute       gen_rtl fast_accel -istop -style xilinx -f -lang vlog -o E:/NTU/111_1/HLS/LabC/FAST/solution1/syn/verilog/fast_accel 
Command       gen_rtl done; 0.124 sec.
Execute       syn_report -csynth -model fast_accel -o E:/NTU/111_1/HLS/LabC/FAST/solution1/syn/report/fast_accel_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model fast_accel -o E:/NTU/111_1/HLS/LabC/FAST/solution1/syn/report/fast_accel_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model fast_accel -o E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/fast_accel.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.491 sec.
Execute       db_write -model fast_accel -f -o E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/fast_accel.adb 
Execute       db_write -model fast_accel -bindview -o E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info fast_accel -p E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db -o E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/fast_accel 
Execute       export_constraint_db -f -tool general -o E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/fast_accel.constraint.tcl 
Execute       syn_report -designview -model fast_accel -o E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/fast_accel.design.xml 
Command       syn_report done; 0.484 sec.
Execute       syn_report -csynthDesign -model fast_accel -o E:/NTU/111_1/HLS/LabC/FAST/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model fast_accel -o E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/fast_accel_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model fast_accel -o E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/fast_accel.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks fast_accel 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain fast_accel 
INFO-FLOW: Model list for RTL component generation: fast_accel_Pipeline_VITIS_LOOP_14_1 fast_accel_Pipeline_VITIS_LOOP_19_2 fast_accel
INFO-FLOW: Handling components in module [fast_accel_Pipeline_VITIS_LOOP_14_1] ... 
Execute       source E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/fast_accel_Pipeline_VITIS_LOOP_14_1.compgen.tcl 
INFO-FLOW: Found component fast_accel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fast_accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fast_accel_Pipeline_VITIS_LOOP_19_2] ... 
Execute       source E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/fast_accel_Pipeline_VITIS_LOOP_19_2.compgen.tcl 
INFO-FLOW: Found component fast_accel_urem_33s_6ns_5_37_1.
INFO-FLOW: Append model fast_accel_urem_33s_6ns_5_37_1
INFO-FLOW: Found component fast_accel_urem_14ns_6ns_5_18_1.
INFO-FLOW: Append model fast_accel_urem_14ns_6ns_5_18_1
INFO-FLOW: Found component fast_accel_mul_33ns_35ns_67_2_1.
INFO-FLOW: Append model fast_accel_mul_33ns_35ns_67_2_1
INFO-FLOW: Found component fast_accel_mul_mul_14ns_15ns_29_4_1.
INFO-FLOW: Append model fast_accel_mul_mul_14ns_15ns_29_4_1
INFO-FLOW: Found component fast_accel_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model fast_accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [fast_accel] ... 
Execute       source E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/fast_accel.compgen.tcl 
INFO-FLOW: Found component fast_accel_IMG_V_0_RAM_1WNR_AUTO_1R1W.
INFO-FLOW: Append model fast_accel_IMG_V_0_RAM_1WNR_AUTO_1R1W
INFO-FLOW: Found component fast_accel_IMG_V_22_RAM_1WNR_AUTO_1R1W.
INFO-FLOW: Append model fast_accel_IMG_V_22_RAM_1WNR_AUTO_1R1W
INFO-FLOW: Found component fast_accel_control_s_axi.
INFO-FLOW: Append model fast_accel_control_s_axi
INFO-FLOW: Found component fast_accel_gmem_m_axi.
INFO-FLOW: Append model fast_accel_gmem_m_axi
INFO-FLOW: Append model fast_accel_Pipeline_VITIS_LOOP_14_1
INFO-FLOW: Append model fast_accel_Pipeline_VITIS_LOOP_19_2
INFO-FLOW: Append model fast_accel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: fast_accel_flow_control_loop_pipe_sequential_init fast_accel_urem_33s_6ns_5_37_1 fast_accel_urem_14ns_6ns_5_18_1 fast_accel_mul_33ns_35ns_67_2_1 fast_accel_mul_mul_14ns_15ns_29_4_1 fast_accel_flow_control_loop_pipe_sequential_init fast_accel_IMG_V_0_RAM_1WNR_AUTO_1R1W fast_accel_IMG_V_22_RAM_1WNR_AUTO_1R1W fast_accel_control_s_axi fast_accel_gmem_m_axi fast_accel_Pipeline_VITIS_LOOP_14_1 fast_accel_Pipeline_VITIS_LOOP_19_2 fast_accel
INFO-FLOW: Generating E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model fast_accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fast_accel_urem_33s_6ns_5_37_1
INFO-FLOW: To file: write model fast_accel_urem_14ns_6ns_5_18_1
INFO-FLOW: To file: write model fast_accel_mul_33ns_35ns_67_2_1
INFO-FLOW: To file: write model fast_accel_mul_mul_14ns_15ns_29_4_1
INFO-FLOW: To file: write model fast_accel_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model fast_accel_IMG_V_0_RAM_1WNR_AUTO_1R1W
INFO-FLOW: To file: write model fast_accel_IMG_V_22_RAM_1WNR_AUTO_1R1W
INFO-FLOW: To file: write model fast_accel_control_s_axi
INFO-FLOW: To file: write model fast_accel_gmem_m_axi
INFO-FLOW: To file: write model fast_accel_Pipeline_VITIS_LOOP_14_1
INFO-FLOW: To file: write model fast_accel_Pipeline_VITIS_LOOP_19_2
INFO-FLOW: To file: write model fast_accel
INFO-FLOW: Generating E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/global.setting.tcl
Execute       source E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/generic/autopilot/common.gen 
Execute         source E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/generic/autopilot/op.gen 
Execute       source E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/generic/autopilot/interface.gen 
Execute       source E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.129 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/vhdl' dstVlogDir='E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/vlog' tclDir='E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db' modelList='fast_accel_flow_control_loop_pipe_sequential_init
fast_accel_urem_33s_6ns_5_37_1
fast_accel_urem_14ns_6ns_5_18_1
fast_accel_mul_33ns_35ns_67_2_1
fast_accel_mul_mul_14ns_15ns_29_4_1
fast_accel_flow_control_loop_pipe_sequential_init
fast_accel_IMG_V_0_RAM_1WNR_AUTO_1R1W
fast_accel_IMG_V_22_RAM_1WNR_AUTO_1R1W
fast_accel_control_s_axi
fast_accel_gmem_m_axi
fast_accel_Pipeline_VITIS_LOOP_14_1
fast_accel_Pipeline_VITIS_LOOP_19_2
fast_accel
' expOnly='0'
Execute       source E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/fast_accel_Pipeline_VITIS_LOOP_14_1.compgen.tcl 
Execute       source E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/fast_accel_Pipeline_VITIS_LOOP_19_2.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/fast_accel.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'fast_accel_IMG_V_0_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'fast_accel_IMG_V_22_RAM_1WNR_AUTO_1R1W_ram (RAM_1WnR)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source ./control.slave.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.309 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.699 seconds; current allocated memory: 1.255 GB.
INFO-FLOW: DBG:PROC: ::AP::create_csynth_xml bind_adapter_nodes_var='bind_adapter_nodes' bind_report_dict_var='bind_report_dict' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute       get_config_op mul -impl 
Execute       get_config_op mul -latency 
Execute       get_config_op mul -precision 
Execute       get_config_op add -impl 
Execute       get_config_op add -latency 
Execute       get_config_op add -precision 
Execute       get_config_op sub -impl 
Execute       get_config_op sub -latency 
Execute       get_config_op sub -precision 
Execute       get_config_op fadd -impl 
Execute       get_config_op fadd -latency 
Execute       get_config_op fadd -precision 
Execute       get_config_op fsub -impl 
Execute       get_config_op fsub -latency 
Execute       get_config_op fsub -precision 
Execute       get_config_op fdiv -impl 
Execute       get_config_op fdiv -latency 
Execute       get_config_op fdiv -precision 
Execute       get_config_op fexp -impl 
Execute       get_config_op fexp -latency 
Execute       get_config_op fexp -precision 
Execute       get_config_op flog -impl 
Execute       get_config_op flog -latency 
Execute       get_config_op flog -precision 
Execute       get_config_op fmul -impl 
Execute       get_config_op fmul -latency 
Execute       get_config_op fmul -precision 
Execute       get_config_op frsqrt -impl 
Execute       get_config_op frsqrt -latency 
Execute       get_config_op frsqrt -precision 
Execute       get_config_op frecip -impl 
Execute       get_config_op frecip -latency 
Execute       get_config_op frecip -precision 
Execute       get_config_op fsqrt -impl 
Execute       get_config_op fsqrt -latency 
Execute       get_config_op fsqrt -precision 
Execute       get_config_op dadd -impl 
Execute       get_config_op dadd -latency 
Execute       get_config_op dadd -precision 
Execute       get_config_op dsub -impl 
Execute       get_config_op dsub -latency 
Execute       get_config_op dsub -precision 
Execute       get_config_op ddiv -impl 
Execute       get_config_op ddiv -latency 
Execute       get_config_op ddiv -precision 
Execute       get_config_op dexp -impl 
Execute       get_config_op dexp -latency 
Execute       get_config_op dexp -precision 
Execute       get_config_op dlog -impl 
Execute       get_config_op dlog -latency 
Execute       get_config_op dlog -precision 
Execute       get_config_op dmul -impl 
Execute       get_config_op dmul -latency 
Execute       get_config_op dmul -precision 
Execute       get_config_op drsqrt -impl 
Execute       get_config_op drsqrt -latency 
Execute       get_config_op drsqrt -precision 
Execute       get_config_op drecip -impl 
Execute       get_config_op drecip -latency 
Execute       get_config_op drecip -precision 
Execute       get_config_op dsqrt -impl 
Execute       get_config_op dsqrt -latency 
Execute       get_config_op dsqrt -precision 
Execute       get_config_op hadd -impl 
Execute       get_config_op hadd -latency 
Execute       get_config_op hadd -precision 
Execute       get_config_op hsub -impl 
Execute       get_config_op hsub -latency 
Execute       get_config_op hsub -precision 
Execute       get_config_op hdiv -impl 
Execute       get_config_op hdiv -latency 
Execute       get_config_op hdiv -precision 
Execute       get_config_op hmul -impl 
Execute       get_config_op hmul -latency 
Execute       get_config_op hmul -precision 
Execute       get_config_op hsqrt -impl 
Execute       get_config_op hsqrt -latency 
Execute       get_config_op hsqrt -precision 
Execute       get_config_op facc -impl 
Execute       get_config_op facc -latency 
Execute       get_config_op facc -precision 
Execute       get_config_op fmacc -impl 
Execute       get_config_op fmacc -latency 
Execute       get_config_op fmacc -precision 
Execute       get_config_op fmadd -impl 
Execute       get_config_op fmadd -latency 
Execute       get_config_op fmadd -precision 
Execute       get_config_storage fifo -auto_srl_max_bits 
Execute       get_config_storage fifo -auto_srl_max_depth 
Execute       get_config_storage fifo -impl 
Execute       get_solution -flow_target 
Execute       get_config_array_partition -complete_threshold 
Execute       get_config_array_partition -throughput_driven 
Execute       get_config_compile -enable_auto_rewind 
Execute       get_config_compile -name_max_length 
Execute       get_config_compile -no_signed_zeros 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -pipeline_style 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -unsafe_math_optimizations 
Execute       get_config_dataflow -default_channel 
Execute       get_config_dataflow -disable_fifo_sizing_opt 
Execute       get_config_dataflow -fifo_depth 
Execute       get_config_dataflow -override_user_fifo_depth 
Execute       get_config_dataflow -scalar_fifo_depth 
Execute       get_config_dataflow -start_fifo_depth 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_dataflow -strict_stable_sync 
Execute       get_config_dataflow -task_level_fifo_depth 
Execute       get_config_debug -directory 
Execute       get_config_debug -enable 
Execute       get_config_export -deadlock_detection 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -rtl 
Execute       get_config_export -taxonomy 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -vivado_clock 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_max_timing_paths 
Execute       get_config_export -vivado_optimization_level 
Execute       get_config_export -vivado_pblock 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_export -vivado_report_level 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_interface -clock_enable 
Execute       get_config_interface -default_slave_interface 
Execute       get_config_interface -m_axi_addr64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_buffer_impl 
Execute       get_config_interface -m_axi_conservative_mode 
Execute       get_config_interface -m_axi_flush_mode 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -register_io 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -s_axilite_mailbox 
Execute       get_config_interface -s_axilite_status_regs 
Execute       get_config_interface -s_axilite_sw_reset 
Execute       get_config_rtl -header 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -mult_keep_attribute 
Execute       get_config_rtl -register_all_io 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -reset 
Execute       get_config_rtl -reset_async 
Execute       get_config_rtl -reset_level 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:       create_csynth_xml wrote csynth_xml=E:/NTU/111_1/HLS/LabC/FAST/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='fast_accel_flow_control_loop_pipe_sequential_init
fast_accel_urem_33s_6ns_5_37_1
fast_accel_urem_14ns_6ns_5_18_1
fast_accel_mul_33ns_35ns_67_2_1
fast_accel_mul_mul_14ns_15ns_29_4_1
fast_accel_flow_control_loop_pipe_sequential_init
fast_accel_IMG_V_0_RAM_1WNR_AUTO_1R1W
fast_accel_IMG_V_22_RAM_1WNR_AUTO_1R1W
fast_accel_control_s_axi
fast_accel_gmem_m_axi
fast_accel_Pipeline_VITIS_LOOP_14_1
fast_accel_Pipeline_VITIS_LOOP_19_2
fast_accel
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/global.setting.tcl 
Execute       source E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/top-io-be.tcl 
Execute       source E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/fast_accel.tbgen.tcl 
Execute       source E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/fast_accel.compgen.dataonly.tcl 
Execute       source E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/fast_accel.compgen.dataonly.tcl 
Execute       source E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/fast_accel.tbgen.tcl 
Execute       source E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/fast_accel.rtl_wrap.cfg.tcl 
Execute       source E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/fast_accel.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/fast_accel_Pipeline_VITIS_LOOP_14_1.tbgen.tcl 
Execute       source E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/fast_accel_Pipeline_VITIS_LOOP_19_2.tbgen.tcl 
Execute       source E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/fast_accel.tbgen.tcl 
Execute       source E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/fast_accel.constraint.tcl 
Execute       sc_get_clocks fast_accel 
Execute       source E:/NTU/111_1/HLS/LabC/FAST/solution1/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:PROC: ::AP::add_csynth_report_sections bind_adapter_nodes='{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE fast_accel LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem_m_axi_U SOURCE {} VARIABLE {} MODULE fast_accel LOOP {} BUNDLEDNAME gmem DSP 0 BRAM 2 URAM 0}' bind_report_dict='TOP fast_accel DATA {fast_accel {DEPTH 1 CHILDREN {fast_accel_Pipeline_VITIS_LOOP_14_1 fast_accel_Pipeline_VITIS_LOOP_19_2} BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME IMG_V_0_U SOURCE FAST/solution1/fast.cpp:11 VARIABLE IMG_V_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME IMG_V_1_U SOURCE FAST/solution1/fast.cpp:11 VARIABLE IMG_V_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME IMG_V_2_U SOURCE FAST/solution1/fast.cpp:11 VARIABLE IMG_V_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME IMG_V_3_U SOURCE FAST/solution1/fast.cpp:11 VARIABLE IMG_V_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME IMG_V_4_U SOURCE FAST/solution1/fast.cpp:11 VARIABLE IMG_V_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME IMG_V_5_U SOURCE FAST/solution1/fast.cpp:11 VARIABLE IMG_V_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME IMG_V_6_U SOURCE FAST/solution1/fast.cpp:11 VARIABLE IMG_V_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME IMG_V_7_U SOURCE FAST/solution1/fast.cpp:11 VARIABLE IMG_V_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME IMG_V_8_U SOURCE FAST/solution1/fast.cpp:11 VARIABLE IMG_V_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME IMG_V_9_U SOURCE FAST/solution1/fast.cpp:11 VARIABLE IMG_V_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME IMG_V_10_U SOURCE FAST/solution1/fast.cpp:11 VARIABLE IMG_V_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME IMG_V_11_U SOURCE FAST/solution1/fast.cpp:11 VARIABLE IMG_V_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME IMG_V_12_U SOURCE FAST/solution1/fast.cpp:11 VARIABLE IMG_V_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME IMG_V_13_U SOURCE FAST/solution1/fast.cpp:11 VARIABLE IMG_V_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME IMG_V_14_U SOURCE FAST/solution1/fast.cpp:11 VARIABLE IMG_V_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME IMG_V_15_U SOURCE FAST/solution1/fast.cpp:11 VARIABLE IMG_V_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME IMG_V_16_U SOURCE FAST/solution1/fast.cpp:11 VARIABLE IMG_V_16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME IMG_V_17_U SOURCE FAST/solution1/fast.cpp:11 VARIABLE IMG_V_17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME IMG_V_18_U SOURCE FAST/solution1/fast.cpp:11 VARIABLE IMG_V_18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME IMG_V_19_U SOURCE FAST/solution1/fast.cpp:11 VARIABLE IMG_V_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME IMG_V_20_U SOURCE FAST/solution1/fast.cpp:11 VARIABLE IMG_V_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME IMG_V_21_U SOURCE FAST/solution1/fast.cpp:11 VARIABLE IMG_V_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME IMG_V_22_U SOURCE FAST/solution1/fast.cpp:11 VARIABLE IMG_V_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME IMG_V_23_U SOURCE FAST/solution1/fast.cpp:11 VARIABLE IMG_V_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME IMG_V_24_U SOURCE FAST/solution1/fast.cpp:11 VARIABLE IMG_V_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME IMG_V_25_U SOURCE FAST/solution1/fast.cpp:11 VARIABLE IMG_V_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage rom_np}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME IMG_V_26_U SOURCE FAST/solution1/fast.cpp:11 VARIABLE IMG_V_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 DISPNAME {bind_storage rom_np}}} AREA {DSP 32 BRAM 218 URAM 0}} fast_accel_Pipeline_VITIS_LOOP_14_1 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_V_4_fu_570_p2 SOURCE {E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:885} VARIABLE i_V_4 LOOP VITIS_LOOP_14_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_fu_619_p2 SOURCE FAST/solution1/fast.cpp:16 VARIABLE add_ln16 LOOP VITIS_LOOP_14_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln14_fu_591_p2 SOURCE FAST/solution1/fast.cpp:14 VARIABLE add_ln14 LOOP VITIS_LOOP_14_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} fast_accel_Pipeline_VITIS_LOOP_19_2 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln21_fu_6025_p2 SOURCE FAST/solution1/fast.cpp:21 VARIABLE add_ln21 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_fu_6045_p2 SOURCE {E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541} VARIABLE ret LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_33ns_35ns_67_2_1_U39 SOURCE {E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:232} VARIABLE mul_ln232 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_1_fu_7398_p2 SOURCE {E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541} VARIABLE ret_1 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln180_fu_7403_p2 SOURCE {E:/Xilinx_2021.2/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180} VARIABLE sub_ln180 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_2_fu_6374_p2 SOURCE {E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540} VARIABLE ret_2 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_14ns_15ns_29_4_1_U47 SOURCE {E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:232} VARIABLE mul_ln232_1 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_3_fu_6777_p2 SOURCE {E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541} VARIABLE ret_3 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln180_1_fu_6783_p2 SOURCE {E:/Xilinx_2021.2/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180} VARIABLE sub_ln180_1 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_4_fu_6383_p2 SOURCE {E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540} VARIABLE ret_4 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_14ns_15ns_29_4_1_U48 SOURCE {E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:232} VARIABLE mul_ln232_2 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_5_fu_6818_p2 SOURCE {E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541} VARIABLE ret_5 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln180_2_fu_6824_p2 SOURCE {E:/Xilinx_2021.2/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180} VARIABLE sub_ln180_2 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_6_fu_6067_p2 SOURCE {E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541} VARIABLE ret_6 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_33ns_35ns_67_2_1_U40 SOURCE {E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:232} VARIABLE mul_ln232_3 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_7_fu_7438_p2 SOURCE {E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541} VARIABLE ret_7 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln180_3_fu_7443_p2 SOURCE {E:/Xilinx_2021.2/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180} VARIABLE sub_ln180_3 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_8_fu_6083_p2 SOURCE {E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541} VARIABLE ret_8 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_33ns_35ns_67_2_1_U41 SOURCE {E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:232} VARIABLE mul_ln232_4 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_9_fu_7478_p2 SOURCE {E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541} VARIABLE ret_9 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln180_4_fu_7483_p2 SOURCE {E:/Xilinx_2021.2/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180} VARIABLE sub_ln180_4 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_10_fu_6099_p2 SOURCE {E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541} VARIABLE ret_10 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_33ns_35ns_67_2_1_U42 SOURCE {E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:232} VARIABLE mul_ln232_5 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_11_fu_7518_p2 SOURCE {E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541} VARIABLE ret_11 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln180_5_fu_7523_p2 SOURCE {E:/Xilinx_2021.2/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180} VARIABLE sub_ln180_5 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_12_fu_6115_p2 SOURCE {E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541} VARIABLE ret_12 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_33ns_35ns_67_2_1_U43 SOURCE {E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:232} VARIABLE mul_ln232_6 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_13_fu_7558_p2 SOURCE {E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541} VARIABLE ret_13 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln180_6_fu_7563_p2 SOURCE {E:/Xilinx_2021.2/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180} VARIABLE sub_ln180_6 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_14_fu_6392_p2 SOURCE {E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540} VARIABLE ret_14 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_14ns_15ns_29_4_1_U49 SOURCE {E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:232} VARIABLE mul_ln232_7 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_15_fu_6859_p2 SOURCE {E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541} VARIABLE ret_15 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln180_7_fu_6865_p2 SOURCE {E:/Xilinx_2021.2/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180} VARIABLE sub_ln180_7 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_16_fu_6401_p2 SOURCE {E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540} VARIABLE ret_16 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_14ns_15ns_29_4_1_U50 SOURCE {E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:232} VARIABLE mul_ln232_8 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_17_fu_6900_p2 SOURCE {E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541} VARIABLE ret_17 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln180_8_fu_6906_p2 SOURCE {E:/Xilinx_2021.2/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180} VARIABLE sub_ln180_8 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_18_fu_6410_p2 SOURCE {E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540} VARIABLE ret_18 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_14ns_15ns_29_4_1_U51 SOURCE {E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:232} VARIABLE mul_ln232_9 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_19_fu_6941_p2 SOURCE {E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541} VARIABLE ret_19 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln180_9_fu_6947_p2 SOURCE {E:/Xilinx_2021.2/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180} VARIABLE sub_ln180_9 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_20_fu_6419_p2 SOURCE {E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540} VARIABLE ret_20 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_14ns_15ns_29_4_1_U52 SOURCE {E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:232} VARIABLE mul_ln232_10 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_21_fu_6982_p2 SOURCE {E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541} VARIABLE ret_21 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln180_10_fu_6988_p2 SOURCE {E:/Xilinx_2021.2/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180} VARIABLE sub_ln180_10 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_22_fu_6428_p2 SOURCE {E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540} VARIABLE ret_22 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_14ns_15ns_29_4_1_U53 SOURCE {E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:232} VARIABLE mul_ln232_11 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_23_fu_7023_p2 SOURCE {E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541} VARIABLE ret_23 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln180_11_fu_7029_p2 SOURCE {E:/Xilinx_2021.2/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180} VARIABLE sub_ln180_11 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_24_fu_6437_p2 SOURCE {E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1540} VARIABLE ret_24 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mul_mul_14ns_15ns_29_4_1_U54 SOURCE {E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:232} VARIABLE mul_ln232_12 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_25_fu_7064_p2 SOURCE {E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541} VARIABLE ret_25 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln180_12_fu_7070_p2 SOURCE {E:/Xilinx_2021.2/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180} VARIABLE sub_ln180_12 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_26_fu_6131_p2 SOURCE {E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541} VARIABLE ret_26 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_33ns_35ns_67_2_1_U44 SOURCE {E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:232} VARIABLE mul_ln232_13 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_27_fu_7598_p2 SOURCE {E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541} VARIABLE ret_27 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln180_13_fu_7603_p2 SOURCE {E:/Xilinx_2021.2/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180} VARIABLE sub_ln180_13 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_28_fu_6147_p2 SOURCE {E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541} VARIABLE ret_28 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_33ns_35ns_67_2_1_U45 SOURCE {E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:232} VARIABLE mul_ln232_14 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_29_fu_7638_p2 SOURCE {E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541} VARIABLE ret_29 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln180_14_fu_7643_p2 SOURCE {E:/Xilinx_2021.2/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180} VARIABLE sub_ln180_14 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ret_30_fu_6163_p2 SOURCE {E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541} VARIABLE ret_30 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 1 OPTYPE mul PRAGMA {} RTLNAME mul_33ns_35ns_67_2_1_U46 SOURCE {E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:232} VARIABLE mul_ln232_15 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME ret_31_fu_7678_p2 SOURCE {E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:1541} VARIABLE ret_31 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln180_15_fu_7683_p2 SOURCE {E:/Xilinx_2021.2/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180} VARIABLE sub_ln180_15 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln223_fu_7726_p2 SOURCE {E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:223} VARIABLE add_ln223 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln223_1_fu_7736_p2 SOURCE {E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:223} VARIABLE add_ln223_1 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME cnt_V_fu_7746_p2 SOURCE {E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:223} VARIABLE cnt_V LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln223_3_fu_7779_p2 SOURCE {E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:223} VARIABLE add_ln223_3 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln223_4_fu_7789_p2 SOURCE {E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:223} VARIABLE add_ln223_4 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln223_5_fu_7799_p2 SOURCE {E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:223} VARIABLE add_ln223_5 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln223_6_fu_7805_p2 SOURCE {E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:223} VARIABLE add_ln223_6 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln223_7_fu_7815_p2 SOURCE {E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:223} VARIABLE add_ln223_7 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln223_8_fu_7110_p2 SOURCE {E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:223} VARIABLE add_ln223_8 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln223_9_fu_7116_p2 SOURCE {E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:223} VARIABLE add_ln223_9 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln223_10_fu_7824_p2 SOURCE {E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:223} VARIABLE add_ln223_10 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln223_11_fu_7834_p2 SOURCE {E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:223} VARIABLE add_ln223_11 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln223_12_fu_7844_p2 SOURCE {E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:223} VARIABLE add_ln223_12 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln223_13_fu_7850_p2 SOURCE {E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:223} VARIABLE add_ln223_13 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME cnt_V_1_fu_7868_p2 SOURCE {E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:223} VARIABLE cnt_V_1 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_fu_6179_p2 SOURCE FAST/solution1/fast.cpp:50 VARIABLE add_ln50 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_V_fu_6197_p2 SOURCE {E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int.h:229} VARIABLE i_V LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_V_2_fu_6211_p2 SOURCE {E:/Xilinx_2021.2/Vitis_HLS/2021.2/common/technology/autopilot\ap_int_base.h:885} VARIABLE i_V_2 LOOP VITIS_LOOP_19_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 32 BRAM 0 URAM 0}}}'
INFO-FLOW: DBG:PUTS:       update_csynth_reports json2reportxml
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_pragma_report_xml
INFO-FLOW: Done: gen_csynth_pragma_report_xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:       update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:       update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.621 seconds; current allocated memory: 1.255 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for fast_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for fast_accel.
Execute       syn_report -model fast_accel -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 27.623 sec.
Command   csynth_design done; 46.647 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 22 seconds. CPU system time: 2 seconds. Elapsed time: 46.647 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 52.453 sec.
Execute cleanup_all 
