
<html><head><title>Introduction</title><meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="jaini" />
<meta name="CreateDate" content="2019-09-16" />
<meta name="CreateTime" content="1568626969" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes the Digital-centric Mixed-signal Verification methodology that enables top-level verification at digital speed." />
<meta name="DocTitle" content="Verilog-AMS Real Valued Modeling Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="Introduction" />
<meta name="FileType" content="Chapter" />
<meta name="FMWikiRelease" content="FM-Wiki-3.2" />
<meta name="Keyword" content="wreal" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2019-09-16" />
<meta name="ModifiedTime" content="1568626969" />
<meta name="NextFile" content="Chap1a.html" />
<meta name="Group" content="Analog Mixed-Signal Simulation" />
<meta name="Platform" content="Functional Verification" />
<meta name="PrevFile" content="wrealTOC.html" />
<meta name="Product" content="Xcelium" />
<meta name="ProductFamily" content="Xcelium" />
<meta name="ProductVersion" content="19.09" />
<meta name="RightsManagement" content="Copyright 2012-2019 Cadence Design Systems Inc." />
<meta name="Title" content="Verilog-AMS Real Valued Modeling Guide -- Introduction" />
<meta name="Keywords" content="" />
<meta name="topic_type" content="" />
<meta name="reference_type" content="" />
<meta name="product_feature" content="" />
<meta name="product_subfeature" content="" />
<meta name="Version" content="19.09" />
<meta name="SpaceKey" content="wreal1909" />
<meta name="webflare-version" content="1.4" />
<link rel="stylesheet" href="styles/webflare.css" type="text/css" /></head><body style="background-color: #FFFFFF;"><a name="pagetop"></a>
<!-- Begin Buttons -->
<header><div class="docHeadr">Product Documentation<img src="icons/Cadence-Logo.jpg" /></div><nav class="blueHead"><ul><li><a class="content" href="wrealTOC.html">Contents</a></li><li><a class="prev" href="wrealTOC.html" title="Contents">Contents</a></li><li style="float: right;"><a class="viewPrint" href="wreal.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="Chap1a.html" title="Verification Problem">Verification Problem</a></li></ul></nav></header>
<!-- End Buttons -->
<h5><center>Verilog-AMS Real Valued Modeling Guide<br />Product Version 19.09, September 2019</center></h5><div id="main-content" style="min-height: 50vh; margin-left: 5%; margin-right: 2%;">

<h1>1
<a id="pgfId-1032955"></a></h1>
<h1>
<a id="pgfId-1035250"></a><hr />
Introduction<hr />
</h1>

<p>
<a id="pgfId-1035472"></a>Virtually all modern System on Chip (SoC) designs of today are mixed-signal designs. Mixed-signal design is one of the biggest challenges of the modern sub-micron SoC design world. Most systems have to interface their millions of gates, DSPs, memories, and processors to the real world through a display, an antenna, a sensor, or a cable. This means that they have analog and digital content. These mixed-signal SoCs have to be designed with an unprecedented level of integration, in processes that have compromised every facet of performance for size, and in a scale that exposes the designer to the ravages of physics of small dimensions.</p>
<p>
<a id="pgfId-1035473"></a>Until recently, mixed-signal designs could be decomposed into separate analog and digital functions. Today, mixed-signal designs have multiple feedback loops through the analog and digital domains. It is not practical to decompose them into separate functions without losing essential system behavior. This requires an integrated mixed-signal simulation and verification environment. Performance and reliability are now the key problems. Verification has become the major bottleneck in the design flow.</p>
<p>
<a id="pgfId-1035474"></a>The old way of using the tools will not work any more. It will take a lot of planning to figure out a design and, even more important, a verification strategy before starting the effort. The tools are much more capable than before, but the gap in solving analog types of problems in a pure digital environment and vice versa is greater than ever. This requires a change in people&#8217;s mentality, group structure, management, working style and obviously the tools chain, working environment, and verification methodology. </p>
<p>
<a id="pgfId-1035475"></a>Cadence has introduced a digital-centric mixed-signal verification environment &#8211; Digital Mixed-signal (DMS). This new verification environment targets customers using digital- centric use models. It refers to, but is not limited to, mixed-signal verification using only digital simulators. In other words, it delivers capabilities to verify the mixed-signal design using digital-centric methodologies. This book provides the overall benefits of the Digital-centric Mixed-signal Verification methodology and explains how this methodology can enable customers to perform top-level verification at digital speed.</p>
<p>
<a id="pgfId-1035476"></a>The <a href="Chap1a.html#13199">Verification Problem</a> chapter introduces the verification problem and highlights how real value modeling can help overcome the current limitations. <a href="appA.html#44786">Appendix A: Advanced Digital Verification Methodology</a> and <a href="appB.html#44786">Appendix B: Analog Simulation Today</a> provide additional background information on the proposed methodology. </p>
<p>
<a id="pgfId-1035613"></a>The chapters <a href="Chap2.html#96221">Verilog-AMS Wreal Features</a> and <a href="Chap3new.html#36420">Modeling with Wreal</a> focus on Verilog-AMS wreal modeling. The basic language feature and advanced capabilities are described in the <a href="Chap2.html#96221">Verilog-AMS Wreal Features</a> chapter, while the <a href="Chap3new.html#36420">Modeling with Wreal</a> chapter presents application examples of wreal models. It is recommended that you read the <a href="Chap2.html#96221">Verilog-AMS Wreal Features</a> chapter first, from beginning to end; however, the sections in the <a href="Chap3new.html#36420">Modeling with Wreal</a> chapter are relatively independent and can be read in any order.</p>
<div class="webflare-information-macro webflare-macro-note">
<a id="pgfId-1035477"></a>Cadence provides various types of material for hands-on experience. The examples shown in this book and many others are included in the standard IUS/IES installation (&lt;IUS/IES path&gt;/tools/amsd/wrealSamples). Some additional tutorials on wreal features can be found in &lt;IUS/IES path&gt;/amsd/samples/aium/. There is an AMS designer workshop, a DMS workshop, and a DMS Techtorial available on request. Finally, training classes on AMS Designer and Verilog-AMS language are available as well.</div>
<p>
<a id="pgfId-1035457"></a></p>

<br /><a href="#pagetop">Return to top</a><br /></div>
<!-- Begin Buttons --><!-- End Buttons -->
<footer><nav class="navigation"><b><em><a href="wrealTOC.html" id="prev" title="Contents">Contents</a></em></b><b><em><a href="Chap1a.html" id="nex" title="Verification Problem">Verification Problem</a></em></b></nav><div>
            For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2019, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved. 
          </div></footer>
</body></html>