/* SPDX-License-Identifier: BSD-3-Clause
 * Copyright(c) 2019 Huawei Technologies Co., Ltd
 */
#include <rte_ether.h>
#include <rte_mbuf.h>

#include "base/hinic3_compat.h"
#include "base/hinic3_pmd_hwif.h"
#include "base/hinic3_pmd_hwdev.h"
#include "base/hinic3_pmd_wq.h"
#include "base/hinic3_pmd_mgmt.h"
#include "base/hinic3_pmd_nic_cfg.h"
#include "hinic3_pmd_nic_io.h"
#include "hinic3_pmd_dcb.h"
#include "hinic3_pmd_ethdev.h"
#include "hinic3_pmd_tx.h"
#include "hinic3_pmd_rx.h"

static uint32_t
hinic3_get_l3_ptype(uint32_t ip_type)
{
	uint32_t ptype = 0;
	if (ip_type == IPSU_METADATA_L3_TP_IPV4)
		ptype |= RTE_PTYPE_L3_IPV4_EXT_UNKNOWN;
	else if (ip_type == IPSU_METADATA_L3_TP_IPV6)
		ptype |= RTE_PTYPE_L3_IPV6_EXT_UNKNOWN;
	return ptype;
}
static uint32_t
hinic3_get_l4_ptype(uint32_t packet_type)
{
	int ptype = 0;
	switch (packet_type) {
		case IPSU_PKT_TYPE_NULL:
			break;
		case IPSU_PKT_TYPE_TCP:
			ptype |= RTE_PTYPE_L4_TCP;
			break;
		case IPSU_PKT_TYPE_UDP:
			ptype |= RTE_PTYPE_L4_UDP;
			break;
		case IPSU_PKT_TYPE_IPV4_FRAG:
			ptype |= RTE_PTYPE_L4_FRAG;
			break;
		case IPSU_PKT_TYPE_SCTP:
			ptype |= RTE_PTYPE_L4_SCTP;
			break;
		case IPSU_PKT_TYPE_ICMP:
			ptype |= RTE_PTYPE_L4_ICMP;
			break;
		case IPSU_PKT_TYPE_IGMP:
			ptype |= RTE_PTYPE_L4_IGMP;
			break;
#ifdef DPDK_24_11
		case IPSU_PKT_TYPE_ESP_OVER_IP:
			ptype |= RTE_PTYPE_L4_ESP;
			break;
#endif
		default:
			ptype |= RTE_PTYPE_L4_NONFRAG;
		}
	return ptype;
}

/**
 * Calculate the ptype value of given offload type.
 *
 * @param[in] offload_type
 *   The offload of Packet
 * @return
 *   Ptype value
 */
static uint32_t
hinic3_calc_rx_ptype_table(uint32_t offload_type, struct hinic3_nic_dev *nic_dev)
{
	uint32_t packet_type, ip_type, enc_l3_type, pkt_fmt;
	uint32_t ptype = RTE_PTYPE_UNKNOWN;

	packet_type = HINIC3_GET_RX_PKT_TYPE(offload_type);
	ip_type = HINIC3_GET_RX_IP_TYPE(offload_type);
	enc_l3_type = HINIC3_GET_RX_ENC_L3_TYPE(offload_type);
	pkt_fmt = HINIC3_GET_RX_PKT_FORMAT(offload_type);

	switch (pkt_fmt) {
	case IPSU_METADATA_FMT_NO_ENC:
		ptype |= RTE_PTYPE_L2_ETHER;
		ptype |= hinic3_get_l3_ptype(ip_type);
		ptype |= hinic3_get_l4_ptype(packet_type);
		break;
	case IPSU_METADATA_FMT_FC:
		ptype |= RTE_PTYPE_L2_ETHER_FCOE;
		break;
	case IPSU_METADATA_FMT_NSH:
		ptype |= RTE_PTYPE_L2_ETHER_NSH;
		break;
	/* IPinIP */
	case IPSU_METADATA_FMT_IPIP:
		ptype |= RTE_PTYPE_L2_ETHER;
		ptype |= RTE_PTYPE_TUNNEL_IP;
		if (!(nic_dev->feature_cap & NIC_F_TX_WQE_COMPACT_TASK)) {
			ptype |= hinic3_get_l3_ptype(ip_type);
		} else {
			ptype |= hinic3_get_l3_ptype(enc_l3_type);
			ptype |= hinic3_get_l4_ptype(packet_type) << HINIC3_L4_PYTPE_SHIFT;
			if (ip_type == IPSU_METADATA_L3_TP_IPV4)
				ptype |= RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN;
			else if (ip_type == IPSU_METADATA_L3_TP_IPV6)
				ptype |= RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN;
		}
		break;
	default:
	/* VXLAN 、NVGRE 、VXLAN_GPE 、GENEVE*/
		ptype |= RTE_PTYPE_L2_ETHER;
		ptype |= hinic3_get_l3_ptype(enc_l3_type);

		switch (pkt_fmt) {
		case IPSU_METADATA_FMT_VXLAN:
			ptype |= RTE_PTYPE_L4_UDP;
			ptype |= RTE_PTYPE_TUNNEL_VXLAN;
			ptype |= RTE_PTYPE_INNER_L2_ETHER;
			break;
		case IPSU_METADATA_FMT_NVGRE:
			ptype |= RTE_PTYPE_TUNNEL_GRE;
			if (!(nic_dev->feature_cap & NIC_F_TX_WQE_COMPACT_TASK))
				return ptype;
			else
				break;
		case IPSU_METADATA_FMT_GPE:
			ptype |= RTE_PTYPE_L4_UDP;
			ptype |= RTE_PTYPE_TUNNEL_VXLAN_GPE;
			break;
		case IPSU_METADATA_FMT_GENEVE:
			ptype |= RTE_PTYPE_L4_UDP;
			ptype |= RTE_PTYPE_TUNNEL_GENEVE;
			ptype |= RTE_PTYPE_INNER_L2_ETHER;
			break;
		default:
			ptype |= RTE_PTYPE_L4_NONFRAG;
			break;
		}
		if (ip_type == IPSU_METADATA_L3_TP_IPV4)
			ptype |= RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN;
		else if (ip_type == IPSU_METADATA_L3_TP_IPV6)
			ptype |= RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN;
		else
			return ptype;
		/* shift ptype to inner*/
		ptype |= hinic3_get_l4_ptype(packet_type) << HINIC3_L4_PYTPE_SHIFT;

	}
	return ptype;
}

static uint32_t
hinic3_calc_rx_ptype_compact_table(uint32_t offload_type)
{
	uint32_t packet_type, ip_type, pkt_fmt;
	uint32_t ptype = RTE_PTYPE_UNKNOWN;

	pkt_fmt = HINIC3_RQ_COMPACT_CQE_STATUS_GET(offload_type << HINIC3_COMPACT_CQE_PTYPE_SHIFT, PKT_FORMAT);
	ip_type = HINIC3_RQ_COMPACT_CQE_STATUS_GET(offload_type << HINIC3_COMPACT_CQE_PTYPE_SHIFT, IP_TYPE);
	packet_type = HINIC3_RQ_COMPACT_CQE_STATUS_GET(offload_type << HINIC3_COMPACT_CQE_PTYPE_SHIFT, PKT_TYPE);

	switch (pkt_fmt) {
	case IPSU_METADATA_FMT_NO_ENC:
		ptype |= RTE_PTYPE_L2_ETHER;
		ptype |= hinic3_get_l3_ptype(ip_type);
		ptype |= hinic3_get_l4_ptype(packet_type);
		break;
	case IPSU_METADATA_FMT_FC:
		ptype |= RTE_PTYPE_L2_ETHER_FCOE;
		break;
	case IPSU_METADATA_FMT_NSH:
		ptype |= RTE_PTYPE_L2_ETHER_NSH;
		break;
	default:
	/* VXLAN 、NVGRE 、VXLAN_GPE 、GENEVE 、IPinIP */
		ptype |= RTE_PTYPE_L2_ETHER;

		switch (pkt_fmt) {
		case IPSU_METADATA_FMT_VXLAN:
			ptype |= RTE_PTYPE_L4_UDP;
			ptype |= RTE_PTYPE_TUNNEL_VXLAN;
			ptype |= RTE_PTYPE_INNER_L2_ETHER;
			break;
		case IPSU_METADATA_FMT_NVGRE:
			ptype |= RTE_PTYPE_TUNNEL_GRE;
			return ptype;
		case IPSU_METADATA_FMT_GENEVE:
			ptype |= RTE_PTYPE_L4_UDP;
			ptype |= RTE_PTYPE_TUNNEL_GENEVE;
			ptype |= RTE_PTYPE_INNER_L2_ETHER;
			break;

		case IPSU_METADATA_FMT_IPIP:
			ptype |= RTE_PTYPE_TUNNEL_IP;
			break;
		default:
			ptype |= RTE_PTYPE_L4_NONFRAG;
			break;
		}
		if (ip_type == IPSU_METADATA_L3_TP_IPV4)
			ptype |= RTE_PTYPE_INNER_L3_IPV4_EXT_UNKNOWN;
		else if (ip_type == IPSU_METADATA_L3_TP_IPV6)
			ptype |= RTE_PTYPE_INNER_L3_IPV6_EXT_UNKNOWN;
		else
			return ptype;
		/* shift ptype to inner*/
		ptype |= hinic3_get_l4_ptype(packet_type) << HINIC3_L4_PYTPE_SHIFT;

	}
	return ptype;
}

/**
 * Get receive queue local ci
 *
 * @param[in] rxq
 *   Receive queue
 * @return
 *   Receive queue local ci
 */
static inline u16 hinic3_get_rq_local_ci(struct hinic3_rxq *rxq)
{
	return MASKED_QUEUE_IDX(rxq, rxq->cons_idx);
}

static inline u16 hinic3_get_rq_free_wqebb(struct hinic3_rxq *rxq)
{
	return rxq->delta - 1;
}

/**
 * Update receive queue local ci
 *
 * @param[in] rxq
 *   Receive queue
 * @param[in] wqe_cnt
 *   Wqebb counters
 */
static inline void hinic3_update_rq_local_ci(struct hinic3_rxq *rxq,
					     u16 wqe_cnt)
{
	rxq->cons_idx += wqe_cnt;
	rxq->delta += wqe_cnt;
}

/**
 * Get receive queue wqe
 *
 * @param[in] rxq
 *   Receive queue
 * @param[out] pi
 *   Return current pi
 * @return
 *   RX wqe base address
 */
static inline void *hinic3_get_rq_wqe(struct hinic3_rxq *rxq, u16 *pi)
{
	*pi = MASKED_QUEUE_IDX(rxq, rxq->prod_idx);

	/* Get only one rq wqe for once */
	rxq->prod_idx++;
	rxq->delta--;

	return NIC_WQE_ADDR(rxq, *pi);
}

/**
 * Put receive queue wqe
 *
 * @param[in] rxq
 *   Receive queue
 * @param[in] wqe_cnt
 *   Wqebb counters
 */
static inline void hinic3_put_rq_wqe(struct hinic3_rxq *rxq, u16 wqe_cnt)
{
	rxq->delta += wqe_cnt;
	rxq->prod_idx -= wqe_cnt;
}

/**
 * Get receive queue local pi
 *
 * @param[in] rxq
 *   Receive queue
 * @return
 *   Receive queue local pi
 */
static inline u16 hinic3_get_rq_local_pi(struct hinic3_rxq *rxq)
{
	return MASKED_QUEUE_IDX(rxq, rxq->prod_idx);
}

/**
 * Update receive queue hardware pi
 *
 * @param[in] rxq
 *   Receive queue
 * @param[in] pi
 *   Receive queue pi to update
 */
static inline void hinic3_update_rq_hw_pi(struct hinic3_rxq *rxq, u16 pi)
{
	*rxq->pi_virt_addr =
		(u16)cpu_to_be16((pi & rxq->q_mask) << rxq->wqe_type);
}

int hinic3_rx_fill_wqe(struct hinic3_rxq *rxq)
{
	struct hinic3_rq_wqe *rq_wqe = NULL;
	struct hinic3_nic_dev *nic_dev = rxq->nic_dev;
	rte_iova_t cqe_dma;
	u16 pi = 0;
	int i;

	cqe_dma = rxq->cqe_start_paddr;
	for (i = 0; i < rxq->q_depth; i++) {
		rq_wqe = hinic3_get_rq_wqe(rxq, &pi);
		if (!rq_wqe) {
			PMD_DRV_LOG(ERR, "Get rq wqe failed, rxq id: %d, wqe id: %d",
				    rxq->q_id, i);
			break;
		}

		if (rxq->wqe_type == HINIC3_EXTEND_RQ_WQE) {
			/* Unit of cqe length is 16B */
			hinic3_set_sge(&rq_wqe->extend_wqe.cqe_sect.sge,
				       cqe_dma,
				       HINIC3_CQE_LEN >>
				       HINIC3_CQE_SIZE_SHIFT);
			/* Use fixed len */
			rq_wqe->extend_wqe.buf_desc.sge.len =
				nic_dev->rx_buff_len;
		} else if (rxq->wqe_type == HINIC3_NORMAL_RQ_WQE) {
			rq_wqe->normal_wqe.cqe_hi_addr = upper_32_bits(cqe_dma);
			rq_wqe->normal_wqe.cqe_lo_addr = lower_32_bits(cqe_dma);
		}

		cqe_dma += sizeof(struct hinic3_rq_cqe);

		hinic3_hw_be32_len(rq_wqe, rxq->wqebb_size);
	}

	hinic3_put_rq_wqe(rxq, (u16)i);

	return i;
}

static struct rte_mbuf *hinic3_rx_alloc_mbuf(struct hinic3_rxq *rxq,
					     rte_iova_t *dma_addr)
{
	struct rte_mbuf *mbuf = NULL;

	if (unlikely(rte_pktmbuf_alloc_bulk(rxq->mb_pool, &mbuf, 1) != 0))
		return NULL;

	*dma_addr = rte_mbuf_data_iova_default(mbuf);
#ifdef HINIC3_XSTAT_MBUF_USE
	rxq->rxq_stats.alloc_mbuf++;
#endif
	return mbuf;
}

#ifdef HINIC3_XSTAT_RXBUF_INFO
static void hinic3_rxq_buffer_done_count(struct hinic3_rxq *rxq)
{
	u16 sw_ci, avail_pkts = 0, hit_done = 0, cqe_hole = 0;
	u32 status;
	volatile struct hinic3_rq_cqe *rx_cqe;

	for (sw_ci = 0; sw_ci < rxq->q_depth; sw_ci++) {
		rx_cqe = &rxq->rx_cqe[sw_ci];

		/* test current ci is done */
		status = rx_cqe->status;
		if (!HINIC3_GET_RX_DONE(status)) {
			if (hit_done) {
				cqe_hole++;
				hit_done = 0;
			}
			continue;
		}

		avail_pkts++;
		hit_done = 1;
	}

	rxq->rxq_stats.rx_avail = avail_pkts;
	rxq->rxq_stats.rx_hole = cqe_hole;
}

void hinic3_get_stats(struct hinic3_rxq *rxq)
{
	rxq->rxq_stats.rx_mbuf = rxq->q_depth - hinic3_get_rq_free_wqebb(rxq);

	hinic3_rxq_buffer_done_count(rxq);
}
#endif


u32 hinic3_rx_fill_buffers(struct hinic3_rxq *rxq)
{
	struct hinic3_rq_wqe *rq_wqe = NULL;
	struct hinic3_rx_info *rx_info = NULL;
	struct rte_mbuf *mb = NULL;
	rte_iova_t dma_addr;
	u16 i, free_wqebbs;

	free_wqebbs = rxq->delta - 1;
	for (i = 0; i < free_wqebbs; i++) {
		rx_info = &rxq->rx_info[rxq->next_to_update];

		mb = hinic3_rx_alloc_mbuf(rxq, &dma_addr);
		if (!mb) {
			PMD_DRV_LOG(ERR, "Alloc mbuf failed");
			break;
		}

		rx_info->mbuf = mb;

		rq_wqe = NIC_WQE_ADDR(rxq, rxq->next_to_update);

		/* Fill buffer address only */
		if (rxq->wqe_type == HINIC3_EXTEND_RQ_WQE) {
			rq_wqe->extend_wqe.buf_desc.sge.hi_addr =
				hinic3_hw_be32(upper_32_bits(dma_addr));
			rq_wqe->extend_wqe.buf_desc.sge.lo_addr =
				hinic3_hw_be32(lower_32_bits(dma_addr));
		} else {
			rq_wqe->normal_wqe.buf_hi_addr =
				hinic3_hw_be32(upper_32_bits(dma_addr));
			rq_wqe->normal_wqe.buf_lo_addr =
				hinic3_hw_be32(lower_32_bits(dma_addr));
		}

		rxq->next_to_update = (rxq->next_to_update + 1) & rxq->q_mask;
	}

	if (likely(i > 0)) {
#ifndef HINIC3_RQ_DB
		hinic3_write_db(rxq->db_addr, rxq->q_id, 0, RQ_CFLAG_DP,
				(u16)(rxq->next_to_update << rxq->wqe_type));
		/* Init rq contxet used, need to optimization */
		rxq->prod_idx = rxq->next_to_update;
#else
		rte_wmb();
		rxq->prod_idx = rxq->next_to_update;
		hinic3_update_rq_hw_pi(rxq, rxq->next_to_update);
#endif
		rxq->delta -= i;
	} else {
		PMD_DRV_LOG(ERR, "Alloc rx buffers failed, rxq_id: %d",
			    rxq->q_id);
	}

	return (u32)i;
}

void hinic3_free_rxq_mbufs(struct hinic3_rxq *rxq)
{
	struct hinic3_rx_info *rx_info = NULL;
	int free_wqebbs = hinic3_get_rq_free_wqebb(rxq) + 1;
	volatile struct hinic3_rq_cqe *rx_cqe = NULL;
	u16 ci;

	while (free_wqebbs++ < rxq->q_depth) {
		ci = hinic3_get_rq_local_ci(rxq);
		if (rxq->wqe_type != HINIC3_COMPACT_RQ_WQE) {
			/* Clear done bit */
			rx_cqe = &rxq->rx_cqe[ci];
			rx_cqe->status = 0;
		}

		rx_info = &rxq->rx_info[ci];
		rte_pktmbuf_free(rx_info->mbuf);
		rx_info->mbuf = NULL;

		hinic3_update_rq_local_ci(rxq, 1);
#ifdef HINIC3_XSTAT_MBUF_USE
		rxq->rxq_stats.free_mbuf++;
#endif
	}
}

void hinic3_free_all_rxq_mbufs(struct hinic3_nic_dev *nic_dev)
{
	u16 qid;
	struct hinic3_rxq *rxq;
	for (qid = 0; qid < nic_dev->num_rqs; qid++) {
		rxq = nic_dev->rxqs[qid];
		if (rxq != NULL && !rxq->is_hairpin)
			hinic3_free_rxq_mbufs(nic_dev->rxqs[qid]);
	}
}

static u32 hinic3_rx_alloc_mbuf_bulk(struct hinic3_rxq *rxq,
				     struct rte_mbuf **mbufs,
				     u32 exp_mbuf_cnt)
{
	u32 avail_cnt;
	int err;

	err = rte_pktmbuf_alloc_bulk(rxq->mb_pool, mbufs, exp_mbuf_cnt);
	if (likely(err == 0)) {
		avail_cnt = exp_mbuf_cnt;
	} else {
		avail_cnt = 0;
		rxq->rxq_stats.rx_nombuf += exp_mbuf_cnt;
	}
#ifdef HINIC3_XSTAT_MBUF_USE
	rxq->rxq_stats.alloc_mbuf += avail_cnt;
#endif
	return avail_cnt;
}

static int hinic3_rearm_rxq_mbuf(struct hinic3_rxq *rxq)
{
	struct hinic3_rq_wqe *rq_wqe = NULL;
	struct rte_mbuf **rearm_mbufs;
	u32 i, free_wqebbs, rearm_wqebbs, exp_wqebbs;
	rte_iova_t dma_addr;
	u16 pi;
	struct hinic3_nic_dev *nic_dev = rxq->nic_dev;

	/* Check free wqebb cnt fo rearm */
	free_wqebbs = hinic3_get_rq_free_wqebb(rxq);
	if (unlikely(free_wqebbs < rxq->rx_free_thresh))
		return -ENOMEM;

	/* Get rearm mbuf array */
	pi = hinic3_get_rq_local_pi(rxq);
	rearm_mbufs = (struct rte_mbuf **)(&rxq->rx_info[pi]);

	/* Check rxq free wqebbs turn around */
	exp_wqebbs = rxq->q_depth - pi;
	if (free_wqebbs < exp_wqebbs)
		exp_wqebbs = free_wqebbs;

	/* Alloc mbuf in bulk */
	rearm_wqebbs = hinic3_rx_alloc_mbuf_bulk(rxq, rearm_mbufs, exp_wqebbs);
	if (unlikely(rearm_wqebbs == 0))
		return -ENOMEM;

	/* Rearm rx mbuf */
	rq_wqe = NIC_WQE_ADDR(rxq, pi);
	for (i = 0; i < rearm_wqebbs; i++) {
		dma_addr = rte_mbuf_data_iova_default(rearm_mbufs[i]);

		/* Fill buffer address only */
		if (rxq->wqe_type == HINIC3_EXTEND_RQ_WQE) {
			rq_wqe->extend_wqe.buf_desc.sge.hi_addr =
				hinic3_hw_be32(upper_32_bits(dma_addr));
			rq_wqe->extend_wqe.buf_desc.sge.lo_addr =
				hinic3_hw_be32(lower_32_bits(dma_addr));
			rq_wqe->extend_wqe.buf_desc.sge.len =
				nic_dev->rx_buff_len;
		}else if (rxq->wqe_type == HINIC3_NORMAL_RQ_WQE) {
			rq_wqe->normal_wqe.buf_hi_addr =
				hinic3_hw_be32(upper_32_bits(dma_addr));
			rq_wqe->normal_wqe.buf_lo_addr =
				hinic3_hw_be32(lower_32_bits(dma_addr));
		} else {
			rq_wqe->compact_wqe.buf_hi_addr =
				hinic3_hw_be32(upper_32_bits(dma_addr));
			rq_wqe->compact_wqe.buf_lo_addr =
				hinic3_hw_be32(lower_32_bits(dma_addr));
		}

		rq_wqe = (struct hinic3_rq_wqe *)((u64)rq_wqe +
			 rxq->wqebb_size);
	}
	rxq->prod_idx += rearm_wqebbs;
	rxq->delta -= rearm_wqebbs;

#ifndef HINIC3_RQ_DB
	hinic3_write_db(rxq->db_addr, !IS_QPOOL_MODE() ? rxq->q_id : rxq->local_qid , 0, RQ_CFLAG_DP,
			((pi + rearm_wqebbs) & rxq->q_mask) << rxq->wqe_type);
#else
	/* Update rq hw_pi */
	rte_wmb();
	hinic3_update_rq_hw_pi(rxq, pi + rearm_wqebbs);
#endif
	return 0;
}

static int hinic3_init_rss_key(struct hinic3_nic_dev *nic_dev,
			       struct rte_eth_rss_conf *rss_conf)
{
	u8 default_rss_key[HINIC3_RSS_KEY_SIZE] = {
			0x2c, 0xc6, 0x81, 0xd1,
			0x5b, 0xdb, 0xf4, 0xf7,
			0xfc, 0xa2, 0x83, 0x19,
			0xdb, 0x1a, 0x3e, 0x94,
			0x6b, 0x9e, 0x38, 0xd9,
			0x2c, 0x9c, 0x03, 0xd1,
			0xad, 0x99, 0x44, 0xa7,
			0xd9, 0x56, 0x3d, 0x59,
			0x06, 0x3c, 0x25, 0xf3,
			0xfc, 0x1f, 0xdc, 0x2a};
	u8 hashkey[HINIC3_RSS_KEY_SIZE] = {0};
	int err;

	if (rss_conf->rss_key == NULL ||
	    rss_conf->rss_key_len > HINIC3_RSS_KEY_SIZE)
		memcpy(hashkey, default_rss_key, HINIC3_RSS_KEY_SIZE);
	else
		memcpy(hashkey, rss_conf->rss_key, rss_conf->rss_key_len);

	err = hinic3_rss_set_hash_key(nic_dev->hwdev, hashkey, HINIC3_RSS_KEY_SIZE);
	if (err)
		return err;

	memcpy(nic_dev->rss_key, hashkey, HINIC3_RSS_KEY_SIZE);
	return 0;
}

void hinic3_add_rq_to_rx_queue_list(struct hinic3_nic_dev *nic_dev,
				    u16 queue_id)
{
	u16 rss_queue_count = nic_dev->num_rss;

	RTE_ASSERT(rss_queue_count <= (RTE_DIM(nic_dev->rx_queue_list) - 1));

	nic_dev->rx_queue_list[rss_queue_count] = (u8)queue_id;
	nic_dev->num_rss++;
}

void hinic3_init_rx_queue_list(struct hinic3_nic_dev *nic_dev)
{
	nic_dev->num_rss = 0;
}

/* Invalid value in indir tbl */
#define HINIC3_INDIR_INVALID_QUEUE 0xFFFF
static void hinic3_fill_indir_tbl(struct hinic3_nic_dev *nic_dev,
				  u32 *indir_tbl)
{
	u16 rss_queue_count = nic_dev->num_rss;
	int i = 0;
	int j;

	if (rss_queue_count == 0) {
		/* delete q_id from indir tbl */
		for (i = 0; i < HINIC3_RSS_INDIR_SIZE; i++)
			indir_tbl[i] = HINIC3_INDIR_INVALID_QUEUE;
	} else {
		while (i < HINIC3_RSS_INDIR_SIZE)
			for (j = 0; (j < rss_queue_count) &&
				    (i < HINIC3_RSS_INDIR_SIZE); j++)
				indir_tbl[i++] = nic_dev->rx_queue_list[j];
	}
}

int hinic3_refill_indir_rqid(struct hinic3_rxq *rxq)
{
	struct hinic3_nic_dev *nic_dev = rxq->nic_dev;
	u32 *indir_tbl;
	int err;

	indir_tbl = rte_zmalloc(NULL, HINIC3_RSS_INDIR_SIZE * sizeof(u32), 0);
	if (!indir_tbl) {
		PMD_DRV_LOG(ERR, "Alloc indir_tbl mem failed, eth_dev:%s, queue_idx:%d\n",
			    nic_dev->dev_name, rxq->q_id);
		return -ENOMEM;
	}

	/* build indir tbl according to the number of rss queue */
	hinic3_fill_indir_tbl(nic_dev, indir_tbl);

	if (IS_QPOOL_MODE())
		err = hinic3_rss_set_indir_tbl_qpool(nic_dev->hwdev, indir_tbl, HINIC3_RSS_INDIR_SIZE);
	else
		err = hinic3_rss_set_indir_tbl(nic_dev->hwdev, indir_tbl, HINIC3_RSS_INDIR_SIZE);
	
	if (err) {
		PMD_DRV_LOG(ERR, "Set indrect table failed, eth_dev:%s, queue_idx:%d\n",
			    nic_dev->dev_name, rxq->q_id);
		goto out;
	}

out:
	rte_free(indir_tbl);
	return err;
}

static int hinic3_init_rss_type(struct hinic3_nic_dev *nic_dev,
				struct rte_eth_rss_conf *rss_conf)
{
	struct hinic3_rss_type rss_type = {0};
	u64 rss_hf = rss_conf->rss_hf;
	int err;

	rss_type.ipv4 = (rss_hf & (ETH_RSS_IPV4 | ETH_RSS_FRAG_IPV4)) ? 1 : 0;
	rss_type.tcp_ipv4 = (rss_hf & ETH_RSS_NONFRAG_IPV4_TCP) ? 1 : 0;
	rss_type.ipv6 = (rss_hf & (ETH_RSS_IPV6 | ETH_RSS_FRAG_IPV6)) ? 1 : 0;
	rss_type.tcp_ipv6 = (rss_hf & ETH_RSS_NONFRAG_IPV6_TCP) ? 1 : 0;
	rss_type.udp_ipv4 = (rss_hf & ETH_RSS_NONFRAG_IPV4_UDP) ? 1 : 0;
	rss_type.udp_ipv6 = (rss_hf & ETH_RSS_NONFRAG_IPV6_UDP) ? 1 : 0;

	err = hinic3_set_rss_type(nic_dev->hwdev, rss_type);
	nic_dev->rss_type = rss_type;
	return err;
}

int hinic3_update_rss_config(struct rte_eth_dev *dev,
			     struct rte_eth_rss_conf *rss_conf)
{
	struct hinic3_nic_dev *nic_dev = HINIC3_ETH_DEV_TO_PRIVATE_NIC_DEV(dev);
	u8 prio_tc[HINIC3_DCB_UP_MAX] = {0};
	u8 num_tc = 0;
	int err;

	if (rss_conf->rss_hf == 0) {
		rss_conf->rss_hf = HINIC3_RSS_OFFLOAD_ALL;
	} else if ((rss_conf->rss_hf & HINIC3_RSS_OFFLOAD_ALL) == 0) {
		PMD_DRV_LOG(ERR, "Does't support rss hash type: %"PRIu64,
			    rss_conf->rss_hf);
		return -EINVAL;
	}

	err = hinic3_rss_template_alloc(nic_dev->hwdev, 0);
	if (err) {
		PMD_DRV_LOG(ERR, "Alloc rss template failed, err: %d", err);
		return err;
	}

	err = hinic3_init_rss_key(nic_dev, rss_conf);
	if (err) {
		PMD_DRV_LOG(ERR, "Init rss hash key failed, err: %d", err);
		goto init_rss_fail;
	}

	err = hinic3_init_rss_type(nic_dev, rss_conf);
	if (err) {
		PMD_DRV_LOG(ERR, "Init rss hash type failed, err: %d", err);
		goto init_rss_fail;
	}

	err = hinic3_rss_set_hash_engine(nic_dev->hwdev,
					 HINIC3_RSS_HASH_ENGINE_TYPE_TOEP);
	if (err) {
		PMD_DRV_LOG(ERR, "Init rss hash function failed, err: %d", err);
		goto init_rss_fail;
	}

	err = hinic3_rss_cfg(nic_dev->hwdev, HINIC3_RSS_ENABLE, num_tc, prio_tc);
	if (err) {
		PMD_DRV_LOG(ERR, "Enable rss failed, err: %d", err);
		goto init_rss_fail;
	}

	nic_dev->rss_state = HINIC3_RSS_ENABLE;
	return 0;

init_rss_fail:
	if (hinic3_rss_template_free(nic_dev->hwdev, 0))
		PMD_DRV_LOG(WARNING, "Free rss template failed");

	return err;
}
/**
 * Initialize the receive packet type table
 * @param[in] dev
 *   Pointer to ethernet device structure.
 */

int
hinic3_init_rx_ptype_table(struct rte_eth_dev *dev) 
{
	struct hinic3_nic_dev *nic_dev = HINIC3_ETH_DEV_TO_PRIVATE_NIC_DEV(dev);
	struct hinic3_ptype_table *tbl =
		rte_zmalloc("ptype_tbl", sizeof(struct hinic3_ptype_table), 0);

	if (tbl == NULL)
		return -ENOMEM;

	uint32_t *ptype = tbl->ptype;
	uint32_t i;

	if (HINIC3_SUPPORT_RX_HW_COMPACT_CQE(nic_dev) ||
	    HINIC3_SUPPORT_RX_SW_COMPACT_CQE(nic_dev)) {
		for (i = 0; i < HINIC3_PTYPE_NUM; i++) {
			ptype[i] = hinic3_calc_rx_ptype_compact_table(i);
		}
	} else {
		for (i = 0; i < HINIC3_PTYPE_NUM; i++) {
			ptype[i] = hinic3_calc_rx_ptype_table(i, nic_dev);
		}
	}
	nic_dev->ptype_tbl = tbl;
	return 0;
}

/* Search given queue array to find possition of given id.
 * Return queue pos or queue_count if not found.
 */
static u8 hinic3_find_queue_pos_by_rq_id(u8 *queues, u8 queues_count,
					 u8 queue_id)
{
	u8 pos;

	for (pos = 0; pos < queues_count; pos++) {
		if (queue_id == queues[pos])
			break;
	}

	return pos;
}

void hinic3_remove_rq_from_rx_queue_list(struct hinic3_nic_dev *nic_dev,
					 u16 queue_id)
{
	u16 queue_pos;
	u16 rss_queue_count = nic_dev->num_rss;

	queue_pos = hinic3_find_queue_pos_by_rq_id(nic_dev->rx_queue_list,
						   rss_queue_count,
						   (u16)queue_id);
	/* If queue was not at the end of the list,
	 * shift started queues up queue array list
	 */
	if (queue_pos < rss_queue_count) {
		rss_queue_count--;
		memmove(nic_dev->rx_queue_list + queue_pos,
			nic_dev->rx_queue_list + queue_pos + 1,
			(rss_queue_count - queue_pos) *
			sizeof(nic_dev->rx_queue_list[0]));
	}

	RTE_ASSERT(rss_queue_count < RTE_DIM(nic_dev->rx_queue_list));
	nic_dev->num_rss = rss_queue_count;
}

static void hinic3_rx_queue_release_mbufs(struct hinic3_rxq *rxq)
{
	u16 sw_ci, ci_mask, free_wqebbs;
	u16 rx_buf_len;
	u32 status, vlan_len, pkt_len;
	u32 pkt_left_len = 0;
	u32 nr_released = 0;
	struct hinic3_rx_info *rx_info;
	volatile struct hinic3_rq_cqe *rx_cqe;

	sw_ci = hinic3_get_rq_local_ci(rxq);
	rx_info = &rxq->rx_info[sw_ci];
	rx_cqe = &rxq->rx_cqe[sw_ci];
	free_wqebbs = (u16)(hinic3_get_rq_free_wqebb(rxq) + 1);
	status = rx_cqe->status;
	ci_mask = rxq->q_mask;

	while (free_wqebbs < rxq->q_depth) {
		rx_buf_len = rxq->buf_len;
		if (pkt_left_len != 0) {
			/* flush continues jumbo rqe */
			pkt_left_len = (pkt_left_len <= rx_buf_len) ? 0 :
				       (pkt_left_len - rx_buf_len);
		} else if (HINIC3_GET_RX_FLUSH(status)) {
			/* flush one released rqe */
			pkt_left_len = 0;
		} else if (HINIC3_GET_RX_DONE(status)) {
			/* flush single packet or  first jumbo rqe */
			vlan_len = hinic3_hw_cpu32(rx_cqe->vlan_len);
			pkt_len = HINIC3_GET_RX_PKT_LEN(vlan_len);
			pkt_left_len = (pkt_len <= rx_buf_len) ? 0 :
				       (pkt_len - rx_buf_len);
		} else {
			break;
		}
		rte_pktmbuf_free(rx_info->mbuf);

		rx_info->mbuf = NULL;
		rx_cqe->status = 0;
		nr_released++;
		free_wqebbs++;

		/* see next cqe */
		sw_ci++;
		sw_ci &= ci_mask;
		rx_info = &rxq->rx_info[sw_ci];
		rx_cqe = &rxq->rx_cqe[sw_ci];
		status = rx_cqe->status;
	}

	hinic3_update_rq_local_ci(rxq, (u16)nr_released);
}

int hinic3_poll_rq_empty(struct hinic3_rxq *rxq)
{
	unsigned long timeout;
	int free_wqebb;
	int err = -EFAULT;

	timeout = msecs_to_jiffies(HINIC3_FLUSH_QUEUE_TIMEOUT) + jiffies;
	do {
		free_wqebb = hinic3_get_rq_free_wqebb(rxq) + 1;
		if (free_wqebb == rxq->q_depth) {
			err = 0;
			break;
		}
		hinic3_rx_queue_release_mbufs(rxq);
		rte_delay_us(1);
	} while (time_before(jiffies, timeout));

	return err;
}

int hinic3_poll_integrated_cqe_rq_empty(struct hinic3_rxq *rxq)
{
	struct hinic3_rx_info *rx_info;
	struct hinic3_rq_ci_wb rq_ci;
	u16 sw_ci, sw_pi, hw_ci;
	unsigned long timeout;

	sw_ci = hinic3_get_rq_local_ci(rxq);
	sw_pi = hinic3_get_rq_local_pi(rxq);

	/* 等待硬件排空 */
	timeout = msecs_to_jiffies(HINIC3_FLUSH_QUEUE_TIMEOUT) + jiffies;
	do {
		rq_ci.dw1.value = hinic3_hw_cpu32(__atomic_load_n(&rxq->rq_ci->dw1.value, __ATOMIC_ACQUIRE));
		hw_ci = rq_ci.dw1.bs.hw_ci;
		if (sw_pi == hw_ci)
			break;

		rte_delay_us(1);
	} while (time_before(jiffies, timeout));

	if (sw_pi != hw_ci)
		return -EFAULT;

	/* rx流程还未结束 */
	while (sw_ci != hw_ci) {
		rx_info = &rxq->rx_info[sw_ci];
		rte_pktmbuf_free(rx_info->mbuf);
		rx_info->mbuf = NULL;

		/* see next cqe */
		sw_ci++;
		sw_ci &= rxq->q_mask;
		hinic3_update_rq_local_ci(rxq, 1);
	}

	return 0;
}

static void
hinic3_dump_cqe_status(struct hinic3_rxq *rxq)
{
	volatile struct hinic3_rq_cqe *rx_cqe;
	struct hinic3_rq_ci_wb rq_ci;
	u16 sw_ci, sw_pi, hw_ci;
	u32 head_ci, head_done;
	u16 avail_pkts = 0;
	u16 hit_done = 0;
	u16 cqe_hole = 0;
	u32 status;

	if (rxq->wqe_type == HINIC3_COMPACT_RQ_WQE) {
		sw_ci = hinic3_get_rq_local_ci(rxq);
		sw_pi = hinic3_get_rq_local_pi(rxq);
		rq_ci.dw1.value = hinic3_hw_cpu32(__atomic_load_n(&rxq->rq_ci->dw1.value, __ATOMIC_ACQUIRE));
		hw_ci = rq_ci.dw1.bs.hw_ci;
		PMD_DRV_LOG(ERR,
			"Poll rq empty timeout, eth_dev:%s, queue_idx:%d, mbuf_left:%d, sw_pi:%d, sw_ci:%d, hw_ci:%d",
			rxq->nic_dev->dev_name, rxq->q_id,
			rxq->q_depth - hinic3_get_rq_free_wqebb(rxq),
			sw_pi, sw_ci, hw_ci);
		return;
	}

	sw_ci = hinic3_get_rq_local_ci(rxq);
	rx_cqe = &rxq->rx_cqe[sw_ci];
	status = rx_cqe->status;
	head_done = HINIC3_GET_RX_DONE(status);
	head_ci = sw_ci;

	for (sw_ci = 0; sw_ci < rxq->q_depth; sw_ci++) {
		rx_cqe = &rxq->rx_cqe[sw_ci];

		/* test current ci is done */
		status = rx_cqe->status;
		if (!HINIC3_GET_RX_DONE(status) ||
		    !HINIC3_GET_RX_FLUSH(status)) {
			if (hit_done) {
				cqe_hole++;
				hit_done = 0;
			}

			continue;
		}

		avail_pkts++;
		hit_done = 1;
	}

	PMD_DRV_LOG(ERR, "Poll rq empty timeout, eth_dev:%s, queue_idx:%d, "
		"mbuf_left:%d, cqe_done:%d, cqe_hole:%d, cqe[%d].done=%d\n",
		rxq->nic_dev->dev_name, rxq->q_id,
		rxq->q_depth - hinic3_get_rq_free_wqebb(rxq),
		avail_pkts, cqe_hole, head_ci, head_done);
}

int hinic3_stop_rq(struct rte_eth_dev *eth_dev, struct hinic3_rxq *rxq)
{
	struct hinic3_nic_dev *nic_dev = rxq->nic_dev;
	int err;

	/* disable rxq intr */
	hinic3_dev_rx_queue_intr_disable(eth_dev, rxq->q_id);

	/* lock dev queue switch  */
	rte_spinlock_lock(&nic_dev->queue_list_lock);

	if (nic_dev->num_rss == 1) {
		err = hinic3_set_vport_enable(nic_dev->hwdev, false);
		if (err) {
			PMD_DRV_LOG(ERR, "%s Disable vport failed, rc:%d",
				    nic_dev->dev_name, err);
		}
	}
	hinic3_remove_rq_from_rx_queue_list(nic_dev, rxq->q_id);

	/* if RSS is enable, remove q_id from rss indir table */
	/* if RSS is disable, no mbuf in rq, pakcet will be dropped */
	if (nic_dev->rss_state == HINIC3_RSS_ENABLE) {
		err = hinic3_refill_indir_rqid(rxq);
		if (err) {
			PMD_DRV_LOG(ERR, "Clear rq in indirect table failed, eth_dev:%s, queue_idx:%d\n",
				    nic_dev->dev_name, rxq->q_id);
			hinic3_add_rq_to_rx_queue_list(nic_dev, rxq->q_id);
			goto set_indir_failed;
		}
	}

	/* unlock dev queue list switch  */
	rte_spinlock_unlock(&nic_dev->queue_list_lock);

	/* Send flush rq cmd to uCode */
	if (IS_QPOOL_MODE())
		err = hinic3_set_rq_flush(nic_dev->hwdev, rxq->local_qid);
	else
		err = hinic3_set_rq_flush(nic_dev->hwdev, rxq->q_id);

	if (err) {
		PMD_DRV_LOG(ERR, "Flush rq failed, eth_dev:%s, q_id:%d, local_qid: %d",
			    nic_dev->dev_name, rxq->q_id, rxq->local_qid);
		goto rq_flush_failed;
	}

	err = nic_dev->tx_rx_ops.nic_rx_poll_rq_empty(rxq);
	if (err) {
		hinic3_dump_cqe_status(rxq);
		goto poll_rq_failed;
	}

	return 0;

poll_rq_failed:
rq_flush_failed:
	rte_spinlock_lock(&nic_dev->queue_list_lock);
set_indir_failed:
	hinic3_add_rq_to_rx_queue_list(nic_dev, rxq->q_id);
	if (nic_dev->rss_state == HINIC3_RSS_ENABLE)
		(void)hinic3_refill_indir_rqid(rxq);
	rte_spinlock_unlock(&nic_dev->queue_list_lock);
	hinic3_dev_rx_queue_intr_enable(eth_dev, rxq->q_id);
	return err;
}

int hinic3_start_rq(struct rte_eth_dev *eth_dev, struct hinic3_rxq *rxq)
{
	struct hinic3_nic_dev *nic_dev = rxq->nic_dev;
	int err = 0;

	/* lock dev queue switch  */
	rte_spinlock_lock(&nic_dev->queue_list_lock);
	hinic3_add_rq_to_rx_queue_list(nic_dev, rxq->q_id);

	if (nic_dev->rss_state == HINIC3_RSS_ENABLE) {
		err = hinic3_refill_indir_rqid(rxq);
		if (err) {
			PMD_DRV_LOG(ERR, "Refill rq to indrect table failed, eth_dev:%s, queue_idx:%d err:%d\n",
				    nic_dev->dev_name, rxq->q_id, err);
			hinic3_remove_rq_from_rx_queue_list(nic_dev, rxq->q_id);
		}
	}
	hinic3_rearm_rxq_mbuf(rxq);
	if (rxq->nic_dev->num_rss == 1) {
		err = hinic3_set_vport_enable(nic_dev->hwdev, true);
		if (err)
			PMD_DRV_LOG(ERR, "%s enable vport failed, err:%d",
				    nic_dev->dev_name, err);
	}

	/* unlock dev queue list switch  */
	rte_spinlock_unlock(&nic_dev->queue_list_lock);

	hinic3_dev_rx_queue_intr_enable(eth_dev, rxq->q_id);

	return err;
}

static inline uint64_t hinic3_rx_vlan(u8 vlan_offload, u16 vlan_tag,
				      uint16_t *vlan_tci)
{
	if (!vlan_offload || vlan_tag == 0) {
		*vlan_tci = 0;
		return 0;
	}

	*vlan_tci = vlan_tag;

	return HINIC3_PKT_RX_VLAN | HINIC3_PKT_RX_VLAN_STRIPPED;
}

static int hinic3_rx_packet_type(u32 offload_type)
{
	u32 l3_type = 0, l4_type = 0;
	/* l3 */
	switch(HINIC3_GET_RX_IP_TYPE(offload_type)) {
		case HINIC3_RX_CQE_L3_IPV4:
			l3_type = RTE_PTYPE_L3_IPV4;
			break;
		case HINIC3_RX_CQE_L3_IPV6:
			l3_type = RTE_PTYPE_L3_IPV6;
			break;
		default:
			break;
	}

	/* l4 */
	switch(HINIC3_GET_RX_PKT_TYPE(offload_type)) {
		case HINIC3_RX_CQE_L4_TCP:
			l4_type = RTE_PTYPE_L4_TCP;
			break;
		case HINIC3_RX_CQE_L4_UDP:
			l4_type = RTE_PTYPE_L4_UDP;
			break;
		default:
			break;
	}

	return l3_type | l4_type;
}

static uint64_t hinic3_rx_csum(uint16_t csum_err, struct hinic3_rxq *rxq)
{
	struct hinic3_nic_dev *nic_dev = rxq->nic_dev;
	uint64_t flags;

	if (unlikely(!(nic_dev->rx_csum_en & HINIC3_DEFAULT_RX_CSUM_OFFLOAD)))
		return HINIC3_PKT_RX_IP_CKSUM_UNKNOWN;

	/* Most case checksum is ok */
	if (likely(csum_err == 0))
		return (HINIC3_PKT_RX_IP_CKSUM_GOOD | HINIC3_PKT_RX_L4_CKSUM_GOOD);

	/*
	 * If bypass bit is set, all other err status indications should be
	 * ignored
	 */
	if (unlikely(csum_err & HINIC3_RX_CSUM_HW_CHECK_NONE))
		return HINIC3_PKT_RX_IP_CKSUM_UNKNOWN;

	flags = 0;

	/* IP checksum error */
	if (csum_err & HINIC3_RX_CSUM_IP_CSUM_ERR) {
		flags |= HINIC3_PKT_RX_IP_CKSUM_BAD;
		rxq->rxq_stats.csum_errors++;
	}

	/* L4 checksum error */
	if ((csum_err & HINIC3_RX_CSUM_TCP_CSUM_ERR) ||
	    (csum_err & HINIC3_RX_CSUM_UDP_CSUM_ERR) ||
	    (csum_err & HINIC3_RX_CSUM_SCTP_CRC_ERR)) {
		flags |= HINIC3_PKT_RX_L4_CKSUM_BAD;
		rxq->rxq_stats.csum_errors++;
	}

	if (unlikely(csum_err == HINIC3_RX_CSUM_IPSU_OTHER_ERR))
		rxq->rxq_stats.other_errors++;

	return flags;
}

static inline uint64_t hinic3_rx_rss_hash(uint32_t rss_type,
					  uint32_t rss_hash_value,
					  uint32_t *rss_hash)
{
	if (likely(rss_type != 0)) {
		*rss_hash = rss_hash_value;
		return HINIC3_PKT_RX_RSS_HASH;
	}

	return 0;
}

static void hinic3_recv_jumbo_pkt(struct hinic3_rxq *rxq,
				  struct rte_mbuf *head_mbuf,
				  u32 remain_pkt_len)
{
	struct rte_mbuf *cur_mbuf = NULL;
	struct rte_mbuf *rxm = NULL;
	struct hinic3_rx_info *rx_info = NULL;
	u16 sw_ci, rx_buf_len = rxq->buf_len;
	u32 pkt_len;

	while (remain_pkt_len > 0) {
		sw_ci = hinic3_get_rq_local_ci(rxq);
		rx_info = &rxq->rx_info[sw_ci];

		hinic3_update_rq_local_ci(rxq, 1);

		pkt_len = remain_pkt_len > rx_buf_len ?
			rx_buf_len : remain_pkt_len;
		remain_pkt_len -= pkt_len;

		cur_mbuf = rx_info->mbuf;
		cur_mbuf->data_len = (u16)pkt_len;
		cur_mbuf->next = NULL;

		head_mbuf->pkt_len += cur_mbuf->data_len;
		head_mbuf->nb_segs++;
#ifdef HINIC3_XSTAT_MBUF_USE
		rxq->rxq_stats.free_mbuf++;
#endif
		if (!rxm)
			head_mbuf->next = cur_mbuf;
		else
			rxm->next = cur_mbuf;

		rxm = cur_mbuf;
	}
}

int hinic3_start_all_rqs(struct rte_eth_dev *eth_dev)
{
	struct hinic3_nic_dev *nic_dev = NULL;
	struct hinic3_rxq *tmp = NULL, *rxq = NULL;
	int err = 0;
	int i;

	nic_dev = HINIC3_ETH_DEV_TO_PRIVATE_NIC_DEV(eth_dev);

	for (i = 0; i < nic_dev->num_rqs; i++) {
		tmp = eth_dev->data->rx_queues[i];
		if (tmp == NULL || tmp->is_hairpin)
			break;
		rxq = tmp;
		hinic3_add_rq_to_rx_queue_list(nic_dev, rxq->q_id);
		err = hinic3_rearm_rxq_mbuf(rxq);
		if (err) {
			PMD_DRV_LOG(ERR, "Fail to alloc mbuf for Rx queue %d, qid = %u, need_mbuf: %d\n",
				i, rxq->q_id, rxq->q_depth);
			goto out;
		}
		
		if (!IS_QPOOL_MODE())
			hinic3_dev_rx_queue_intr_enable(eth_dev, rxq->q_id);
		eth_dev->data->rx_queue_state[i] = RTE_ETH_QUEUE_STATE_STARTED;
	}

	if (nic_dev->rss_state == HINIC3_RSS_ENABLE &&
	    nic_dev->dcb->dcb_on == 0 && rxq != NULL) {
		err = hinic3_refill_indir_rqid(rxq);
		if (err) {
			PMD_DRV_LOG(ERR, "Refill rq to indrect table failed, eth_dev:%s, queue_idx:%d err:%d\n",
				    rxq->nic_dev->dev_name, rxq->q_id, err);
			goto out;
		}
	}

	return 0;
out:
	for (i = 0; i < nic_dev->num_rqs; i++) {
		rxq = eth_dev->data->rx_queues[i];
		if (rxq == NULL)
			continue;
		hinic3_remove_rq_from_rx_queue_list(nic_dev, rxq->q_id);
		hinic3_free_rxq_mbufs(rxq);
		hinic3_dev_rx_queue_intr_disable(eth_dev, rxq->q_id);
		eth_dev->data->rx_queue_state[i] = RTE_ETH_QUEUE_STATE_STOPPED;
	}
	return err;
}

void
hinic3_rx_get_cqe_info(__rte_unused struct hinic3_rxq *rxq,
		       volatile struct hinic3_rq_cqe *rx_cqe,
		       struct hinic3_cqe_info *cqe_info)
{
	u32 dw0 = hinic3_hw_cpu32(rx_cqe->status);
	u32 dw1 = hinic3_hw_cpu32(rx_cqe->vlan_len);
	u32 dw2 = hinic3_hw_cpu32(rx_cqe->offload_type);
	u32 dw3 = hinic3_hw_cpu32(rx_cqe->hash_val);

	cqe_info->lro_num = RQ_CQE_STATUS_GET(dw0, NUM_LRO);
	cqe_info->csum_err = RQ_CQE_STATUS_GET(dw0, CSUM_ERR);

	cqe_info->pkt_len = RQ_CQE_SGE_GET(dw1, LEN);
	cqe_info->vlan_tag = RQ_CQE_SGE_GET(dw1, VLAN);

	cqe_info->ptype = HINIC3_GET_RX_PTYPE_OFFLOAD(dw2);
	cqe_info->vlan_offload = RQ_CQE_OFFOLAD_TYPE_GET(dw2, VLAN_EN);
	cqe_info->rss_type = RQ_CQE_OFFOLAD_TYPE_GET(dw2, RSS_TYPE);
	cqe_info->rss_hash_value = dw3;
}

void
hinic3_rx_get_compact_cqe_info(struct hinic3_rxq *rxq,
			       volatile struct hinic3_rq_cqe *rx_cqe,
			       struct hinic3_cqe_info *cqe_info)
{
	uint32_t dw0, dw1, dw2;

	if (rxq->wqe_type != HINIC3_COMPACT_RQ_WQE) {
		dw0 = hinic3_hw_cpu32(rx_cqe->status);
		dw1 = hinic3_hw_cpu32(rx_cqe->vlan_len);
		dw2 = hinic3_hw_cpu32(rx_cqe->offload_type);
	} else {
		/* Compact Rx CQE mode integrates cqe with packet in big endian way. */
		dw0 = be32_to_cpu(rx_cqe->status);
		dw1 = be32_to_cpu(rx_cqe->vlan_len);
		dw2 = be32_to_cpu(rx_cqe->offload_type);
	}

	cqe_info->cqe_type = HINIC3_RQ_COMPACT_CQE_STATUS_GET(dw0, CQE_TYPE);
	cqe_info->csum_err = HINIC3_RQ_COMPACT_CQE_STATUS_GET(dw0, CSUM_ERR);
	cqe_info->vlan_offload = HINIC3_RQ_COMPACT_CQE_STATUS_GET(dw0, VLAN_EN);
	cqe_info->cqe_len = HINIC3_RQ_COMPACT_CQE_STATUS_GET(dw0, CQE_LEN);
	cqe_info->pkt_len = HINIC3_RQ_COMPACT_CQE_STATUS_GET(dw0, PKT_LEN);
	cqe_info->ts_flag = HINIC3_RQ_COMPACT_CQE_STATUS_GET(dw0, TS_FLAG);
	cqe_info->ptype = HINIC3_RQ_COMPACT_CQE_STATUS_GET(dw0, PTYPE);
	cqe_info->rss_hash_value = dw1;
	switch (cqe_info->csum_err) {
	case HINIC3_RX_COMPACT_CSUM_OTHER_ERROR:
		cqe_info->csum_err = HINIC3_RX_CSUM_IPSU_OTHER_ERR;
		break;
	case HINIC3_RX_COMPACT_HW_BYPASS_ERROR:
		cqe_info->csum_err = HINIC3_RX_CSUM_HW_CHECK_NONE;
		break;
	default:
		break;
	}
	if (cqe_info->cqe_len == HINIC3_RQ_COMPACT_CQE_16BYTE) {
		cqe_info->lro_num = HINIC3_RQ_COMPACT_CQE_OFFLOAD_GET(dw2, NUM_LRO);
		cqe_info->vlan_tag = HINIC3_RQ_COMPACT_CQE_OFFLOAD_GET(dw2, VLAN);
	}

	if (cqe_info->cqe_type == HINIC3_RQ_CQE_INTEGRATE)
		cqe_info->data_offset =
				(cqe_info->cqe_len == HINIC3_RQ_COMPACT_CQE_16BYTE) ? 16 : 8;
}

bool
rx_separate_cqe_done(struct hinic3_rxq *rxq, volatile struct hinic3_rq_cqe **rx_cqe)
{
	volatile struct hinic3_rq_cqe *cqe = NULL;
	uint16_t sw_ci;
	uint32_t status;

	sw_ci = hinic3_get_rq_local_ci(rxq);
	*rx_cqe = &rxq->rx_cqe[sw_ci];
	cqe = *rx_cqe;

	status = hinic3_hw_cpu32((u32)(__atomic_load_n(&cqe->status, __ATOMIC_ACQUIRE)));
	if (!HINIC3_GET_RX_DONE(status))
		return false;

	return true;
}

bool
rx_integrated_cqe_done(struct hinic3_rxq *rxq, volatile struct hinic3_rq_cqe **rx_cqe)
{
	struct hinic3_rq_ci_wb rq_ci;
	struct rte_mbuf *rxm = NULL;
	uint16_t sw_ci, hw_ci;

	sw_ci = hinic3_get_rq_local_ci(rxq);
	rq_ci.dw1.value = hinic3_hw_cpu32(__atomic_load_n(&rxq->rq_ci->dw1.value, __ATOMIC_ACQUIRE));
	hw_ci = rq_ci.dw1.bs.hw_ci;

	if (hw_ci == sw_ci)
		return false;

	rxm = rxq->rx_info[sw_ci].mbuf;
#ifdef DPDK_21_11
	*rx_cqe = (struct hinic3_rq_cqe *)rte_mbuf_data_addr_default(rxm);
#else
	#ifdef __GNUC__
		#pragma GCC diagnostic push
		#pragma GCC diagnostic ignored "-Wdeprecated-declarations"
	#endif
	*rx_cqe = (struct hinic3_rq_cqe *)(rte_mbuf_buf_addr(rxm, rxm->pool) + RTE_PKTMBUF_HEADROOM);
#endif

	return true;
}

#define HINIC3_RX_EMPTY_THRESHOLD 3
u16 hinic3_recv_pkts(void *rx_queue, struct rte_mbuf **rx_pkts, u16 nb_pkts)
{
	struct hinic3_rxq *rxq = rx_queue;
	struct hinic3_nic_dev *nic_dev = rxq->nic_dev;
	const struct hinic3_ptype_table * const ptype_tbl = nic_dev->ptype_tbl;
	struct hinic3_rx_info *rx_info = NULL;
	volatile struct hinic3_rq_cqe *rx_cqe = NULL;
	struct hinic3_cqe_info cqe_info = {0};
	struct rte_mbuf *rxm = NULL;
	u16 sw_ci, rx_buf_len, pkts = 0;
	u32 offload_type;
	u32 pkt_len;
	u64 rx_bytes = 0;
#ifdef HINIC3_XSTAT_PROF_RX
	uint64_t t1 = rte_get_tsc_cycles();
	uint64_t t2;
#endif
	if (((rte_get_timer_cycles() - rxq->rxq_stats.tsc) < rxq->wait_time_cycle) &&
	    rxq->rxq_stats.empty >= HINIC3_RX_EMPTY_THRESHOLD)
		goto out;

	sw_ci = hinic3_get_rq_local_ci(rxq);

	while (pkts < nb_pkts) {
		if (!nic_dev->tx_rx_ops.nic_rx_cqe_done(rxq, &rx_cqe)) {
			rxq->rxq_stats.empty++;
			break;
		}

		nic_dev->tx_rx_ops.nic_rx_get_cqe_info(rxq, rx_cqe, &cqe_info);

		pkt_len = cqe_info.pkt_len;
		/*
		 * Compact Rx CQE mode integrates cqe with packet,
		 * so mbuf length needs to remove the length of cqe.
		 */
		rx_buf_len = rxq->buf_len - cqe_info.data_offset;

		rx_info = &rxq->rx_info[sw_ci];
		rxm = rx_info->mbuf;

		/* 1. Next ci point and prefetch. */
		sw_ci++;
		sw_ci &= rxq->q_mask;

		/* 2. Prefetch next mbuf first 64B. */
		rte_prefetch0(rxq->rx_info[sw_ci].mbuf);

		/* 3. Jumbo frame process. */
		if (rte_eth_devices[rxq->port_id].data->scattered_rx) {
			if (likely(pkt_len <= (u32)rx_buf_len)) {
				rxm->data_len = (u16)pkt_len;
				rxm->pkt_len = pkt_len;
				hinic3_update_rq_local_ci(rxq, 1);
			} else {
				rxm->data_len = rx_buf_len;
				rxm->pkt_len = rx_buf_len;

				/*
				 * If receive jumbo, updating ci will be done by
				 * hinic3_recv_jumbo_pkt function.
				 */
				hinic3_update_rq_local_ci(rxq, 1);
				hinic3_recv_jumbo_pkt(rxq, rxm, pkt_len - rx_buf_len);
				sw_ci = hinic3_get_rq_local_ci(rxq);
			}
		} else {
			rxm->data_len = (u16)pkt_len;
			rxm->pkt_len = pkt_len;
			hinic3_update_rq_local_ci(rxq, 1);
		}

		rxm->data_off = RTE_PKTMBUF_HEADROOM + cqe_info.data_offset;
		rxm->port = rxq->port_id;

		/* 4. Rx checksum offload. */
		rxm->ol_flags |= hinic3_rx_csum(cqe_info.csum_err, rxq);

		/* 5. Vlan offload. */
		rxm->ol_flags |= hinic3_rx_vlan(cqe_info.vlan_offload, cqe_info.vlan_tag,
						&rxm->vlan_tci);
		/* 6. Packet ptype */
		rxm->packet_type = ptype_tbl->ptype[cqe_info.ptype];
		/* 7. RSS. */
		rxm->ol_flags |= hinic3_rx_rss_hash(cqe_info.rss_type, cqe_info.rss_hash_value,
						    &rxm->hash.rss);
		/* 8. LRO. */
		if (unlikely(cqe_info.lro_num != 0)) {
			rxm->ol_flags |= HINIC3_PKT_RX_LRO;
			rxm->tso_segsz = pkt_len / cqe_info.lro_num;
		}

		if (IS_BIFUR_MODE()) {
			offload_type = hinic3_hw_cpu32(rx_cqe->offload_type);
			rxm->packet_type |= hinic3_rx_packet_type(offload_type);
		}
		rx_cqe->status = 0;

		rx_bytes += pkt_len;
		rx_pkts[pkts++] = rxm;
	}
	if (pkts) {
		/* Update packet stats. */
		rxq->rxq_stats.packets += pkts;
		rxq->rxq_stats.bytes += rx_bytes;
		rxq->rxq_stats.empty = 0;
#ifdef HINIC3_XSTAT_MBUF_USE
		rxq->rxq_stats.free_mbuf += pkts;
#endif
	}
	rxq->rxq_stats.burst_pkts = pkts;
	rxq->rxq_stats.tsc = rte_get_timer_cycles();
out:
	/* 10. Rearm mbuf to rxq. */
	hinic3_rearm_rxq_mbuf(rxq);

#ifdef HINIC3_XSTAT_PROF_RX
	/* Do profiling stats. */
	t2 = rte_get_tsc_cycles();
	rxq->rxq_stats.app_tsc = t1 - rxq->prof_rx_end_tsc;
	rxq->prof_rx_end_tsc = t2;
	rxq->rxq_stats.pmd_tsc = t2 - t1;
#endif

	return pkts;
}
