// Seed: 1721571590
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_9;
  always @(negedge 1'b0) begin
    id_4 = id_9;
  end
endmodule
module module_1 (
    input wor id_0,
    input tri0 id_1,
    input wire id_2,
    input supply1 id_3,
    input wire id_4,
    input tri0 id_5,
    input uwire id_6,
    output tri id_7,
    input tri id_8,
    input wor id_9,
    output uwire id_10
);
  wire id_12;
  reg  id_13;
  assign id_13 = 1;
  wire id_14;
  module_0(
      id_12, id_14, id_12, id_12, id_14, id_12, id_14, id_14
  );
  always @(posedge 1) id_13 <= 1 - 1;
endmodule
