Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2023.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_top_alu_behav xil_defaultlib.tb_top_alu xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 8 for port 'i_data_bus' [/home/federico/Universidad/5to/Arquitectura/TP1/tb_top.v:23]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 10 for port 'i_data_bus' [/home/federico/Universidad/5to/Arquitectura/TP1/top.v:24]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/federico/Universidad/5to/Arquitectura/TP1/top.v" Line 1. Module TopModule doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/federico/Universidad/5to/Arquitectura/TP1/control_unit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/federico/Universidad/5to/Arquitectura/TP1/alu.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/federico/Universidad/5to/Arquitectura/TP1/top.v" Line 1. Module TopModule doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/federico/Universidad/5to/Arquitectura/TP1/control_unit.v" Line 1. Module ControlUnit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/federico/Universidad/5to/Arquitectura/TP1/alu.v" Line 1. Module ALU doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.TopModule
Compiling module xil_defaultlib.tb_top_alu
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_top_alu_behav
