# Design a FSM for Half adder.
![CamScanner 02-20-2024 19 24_1](https://github.com/AmanKafle/VHDL-hw/assets/85100268/dfe4f049-ab6b-4571-b187-16144355a53e)

# Output screenshot:
![half_adder](https://github.com/AmanKafle/VHDL-hw/assets/85100268/041e2082-a079-42e3-b0ee-ec8620f046ea)
