{
  "design": {
    "design_info": {
      "boundary_crc": "0xA41CE260672E5AA0",
      "device": "xc7a100tcsg324-2L",
      "name": "coreboard1588_bd",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.2",
      "validated": "true"
    },
    "design_tree": {
      "axi_interconnect": {
        "xbar": "",
        "s00_couplers": {},
        "s01_couplers": {},
        "m00_couplers": {},
        "m01_couplers": {},
        "m02_couplers": {},
        "m03_couplers": {}
      },
      "clk_wiz_gclk": "",
      "jtag_axi": "",
      "proc_sys_reset_gclk": "",
      "xlconcat_leds": "",
      "blk_mem_gen_1": "",
      "fmc_slv_if_0": "",
      "axi_quad_spi": "",
      "axis_spi_slave2_0": "",
      "axis_axi_master_1": "",
      "axi_ads868x_0": "",
      "fir_lp_top_0": "",
      "pulse_ext_0": "",
      "leds_0": "",
      "axi_ads124x_0": "",
      "coreboard1588_axi_top_0": ""
    },
    "interface_ports": {
      "A7_CONFIG_QSPI": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:spi_rtl:1.0"
      },
      "FPGA_MCU_SPI": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:spi_rtl:1.0"
      },
      "FMC": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:emc_rtl:1.0"
      },
      "FPGA_SPI1": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:spi_rtl:1.0"
      },
      "FPGA_SPI2": {
        "mode": "Slave",
        "vlnv": "xilinx.com:interface:spi_rtl:1.0"
      }
    },
    "ports": {
      "FPGA_RST": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "A7_GCLK": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "a7_clk_in"
          },
          "FREQ_HZ": {
            "value": "25000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "FPGA_LED": {
        "type": "data",
        "direction": "O",
        "left": "1",
        "right": "0",
        "parameters": {
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "PortWidth": {
            "value": "2",
            "value_src": "default"
          }
        }
      },
      "PTP_TRG_FPGA": {
        "direction": "I"
      },
      "AD1_RST": {
        "direction": "O"
      },
      "CH_SEL_A0": {
        "direction": "O"
      },
      "CH_SEL_A1": {
        "direction": "O"
      },
      "CH_SEL_A2": {
        "direction": "O"
      },
      "EN_TCH_A": {
        "direction": "O"
      },
      "EN_PCH_A": {
        "direction": "O"
      },
      "EN_TCH_B": {
        "direction": "O"
      },
      "EN_PCH_B": {
        "direction": "O"
      },
      "FPGA_DAT_FIN": {
        "type": "intr",
        "direction": "O",
        "parameters": {
          "PortWidth": {
            "value": "1",
            "value_src": "default_prop"
          },
          "SENSITIVITY": {
            "value": "LEVEL_HIGH",
            "value_src": "default"
          }
        }
      },
      "AD2_DRDY": {
        "direction": "I"
      },
      "AD2_START": {
        "direction": "O"
      },
      "AD2_RST": {
        "type": "rst",
        "direction": "O",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "FPGA_MCU_INTR": {
        "type": "intr",
        "direction": "O",
        "parameters": {
          "PortWidth": {
            "value": "1",
            "value_src": "default"
          },
          "SENSITIVITY": {
            "value": "EDGE_RISING",
            "value_src": "default"
          }
        }
      },
      "FPGA_EXT_TRIGGER": {
        "direction": "I"
      },
      "FPGA_TRIGGER_EN": {
        "direction": "I"
      },
      "PTP_CLK_OUT": {
        "direction": "I"
      },
      "FPGA_MCU_GPIO5": {
        "type": "intr",
        "direction": "O",
        "parameters": {
          "PortWidth": {
            "value": "1",
            "value_src": "default_prop"
          },
          "SENSITIVITY": {
            "value": "LEVEL_HIGH",
            "value_src": "default"
          }
        }
      },
      "FPGA_RAM_ADDR0": {
        "type": "intr",
        "direction": "O",
        "parameters": {
          "PortWidth": {
            "value": "1",
            "value_src": "default_prop"
          },
          "SENSITIVITY": {
            "value": "LEVEL_HIGH",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "axi_interconnect": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "coreboard1588_bd_axi_interconnect_0",
        "parameters": {
          "NUM_MI": {
            "value": "4"
          },
          "NUM_SI": {
            "value": "2"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S01_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S01_ARESETN"
              }
            }
          },
          "S01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "coreboard1588_bd_xbar_0",
            "parameters": {
              "NUM_MI": {
                "value": "4"
              },
              "NUM_SI": {
                "value": "2"
              },
              "STRATEGY": {
                "value": "0"
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "s01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s01_couplers_to_s01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m03_couplers_to_m03_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_interconnect_to_s01_couplers": {
            "interface_ports": [
              "S01_AXI",
              "s01_couplers/S_AXI"
            ]
          },
          "m02_couplers_to_axi_interconnect": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "m03_couplers_to_axi_interconnect": {
            "interface_ports": [
              "M03_AXI",
              "m03_couplers/M_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "s01_couplers_to_xbar": {
            "interface_ports": [
              "s01_couplers/M_AXI",
              "xbar/S01_AXI"
            ]
          },
          "m00_couplers_to_axi_interconnect": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "m01_couplers_to_axi_interconnect": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "axi_interconnect_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "axi_interconnect_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s01_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "s01_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m01_couplers/M_ACLK",
              "m02_couplers/M_ACLK",
              "m03_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK"
            ]
          },
          "axi_interconnect_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s01_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "s01_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m01_couplers/M_ARESETN",
              "m02_couplers/M_ARESETN",
              "m03_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN"
            ]
          }
        }
      },
      "clk_wiz_gclk": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "coreboard1588_bd_clk_wiz_gclk_0",
        "parameters": {
          "CLKIN1_JITTER_PS": {
            "value": "400.0"
          },
          "CLKOUT1_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT1_JITTER": {
            "value": "220.126"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "237.727"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "125.000"
          },
          "CLKOUT2_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT2_JITTER": {
            "value": "356.129"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "237.727"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "25"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLKOUT3_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT4_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT5_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT6_DRIVES": {
            "value": "BUFG"
          },
          "CLKOUT7_DRIVES": {
            "value": "BUFG"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "40.000"
          },
          "MMCM_CLKIN1_PERIOD": {
            "value": "40.000"
          },
          "MMCM_CLKIN2_PERIOD": {
            "value": "10.0"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "8.000"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "40"
          },
          "NUM_OUT_CLKS": {
            "value": "2"
          },
          "PRIM_IN_FREQ": {
            "value": "25"
          },
          "RESET_PORT": {
            "value": "reset"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_HIGH"
          },
          "SECONDARY_SOURCE": {
            "value": "Single_ended_clock_capable_pin"
          },
          "USE_PHASE_ALIGNMENT": {
            "value": "false"
          },
          "USE_RESET": {
            "value": "false"
          }
        }
      },
      "jtag_axi": {
        "vlnv": "xilinx.com:ip:jtag_axi:1.2",
        "xci_name": "coreboard1588_bd_jtag_axi_0",
        "parameters": {
          "PROTOCOL": {
            "value": "2"
          }
        }
      },
      "proc_sys_reset_gclk": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "coreboard1588_bd_proc_sys_reset_gclk_0",
        "parameters": {
          "C_NUM_PERP_ARESETN": {
            "value": "1"
          },
          "C_NUM_PERP_RST": {
            "value": "1"
          }
        }
      },
      "xlconcat_leds": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "coreboard1588_bd_xlconcat_leds_0"
      },
      "blk_mem_gen_1": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "coreboard1588_bd_blk_mem_gen_1_0",
        "parameters": {
          "Byte_Size": {
            "value": "8"
          },
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_B": {
            "value": "Use_ENB_Pin"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Operating_Mode_A": {
            "value": "WRITE_FIRST"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Read_Width_A": {
            "value": "16"
          },
          "Read_Width_B": {
            "value": "16"
          },
          "Register_PortA_Output_of_Memory_Core": {
            "value": "true"
          },
          "Register_PortA_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Use_Byte_Write_Enable": {
            "value": "true"
          },
          "Use_RSTA_Pin": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "4096"
          },
          "Write_Width_A": {
            "value": "16"
          },
          "Write_Width_B": {
            "value": "16"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "fmc_slv_if_0": {
        "vlnv": "xilinx.com:module_ref:fmc_slv_if:1.0",
        "xci_name": "coreboard1588_bd_fmc_slv_if_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "fmc_slv_if",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "FMC": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:emc_rtl:1.0",
            "port_maps": {
              "DQ_I": {
                "physical_name": "FMC_D_I",
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "DQ_O": {
                "physical_name": "FMC_D_O",
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "DQ_T": {
                "physical_name": "FMC_D_T",
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "ADDR": {
                "physical_name": "FMC_A",
                "direction": "I",
                "left": "11",
                "right": "0"
              },
              "CE_N": {
                "physical_name": "FMC_NE",
                "direction": "I"
              },
              "OEN": {
                "physical_name": "FMC_NOE",
                "direction": "I"
              },
              "WEN": {
                "physical_name": "FMC_NWE",
                "direction": "I"
              },
              "BEN": {
                "physical_name": "FMC_NBL",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "ADV_LDN": {
                "physical_name": "FMC_NL",
                "direction": "I"
              },
              "WAIT": {
                "physical_name": "FMC_NWAIT",
                "direction": "O"
              },
              "RD_CLK": {
                "physical_name": "FMC_CLK",
                "direction": "I"
              }
            }
          },
          "BRAM": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:bram_rtl:1.0",
            "port_maps": {
              "EN": {
                "physical_name": "bram_en",
                "direction": "O"
              },
              "DOUT": {
                "physical_name": "bram_dout",
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "DIN": {
                "physical_name": "bram_din",
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "WE": {
                "physical_name": "bram_we",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "ADDR": {
                "physical_name": "bram_addr",
                "direction": "O",
                "left": "11",
                "right": "0"
              },
              "CLK": {
                "physical_name": "bram_clk",
                "direction": "O"
              },
              "RST": {
                "physical_name": "bram_rst",
                "direction": "O"
              }
            }
          }
        }
      },
      "axi_quad_spi": {
        "vlnv": "xilinx.com:ip:axi_quad_spi:3.2",
        "xci_name": "coreboard1588_bd_axi_quad_spi_0",
        "parameters": {
          "Async_Clk": {
            "value": "0"
          },
          "C_SPI_MEMORY": {
            "value": "2"
          },
          "C_SPI_MODE": {
            "value": "2"
          },
          "C_S_AXI4_ID_WIDTH": {
            "value": "0"
          }
        }
      },
      "axis_spi_slave2_0": {
        "vlnv": "xilinx.com:module_ref:axis_spi_slave2:1.0",
        "xci_name": "coreboard1588_bd_axis_spi_slave2_0_1",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "axis_spi_slave2",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "SPI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:spi_rtl:1.0",
            "port_maps": {
              "SS_I": {
                "physical_name": "SS_I",
                "direction": "I"
              },
              "SS_O": {
                "physical_name": "SS_O",
                "direction": "O"
              },
              "SS_T": {
                "physical_name": "SS_T",
                "direction": "O"
              },
              "SCK_I": {
                "physical_name": "SCK_I",
                "direction": "I"
              },
              "SCK_O": {
                "physical_name": "SCK_O",
                "direction": "O"
              },
              "SCK_T": {
                "physical_name": "SCK_T",
                "direction": "O"
              },
              "IO0_I": {
                "physical_name": "IO0_I",
                "direction": "I"
              },
              "IO0_O": {
                "physical_name": "IO0_O",
                "direction": "O"
              },
              "IO0_T": {
                "physical_name": "IO0_T",
                "direction": "O"
              },
              "IO1_I": {
                "physical_name": "IO1_I",
                "direction": "I"
              },
              "IO1_O": {
                "physical_name": "IO1_O",
                "direction": "O"
              },
              "IO1_T": {
                "physical_name": "IO1_T",
                "direction": "O"
              }
            }
          },
          "axis_rx": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "1",
                "value_src": "auto"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "0",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_gclk_clk_out1",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "axis_rx_tdata",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "axis_rx_tvalid",
                "direction": "O"
              },
              "TREADY": {
                "physical_name": "axis_rx_tready",
                "direction": "I"
              }
            }
          },
          "axis_tx": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "1",
                "value_src": "auto"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "0",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_gclk_clk_out1",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "axis_tx_tdata",
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "axis_tx_tvalid",
                "direction": "I"
              },
              "TREADY": {
                "physical_name": "axis_tx_tready",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "axis_rx:axis_tx",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "aresetn",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_gclk_clk_out1",
                "value_src": "default_prop"
              }
            }
          },
          "aresetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          }
        }
      },
      "axis_axi_master_1": {
        "vlnv": "xilinx.com:module_ref:axis_axi_master:1.0",
        "xci_name": "coreboard1588_bd_axis_axi_master_1_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "axis_axi_master",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "S_AXIS": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "1",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "0",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_gclk_clk_out1",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "s_axis_tdata",
                "direction": "I",
                "left": "7",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "s_axis_tvalid",
                "direction": "I"
              },
              "TREADY": {
                "physical_name": "s_axis_tready",
                "direction": "O"
              }
            }
          },
          "M_AXIS": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "1",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "0",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_gclk_clk_out1",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "m_axis_tdata",
                "direction": "O",
                "left": "7",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "m_axis_tvalid",
                "direction": "O"
              },
              "TREADY": {
                "physical_name": "m_axis_tready",
                "direction": "I"
              }
            }
          },
          "M_AXI_LITE": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "address_space_ref": "M_AXI_LITE",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "PROTOCOL": {
                "value": "AXI4LITE",
                "value_src": "constant"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "auto"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_gclk_clk_out1",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "AWADDR": {
                "physical_name": "m_axi_awaddr",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "m_axi_awprot",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "m_axi_awvalid",
                "direction": "O"
              },
              "AWREADY": {
                "physical_name": "m_axi_awready",
                "direction": "I"
              },
              "WDATA": {
                "physical_name": "m_axi_wdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "m_axi_wstrb",
                "direction": "O",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "m_axi_wvalid",
                "direction": "O"
              },
              "WREADY": {
                "physical_name": "m_axi_wready",
                "direction": "I"
              },
              "BRESP": {
                "physical_name": "m_axi_bresp",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "m_axi_bvalid",
                "direction": "I"
              },
              "BREADY": {
                "physical_name": "m_axi_bready",
                "direction": "O"
              },
              "ARADDR": {
                "physical_name": "m_axi_araddr",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "m_axi_arprot",
                "direction": "O",
                "left": "2",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "m_axi_arvalid",
                "direction": "O"
              },
              "ARREADY": {
                "physical_name": "m_axi_arready",
                "direction": "I"
              },
              "RDATA": {
                "physical_name": "m_axi_rdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "m_axi_rresp",
                "direction": "I",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "m_axi_rvalid",
                "direction": "I"
              },
              "RREADY": {
                "physical_name": "m_axi_rready",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M_AXI_LITE:S_AXIS:M_AXIS",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "aresetn",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_gclk_clk_out1",
                "value_src": "default_prop"
              }
            }
          },
          "aresetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "M_AXI_LITE": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "axi_ads868x_0": {
        "vlnv": "xilinx.com:module_ref:axi_ads868x:1.0",
        "xci_name": "coreboard1588_bd_axi_ads868x_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "axi_ads868x",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "memory_map_ref": "S_AXI",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "PROTOCOL": {
                "value": "AXI4LITE",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "constant"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "auto"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_gclk_clk_out1",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "AWADDR": {
                "physical_name": "s_axi_awaddr",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "s_axi_awprot",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "s_axi_awvalid",
                "direction": "I"
              },
              "AWREADY": {
                "physical_name": "s_axi_awready",
                "direction": "O"
              },
              "WDATA": {
                "physical_name": "s_axi_wdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "s_axi_wstrb",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "s_axi_wvalid",
                "direction": "I"
              },
              "WREADY": {
                "physical_name": "s_axi_wready",
                "direction": "O"
              },
              "BRESP": {
                "physical_name": "s_axi_bresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "s_axi_bvalid",
                "direction": "O"
              },
              "BREADY": {
                "physical_name": "s_axi_bready",
                "direction": "I"
              },
              "ARADDR": {
                "physical_name": "s_axi_araddr",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "s_axi_arprot",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "s_axi_arvalid",
                "direction": "I"
              },
              "ARREADY": {
                "physical_name": "s_axi_arready",
                "direction": "O"
              },
              "RDATA": {
                "physical_name": "s_axi_rdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "s_axi_rresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "s_axi_rvalid",
                "direction": "O"
              },
              "RREADY": {
                "physical_name": "s_axi_rready",
                "direction": "I"
              }
            }
          },
          "M_AXIS": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "4",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "0",
                "value_src": "constant"
              },
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_gclk_clk_out1",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "m_axis_tdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "m_axis_tvalid",
                "direction": "O"
              },
              "TREADY": {
                "physical_name": "m_axis_tready",
                "direction": "I"
              }
            }
          },
          "SPI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:spi_rtl:1.0",
            "port_maps": {
              "SS_I": {
                "physical_name": "SS_I",
                "direction": "I"
              },
              "SS_O": {
                "physical_name": "SS_O",
                "direction": "O"
              },
              "SS_T": {
                "physical_name": "SS_T",
                "direction": "O"
              },
              "SCK_I": {
                "physical_name": "SCK_I",
                "direction": "I"
              },
              "SCK_O": {
                "physical_name": "SCK_O",
                "direction": "O"
              },
              "SCK_T": {
                "physical_name": "SCK_T",
                "direction": "O"
              },
              "IO0_I": {
                "physical_name": "IO0_I",
                "direction": "I"
              },
              "IO0_O": {
                "physical_name": "IO0_O",
                "direction": "O"
              },
              "IO0_T": {
                "physical_name": "IO0_T",
                "direction": "O"
              },
              "IO1_I": {
                "physical_name": "IO1_I",
                "direction": "I"
              },
              "IO1_O": {
                "physical_name": "IO1_O",
                "direction": "O"
              },
              "IO1_T": {
                "physical_name": "IO1_T",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S_AXI:M_AXIS",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "aresetn",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_gclk_clk_out1",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "constant"
              }
            }
          },
          "aresetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "pps": {
            "direction": "I"
          },
          "RST_PD_N": {
            "direction": "O"
          },
          "CH_SEL_A0": {
            "direction": "O"
          },
          "CH_SEL_A1": {
            "direction": "O"
          },
          "CH_SEL_A2": {
            "direction": "O"
          },
          "EN_TCH_A": {
            "direction": "O"
          },
          "EN_PCH_A": {
            "direction": "O"
          },
          "EN_TCH_B": {
            "direction": "O"
          },
          "EN_PCH_B": {
            "direction": "O"
          }
        }
      },
      "fir_lp_top_0": {
        "vlnv": "xilinx.com:module_ref:fir_lp_top:1.0",
        "xci_name": "coreboard1588_bd_fir_lp_top_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "fir_lp_top",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "m_axis": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "4",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "0",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_gclk_clk_out1",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "m_axis_tdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "m_axis_tvalid",
                "direction": "O"
              },
              "TREADY": {
                "physical_name": "m_axis_tready",
                "direction": "I"
              }
            }
          },
          "s_axis": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "4",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "0",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_gclk_clk_out1",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "s_axis_tdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "s_axis_tvalid",
                "direction": "I"
              },
              "TREADY": {
                "physical_name": "s_axis_tready",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "m_axis:s_axis",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "aresetn",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_gclk_clk_out1",
                "value_src": "default_prop"
              }
            }
          },
          "aresetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          }
        }
      },
      "pulse_ext_0": {
        "vlnv": "xilinx.com:module_ref:pulse_ext:1.0",
        "xci_name": "coreboard1588_bd_pulse_ext_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "pulse_ext",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "LED",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_gclk_clk_out1",
                "value_src": "default_prop"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH",
                "value_src": "constant"
              }
            }
          },
          "pulse_in": {
            "direction": "I"
          },
          "ext_out": {
            "direction": "O",
            "parameters": {
              "PortWidth": {
                "value": "1",
                "value_src": "default_prop"
              }
            }
          }
        }
      },
      "leds_0": {
        "vlnv": "xilinx.com:module_ref:leds:1.0",
        "xci_name": "coreboard1588_bd_leds_0_0",
        "parameters": {
          "C_CLK_FREQ": {
            "value": "125000000"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "leds",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "LED",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "rst",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_gclk_clk_out1",
                "value_src": "default_prop"
              }
            }
          },
          "rst": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH",
                "value_src": "constant"
              }
            }
          },
          "led": {
            "direction": "O"
          }
        }
      },
      "axi_ads124x_0": {
        "vlnv": "xilinx.com:module_ref:axi_ads124x:1.0",
        "xci_name": "coreboard1588_bd_axi_ads124x_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "axi_ads124x",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "memory_map_ref": "S_AXI",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "PROTOCOL": {
                "value": "AXI4LITE",
                "value_src": "constant"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "auto"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_gclk_clk_out1",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "AWADDR": {
                "physical_name": "s_axi_awaddr",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "s_axi_awprot",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "s_axi_awvalid",
                "direction": "I"
              },
              "AWREADY": {
                "physical_name": "s_axi_awready",
                "direction": "O"
              },
              "WDATA": {
                "physical_name": "s_axi_wdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "s_axi_wstrb",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "s_axi_wvalid",
                "direction": "I"
              },
              "WREADY": {
                "physical_name": "s_axi_wready",
                "direction": "O"
              },
              "BRESP": {
                "physical_name": "s_axi_bresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "s_axi_bvalid",
                "direction": "O"
              },
              "BREADY": {
                "physical_name": "s_axi_bready",
                "direction": "I"
              },
              "ARADDR": {
                "physical_name": "s_axi_araddr",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "s_axi_arprot",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "s_axi_arvalid",
                "direction": "I"
              },
              "ARREADY": {
                "physical_name": "s_axi_arready",
                "direction": "O"
              },
              "RDATA": {
                "physical_name": "s_axi_rdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "s_axi_rresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "s_axi_rvalid",
                "direction": "O"
              },
              "RREADY": {
                "physical_name": "s_axi_rready",
                "direction": "I"
              }
            }
          },
          "M_AXIS": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "4",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "0",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_gclk_clk_out1",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "m_axis_tdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "m_axis_tvalid",
                "direction": "O"
              },
              "TREADY": {
                "physical_name": "m_axis_tready",
                "direction": "I"
              }
            }
          },
          "SPI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:spi_rtl:1.0",
            "port_maps": {
              "SS_I": {
                "physical_name": "SS_I",
                "direction": "I"
              },
              "SS_O": {
                "physical_name": "SS_O",
                "direction": "O"
              },
              "SS_T": {
                "physical_name": "SS_T",
                "direction": "O"
              },
              "SCK_I": {
                "physical_name": "SCK_I",
                "direction": "I"
              },
              "SCK_O": {
                "physical_name": "SCK_O",
                "direction": "O"
              },
              "SCK_T": {
                "physical_name": "SCK_T",
                "direction": "O"
              },
              "IO0_I": {
                "physical_name": "IO0_I",
                "direction": "I"
              },
              "IO0_O": {
                "physical_name": "IO0_O",
                "direction": "O"
              },
              "IO0_T": {
                "physical_name": "IO0_T",
                "direction": "O"
              },
              "IO1_I": {
                "physical_name": "IO1_I",
                "direction": "I"
              },
              "IO1_O": {
                "physical_name": "IO1_O",
                "direction": "O"
              },
              "IO1_T": {
                "physical_name": "IO1_T",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S_AXI:M_AXIS",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "aresetn",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_gclk_clk_out1",
                "value_src": "default_prop"
              }
            }
          },
          "aresetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "pps": {
            "direction": "I"
          },
          "RESET": {
            "type": "rst",
            "direction": "O"
          },
          "START": {
            "direction": "O"
          },
          "DRDY": {
            "direction": "I"
          }
        }
      },
      "coreboard1588_axi_top_0": {
        "vlnv": "xilinx.com:module_ref:coreboard1588_axi_top:1.0",
        "xci_name": "coreboard1588_bd_coreboard1588_axi_top_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "coreboard1588_axi_top",
          "boundary_crc": "0x0"
        },
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "memory_map_ref": "S_AXI",
            "parameters": {
              "DATA_WIDTH": {
                "value": "32",
                "value_src": "auto"
              },
              "PROTOCOL": {
                "value": "AXI4LITE",
                "value_src": "constant"
              },
              "ID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ADDR_WIDTH": {
                "value": "32",
                "value_src": "constant"
              },
              "AWUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "ARUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "WUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "RUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "BUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "READ_WRITE_MODE": {
                "value": "READ_WRITE",
                "value_src": "constant"
              },
              "HAS_BURST": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_LOCK": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_PROT": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_CACHE": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_QOS": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_REGION": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_WSTRB": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_BRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_RRESP": {
                "value": "1",
                "value_src": "constant"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0",
                "value_src": "auto"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "1",
                "value_src": "auto"
              },
              "MAX_BURST_LENGTH": {
                "value": "1",
                "value_src": "auto"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_gclk_clk_out1",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "AWADDR": {
                "physical_name": "s_axi_awaddr",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "AWPROT": {
                "physical_name": "s_axi_awprot",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "AWVALID": {
                "physical_name": "s_axi_awvalid",
                "direction": "I"
              },
              "AWREADY": {
                "physical_name": "s_axi_awready",
                "direction": "O"
              },
              "WDATA": {
                "physical_name": "s_axi_wdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "WSTRB": {
                "physical_name": "s_axi_wstrb",
                "direction": "I",
                "left": "3",
                "right": "0"
              },
              "WVALID": {
                "physical_name": "s_axi_wvalid",
                "direction": "I"
              },
              "WREADY": {
                "physical_name": "s_axi_wready",
                "direction": "O"
              },
              "BRESP": {
                "physical_name": "s_axi_bresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "BVALID": {
                "physical_name": "s_axi_bvalid",
                "direction": "O"
              },
              "BREADY": {
                "physical_name": "s_axi_bready",
                "direction": "I"
              },
              "ARADDR": {
                "physical_name": "s_axi_araddr",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "ARPROT": {
                "physical_name": "s_axi_arprot",
                "direction": "I",
                "left": "2",
                "right": "0"
              },
              "ARVALID": {
                "physical_name": "s_axi_arvalid",
                "direction": "I"
              },
              "ARREADY": {
                "physical_name": "s_axi_arready",
                "direction": "O"
              },
              "RDATA": {
                "physical_name": "s_axi_rdata",
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "RRESP": {
                "physical_name": "s_axi_rresp",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "RVALID": {
                "physical_name": "s_axi_rvalid",
                "direction": "O"
              },
              "RREADY": {
                "physical_name": "s_axi_rready",
                "direction": "I"
              }
            }
          },
          "S00_AXIS": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "4",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "0",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_gclk_clk_out1",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "s00_axis_tdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "s00_axis_tvalid",
                "direction": "I"
              },
              "TREADY": {
                "physical_name": "s00_axis_tready",
                "direction": "O"
              }
            }
          },
          "S01_AXIS": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:axis_rtl:1.0",
            "parameters": {
              "TDATA_NUM_BYTES": {
                "value": "4",
                "value_src": "constant"
              },
              "TDEST_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TID_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "TUSER_WIDTH": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TREADY": {
                "value": "1",
                "value_src": "constant"
              },
              "HAS_TSTRB": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TKEEP": {
                "value": "0",
                "value_src": "constant"
              },
              "HAS_TLAST": {
                "value": "0",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_gclk_clk_out1",
                "value_src": "default_prop"
              }
            },
            "port_maps": {
              "TDATA": {
                "physical_name": "s01_axis_tdata",
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "TVALID": {
                "physical_name": "s01_axis_tvalid",
                "direction": "I"
              },
              "TREADY": {
                "physical_name": "s01_axis_tready",
                "direction": "O"
              }
            }
          },
          "bram": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:bram_rtl:1.0",
            "port_maps": {
              "EN": {
                "physical_name": "bram_en",
                "direction": "O"
              },
              "DOUT": {
                "physical_name": "bram_dout",
                "direction": "I",
                "left": "15",
                "right": "0"
              },
              "DIN": {
                "physical_name": "bram_din",
                "direction": "O",
                "left": "15",
                "right": "0"
              },
              "WE": {
                "physical_name": "bram_we",
                "direction": "O",
                "left": "1",
                "right": "0"
              },
              "ADDR": {
                "physical_name": "bram_addr",
                "direction": "O",
                "left": "11",
                "right": "0"
              },
              "CLK": {
                "physical_name": "bram_clk",
                "direction": "O"
              },
              "RST": {
                "physical_name": "bram_rst",
                "direction": "O"
              }
            }
          }
        },
        "ports": {
          "aclk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S_AXI:S00_AXIS:S01_AXIS",
                "value_src": "constant"
              },
              "ASSOCIATED_RESET": {
                "value": "aresetn",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_gclk_clk_out1",
                "value_src": "default_prop"
              }
            }
          },
          "aresetn": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "constant"
              }
            }
          },
          "FPGA_DAT_FIN": {
            "direction": "O",
            "parameters": {
              "PortWidth": {
                "value": "1",
                "value_src": "default_prop"
              }
            }
          },
          "PTP_CLK_OUT": {
            "direction": "I"
          },
          "PTP_TRG_FPGA": {
            "direction": "I"
          },
          "pps_out": {
            "direction": "O"
          },
          "FPGA_EXT_TRIGGER": {
            "direction": "I"
          },
          "FPGA_TRIGGER_EN": {
            "direction": "I"
          }
        }
      }
    },
    "interface_nets": {
      "fir_lp_top_0_m_axis": {
        "interface_ports": [
          "fir_lp_top_0/m_axis",
          "coreboard1588_axi_top_0/S00_AXIS"
        ]
      },
      "fmc_slv_if_0_BRAM": {
        "interface_ports": [
          "fmc_slv_if_0/BRAM",
          "blk_mem_gen_1/BRAM_PORTA"
        ]
      },
      "axis_axi_master_1_M_AXI_LITE": {
        "interface_ports": [
          "axis_axi_master_1/M_AXI_LITE",
          "axi_interconnect/S01_AXI"
        ]
      },
      "coreboard1588_axi_top_0_bram": {
        "interface_ports": [
          "coreboard1588_axi_top_0/bram",
          "blk_mem_gen_1/BRAM_PORTB"
        ]
      },
      "FMC_1": {
        "interface_ports": [
          "FMC",
          "fmc_slv_if_0/FMC"
        ]
      },
      "SPI_0_3": {
        "interface_ports": [
          "FPGA_SPI2",
          "axi_ads124x_0/SPI"
        ]
      },
      "axi_interconnect_M03_AXI": {
        "interface_ports": [
          "axi_ads124x_0/S_AXI",
          "axi_interconnect/M03_AXI"
        ]
      },
      "axi_interconnect_M02_AXI": {
        "interface_ports": [
          "axi_interconnect/M02_AXI",
          "axi_ads868x_0/S_AXI"
        ]
      },
      "axi_interconnect_M00_AXI": {
        "interface_ports": [
          "coreboard1588_axi_top_0/S_AXI",
          "axi_interconnect/M00_AXI"
        ]
      },
      "axi_ads868x_0_M_AXIS": {
        "interface_ports": [
          "axi_ads868x_0/M_AXIS",
          "fir_lp_top_0/s_axis"
        ]
      },
      "FPGA_MCU_SPI_1": {
        "interface_ports": [
          "FPGA_MCU_SPI",
          "axis_spi_slave2_0/SPI"
        ]
      },
      "axi_quad_spi_0_SPI_0": {
        "interface_ports": [
          "A7_CONFIG_QSPI",
          "axi_quad_spi/SPI_0"
        ]
      },
      "axi_interconnect_M01_AXI": {
        "interface_ports": [
          "axi_quad_spi/AXI_LITE",
          "axi_interconnect/M01_AXI"
        ]
      },
      "jtag_axi_M_AXI": {
        "interface_ports": [
          "jtag_axi/M_AXI",
          "axi_interconnect/S00_AXI"
        ]
      },
      "axis_axi_master_1_M_AXIS": {
        "interface_ports": [
          "axis_axi_master_1/M_AXIS",
          "axis_spi_slave2_0/axis_tx"
        ]
      },
      "axis_spi_slave2_0_axis_rx": {
        "interface_ports": [
          "axis_axi_master_1/S_AXIS",
          "axis_spi_slave2_0/axis_rx"
        ]
      },
      "SPI_0_2": {
        "interface_ports": [
          "FPGA_SPI1",
          "axi_ads868x_0/SPI"
        ]
      },
      "axi_ads124x_0_M_AXIS": {
        "interface_ports": [
          "axi_ads124x_0/M_AXIS",
          "coreboard1588_axi_top_0/S01_AXIS"
        ]
      }
    },
    "nets": {
      "gclk_100m": {
        "ports": [
          "clk_wiz_gclk/clk_out1",
          "axi_interconnect/ACLK",
          "axi_interconnect/S00_ACLK",
          "axi_interconnect/M00_ACLK",
          "axi_interconnect/M01_ACLK",
          "axi_interconnect/M02_ACLK",
          "axi_interconnect/S01_ACLK",
          "jtag_axi/aclk",
          "proc_sys_reset_gclk/slowest_sync_clk",
          "axi_quad_spi/s_axi_aclk",
          "axi_interconnect/M03_ACLK",
          "axis_spi_slave2_0/aclk",
          "axis_axi_master_1/aclk",
          "axi_ads868x_0/aclk",
          "fir_lp_top_0/aclk",
          "pulse_ext_0/clk",
          "leds_0/clk",
          "axi_ads124x_0/aclk",
          "coreboard1588_axi_top_0/aclk"
        ]
      },
      "clk_wiz_locked": {
        "ports": [
          "clk_wiz_gclk/locked",
          "proc_sys_reset_gclk/dcm_locked"
        ]
      },
      "ARESETN_1": {
        "ports": [
          "proc_sys_reset_gclk/interconnect_aresetn",
          "axi_interconnect/ARESETN",
          "axi_interconnect/S00_ARESETN",
          "axi_interconnect/M00_ARESETN",
          "axi_interconnect/M01_ARESETN",
          "axi_interconnect/M02_ARESETN",
          "axi_interconnect/S01_ARESETN",
          "axi_interconnect/M03_ARESETN",
          "axi_ads868x_0/aresetn",
          "fir_lp_top_0/aresetn",
          "axi_ads124x_0/aresetn"
        ]
      },
      "fpga_rst_s": {
        "ports": [
          "FPGA_RST",
          "proc_sys_reset_gclk/ext_reset_in"
        ]
      },
      "a7_gclk_s": {
        "ports": [
          "A7_GCLK",
          "clk_wiz_gclk/clk_in1"
        ]
      },
      "gclk_20m": {
        "ports": [
          "clk_wiz_gclk/clk_out2",
          "axi_quad_spi/ext_spi_clk"
        ]
      },
      "pro_rst_50_peripheral_aresetn": {
        "ports": [
          "proc_sys_reset_gclk/peripheral_aresetn",
          "jtag_axi/aresetn",
          "axi_quad_spi/s_axi_aresetn",
          "axis_spi_slave2_0/aresetn",
          "axis_axi_master_1/aresetn",
          "coreboard1588_axi_top_0/aresetn"
        ]
      },
      "fpga_led_s": {
        "ports": [
          "xlconcat_leds/dout",
          "FPGA_LED"
        ]
      },
      "pps_receiver_0_pps_out": {
        "ports": [
          "coreboard1588_axi_top_0/pps_out",
          "axi_ads868x_0/pps",
          "pulse_ext_0/pulse_in",
          "axi_ads124x_0/pps"
        ]
      },
      "proc_sys_reset_gclk_peripheral_reset": {
        "ports": [
          "proc_sys_reset_gclk/peripheral_reset",
          "pulse_ext_0/rst",
          "leds_0/rst"
        ]
      },
      "leds_0_led": {
        "ports": [
          "leds_0/led",
          "xlconcat_leds/In0"
        ]
      },
      "axi_ads868x_0_RST_PD_N": {
        "ports": [
          "axi_ads868x_0/RST_PD_N",
          "AD1_RST"
        ]
      },
      "axi_ads868x_0_CH_SEL_A0": {
        "ports": [
          "axi_ads868x_0/CH_SEL_A0",
          "CH_SEL_A0"
        ]
      },
      "axi_ads868x_0_CH_SEL_A1": {
        "ports": [
          "axi_ads868x_0/CH_SEL_A1",
          "CH_SEL_A1"
        ]
      },
      "axi_ads868x_0_CH_SEL_A2": {
        "ports": [
          "axi_ads868x_0/CH_SEL_A2",
          "CH_SEL_A2"
        ]
      },
      "axi_ads868x_0_EN_TCH_A": {
        "ports": [
          "axi_ads868x_0/EN_TCH_A",
          "EN_TCH_A"
        ]
      },
      "axi_ads868x_0_EN_PCH_A": {
        "ports": [
          "axi_ads868x_0/EN_PCH_A",
          "EN_PCH_A"
        ]
      },
      "axi_ads868x_0_EN_TCH_B": {
        "ports": [
          "axi_ads868x_0/EN_TCH_B",
          "EN_TCH_B"
        ]
      },
      "axi_ads868x_0_EN_PCH_B": {
        "ports": [
          "axi_ads868x_0/EN_PCH_B",
          "EN_PCH_B"
        ]
      },
      "DRDY_0_1": {
        "ports": [
          "AD2_DRDY",
          "axi_ads124x_0/DRDY"
        ]
      },
      "axi_ads124x_0_START": {
        "ports": [
          "axi_ads124x_0/START",
          "AD2_START"
        ]
      },
      "axi_ads124x_0_RESET": {
        "ports": [
          "axi_ads124x_0/RESET",
          "AD2_RST"
        ]
      },
      "axi_quad_spi_ip2intc_irpt": {
        "ports": [
          "axi_quad_spi/ip2intc_irpt",
          "FPGA_MCU_INTR"
        ]
      },
      "FPGA_EXT_TRIGGER_0_1": {
        "ports": [
          "FPGA_EXT_TRIGGER",
          "coreboard1588_axi_top_0/FPGA_EXT_TRIGGER"
        ]
      },
      "FPGA_TRIGGER_EN_0_1": {
        "ports": [
          "FPGA_TRIGGER_EN",
          "coreboard1588_axi_top_0/FPGA_TRIGGER_EN"
        ]
      },
      "PTP_TRG_FPGA_1": {
        "ports": [
          "PTP_TRG_FPGA",
          "coreboard1588_axi_top_0/PTP_TRG_FPGA"
        ]
      },
      "coreboard1588_axi_top_0_ts_irq": {
        "ports": [
          "coreboard1588_axi_top_0/FPGA_DAT_FIN",
          "FPGA_DAT_FIN"
        ]
      },
      "PTP_CLK_OUT_0_1": {
        "ports": [
          "PTP_CLK_OUT",
          "coreboard1588_axi_top_0/PTP_CLK_OUT"
        ]
      },
      "pulse_ext_0_ext_out": {
        "ports": [
          "pulse_ext_0/ext_out",
          "FPGA_MCU_GPIO5",
          "FPGA_RAM_ADDR0"
        ]
      }
    },
    "addressing": {
      "/jtag_axi": {
        "address_spaces": {
          "Data": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_ads124x_0_reg0": {
                "address_block": "/axi_ads124x_0/S_AXI/reg0",
                "offset": "0x00001000",
                "range": "1K"
              },
              "SEG_axi_ads868x_0_reg0": {
                "address_block": "/axi_ads868x_0/S_AXI/reg0",
                "offset": "0x00000C00",
                "range": "1K"
              },
              "SEG_axi_quad_spi_0_Reg": {
                "address_block": "/axi_quad_spi/AXI_LITE/Reg",
                "offset": "0x00000400",
                "range": "1K"
              },
              "SEG_coreboard1588_axi_top_0_reg0": {
                "address_block": "/coreboard1588_axi_top_0/S_AXI/reg0",
                "offset": "0x00000000",
                "range": "1K"
              }
            }
          }
        }
      },
      "/axis_axi_master_1": {
        "address_spaces": {
          "M_AXI_LITE": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_axi_ads124x_0_reg0": {
                "address_block": "/axi_ads124x_0/S_AXI/reg0",
                "offset": "0x00001000",
                "range": "1K"
              },
              "SEG_axi_ads868x_0_reg0": {
                "address_block": "/axi_ads868x_0/S_AXI/reg0",
                "offset": "0x00000C00",
                "range": "1K"
              },
              "SEG_axi_quad_spi_Reg": {
                "address_block": "/axi_quad_spi/AXI_LITE/Reg",
                "offset": "0x00000400",
                "range": "1K"
              },
              "SEG_coreboard1588_axi_top_0_reg0": {
                "address_block": "/coreboard1588_axi_top_0/S_AXI/reg0",
                "offset": "0x00000000",
                "range": "1K"
              }
            }
          }
        }
      }
    }
  }
}