// Seed: 3601860912
module module_0 (
    input  wor  id_0,
    input  tri  id_1,
    output tri1 id_2
);
  assign (pull1, strong0) id_2 = 1;
endmodule
module module_1 #(
    parameter id_0 = 32'd60
) (
    input  uwire _id_0,
    input  tri   id_1,
    output wire  id_2,
    output tri   id_3
);
  assign id_3 = -1;
  wire  [  id_0  :  -1  ]  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ;
  xor primCall (id_3, id_9, id_5, id_20, id_11, id_14, id_15);
  module_0 modCall_1 (
      id_1,
      id_1,
      id_3
  );
  logic id_21, id_22;
endmodule
