# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../../modules/rtl/dac_resampler.vhd" \

# Do not sort compile order
nosort
