vhdtdtfi -lib work /home/ise/Xilinx_data/IO_SIMUL_4BIT/BUF8_32.v -lang verilog -prj IO_SIMUL_4BIT -o BUF8_32.spl -module BUF8_32 -template /opt/Xilinx/14.7/ISE_DS/ISE//data/splveri.tft -deleteonerror 
spl2sym -intstyle ise -family spartan6 -w BUF8_32.spl /home/ise/Xilinx_data/IO_SIMUL_4BIT/BUF8_32.sym 
