{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1668354130378 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1668354130379 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 13 19:12:09 2022 " "Processing started: Sun Nov 13 19:12:09 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1668354130379 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1668354130379 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1668354130379 ""}
{ "Warning" "WCPT_FLEXLM_ERROR_MSG" "Future license file format or misspelling in license file.  The file was issued for a later version of FLEXnet Licensing than this  program understands. Feature:       quartus License text:  f02300000000\" SN=28994724 SIGN2=0 License path:  C:\\flexlm\\LICENSE.DAT FLEXnet Licensing error:-90,313 For further information, refer to the FLEXnet Licensing End User Guide, available at \"www.macrovision.com\". " "FLEXlm software error: Future license file format or misspelling in license file.  The file was issued for a later version of FLEXnet Licensing than this  program understands. Feature:       quartus License text:  f02300000000\" SN=28994724 SIGN2=0 License path:  C:\\flexlm\\LICENSE.DAT FLEXnet Licensing error:-90,313 For further information, refer to the FLEXnet Licensing End User Guide, available at \"www.macrovision.com\"." {  } {  } 0 292000 "FLEXlm software error: %1!s!" 0 0 "Quartus II" 0 -1 1668354130696 ""}
{ "Warning" "WCPT_FLEXLM_ERROR_MSG" "Future license file format or misspelling in license file.  The file was issued for a later version of FLEXnet Licensing than this  program understands. Feature:       quartus_talkback License text:  f02300000000\" SN=28994724 SIGN2=0 License path:  C:\\flexlm\\LICENSE.DAT FLEXnet Licensing error:-90,313 For further information, refer to the FLEXnet Licensing End User Guide, available at \"www.macrovision.com\". " "FLEXlm software error: Future license file format or misspelling in license file.  The file was issued for a later version of FLEXnet Licensing than this  program understands. Feature:       quartus_talkback License text:  f02300000000\" SN=28994724 SIGN2=0 License path:  C:\\flexlm\\LICENSE.DAT FLEXnet Licensing error:-90,313 For further information, refer to the FLEXnet Licensing End User Guide, available at \"www.macrovision.com\"." {  } {  } 0 292000 "FLEXlm software error: %1!s!" 0 0 "Quartus II" 0 -1 1668354130767 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1668354130767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/seventh_sem/az_sys/lab2/sevseg.v 1 1 " "Found 1 design units, including 1 entities, in source file /seventh_sem/az_sys/lab2/sevseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevSeg " "Found entity 1: SevSeg" {  } { { "../SevSeg.v" "" { Text "E:/seventh_sem/az_sys/Lab2/SevSeg.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668354130799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668354130799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/seventh_sem/az_sys/lab2/topmodule.v 1 1 " "Found 1 design units, including 1 entities, in source file /seventh_sem/az_sys/lab2/topmodule.v" { { "Info" "ISGN_ENTITY_NAME" "1 topmodule " "Found entity 1: topmodule" {  } { { "../topmodule.v" "" { Text "E:/seventh_sem/az_sys/Lab2/topmodule.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668354130800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668354130800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/seventh_sem/az_sys/lab2/sequence_detector.v 1 1 " "Found 1 design units, including 1 entities, in source file /seventh_sem/az_sys/lab2/sequence_detector.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequence_detector " "Found entity 1: sequence_detector" {  } { { "../sequence_detector.v" "" { Text "E:/seventh_sem/az_sys/Lab2/sequence_detector.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668354130802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668354130802 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "init ../sequence_detector.v 2 OnePulser.v(2) " "Verilog HDL macro warning at OnePulser.v(2): overriding existing definition for macro \"init\", which was defined in \"../sequence_detector.v\", line 2" {  } { { "../OnePulser.v" "" { Text "E:/seventh_sem/az_sys/Lab2/OnePulser.v" 2 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1668354130803 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "A ../sequence_detector.v 3 OnePulser.v(3) " "Verilog HDL macro warning at OnePulser.v(3): overriding existing definition for macro \"A\", which was defined in \"../sequence_detector.v\", line 3" {  } { { "../OnePulser.v" "" { Text "E:/seventh_sem/az_sys/Lab2/OnePulser.v" 3 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1668354130803 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "B ../sequence_detector.v 4 OnePulser.v(4) " "Verilog HDL macro warning at OnePulser.v(4): overriding existing definition for macro \"B\", which was defined in \"../sequence_detector.v\", line 4" {  } { { "../OnePulser.v" "" { Text "E:/seventh_sem/az_sys/Lab2/OnePulser.v" 4 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1668354130803 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "OnePulser.v(20) " "Verilog HDL information at OnePulser.v(20): always construct contains both blocking and non-blocking assignments" {  } { { "../OnePulser.v" "" { Text "E:/seventh_sem/az_sys/Lab2/OnePulser.v" 20 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1668354130804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/seventh_sem/az_sys/lab2/onepulser.v 1 1 " "Found 1 design units, including 1 entities, in source file /seventh_sem/az_sys/lab2/onepulser.v" { { "Info" "ISGN_ENTITY_NAME" "1 onepulser " "Found entity 1: onepulser" {  } { { "../OnePulser.v" "" { Text "E:/seventh_sem/az_sys/Lab2/OnePulser.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668354130804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668354130804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/seventh_sem/az_sys/lab2/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /seventh_sem/az_sys/lab2/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "../counter.v" "" { Text "E:/seventh_sem/az_sys/Lab2/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1668354130805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1668354130805 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "topmodule " "Elaborating entity \"topmodule\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1668354130839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "onepulser onepulser:oneplsr " "Elaborating entity \"onepulser\" for hierarchy \"onepulser:oneplsr\"" {  } { { "../topmodule.v" "oneplsr" { Text "E:/seventh_sem/az_sys/Lab2/topmodule.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668354130842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sequence_detector sequence_detector:seq_dtctr " "Elaborating entity \"sequence_detector\" for hierarchy \"sequence_detector:seq_dtctr\"" {  } { { "../topmodule.v" "seq_dtctr" { Text "E:/seventh_sem/az_sys/Lab2/topmodule.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668354130850 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ns sequence_detector.v(32) " "Verilog HDL Always Construct warning at sequence_detector.v(32): inferring latch(es) for variable \"ns\", which holds its previous value in one or more paths through the always construct" {  } { { "../sequence_detector.v" "" { Text "E:/seventh_sem/az_sys/Lab2/sequence_detector.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1668354130850 "|topmodule|sequence_detector:seq_dtctr"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "sequence_detector.v(58) " "Verilog HDL Case Statement warning at sequence_detector.v(58): incomplete case statement has no default case item" {  } { { "../sequence_detector.v" "" { Text "E:/seventh_sem/az_sys/Lab2/sequence_detector.v" 58 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1668354130850 "|topmodule|sequence_detector:seq_dtctr"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "sequence_detector.v(58) " "Verilog HDL Case Statement information at sequence_detector.v(58): all case item expressions in this case statement are onehot" {  } { { "../sequence_detector.v" "" { Text "E:/seventh_sem/az_sys/Lab2/sequence_detector.v" 58 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1668354130850 "|topmodule|sequence_detector:seq_dtctr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns.101 sequence_detector.v(32) " "Inferred latch for \"ns.101\" at sequence_detector.v(32)" {  } { { "../sequence_detector.v" "" { Text "E:/seventh_sem/az_sys/Lab2/sequence_detector.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668354130851 "|topmodule|sequence_detector:seq_dtctr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns.100 sequence_detector.v(32) " "Inferred latch for \"ns.100\" at sequence_detector.v(32)" {  } { { "../sequence_detector.v" "" { Text "E:/seventh_sem/az_sys/Lab2/sequence_detector.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668354130851 "|topmodule|sequence_detector:seq_dtctr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns.011 sequence_detector.v(32) " "Inferred latch for \"ns.011\" at sequence_detector.v(32)" {  } { { "../sequence_detector.v" "" { Text "E:/seventh_sem/az_sys/Lab2/sequence_detector.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668354130851 "|topmodule|sequence_detector:seq_dtctr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns.010 sequence_detector.v(32) " "Inferred latch for \"ns.010\" at sequence_detector.v(32)" {  } { { "../sequence_detector.v" "" { Text "E:/seventh_sem/az_sys/Lab2/sequence_detector.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668354130851 "|topmodule|sequence_detector:seq_dtctr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns.001 sequence_detector.v(32) " "Inferred latch for \"ns.001\" at sequence_detector.v(32)" {  } { { "../sequence_detector.v" "" { Text "E:/seventh_sem/az_sys/Lab2/sequence_detector.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668354130851 "|topmodule|sequence_detector:seq_dtctr"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns.000 sequence_detector.v(32) " "Inferred latch for \"ns.000\" at sequence_detector.v(32)" {  } { { "../sequence_detector.v" "" { Text "E:/seventh_sem/az_sys/Lab2/sequence_detector.v" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1668354130851 "|topmodule|sequence_detector:seq_dtctr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Counter:cnt " "Elaborating entity \"Counter\" for hierarchy \"Counter:cnt\"" {  } { { "../topmodule.v" "cnt" { Text "E:/seventh_sem/az_sys/Lab2/topmodule.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668354130857 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 counter.v(23) " "Verilog HDL assignment warning at counter.v(23): truncated value with size 32 to match size of target (4)" {  } { { "../counter.v" "" { Text "E:/seventh_sem/az_sys/Lab2/counter.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1668354130858 "|topmodule|Counter:cnt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SevSeg SevSeg:seven_seg " "Elaborating entity \"SevSeg\" for hierarchy \"SevSeg:seven_seg\"" {  } { { "../topmodule.v" "seven_seg" { Text "E:/seventh_sem/az_sys/Lab2/topmodule.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1668354130858 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sequence_detector:seq_dtctr\|ns.000_294 " "LATCH primitive \"sequence_detector:seq_dtctr\|ns.000_294\" is permanently enabled" {  } { { "../sequence_detector.v" "" { Text "E:/seventh_sem/az_sys/Lab2/sequence_detector.v" 32 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1668354130907 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sequence_detector:seq_dtctr\|ns.001_270 " "LATCH primitive \"sequence_detector:seq_dtctr\|ns.001_270\" is permanently enabled" {  } { { "../sequence_detector.v" "" { Text "E:/seventh_sem/az_sys/Lab2/sequence_detector.v" 32 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1668354130907 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sequence_detector:seq_dtctr\|ns.010_246 " "LATCH primitive \"sequence_detector:seq_dtctr\|ns.010_246\" is permanently enabled" {  } { { "../sequence_detector.v" "" { Text "E:/seventh_sem/az_sys/Lab2/sequence_detector.v" 32 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1668354130907 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sequence_detector:seq_dtctr\|ns.011_222 " "LATCH primitive \"sequence_detector:seq_dtctr\|ns.011_222\" is permanently enabled" {  } { { "../sequence_detector.v" "" { Text "E:/seventh_sem/az_sys/Lab2/sequence_detector.v" 32 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1668354130907 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sequence_detector:seq_dtctr\|ns.100_198 " "LATCH primitive \"sequence_detector:seq_dtctr\|ns.100_198\" is permanently enabled" {  } { { "../sequence_detector.v" "" { Text "E:/seventh_sem/az_sys/Lab2/sequence_detector.v" 32 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1668354130907 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "sequence_detector:seq_dtctr\|ns.101_174 " "LATCH primitive \"sequence_detector:seq_dtctr\|ns.101_174\" is permanently enabled" {  } { { "../sequence_detector.v" "" { Text "E:/seventh_sem/az_sys/Lab2/sequence_detector.v" 32 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1668354130907 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1668354131079 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/seventh_sem/az_sys/Lab2/lab2/output_files/lab2.map.smsg " "Generated suppressed messages file E:/seventh_sem/az_sys/Lab2/lab2/output_files/lab2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1668354131099 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1668354131144 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1668354131144 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "38 " "Implemented 38 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1668354131164 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1668354131164 ""} { "Info" "ICUT_CUT_TM_LCELLS" "25 " "Implemented 25 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1668354131164 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1668354131164 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4601 " "Peak virtual memory: 4601 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1668354131188 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 13 19:12:11 2022 " "Processing ended: Sun Nov 13 19:12:11 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1668354131188 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1668354131188 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1668354131188 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1668354131188 ""}
