
5
Refreshing IP repositories
234*coregenZ19-234
>
"No user IP repositories specified
1154*coregenZ19-1704
s
"Loaded Vivado IP repository '%s'.
1332*coregen23
C:/Xilinx/Vivado/2014.1/data/ip2default:defaultZ19-2313
m
Command: %s
53*	vivadotcl2E
1synth_design -top toplevel -part xc7a100tcsg324-12default:defaultZ4-113
/

Starting synthesis...

3*	vivadotclZ4-3
–
@Attempting to get a license for feature '%s' and/or device '%s'
308*common2
	Synthesis2default:default2
xc7a100t2default:defaultZ17-347
†
0Got license for feature '%s' and/or device '%s'
310*common2
	Synthesis2default:default2
xc7a100t2default:defaultZ17-349
œ
%s*synth2Œ
xStarting RTL Elaboration : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 284.664 ; gain = 149.871
2default:default
Ä
synthesizing module '%s'638*oasys2
toplevel2default:default2W
AT:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/new/toplevel.vhd2default:default2
412default:default8@Z8-638
Ë
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2'
microblazer_wrapper2default:default2o
[T:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/hdl/microblazer_wrapper.vhd2default:default2
142default:default2
u12default:default2'
microblazer_wrapper2default:default2W
AT:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/new/toplevel.vhd2default:default2
792default:default8@Z8-3491
é
synthesizing module '%s'638*oasys2'
microblazer_wrapper2default:default2q
[T:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/hdl/microblazer_wrapper.vhd2default:default2
232default:default8@Z8-638
Ú
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
microblazer2default:default2g
ST:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/hdl/microblazer.vhd2default:default2
16322default:default2!
microblazer_i2default:default2
microblazer2default:default2q
[T:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/hdl/microblazer_wrapper.vhd2default:default2
332default:default8@Z8-3491
Û
synthesizing module '%s'638*oasys2
microblazer2default:default2i
ST:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/hdl/microblazer.vhd2default:default2
16432default:default8@Z8-638
€
,binding component instance '%s' to cell '%s'113*oasys2
GND2default:default2
GND2default:default2i
ST:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/hdl/microblazer.vhd2default:default2
19242default:default8@Z8-113
€
,binding component instance '%s' to cell '%s'113*oasys2
VCC2default:default2
VCC2default:default2i
ST:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/hdl/microblazer.vhd2default:default2
19282default:default8@Z8-113
—
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2,
microblazer_axi_gpio_0_02default:default2’
~t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_axi_gpio_0_0/synth/microblazer_axi_gpio_0_0.vhd2default:default2
592default:default2 
axi_gpio_LED2default:default2,
microblazer_axi_gpio_0_02default:default2i
ST:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/hdl/microblazer.vhd2default:default2
19322default:default8@Z8-3491
’
synthesizing module '%s'638*oasys2,
microblazer_axi_gpio_0_02default:default2”
~t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_axi_gpio_0_0/synth/microblazer_axi_gpio_0_0.vhd2default:default2
842default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
^
%s*synth2O
;	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_GPIO_WIDTH bound to: 16 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
2default:default
m
%s*synth2^
J	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
2default:default
l
%s*synth2]
I	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
2default:default
U
%s*synth2F
2	Parameter C_IS_DUAL bound to: 0 - type: integer 
2default:default
o
%s*synth2`
L	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
2default:default
n
%s*synth2_
K	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
2default:default

Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
axi_gpio2default:default2‰
ut:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/5a4a6737/hdl/src/vhdl/axi_gpio.vhd2default:default2
1902default:default2
U02default:default2
axi_gpio2default:default2”
~t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_axi_gpio_0_0/synth/microblazer_axi_gpio_0_0.vhd2default:default2
1632default:default8@Z8-3491
Š
synthesizing module '%s'638*oasys2,
axi_gpio__parameterized02default:default2‹
ut:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/5a4a6737/hdl/src/vhdl/axi_gpio.vhd2default:default2
2832default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
^
%s*synth2O
;	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_GPIO_WIDTH bound to: 16 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_IS_DUAL bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
2default:default
§
&Detected and applied attribute %s = %s3620*oasys2

max_fanout2default:default2
100002default:default2‹
ut:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/5a4a6737/hdl/src/vhdl/axi_gpio.vhd2default:default2
2202default:default8@Z8-4472
§
&Detected and applied attribute %s = %s3620*oasys2

max_fanout2default:default2
100002default:default2‹
ut:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/5a4a6737/hdl/src/vhdl/axi_gpio.vhd2default:default2
2212default:default8@Z8-4472
‰
synthesizing module '%s'638*oasys2!
axi_lite_ipif2default:default2•
t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v2_0/82c7a66d/hdl/src/vhdl/axi_lite_ipif.vhd2default:default2
2532default:default8@Z8-638
_
%s*synth2P
<	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
2default:default
o
%s*synth2`
L	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000111111111 
2default:default
W
%s*synth2H
4	Parameter C_USE_WSTRB bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
2default:default
Ø
%s*synth2È
³	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
2default:default
q
%s*synth2b
N	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
2default:default
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default

synthesizing module '%s'638*oasys2$
slave_attachment2default:default2™
‚t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v2_0/82c7a66d/hdl/src/vhdl/slave_attachment.vhd2default:default2
2432default:default8@Z8-638
Ø
%s*synth2È
³	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
2default:default
q
%s*synth2b
N	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
2default:default
]
%s*synth2N
:	Parameter C_IPIF_ABUS_WIDTH bound to: 9 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_USE_WSTRB bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Ž
synthesizing module '%s'638*oasys2#
address_decoder2default:default2˜
t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v2_0/82c7a66d/hdl/src/vhdl/address_decoder.vhd2default:default2
1882default:default8@Z8-638
X
%s*synth2I
5	Parameter C_BUS_AWIDTH bound to: 9 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
2default:default
Ø
%s*synth2È
³	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
2default:default
q
%s*synth2b
N	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default
ÿ
synthesizing module '%s'638*oasys2
	pselect_f2default:default2
yt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
P
%s*synth2A
-	Parameter C_AB bound to: 2 - type: integer 
2default:default
P
%s*synth2A
-	Parameter C_AW bound to: 2 - type: integer 
2default:default
E
%s*synth26
"	Parameter C_BAR bound to: 2'b00 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default
º
%done synthesizing module '%s' (%s#%s)256*oasys2
	pselect_f2default:default2
12default:default2
12default:default2
yt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256

synthesizing module '%s'638*oasys2-
pselect_f__parameterized02default:default2
yt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
P
%s*synth2A
-	Parameter C_AB bound to: 2 - type: integer 
2default:default
P
%s*synth2A
-	Parameter C_AW bound to: 2 - type: integer 
2default:default
E
%s*synth26
"	Parameter C_BAR bound to: 2'b01 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default
Ê
%done synthesizing module '%s' (%s#%s)256*oasys2-
pselect_f__parameterized02default:default2
12default:default2
12default:default2
yt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256

synthesizing module '%s'638*oasys2-
pselect_f__parameterized12default:default2
yt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
P
%s*synth2A
-	Parameter C_AB bound to: 2 - type: integer 
2default:default
P
%s*synth2A
-	Parameter C_AW bound to: 2 - type: integer 
2default:default
E
%s*synth26
"	Parameter C_BAR bound to: 2'b10 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default
Ê
%done synthesizing module '%s' (%s#%s)256*oasys2-
pselect_f__parameterized12default:default2
12default:default2
12default:default2
yt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256

synthesizing module '%s'638*oasys2-
pselect_f__parameterized22default:default2
yt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-638
P
%s*synth2A
-	Parameter C_AB bound to: 2 - type: integer 
2default:default
P
%s*synth2A
-	Parameter C_AW bound to: 2 - type: integer 
2default:default
E
%s*synth26
"	Parameter C_BAR bound to: 2'b11 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default
Ê
%done synthesizing module '%s' (%s#%s)256*oasys2-
pselect_f__parameterized22default:default2
12default:default2
12default:default2
yt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/pselect_f.vhd2default:default2
1692default:default8@Z8-256
É
%done synthesizing module '%s' (%s#%s)256*oasys2#
address_decoder2default:default2
22default:default2
12default:default2˜
t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v2_0/82c7a66d/hdl/src/vhdl/address_decoder.vhd2default:default2
1882default:default8@Z8-256
í
default block is never used226*oasys2™
‚t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v2_0/82c7a66d/hdl/src/vhdl/slave_attachment.vhd2default:default2
4012default:default8@Z8-226
Ë
%done synthesizing module '%s' (%s#%s)256*oasys2$
slave_attachment2default:default2
32default:default2
12default:default2™
‚t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v2_0/82c7a66d/hdl/src/vhdl/slave_attachment.vhd2default:default2
2432default:default8@Z8-256
Ä
%done synthesizing module '%s' (%s#%s)256*oasys2!
axi_lite_ipif2default:default2
42default:default2
12default:default2•
t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v2_0/82c7a66d/hdl/src/vhdl/axi_lite_ipif.vhd2default:default2
2532default:default8@Z8-256
ü
synthesizing module '%s'638*oasys2
	GPIO_Core2default:default2Œ
vt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/5a4a6737/hdl/src/vhdl/gpio_core.vhd2default:default2
1732default:default8@Z8-638
Q
%s*synth2B
.	Parameter C_DW bound to: 32 - type: integer 
2default:default
P
%s*synth2A
-	Parameter C_AW bound to: 9 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_GPIO_WIDTH bound to: 16 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_MAX_GPIO_WIDTH bound to: 16 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_IS_DUAL bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
à
default block is never used226*oasys2Œ
vt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/5a4a6737/hdl/src/vhdl/gpio_core.vhd2default:default2
3462default:default8@Z8-226
ý
synthesizing module '%s'638*oasys2
cdc_sync2default:default2Ž
xt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd2default:default2
1042default:default8@Z8-638
V
%s*synth2G
3	Parameter C_CDC_TYPE bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_RESET_STATE bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_VECTOR_WIDTH bound to: 16 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
2default:default
¨
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2Ž
xt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd2default:default2
3872default:default8@Z8-4472
¨
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2Ž
xt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd2default:default2
3892default:default8@Z8-4472
¨
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2Ž
xt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd2default:default2
3902default:default8@Z8-4472
¨
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2Ž
xt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd2default:default2
3912default:default8@Z8-4472
¨
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2Ž
xt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd2default:default2
3922default:default8@Z8-4472
¨
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
true2default:default2Ž
xt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd2default:default2
3932default:default8@Z8-4472
¸
%done synthesizing module '%s' (%s#%s)256*oasys2
cdc_sync2default:default2
52default:default2
12default:default2Ž
xt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/proc_common_v4_0/bb615326/hdl/src/vhdl/cdc_sync.vhd2default:default2
1042default:default8@Z8-256
·
%done synthesizing module '%s' (%s#%s)256*oasys2
	GPIO_Core2default:default2
62default:default2
12default:default2Œ
vt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/5a4a6737/hdl/src/vhdl/gpio_core.vhd2default:default2
1732default:default8@Z8-256
Å
%done synthesizing module '%s' (%s#%s)256*oasys2,
axi_gpio__parameterized02default:default2
72default:default2
12default:default2‹
ut:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/5a4a6737/hdl/src/vhdl/axi_gpio.vhd2default:default2
2832default:default8@Z8-256
Í
%done synthesizing module '%s' (%s#%s)256*oasys2,
microblazer_axi_gpio_0_02default:default2
82default:default2
12default:default2”
~t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_axi_gpio_0_0/synth/microblazer_axi_gpio_0_0.vhd2default:default2
842default:default8@Z8-256
–
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2,
microblazer_axi_gpio_0_12default:default2’
~t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_axi_gpio_0_1/synth/microblazer_axi_gpio_0_1.vhd2default:default2
592default:default2
axi_gpio_SW2default:default2,
microblazer_axi_gpio_0_12default:default2i
ST:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/hdl/microblazer.vhd2default:default2
19552default:default8@Z8-3491
’
synthesizing module '%s'638*oasys2,
microblazer_axi_gpio_0_12default:default2”
~t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_axi_gpio_0_1/synth/microblazer_axi_gpio_0_1.vhd2default:default2
842default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
^
%s*synth2O
;	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_GPIO_WIDTH bound to: 16 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_ALL_INPUTS bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
2default:default
m
%s*synth2^
J	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
2default:default
l
%s*synth2]
I	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
2default:default
U
%s*synth2F
2	Parameter C_IS_DUAL bound to: 0 - type: integer 
2default:default
o
%s*synth2`
L	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
2default:default
n
%s*synth2_
K	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
2default:default

Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
axi_gpio2default:default2‰
ut:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/5a4a6737/hdl/src/vhdl/axi_gpio.vhd2default:default2
1902default:default2
U02default:default2
axi_gpio2default:default2”
~t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_axi_gpio_0_1/synth/microblazer_axi_gpio_0_1.vhd2default:default2
1632default:default8@Z8-3491
Š
synthesizing module '%s'638*oasys2,
axi_gpio__parameterized22default:default2‹
ut:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/5a4a6737/hdl/src/vhdl/axi_gpio.vhd2default:default2
2832default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
^
%s*synth2O
;	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_GPIO_WIDTH bound to: 16 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_ALL_INPUTS bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ALL_OUTPUTS bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_IS_DUAL bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
2default:default
Å
%done synthesizing module '%s' (%s#%s)256*oasys2,
axi_gpio__parameterized22default:default2
82default:default2
12default:default2‹
ut:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/5a4a6737/hdl/src/vhdl/axi_gpio.vhd2default:default2
2832default:default8@Z8-256
Í
%done synthesizing module '%s' (%s#%s)256*oasys2,
microblazer_axi_gpio_0_12default:default2
92default:default2
12default:default2”
~t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_axi_gpio_0_1/synth/microblazer_axi_gpio_0_1.vhd2default:default2
842default:default8@Z8-256
Š
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2+
microblazer_clk_wiz_1_02default:default2Š
vt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_clk_wiz_1_0/microblazer_clk_wiz_1_0.vhd2default:default2
742default:default2
	clk_wiz_12default:default2+
microblazer_clk_wiz_1_02default:default2i
ST:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/hdl/microblazer.vhd2default:default2
19782default:default8@Z8-3491
‰
synthesizing module '%s'638*oasys2+
microblazer_clk_wiz_1_02default:default2Œ
vt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_clk_wiz_1_0/microblazer_clk_wiz_1_0.vhd2default:default2
862default:default8@Z8-638
¾
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys23
microblazer_clk_wiz_1_0_clk_wiz2default:default2’
~t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_clk_wiz_1_0/microblazer_clk_wiz_1_0_clk_wiz.vhd2default:default2
742default:default2
U02default:default23
microblazer_clk_wiz_1_0_clk_wiz2default:default2Œ
vt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_clk_wiz_1_0/microblazer_clk_wiz_1_0.vhd2default:default2
1042default:default8@Z8-3491
™
synthesizing module '%s'638*oasys23
microblazer_clk_wiz_1_0_clk_wiz2default:default2”
~t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_clk_wiz_1_0/microblazer_clk_wiz_1_0_clk_wiz.vhd2default:default2
862default:default8@Z8-638
^
%s*synth2O
;	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
2default:default
[
%s*synth2L
8	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
2default:default
U
%s*synth2F
2	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
2default:default
]
%s*synth2N
:	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
2default:default
[
%s*synth2L
8	Parameter IOSTANDARD bound to: DEFAULT - type: string 
2default:default
µ
,binding component instance '%s' to cell '%s'113*oasys2 
clkin1_ibufg2default:default2
IBUF2default:default2”
~t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_clk_wiz_1_0/microblazer_clk_wiz_1_0_clk_wiz.vhd2default:default2
1202default:default8@Z8-113
\
%s*synth2M
9	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
2default:default
a
%s*synth2R
>	Parameter CLKFBOUT_MULT_F bound to: 39.000000 - type: float 
2default:default
_
%s*synth2P
<	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
2default:default
]
%s*synth2N
:	Parameter CLKFBOUT_USE_FINE_PS bound to: 0 - type: bool 
2default:default
_
%s*synth2P
<	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
2default:default
b
%s*synth2S
?	Parameter CLKOUT0_DIVIDE_F bound to: 78.000000 - type: float 
2default:default
c
%s*synth2T
@	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
2default:default
\
%s*synth2M
9	Parameter CLKOUT0_USE_FINE_PS bound to: 0 - type: bool 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
2default:default
\
%s*synth2M
9	Parameter CLKOUT1_USE_FINE_PS bound to: 0 - type: bool 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
2default:default
\
%s*synth2M
9	Parameter CLKOUT2_USE_FINE_PS bound to: 0 - type: bool 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
2default:default
\
%s*synth2M
9	Parameter CLKOUT3_USE_FINE_PS bound to: 0 - type: bool 
2default:default
X
%s*synth2I
5	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
2default:default
\
%s*synth2M
9	Parameter CLKOUT4_USE_FINE_PS bound to: 0 - type: bool 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
2default:default
\
%s*synth2M
9	Parameter CLKOUT5_USE_FINE_PS bound to: 0 - type: bool 
2default:default
Z
%s*synth2K
7	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
2default:default
^
%s*synth2O
;	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
2default:default
\
%s*synth2M
9	Parameter CLKOUT6_USE_FINE_PS bound to: 0 - type: bool 
2default:default
[
%s*synth2L
8	Parameter COMPENSATION bound to: ZHOLD - type: string 
2default:default
Y
%s*synth2J
6	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
2default:default
S
%s*synth2D
0	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
2default:default
O
%s*synth2@
,	Parameter IS_PSEN_INVERTED bound to: 1'b0 
2default:default
S
%s*synth2D
0	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
2default:default
N
%s*synth2?
+	Parameter IS_RST_INVERTED bound to: 1'b0 
2default:default
\
%s*synth2M
9	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
2default:default
\
%s*synth2M
9	Parameter REF_JITTER2 bound to: 0.000000 - type: float 
2default:default
T
%s*synth2E
1	Parameter SS_EN bound to: FALSE - type: string 
2default:default
\
%s*synth2M
9	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
2default:default
]
%s*synth2N
:	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
2default:default
U
%s*synth2F
2	Parameter STARTUP_WAIT bound to: 0 - type: bool 
2default:default
¼
,binding component instance '%s' to cell '%s'113*oasys2!
mmcm_adv_inst2default:default2

MMCME2_ADV2default:default2”
~t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_clk_wiz_1_0/microblazer_clk_wiz_1_0_clk_wiz.vhd2default:default2
1322default:default8@Z8-113
±
,binding component instance '%s' to cell '%s'113*oasys2
clkf_buf2default:default2
BUFG2default:default2”
~t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_clk_wiz_1_0/microblazer_clk_wiz_1_0_clk_wiz.vhd2default:default2
1962default:default8@Z8-113
´
,binding component instance '%s' to cell '%s'113*oasys2
clkout1_buf2default:default2
BUFG2default:default2”
~t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_clk_wiz_1_0/microblazer_clk_wiz_1_0_clk_wiz.vhd2default:default2
2032default:default8@Z8-113
Õ
%done synthesizing module '%s' (%s#%s)256*oasys23
microblazer_clk_wiz_1_0_clk_wiz2default:default2
102default:default2
12default:default2”
~t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_clk_wiz_1_0/microblazer_clk_wiz_1_0_clk_wiz.vhd2default:default2
862default:default8@Z8-256
Å
%done synthesizing module '%s' (%s#%s)256*oasys2+
microblazer_clk_wiz_1_02default:default2
112default:default2
12default:default2Œ
vt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_clk_wiz_1_0/microblazer_clk_wiz_1_0.vhd2default:default2
862default:default8@Z8-256
ü
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2'
microblazer_mdm_1_02default:default2ˆ
tt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_mdm_1_0/synth/microblazer_mdm_1_0.vhd2default:default2
592default:default2
mdm_12default:default2'
microblazer_mdm_1_02default:default2i
ST:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/hdl/microblazer.vhd2default:default2
19852default:default8@Z8-3491
ƒ
synthesizing module '%s'638*oasys2'
microblazer_mdm_1_02default:default2Š
tt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_mdm_1_0/synth/microblazer_mdm_1_0.vhd2default:default2
932default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_USE_BSCAN bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_INTERCONNECT bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_USE_UART bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 10000000 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_M_AXI_THREAD_ID_WIDTH bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DATA_SIZE bound to: 32 - type: integer 
2default:default
í
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
MDM2default:default2{
gt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/mdm.vhd2default:default2
1122default:default2
U02default:default2
MDM2default:default2Š
tt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_mdm_1_0/synth/microblazer_mdm_1_0.vhd2default:default2
9882default:default8@Z8-3491
÷
synthesizing module '%s'638*oasys2'
MDM__parameterized02default:default2}
gt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/mdm.vhd2default:default2
10552default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_JTAG_CHAIN bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_USE_BSCAN bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_INTERCONNECT bound to: 2 - type: integer 
2default:default
i
%s*synth2Z
F	Parameter C_BASEADDR bound to: 32'b11111111111111111111111111111111 
2default:default
i
%s*synth2Z
F	Parameter C_HIGHADDR bound to: 32'b00000000000000000000000000000000 
2default:default
Z
%s*synth2K
7	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_USE_UART bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 10000000 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_M_AXI_THREAD_ID_WIDTH bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DATA_SIZE bound to: 32 - type: integer 
2default:default
™
&Detected and applied attribute %s = %s3620*oasys2
buffer_type2default:default2
none2default:default2}
gt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/mdm.vhd2default:default2
17462default:default8@Z8-4472
[
%s*synth2L
8	Parameter DISABLE_JTAG bound to: FALSE - type: string 
2default:default
V
%s*synth2G
3	Parameter JTAG_CHAIN bound to: 2 - type: integer 
2default:default
ž
,binding component instance '%s' to cell '%s'113*oasys2
	BSCANE2_I2default:default2
BSCANE22default:default2}
gt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/mdm.vhd2default:default2
18052default:default8@Z8-113
›
,binding component instance '%s' to cell '%s'113*oasys2
	BUFG_DRCK2default:default2
BUFG2default:default2}
gt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/mdm.vhd2default:default2
19292default:default8@Z8-113
^
%s*synth2O
;	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BASEADDR bound to: -1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HIGHADDR bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_EN_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_REG_NUM_CE bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_REG_DATA_WIDTH bound to: 8 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 10000000 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_USE_UART bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_UART_WIDTH bound to: 8 - type: integer 
2default:default
ø
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
MDM_Core2default:default2€
lt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/mdm_core.vhd2default:default2
962default:default2
MDM_Core_I12default:default2
MDM_Core2default:default2}
gt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/mdm.vhd2default:default2
19432default:default8@Z8-3491

synthesizing module '%s'638*oasys2,
MDM_Core__parameterized02default:default2‚
lt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/mdm_core.vhd2default:default2
6242default:default8@Z8-638
^
%s*synth2O
;	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BASEADDR bound to: -1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HIGHADDR bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_EN_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_REG_NUM_CE bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_REG_DATA_WIDTH bound to: 8 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_S_AXI_ACLK_FREQ_HZ bound to: 10000000 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_USE_UART bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_UART_WIDTH bound to: 8 - type: integer 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
¬
,binding component instance '%s' to cell '%s'113*oasys2(
TX_Buffer_Empty_FDRE2default:default2
FDRE2default:default2‚
lt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/mdm_core.vhd2default:default2
12192default:default8@Z8-113
Z
%s*synth2K
7	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_USE_UART bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_UART_WIDTH bound to: 8 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_EN_WIDTH bound to: 1 - type: integer 
2default:default

Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2 
JTAG_CONTROL2default:default2„
pt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd2default:default2
972default:default2"
JTAG_CONTROL_I2default:default2 
JTAG_CONTROL2default:default2‚
lt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/mdm_core.vhd2default:default2
16092default:default8@Z8-3491
‰
synthesizing module '%s'638*oasys20
JTAG_CONTROL__parameterized02default:default2†
pt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd2default:default2
3362default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_MB_DBG_PORTS bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DBG_REG_ACCESS bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DBG_MEM_ACCESS bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_USE_CROSS_TRIGGER bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_USE_UART bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_UART_WIDTH bound to: 8 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_EN_WIDTH bound to: 1 - type: integer 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
¡
,binding component instance '%s' to cell '%s'113*oasys2
FDC_I2default:default2
FDC_12default:default2†
pt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd2default:default2
5592default:default8@Z8-113
›
&Detected and applied attribute %s = %s3620*oasys2
keep2default:default2
TRUE2default:default2†
pt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd2default:default2
5762default:default8@Z8-4472
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000010 
2default:default
¤
,binding component instance '%s' to cell '%s'113*oasys2
	LUT_Delay2default:default2
LUT42default:default2†
pt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd2default:default2
5802default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000010 
2default:default
¤
,binding component instance '%s' to cell '%s'113*oasys2
	LUT_Delay2default:default2
LUT42default:default2†
pt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd2default:default2
5802default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000010 
2default:default
¤
,binding component instance '%s' to cell '%s'113*oasys2
	LUT_Delay2default:default2
LUT42default:default2†
pt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd2default:default2
5802default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000010 
2default:default
¤
,binding component instance '%s' to cell '%s'113*oasys2
	LUT_Delay2default:default2
LUT42default:default2†
pt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd2default:default2
5802default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000010 
2default:default
¤
,binding component instance '%s' to cell '%s'113*oasys2
	LUT_Delay2default:default2
LUT42default:default2†
pt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd2default:default2
5802default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
¦
,binding component instance '%s' to cell '%s'113*oasys2
	SYNC_FDRE2default:default2
FDRE_12default:default2†
pt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd2default:default2
6452default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000101100111 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
¥
,binding component instance '%s' to cell '%s'113*oasys2
SRL16E_12default:default2
SRL16E2default:default2†
pt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd2default:default2
6762default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0100001010100111 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
¥
,binding component instance '%s' to cell '%s'113*oasys2
SRL16E_22default:default2
SRL16E2default:default2†
pt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd2default:default2
6902default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0100010001000011 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
¨
,binding component instance '%s' to cell '%s'113*oasys2
SRL16E_ID_12default:default2
SRL16E2default:default2†
pt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd2default:default2
7532default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0101100001001101 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
¨
,binding component instance '%s' to cell '%s'113*oasys2
SRL16E_ID_22default:default2
SRL16E2default:default2†
pt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd2default:default2
7672default:default8@Z8-113
 
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
TRUE2default:default2†
pt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd2default:default2
8932default:default8@Z8-4472
¡
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
TRUE2default:default2†
pt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd2default:default2
10042default:default8@Z8-4472
¡
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
TRUE2default:default2†
pt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd2default:default2
10052default:default8@Z8-4472
¡
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
TRUE2default:default2†
pt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd2default:default2
10182default:default8@Z8-4472
¡
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
TRUE2default:default2†
pt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd2default:default2
10192default:default8@Z8-4472
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_CE_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_S_INVERTED bound to: 1'b0 
2default:default
ª
,binding component instance '%s' to cell '%s'113*oasys2!
Ext_BRK_FDRSE2default:default2
FDRSE2default:default2†
pt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd2default:default2
10292default:default8@Z8-113
W
%s*synth2H
4	Parameter C_DATA_BITS bound to: 8 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_DEPTH bound to: 16 - type: integer 
2default:default
€
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRL_FIFO2default:default2€
lt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/srl_fifo.vhd2default:default2
942default:default2
	RX_FIFO_I2default:default2
SRL_FIFO2default:default2†
pt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd2default:default2
11472default:default8@Z8-3491
ú
synthesizing module '%s'638*oasys2%
mdm_v3_1_SRL_FIFO2default:default2‚
lt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/srl_fifo.vhd2default:default2
1152default:default8@Z8-638
W
%s*synth2H
4	Parameter C_DATA_BITS bound to: 8 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_DEPTH bound to: 16 - type: integer 
2default:default
£
,binding component instance '%s' to cell '%s'113*oasys2
	MUXCY_L_I2default:default2
MUXCY_L2default:default2‚
lt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/srl_fifo.vhd2default:default2
1682default:default8@Z8-113
Ÿ
,binding component instance '%s' to cell '%s'113*oasys2
XORCY_I2default:default2
XORCY2default:default2‚
lt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/srl_fifo.vhd2default:default2
1762default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default

,binding component instance '%s' to cell '%s'113*oasys2
FDRE_I2default:default2
FDRE2default:default2‚
lt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/srl_fifo.vhd2default:default2
1822default:default8@Z8-113
£
,binding component instance '%s' to cell '%s'113*oasys2
	MUXCY_L_I2default:default2
MUXCY_L2default:default2‚
lt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/srl_fifo.vhd2default:default2
1682default:default8@Z8-113
Ÿ
,binding component instance '%s' to cell '%s'113*oasys2
XORCY_I2default:default2
XORCY2default:default2‚
lt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/srl_fifo.vhd2default:default2
1762default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default

,binding component instance '%s' to cell '%s'113*oasys2
FDRE_I2default:default2
FDRE2default:default2‚
lt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/srl_fifo.vhd2default:default2
1822default:default8@Z8-113
£
,binding component instance '%s' to cell '%s'113*oasys2
	MUXCY_L_I2default:default2
MUXCY_L2default:default2‚
lt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/srl_fifo.vhd2default:default2
1682default:default8@Z8-113
Ÿ
,binding component instance '%s' to cell '%s'113*oasys2
XORCY_I2default:default2
XORCY2default:default2‚
lt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/srl_fifo.vhd2default:default2
1762default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default

,binding component instance '%s' to cell '%s'113*oasys2
FDRE_I2default:default2
FDRE2default:default2‚
lt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/srl_fifo.vhd2default:default2
1822default:default8@Z8-113
Ÿ
,binding component instance '%s' to cell '%s'113*oasys2
XORCY_I2default:default2
XORCY2default:default2‚
lt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/srl_fifo.vhd2default:default2
1762default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default

,binding component instance '%s' to cell '%s'113*oasys2
FDRE_I2default:default2
FDRE2default:default2‚
lt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/srl_fifo.vhd2default:default2
1822default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
¡
,binding component instance '%s' to cell '%s'113*oasys2
SRL16E_I2default:default2
SRL16E2default:default2‚
lt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/srl_fifo.vhd2default:default2
1962default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
¡
,binding component instance '%s' to cell '%s'113*oasys2
SRL16E_I2default:default2
SRL16E2default:default2‚
lt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/srl_fifo.vhd2default:default2
1962default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
¡
,binding component instance '%s' to cell '%s'113*oasys2
SRL16E_I2default:default2
SRL16E2default:default2‚
lt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/srl_fifo.vhd2default:default2
1962default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
¡
,binding component instance '%s' to cell '%s'113*oasys2
SRL16E_I2default:default2
SRL16E2default:default2‚
lt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/srl_fifo.vhd2default:default2
1962default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
¡
,binding component instance '%s' to cell '%s'113*oasys2
SRL16E_I2default:default2
SRL16E2default:default2‚
lt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/srl_fifo.vhd2default:default2
1962default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
¡
,binding component instance '%s' to cell '%s'113*oasys2
SRL16E_I2default:default2
SRL16E2default:default2‚
lt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/srl_fifo.vhd2default:default2
1962default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
¡
,binding component instance '%s' to cell '%s'113*oasys2
SRL16E_I2default:default2
SRL16E2default:default2‚
lt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/srl_fifo.vhd2default:default2
1962default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
¡
,binding component instance '%s' to cell '%s'113*oasys2
SRL16E_I2default:default2
SRL16E2default:default2‚
lt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/srl_fifo.vhd2default:default2
1962default:default8@Z8-113
¶
%done synthesizing module '%s' (%s#%s)256*oasys2%
mdm_v3_1_SRL_FIFO2default:default2
122default:default2
12default:default2‚
lt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/srl_fifo.vhd2default:default2
1152default:default8@Z8-256
W
%s*synth2H
4	Parameter C_DATA_BITS bound to: 8 - type: integer 
2default:default
T
%s*synth2E
1	Parameter C_DEPTH bound to: 16 - type: integer 
2default:default
€
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
SRL_FIFO2default:default2€
lt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/srl_fifo.vhd2default:default2
942default:default2
	TX_FIFO_I2default:default2
SRL_FIFO2default:default2†
pt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd2default:default2
11672default:default8@Z8-3491
Å
%done synthesizing module '%s' (%s#%s)256*oasys20
JTAG_CONTROL__parameterized02default:default2
132default:default2
12default:default2†
pt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/jtag_control.vhd2default:default2
3362default:default8@Z8-256
½
%done synthesizing module '%s' (%s#%s)256*oasys2,
MDM_Core__parameterized02default:default2
142default:default2
12default:default2‚
lt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/mdm_core.vhd2default:default2
6242default:default8@Z8-256
™
synthesizing module '%s'638*oasys21
axi_lite_ipif__parameterized02default:default2•
t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v2_0/82c7a66d/hdl/src/vhdl/axi_lite_ipif.vhd2default:default2
2532default:default8@Z8-638
_
%s*synth2P
<	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_S_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
o
%s*synth2`
L	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000000001111 
2default:default
W
%s*synth2H
4	Parameter C_USE_WSTRB bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
2default:default
Ø
%s*synth2È
³	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000111111111111111111111111111111110000000000000000000000000000000011111111111111111111111111111111 
2default:default
q
%s*synth2b
N	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
2default:default
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
 
synthesizing module '%s'638*oasys24
 slave_attachment__parameterized02default:default2™
‚t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v2_0/82c7a66d/hdl/src/vhdl/slave_attachment.vhd2default:default2
2432default:default8@Z8-638
Ø
%s*synth2È
³	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000111111111111111111111111111111110000000000000000000000000000000011111111111111111111111111111111 
2default:default
q
%s*synth2b
N	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
2default:default
^
%s*synth2O
;	Parameter C_IPIF_ABUS_WIDTH bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_S_AXI_MIN_SIZE bound to: 15 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_USE_WSTRB bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DPHASE_TIMEOUT bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
ž
synthesizing module '%s'638*oasys23
address_decoder__parameterized02default:default2˜
t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v2_0/82c7a66d/hdl/src/vhdl/address_decoder.vhd2default:default2
1882default:default8@Z8-638
X
%s*synth2I
5	Parameter C_BUS_AWIDTH bound to: 4 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_S_AXI_MIN_SIZE bound to: 15 - type: integer 
2default:default
Ø
%s*synth2È
³	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000111111111111111111111111111111110000000000000000000000000000000011111111111111111111111111111111 
2default:default
q
%s*synth2b
N	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
2default:default
Z
%s*synth2K
7	Parameter C_FAMILY bound to: nofamily - type: string 
2default:default
Ú
%done synthesizing module '%s' (%s#%s)256*oasys23
address_decoder__parameterized02default:default2
142default:default2
12default:default2˜
t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v2_0/82c7a66d/hdl/src/vhdl/address_decoder.vhd2default:default2
1882default:default8@Z8-256
í
default block is never used226*oasys2™
‚t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v2_0/82c7a66d/hdl/src/vhdl/slave_attachment.vhd2default:default2
4012default:default8@Z8-226
Ü
%done synthesizing module '%s' (%s#%s)256*oasys24
 slave_attachment__parameterized02default:default2
142default:default2
12default:default2™
‚t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v2_0/82c7a66d/hdl/src/vhdl/slave_attachment.vhd2default:default2
2432default:default8@Z8-256
Õ
%done synthesizing module '%s' (%s#%s)256*oasys21
axi_lite_ipif__parameterized02default:default2
142default:default2
12default:default2•
t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v2_0/82c7a66d/hdl/src/vhdl/axi_lite_ipif.vhd2default:default2
2532default:default8@Z8-256
³
%done synthesizing module '%s' (%s#%s)256*oasys2'
MDM__parameterized02default:default2
152default:default2
12default:default2}
gt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/mdm_v3_1/0d9386c2/hdl/vhdl/mdm.vhd2default:default2
10552default:default8@Z8-256
¿
%done synthesizing module '%s' (%s#%s)256*oasys2'
microblazer_mdm_1_02default:default2
162default:default2
12default:default2Š
tt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_mdm_1_0/synth/microblazer_mdm_1_0.vhd2default:default2
932default:default8@Z8-256
 
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2.
microblazer_microblaze_0_02default:default2—
‚t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_microblaze_0_0/synth/microblazer_microblaze_0_0.vhd2default:default2
592default:default2 
microblaze_02default:default2.
microblazer_microblaze_0_02default:default2i
ST:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/hdl/microblazer.vhd2default:default2
20172default:default8@Z8-3491
š
synthesizing module '%s'638*oasys2.
microblazer_microblaze_0_02default:default2™
‚t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_microblaze_0_0/synth/microblazer_microblaze_0_0.vhd2default:default2
1152default:default8@Z8-638
Q
%s*synth2B
.	Parameter C_SCO bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FREQ bound to: 10000000 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ECC_USE_CE_EXCEPTION bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_LOCKSTEP_SLAVE bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_ENDIANNESS bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_DATA_SIZE bound to: 32 - type: integer 
2default:default
n
%s*synth2_
K	Parameter C_INSTANCE bound to: microblazer_microblaze_0_0 - type: string 
2default:default
^
%s*synth2O
;	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AREA_OPTIMIZED bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_INTERCONNECT bound to: 2 - type: integer 
2default:default
m
%s*synth2^
J	Parameter C_BASE_VECTORS bound to: 32'b00000000000000000000000000000000 
2default:default
f
%s*synth2W
C	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_M_AXI_D_BUS_EXCEPTION bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_M_AXI_IP_THREAD_ID_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_IP_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_IP_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_M_AXI_I_BUS_EXCEPTION bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_D_LMB bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_D_AXI bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_I_LMB bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_I_AXI bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_PCMP_INSTR bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_BARREL bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_DIV bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_HW_MUL bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_FPU bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_USE_REORDER_INSTR bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USE_INTERRUPT bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USE_EXT_BRK bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_MMU bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_MMU_DTLB_SIZE bound to: 2 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_MMU_ITLB_SIZE bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MMU_ZONES bound to: 2 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_USE_BRANCH_TARGET_CACHE bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_BRANCH_TARGET_CACHE_SIZE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_PC_WIDTH bound to: 32 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter C_PVR bound to: 0 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter C_PVR_USER1 bound to: 8'b00000000 
2default:default
j
%s*synth2[
G	Parameter C_PVR_USER2 bound to: 32'b00000000000000000000000000000000 
2default:default
`
%s*synth2Q
=	Parameter C_DYNAMIC_BUS_SIZING bound to: 0 - type: integer 
2default:default
j
%s*synth2[
G	Parameter C_RESET_MSR bound to: 32'b00000000000000000000000000000000 
2default:default
`
%s*synth2Q
=	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_NUMBER_OF_PC_BRK bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_EDGE_IS_POSITIVE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ASYNC_INTERRUPT bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FSL_LINKS bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_S10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_S11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_S12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_S13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_S14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_S15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
p
%s*synth2a
M	Parameter C_ICACHE_BASEADDR bound to: 32'b00000000000000000000000000000000 
2default:default
p
%s*synth2a
M	Parameter C_ICACHE_HIGHADDR bound to: 32'b00111111111111111111111111111111 
2default:default
X
%s*synth2I
5	Parameter C_USE_ICACHE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_TAG_BITS bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_CACHE_BYTE_SIZE bound to: 4096 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_ICACHE_ALWAYS_USED bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_M_AXI_IC_THREAD_ID_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_IC_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_IC_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_IC_USER_VALUE bound to: 31 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_M_AXI_IC_AWUSER_WIDTH bound to: 5 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_M_AXI_IC_ARUSER_WIDTH bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_IC_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_IC_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_IC_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
p
%s*synth2a
M	Parameter C_DCACHE_BASEADDR bound to: 32'b00000000000000000000000000000000 
2default:default
p
%s*synth2a
M	Parameter C_DCACHE_HIGHADDR bound to: 32'b00111111111111111111111111111111 
2default:default
X
%s*synth2I
5	Parameter C_USE_DCACHE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DCACHE_ADDR_TAG bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_DCACHE_BYTE_SIZE bound to: 4096 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_M_AXI_DC_THREAD_ID_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DC_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DC_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DC_USER_VALUE bound to: 31 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_M_AXI_DC_AWUSER_WIDTH bound to: 5 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_M_AXI_DC_ARUSER_WIDTH bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DC_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DC_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DC_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
™
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2

MicroBlaze2default:default2‰
ut:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze.vhd2default:default2
1522default:default2
U02default:default2

MicroBlaze2default:default2™
‚t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_microblaze_0_0/synth/microblazer_microblaze_0_0.vhd2default:default2
7402default:default8@Z8-3491
Œ
synthesizing module '%s'638*oasys2.
MicroBlaze__parameterized02default:default2‹
ut:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze.vhd2default:default2
8362default:default8@Z8-638
Q
%s*synth2B
.	Parameter C_SCO bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FREQ bound to: 10000000 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ECC_USE_CE_EXCEPTION bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_LOCKSTEP_SLAVE bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_ENDIANNESS bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_DATA_SIZE bound to: 32 - type: integer 
2default:default
n
%s*synth2_
K	Parameter C_INSTANCE bound to: microblazer_microblaze_0_0 - type: string 
2default:default
^
%s*synth2O
;	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AREA_OPTIMIZED bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_INTERCONNECT bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_BASE_VECTORS bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_M_AXI_D_BUS_EXCEPTION bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_M_AXI_IP_THREAD_ID_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_IP_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_IP_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_M_AXI_I_BUS_EXCEPTION bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_D_LMB bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_D_AXI bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_I_LMB bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_I_AXI bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_PCMP_INSTR bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_BARREL bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_DIV bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_HW_MUL bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_FPU bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_USE_REORDER_INSTR bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USE_INTERRUPT bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USE_EXT_BRK bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_MMU bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_MMU_DTLB_SIZE bound to: 2 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_MMU_ITLB_SIZE bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MMU_ZONES bound to: 2 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_USE_BRANCH_TARGET_CACHE bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_BRANCH_TARGET_CACHE_SIZE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_PC_WIDTH bound to: 32 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter C_PVR bound to: 0 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter C_PVR_USER1 bound to: 8'b00000000 
2default:default
W
%s*synth2H
4	Parameter C_PVR_USER2 bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_DYNAMIC_BUS_SIZING bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RESET_MSR bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_NUMBER_OF_PC_BRK bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_EDGE_IS_POSITIVE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ASYNC_INTERRUPT bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FSL_LINKS bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_S10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_S11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_S12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_S13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_S14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_S15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ICACHE_BASEADDR bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_ICACHE_HIGHADDR bound to: 1073741823 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_ICACHE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_TAG_BITS bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_CACHE_BYTE_SIZE bound to: 4096 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_ICACHE_ALWAYS_USED bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_M_AXI_IC_THREAD_ID_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_IC_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_IC_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_IC_USER_VALUE bound to: 31 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_M_AXI_IC_AWUSER_WIDTH bound to: 5 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_M_AXI_IC_ARUSER_WIDTH bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_IC_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_IC_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_IC_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DCACHE_BASEADDR bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_DCACHE_HIGHADDR bound to: 1073741823 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_DCACHE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DCACHE_ADDR_TAG bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_DCACHE_BYTE_SIZE bound to: 4096 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_M_AXI_DC_THREAD_ID_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DC_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DC_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DC_USER_VALUE bound to: 31 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_M_AXI_DC_AWUSER_WIDTH bound to: 5 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_M_AXI_DC_ARUSER_WIDTH bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DC_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DC_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DC_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter C_SCO bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FREQ bound to: 10000000 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ECC_USE_CE_EXCEPTION bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_LOCKSTEP_SLAVE bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_ENDIANNESS bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_DATA_SIZE bound to: 32 - type: integer 
2default:default
n
%s*synth2_
K	Parameter C_INSTANCE bound to: microblazer_microblaze_0_0 - type: string 
2default:default
\
%s*synth2M
9	Parameter C_AREA_OPTIMIZED bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_INTERCONNECT bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_BASE_VECTORS bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_M_AXI_D_BUS_EXCEPTION bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_M_AXI_IP_THREAD_ID_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_IP_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_IP_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_M_AXI_I_BUS_EXCEPTION bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_D_LMB bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_D_AXI bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_I_LMB bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_I_AXI bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_PCMP_INSTR bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_BARREL bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_DIV bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_HW_MUL bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_FPU bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_USE_REORDER_INSTR bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USE_INTERRUPT bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USE_EXT_BRK bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_MMU bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_MMU_DTLB_SIZE bound to: 2 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_MMU_ITLB_SIZE bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MMU_ZONES bound to: 2 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_USE_BRANCH_TARGET_CACHE bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_BRANCH_TARGET_CACHE_SIZE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_PC_WIDTH bound to: 32 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter C_PVR bound to: 0 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter C_PVR_USER1 bound to: 8'b00000000 
2default:default
W
%s*synth2H
4	Parameter C_PVR_USER2 bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_DYNAMIC_BUS_SIZING bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RESET_MSR bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_NUMBER_OF_PC_BRK bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_EDGE_IS_POSITIVE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ASYNC_INTERRUPT bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FSL_LINKS bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_S10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_S11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_S12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_S13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_S14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_S15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ICACHE_BASEADDR bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_ICACHE_HIGHADDR bound to: 1073741823 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_ICACHE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_TAG_BITS bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_CACHE_BYTE_SIZE bound to: 4096 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_ICACHE_ALWAYS_USED bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_M_AXI_IC_THREAD_ID_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_IC_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_IC_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_IC_USER_VALUE bound to: 31 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_M_AXI_IC_AWUSER_WIDTH bound to: 5 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_M_AXI_IC_ARUSER_WIDTH bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_IC_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_IC_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_IC_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DCACHE_BASEADDR bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_DCACHE_HIGHADDR bound to: 1073741823 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_DCACHE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DCACHE_ADDR_TAG bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_DCACHE_BYTE_SIZE bound to: 4096 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_M_AXI_DC_THREAD_ID_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DC_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DC_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DC_USER_VALUE bound to: 31 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_M_AXI_DC_AWUSER_WIDTH bound to: 5 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_M_AXI_DC_ARUSER_WIDTH bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DC_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DC_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DC_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
ª
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2#
MicroBlaze_Core2default:default2Ž
zt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_core.vhd2default:default2
1502default:default2%
MicroBlaze_Core_I2default:default2#
MicroBlaze_Core2default:default2‹
ut:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze.vhd2default:default2
21422default:default8@Z8-3491
–
synthesizing module '%s'638*oasys23
MicroBlaze_Core__parameterized02default:default2
zt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_core.vhd2default:default2
8652default:default8@Z8-638
Q
%s*synth2B
.	Parameter C_SCO bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_FREQ bound to: 10000000 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_USE_CONFIG_RESET bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ECC_USE_CE_EXCEPTION bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_LOCKSTEP_SLAVE bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_ENDIANNESS bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_DATA_SIZE bound to: 32 - type: integer 
2default:default
n
%s*synth2_
K	Parameter C_INSTANCE bound to: microblazer_microblaze_0_0 - type: string 
2default:default
^
%s*synth2O
;	Parameter C_AVOID_PRIMITIVES bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AREA_OPTIMIZED bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_OPTIMIZATION bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_INTERCONNECT bound to: 2 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_BASE_VECTORS bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_M_AXI_D_BUS_EXCEPTION bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_M_AXI_IP_THREAD_ID_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_IP_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_IP_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_M_AXI_I_BUS_EXCEPTION bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_D_LMB bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_D_AXI bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_I_LMB bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_I_AXI bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_PCMP_INSTR bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_BARREL bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_DIV bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_HW_MUL bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_FPU bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_USE_REORDER_INSTR bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USE_INTERRUPT bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USE_EXT_BRK bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_MMU bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_MMU_DTLB_SIZE bound to: 2 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_MMU_ITLB_SIZE bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MMU_ZONES bound to: 2 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_USE_BRANCH_TARGET_CACHE bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_BRANCH_TARGET_CACHE_SIZE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_PC_WIDTH bound to: 32 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter C_PVR bound to: 0 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter C_PVR_USER1 bound to: 8'b00000000 
2default:default
W
%s*synth2H
4	Parameter C_PVR_USER2 bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_DYNAMIC_BUS_SIZING bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_RESET_MSR bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_NUMBER_OF_PC_BRK bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_EDGE_IS_POSITIVE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ASYNC_INTERRUPT bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FSL_LINKS bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S0_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S1_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S2_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S3_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S4_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S5_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S6_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S7_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S8_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_M9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S9_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_S10_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_S11_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_S12_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_S13_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_S14_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_S15_AXIS_DATA_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ICACHE_BASEADDR bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_ICACHE_HIGHADDR bound to: 1073741823 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_ICACHE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_TAG_BITS bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_CACHE_BYTE_SIZE bound to: 4096 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_ICACHE_ALWAYS_USED bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_M_AXI_IC_THREAD_ID_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_IC_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_IC_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_IC_USER_VALUE bound to: 31 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_M_AXI_IC_AWUSER_WIDTH bound to: 5 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_M_AXI_IC_ARUSER_WIDTH bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_IC_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_IC_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_IC_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DCACHE_BASEADDR bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_DCACHE_HIGHADDR bound to: 1073741823 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_DCACHE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DCACHE_ADDR_TAG bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_DCACHE_BYTE_SIZE bound to: 4096 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_M_AXI_DC_THREAD_ID_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DC_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DC_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DC_USER_VALUE bound to: 31 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_M_AXI_DC_AWUSER_WIDTH bound to: 5 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_M_AXI_DC_ARUSER_WIDTH bound to: 5 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DC_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DC_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DC_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
«
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
TRUE2default:default2
zt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_core.vhd2default:default2
36142default:default8@Z8-4472
«
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
TRUE2default:default2
zt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_core.vhd2default:default2
36962default:default8@Z8-4472
\
%s*synth2M
9	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: bool 
2default:default
[
%s*synth2L
8	Parameter C_EDGE_IS_POSITIVE bound to: 0 - type: bool 
2default:default
Ô
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2,
interrupt_mode_converter2default:default2˜
ƒt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/interrupt_mode_converter.vhd2default:default2
1422default:default2.
interrupt_mode_converter_I2default:default2,
interrupt_mode_converter2default:default2
zt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_core.vhd2default:default2
43362default:default8@Z8-3491
©
synthesizing module '%s'638*oasys2<
(interrupt_mode_converter__parameterized02default:default2š
ƒt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/interrupt_mode_converter.vhd2default:default2
1562default:default8@Z8-638
\
%s*synth2M
9	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: bool 
2default:default
[
%s*synth2L
8	Parameter C_EDGE_IS_POSITIVE bound to: 0 - type: bool 
2default:default
å
%done synthesizing module '%s' (%s#%s)256*oasys2<
(interrupt_mode_converter__parameterized02default:default2
172default:default2
12default:default2š
ƒt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/interrupt_mode_converter.vhd2default:default2
1562default:default8@Z8-256
X
%s*synth2I
5	Parameter C_DATA_SIZE bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
\
%s*synth2M
9	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USE_INTERRUPT bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_USE_EXT_BRK bound to: 0 - type: bool 
2default:default
Y
%s*synth2J
6	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: bool 
2default:default
Q
%s*synth2B
.	Parameter C_PVR bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_ICACHE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_DCACHE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_BARREL bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_DIV bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_FPU bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FSL_LINKS bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DETECT_OPCODE_0x0 bound to: 0 - type: bool 
2default:default
\
%s*synth2M
9	Parameter C_IBUS_EXCEPTION bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DBUS_EXCEPTION bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_DETECT_DIV_OVERFLOW bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_MUL_INSTR bound to: 0 - type: bool 
2default:default
T
%s*synth2E
1	Parameter C_USE_MUL64 bound to: 0 - type: bool 
2default:default
Y
%s*synth2J
6	Parameter C_USE_PCMP_INSTR bound to: 0 - type: bool 
2default:default
\
%s*synth2M
9	Parameter C_USE_LWX_SWX_INSTR bound to: 1 - type: bool 
2default:default
`
%s*synth2Q
=	Parameter C_USE_LWX_SWX_EXCLUSIVE bound to: 0 - type: bool 
2default:default
b
%s*synth2S
?	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
_
%s*synth2P
<	Parameter C_USE_REORDER_INSTR bound to: 0 - type: integer 
2default:default
‹
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
Decode2default:default2…
qt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd2default:default2
1582default:default2
Decode_I2default:default2
Decode2default:default2
zt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_core.vhd2default:default2
43512default:default8@Z8-3491
„
synthesizing module '%s'638*oasys2*
Decode__parameterized02default:default2‡
qt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd2default:default2
4482default:default8@Z8-638
X
%s*synth2I
5	Parameter C_DATA_SIZE bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
\
%s*synth2M
9	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USE_INTERRUPT bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_USE_EXT_BRK bound to: 0 - type: bool 
2default:default
Y
%s*synth2J
6	Parameter C_USE_EXT_NM_BRK bound to: 0 - type: bool 
2default:default
Q
%s*synth2B
.	Parameter C_PVR bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_ICACHE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_DCACHE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_BARREL bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_DIV bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_FPU bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FSL_LINKS bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DETECT_OPCODE_0x0 bound to: 0 - type: bool 
2default:default
\
%s*synth2M
9	Parameter C_IBUS_EXCEPTION bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DBUS_EXCEPTION bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_DETECT_DIV_OVERFLOW bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_MUL_INSTR bound to: 0 - type: bool 
2default:default
T
%s*synth2E
1	Parameter C_USE_MUL64 bound to: 0 - type: bool 
2default:default
Y
%s*synth2J
6	Parameter C_USE_PCMP_INSTR bound to: 0 - type: bool 
2default:default
\
%s*synth2M
9	Parameter C_USE_LWX_SWX_INSTR bound to: 1 - type: bool 
2default:default
`
%s*synth2Q
=	Parameter C_USE_LWX_SWX_EXCLUSIVE bound to: 0 - type: bool 
2default:default
b
%s*synth2S
?	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
_
%s*synth2P
<	Parameter C_USE_REORDER_INSTR bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_FSL_ATOMIC bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_IEXT_BUS_EXCEPTION bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
¦
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2#
PreFetch_Buffer2default:default2Ž
zt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer.vhd2default:default2
1542default:default2%
PreFetch_Buffer_I2default:default2#
PreFetch_Buffer2default:default2‡
qt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd2default:default2
13642default:default8@Z8-3491
–
synthesizing module '%s'638*oasys23
PreFetch_Buffer__parameterized02default:default2
zt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer.vhd2default:default2
1802default:default8@Z8-638
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_FSL_ATOMIC bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_IEXT_BUS_EXCEPTION bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
 
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	MB_SRL16E2default:default2•
€t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd2default:default2
1452default:default2
SRL16E_I2default:default2
	MB_SRL16E2default:default2
zt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer.vhd2default:default2
2222default:default8@Z8-3491
—
synthesizing module '%s'638*oasys2-
MB_SRL16E__parameterized02default:default2—
€t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd2default:default2
1672default:default8@Z8-638
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
Q
%s*synth2B
.	Parameter C_STATIC bound to: 0 - type: bool 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
º
,binding component instance '%s' to cell '%s'113*oasys2 
MB_SRL16E_I12default:default2
SRL16E2default:default2—
€t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd2default:default2
1722default:default8@Z8-113
Ó
%done synthesizing module '%s' (%s#%s)256*oasys2-
MB_SRL16E__parameterized02default:default2
182default:default2
12default:default2—
€t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd2default:default2
1672default:default8@Z8-256
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
 
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	MB_SRL16E2default:default2•
€t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd2default:default2
1452default:default2
SRL16E_I2default:default2
	MB_SRL16E2default:default2
zt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer.vhd2default:default2
2222default:default8@Z8-3491
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
 
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	MB_SRL16E2default:default2•
€t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd2default:default2
1452default:default2
SRL16E_I2default:default2
	MB_SRL16E2default:default2
zt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer.vhd2default:default2
2222default:default8@Z8-3491
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
 
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	MB_SRL16E2default:default2•
€t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd2default:default2
1452default:default2
SRL16E_I2default:default2
	MB_SRL16E2default:default2
zt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer.vhd2default:default2
2222default:default8@Z8-3491
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
 
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	MB_SRL16E2default:default2•
€t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd2default:default2
1452default:default2
SRL16E_I2default:default2
	MB_SRL16E2default:default2
zt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer.vhd2default:default2
2222default:default8@Z8-3491
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
 
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	MB_SRL16E2default:default2•
€t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd2default:default2
1452default:default2
SRL16E_I2default:default2
	MB_SRL16E2default:default2
zt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer.vhd2default:default2
2222default:default8@Z8-3491
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
 
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	MB_SRL16E2default:default2•
€t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd2default:default2
1452default:default2
SRL16E_I2default:default2
	MB_SRL16E2default:default2
zt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer.vhd2default:default2
2222default:default8@Z8-3491
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
 
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	MB_SRL16E2default:default2•
€t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd2default:default2
1452default:default2
SRL16E_I2default:default2
	MB_SRL16E2default:default2
zt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer.vhd2default:default2
2222default:default8@Z8-3491
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
 
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	MB_SRL16E2default:default2•
€t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd2default:default2
1452default:default2
SRL16E_I2default:default2
	MB_SRL16E2default:default2
zt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer.vhd2default:default2
2222default:default8@Z8-3491
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
 
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	MB_SRL16E2default:default2•
€t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd2default:default2
1452default:default2
SRL16E_I2default:default2
	MB_SRL16E2default:default2
zt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer.vhd2default:default2
2222default:default8@Z8-3491
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
 
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	MB_SRL16E2default:default2•
€t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd2default:default2
1452default:default2
SRL16E_I2default:default2
	MB_SRL16E2default:default2
zt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer.vhd2default:default2
2222default:default8@Z8-3491
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
 
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	MB_SRL16E2default:default2•
€t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd2default:default2
1452default:default2
SRL16E_I2default:default2
	MB_SRL16E2default:default2
zt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer.vhd2default:default2
2222default:default8@Z8-3491
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
 
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	MB_SRL16E2default:default2•
€t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd2default:default2
1452default:default2
SRL16E_I2default:default2
	MB_SRL16E2default:default2
zt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer.vhd2default:default2
2222default:default8@Z8-3491
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
 
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	MB_SRL16E2default:default2•
€t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd2default:default2
1452default:default2
SRL16E_I2default:default2
	MB_SRL16E2default:default2
zt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer.vhd2default:default2
2222default:default8@Z8-3491
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
 
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	MB_SRL16E2default:default2•
€t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd2default:default2
1452default:default2
SRL16E_I2default:default2
	MB_SRL16E2default:default2
zt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer.vhd2default:default2
2222default:default8@Z8-3491
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
 
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	MB_SRL16E2default:default2•
€t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd2default:default2
1452default:default2
SRL16E_I2default:default2
	MB_SRL16E2default:default2
zt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer.vhd2default:default2
2222default:default8@Z8-3491
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
 
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	MB_SRL16E2default:default2•
€t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd2default:default2
1452default:default2
SRL16E_I2default:default2
	MB_SRL16E2default:default2
zt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer.vhd2default:default2
2222default:default8@Z8-3491
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
 
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	MB_SRL16E2default:default2•
€t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd2default:default2
1452default:default2
SRL16E_I2default:default2
	MB_SRL16E2default:default2
zt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer.vhd2default:default2
2222default:default8@Z8-3491
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
 
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	MB_SRL16E2default:default2•
€t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd2default:default2
1452default:default2
SRL16E_I2default:default2
	MB_SRL16E2default:default2
zt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer.vhd2default:default2
2222default:default8@Z8-3491
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
 
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	MB_SRL16E2default:default2•
€t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd2default:default2
1452default:default2
SRL16E_I2default:default2
	MB_SRL16E2default:default2
zt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer.vhd2default:default2
2222default:default8@Z8-3491
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
 
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	MB_SRL16E2default:default2•
€t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd2default:default2
1452default:default2
SRL16E_I2default:default2
	MB_SRL16E2default:default2
zt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer.vhd2default:default2
2222default:default8@Z8-3491
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
 
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	MB_SRL16E2default:default2•
€t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd2default:default2
1452default:default2
SRL16E_I2default:default2
	MB_SRL16E2default:default2
zt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer.vhd2default:default2
2222default:default8@Z8-3491
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
 
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	MB_SRL16E2default:default2•
€t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd2default:default2
1452default:default2
SRL16E_I2default:default2
	MB_SRL16E2default:default2
zt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer.vhd2default:default2
2222default:default8@Z8-3491
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
 
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	MB_SRL16E2default:default2•
€t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd2default:default2
1452default:default2
SRL16E_I2default:default2
	MB_SRL16E2default:default2
zt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer.vhd2default:default2
2222default:default8@Z8-3491
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
 
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	MB_SRL16E2default:default2•
€t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd2default:default2
1452default:default2
SRL16E_I2default:default2
	MB_SRL16E2default:default2
zt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer.vhd2default:default2
2222default:default8@Z8-3491
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
 
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	MB_SRL16E2default:default2•
€t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd2default:default2
1452default:default2
SRL16E_I2default:default2
	MB_SRL16E2default:default2
zt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer.vhd2default:default2
2222default:default8@Z8-3491
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
 
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	MB_SRL16E2default:default2•
€t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd2default:default2
1452default:default2
SRL16E_I2default:default2
	MB_SRL16E2default:default2
zt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer.vhd2default:default2
2222default:default8@Z8-3491
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
 
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	MB_SRL16E2default:default2•
€t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd2default:default2
1452default:default2
SRL16E_I2default:default2
	MB_SRL16E2default:default2
zt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer.vhd2default:default2
2222default:default8@Z8-3491
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
 
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	MB_SRL16E2default:default2•
€t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd2default:default2
1452default:default2
SRL16E_I2default:default2
	MB_SRL16E2default:default2
zt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer.vhd2default:default2
2222default:default8@Z8-3491
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
 
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	MB_SRL16E2default:default2•
€t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd2default:default2
1452default:default2
SRL16E_I2default:default2
	MB_SRL16E2default:default2
zt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer.vhd2default:default2
2222default:default8@Z8-3491
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
 
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	MB_SRL16E2default:default2•
€t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd2default:default2
1452default:default2
SRL16E_I2default:default2
	MB_SRL16E2default:default2
zt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer.vhd2default:default2
2222default:default8@Z8-3491
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
 
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	MB_SRL16E2default:default2•
€t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd2default:default2
1452default:default2
SRL16E_I2default:default2
	MB_SRL16E2default:default2
zt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer.vhd2default:default2
2222default:default8@Z8-3491
»
,binding component instance '%s' to cell '%s'113*oasys2'
buffer_Addr_MUXCY_L2default:default2
MUXCY_L2default:default2
zt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer.vhd2default:default2
2482default:default8@Z8-113
¹
,binding component instance '%s' to cell '%s'113*oasys2'
buffer_Addr_XORCY_I2default:default2
XORCY2default:default2
zt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer.vhd2default:default2
2552default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b1 
2default:default
©
,binding component instance '%s' to cell '%s'113*oasys2
FDS_I2default:default2
FDS2default:default2
zt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer.vhd2default:default2
2612default:default8@Z8-113
»
,binding component instance '%s' to cell '%s'113*oasys2'
buffer_Addr_MUXCY_L2default:default2
MUXCY_L2default:default2
zt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer.vhd2default:default2
2482default:default8@Z8-113
¹
,binding component instance '%s' to cell '%s'113*oasys2'
buffer_Addr_XORCY_I2default:default2
XORCY2default:default2
zt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer.vhd2default:default2
2552default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b1 
2default:default
©
,binding component instance '%s' to cell '%s'113*oasys2
FDS_I2default:default2
FDS2default:default2
zt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer.vhd2default:default2
2612default:default8@Z8-113
»
,binding component instance '%s' to cell '%s'113*oasys2'
buffer_Addr_MUXCY_L2default:default2
MUXCY_L2default:default2
zt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer.vhd2default:default2
2482default:default8@Z8-113
¹
,binding component instance '%s' to cell '%s'113*oasys2'
buffer_Addr_XORCY_I2default:default2
XORCY2default:default2
zt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer.vhd2default:default2
2552default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b1 
2default:default
©
,binding component instance '%s' to cell '%s'113*oasys2
FDS_I2default:default2
FDS2default:default2
zt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer.vhd2default:default2
2612default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
²
,binding component instance '%s' to cell '%s'113*oasys2"
of_valid_FDR_I2default:default2
FDR2default:default2
zt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer.vhd2default:default2
2792default:default8@Z8-113
Ò
%done synthesizing module '%s' (%s#%s)256*oasys23
PreFetch_Buffer__parameterized02default:default2
192default:default2
12default:default2
zt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/prefetch_buffer.vhd2default:default2
1802default:default8@Z8-256
S
%s*synth2D
0	Parameter INIT bound to: 16'b1111100000000000 
2default:default
¬
,binding component instance '%s' to cell '%s'113*oasys2#
write_Reg_I_LUT2default:default2
LUT42default:default2‡
qt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd2default:default2
17732default:default8@Z8-113
²
,binding component instance '%s' to cell '%s'113*oasys2&
clean_iReady_MuxCY2default:default2
MUXCY_L2default:default2‡
qt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd2default:default2
32852default:default8@Z8-113
®
,binding component instance '%s' to cell '%s'113*oasys2"
iFetch_MuxCY_12default:default2
MUXCY_L2default:default2‡
qt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd2default:default2
33052default:default8@Z8-113
®
,binding component instance '%s' to cell '%s'113*oasys2"
iFetch_MuxCY_22default:default2
MUXCY_L2default:default2‡
qt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd2default:default2
33132default:default8@Z8-113
®
,binding component instance '%s' to cell '%s'113*oasys2"
iFetch_MuxCY_32default:default2
MUXCY_L2default:default2‡
qt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd2default:default2
33202default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000001000000 
2default:default
³
,binding component instance '%s' to cell '%s'113*oasys2*
of_PipeRun_Select_LUT42default:default2
LUT42default:default2‡
qt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd2default:default2
33522default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000100 
2default:default
»
,binding component instance '%s' to cell '%s'113*oasys22
of_PipeRun_without_dready_LUT42default:default2
LUT42default:default2‡
qt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd2default:default2
33652default:default8@Z8-113
²
,binding component instance '%s' to cell '%s'113*oasys2&
of_PipeRun_MuxCY_12default:default2
MUXCY_L2default:default2‡
qt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd2default:default2
33762default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0010000000000000 
2default:default
´
,binding component instance '%s' to cell '%s'113*oasys2+
OpSel1_SPR_Select_LUT_12default:default2
LUT42default:default2‡
qt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd2default:default2
34292default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000001000000000 
2default:default
´
,binding component instance '%s' to cell '%s'113*oasys2+
OpSel1_SPR_Select_LUT_22default:default2
LUT42default:default2‡
qt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd2default:default2
34392default:default8@Z8-113
J
%s*synth2;
'	Parameter INIT bound to: 8'b00000100 
2default:default
´
,binding component instance '%s' to cell '%s'113*oasys2+
OpSel1_SPR_Select_LUT_32default:default2
LUT32default:default2‡
qt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd2default:default2
34492default:default8@Z8-113
J
%s*synth2;
'	Parameter INIT bound to: 8'b00010101 
2default:default
´
,binding component instance '%s' to cell '%s'113*oasys2+
OpSel1_SPR_Select_LUT_42default:default2
LUT32default:default2‡
qt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd2default:default2
34582default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b1000010000100001 
2default:default
®
,binding component instance '%s' to cell '%s'113*oasys2%
Res_Forward1_LUT12default:default2
LUT42default:default2‡
qt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd2default:default2
34802default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b1000010000100001 
2default:default
®
,binding component instance '%s' to cell '%s'113*oasys2%
Res_Forward1_LUT22default:default2
LUT42default:default2‡
qt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd2default:default2
34902default:default8@Z8-113
J
%s*synth2;
'	Parameter INIT bound to: 8'b10010000 
2default:default
®
,binding component instance '%s' to cell '%s'113*oasys2%
Res_Forward1_LUT32default:default2
LUT32default:default2‡
qt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd2default:default2
35002default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b1000000000000000 
2default:default
®
,binding component instance '%s' to cell '%s'113*oasys2%
Res_Forward1_LUT42default:default2
LUT42default:default2‡
qt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd2default:default2
35092default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b1000010000100001 
2default:default
®
,binding component instance '%s' to cell '%s'113*oasys2%
Res_Forward2_LUT12default:default2
LUT42default:default2‡
qt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd2default:default2
35292default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b1000010000100001 
2default:default
®
,binding component instance '%s' to cell '%s'113*oasys2%
Res_Forward2_LUT22default:default2
LUT42default:default2‡
qt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd2default:default2
35392default:default8@Z8-113
J
%s*synth2;
'	Parameter INIT bound to: 8'b10010000 
2default:default
®
,binding component instance '%s' to cell '%s'113*oasys2%
Res_Forward2_LUT32default:default2
LUT32default:default2‡
qt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd2default:default2
35492default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b1000000000000000 
2default:default
®
,binding component instance '%s' to cell '%s'113*oasys2%
Res_Forward2_LUT42default:default2
LUT42default:default2‡
qt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd2default:default2
35582default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
©
,binding component instance '%s' to cell '%s'113*oasys2 
ALU_OP0_FDRE2default:default2
FDRE2default:default2‡
qt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd2default:default2
36232default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
©
,binding component instance '%s' to cell '%s'113*oasys2 
ALU_OP1_FDRE2default:default2
FDRE2default:default2‡
qt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd2default:default2
36312default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000011110000 
2default:default
³
,binding component instance '%s' to cell '%s'113*oasys2*
I_correct_Carry_Select2default:default2
LUT42default:default2‡
qt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd2default:default2
36462default:default8@Z8-113
«
,binding component instance '%s' to cell '%s'113*oasys2

MULT_AND_I2default:default2
MULT_AND2default:default2‡
qt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd2default:default2
36572default:default8@Z8-113
¯
,binding component instance '%s' to cell '%s'113*oasys2#
ALU_Carry_MUXCY2default:default2
MUXCY_L2default:default2‡
qt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd2default:default2
36632default:default8@Z8-113
°
,binding component instance '%s' to cell '%s'113*oasys2$
Intr_Carry_MUXCY2default:default2
MUXCY_L2default:default2‡
qt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd2default:default2
36722default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
«
,binding component instance '%s' to cell '%s'113*oasys2"
ALU_Carry_FDRE2default:default2
FDRE2default:default2‡
qt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd2default:default2
36782default:default8@Z8-113
¯
,binding component instance '%s' to cell '%s'113*oasys2#
New_Carry_MUXCY2default:default2
MUXCY_L2default:default2‡
qt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd2default:default2
36922default:default8@Z8-113
³
,binding component instance '%s' to cell '%s'113*oasys2'
Correct_Carry_MUXCY2default:default2
MUXCY_L2default:default2‡
qt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd2default:default2
37232default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
¨
,binding component instance '%s' to cell '%s'113*oasys2
Force1_FDRE2default:default2
FDRE2default:default2‡
qt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd2default:default2
39372default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
¨
,binding component instance '%s' to cell '%s'113*oasys2
Force2_FDRE2default:default2
FDRE2default:default2‡
qt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd2default:default2
39452default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
¬
,binding component instance '%s' to cell '%s'113*oasys2#
Force_Val1_FDRE2default:default2
FDRE2default:default2‡
qt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd2default:default2
39532default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_CE_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_S_INVERTED bound to: 1'b0 
2default:default
®
,binding component instance '%s' to cell '%s'113*oasys2$
Force_Val2_FDRSE2default:default2
FDRSE2default:default2‡
qt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd2default:default2
39612default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
¯
,binding component instance '%s' to cell '%s'113*oasys2&
Use_Reg_Neg_S_FDRE2default:default2
FDRE2default:default2‡
qt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd2default:default2
39702default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
°
,binding component instance '%s' to cell '%s'113*oasys2'
Use_Reg_Neg_DI_FDRE2default:default2
FDRE2default:default2‡
qt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd2default:default2
39782default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b1 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_S_INVERTED bound to: 1'b0 
2default:default
°
,binding component instance '%s' to cell '%s'113*oasys2'
Reg_Test_Equal_FDSE2default:default2
FDSE2default:default2‡
qt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd2default:default2
39862default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
²
,binding component instance '%s' to cell '%s'113*oasys2)
Reg_Test_Equal_N_FDRE2default:default2
FDRE2default:default2‡
qt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd2default:default2
39942default:default8@Z8-113
J
%s*synth2;
'	Parameter INIT bound to: 8'b10110100 
2default:default
­
,binding component instance '%s' to cell '%s'113*oasys2$
force_jump1_LUT32default:default2
LUT32default:default2‡
qt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd2default:default2
40062default:default8@Z8-113
J
%s*synth2;
'	Parameter INIT bound to: 8'b10110100 
2default:default
«
,binding component instance '%s' to cell '%s'113*oasys2"
force_di1_LUT32default:default2
LUT32default:default2‡
qt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd2default:default2
40182default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000001000000000 
2default:default
­
,binding component instance '%s' to cell '%s'113*oasys2$
force_jump2_LUT42default:default2
LUT42default:default2‡
qt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd2default:default2
40312default:default8@Z8-113
S
%s*synth2D
0	Parameter INIT bound to: 16'b1010101010111010 
2default:default
«
,binding component instance '%s' to cell '%s'113*oasys2"
force_di2_LUT42default:default2
LUT42default:default2‡
qt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd2default:default2
40422default:default8@Z8-113
°
,binding component instance '%s' to cell '%s'113*oasys2$
MUXCY_JUMP_CARRY2default:default2
MUXCY_L2default:default2‡
qt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd2default:default2
40522default:default8@Z8-113
±
,binding component instance '%s' to cell '%s'113*oasys2%
MUXCY_JUMP_CARRY22default:default2
MUXCY_L2default:default2‡
qt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd2default:default2
40592default:default8@Z8-113
±
,binding component instance '%s' to cell '%s'113*oasys2%
MUXCY_JUMP_CARRY32default:default2
MUXCY_L2default:default2‡
qt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd2default:default2
40662default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_CE_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_S_INVERTED bound to: 1'b0 
2default:default
®
,binding component instance '%s' to cell '%s'113*oasys2$
Ext_NM_BRK_FDRSE2default:default2
FDRSE2default:default2‡
qt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd2default:default2
42572default:default8@Z8-113
Á
merging register '%s' into '%s'3619*oasys29
%Using_FPGA.interrupt_taken_no_fsl_reg2default:default2"
take_Break_reg2default:default2‡
qt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd2default:default2
43112default:default8@Z8-4471
À
%done synthesizing module '%s' (%s#%s)256*oasys2*
Decode__parameterized02default:default2
202default:default2
12default:default2‡
qt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd2default:default2
4482default:default8@Z8-256
X
%s*synth2I
5	Parameter C_DATA_SIZE bound to: 32 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
\
%s*synth2M
9	Parameter C_AREA_OPTIMIZED bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_ENDIANNESS bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_USE_LUTRAM bound to: yes - type: string 
2default:default
W
%s*synth2H
4	Parameter C_PC_WIDTH bound to: 32 - type: integer 
2default:default
n
%s*synth2_
K	Parameter C_PC_START_ADDR bound to: 32'b00000000000000000000000000000000 
2default:default
o
%s*synth2`
L	Parameter C_EXCEPTION_ADDR bound to: 32'b00000000000000000000000000100000 
2default:default
o
%s*synth2`
L	Parameter C_INTERRUPT_ADDR bound to: 32'b00000000000000000000000000010000 
2default:default
m
%s*synth2^
J	Parameter C_EXT_BRK_ADDR bound to: 32'b00000000000000000000000000011000 
2default:default
Z
%s*synth2K
7	Parameter C_BASE_VECTORS bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DYNAMIC_INTR_ADDR bound to: 0 - type: bool 
2default:default
Y
%s*synth2J
6	Parameter C_USE_EXCEPTIONS bound to: 0 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_USE_BARREL bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_DIV bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_HW_MUL bound to: 0 - type: bool 
2default:default
T
%s*synth2E
1	Parameter C_USE_MUL64 bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_USE_FPU bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USE_PCMP_INSTR bound to: 0 - type: bool 
2default:default
[
%s*synth2L
8	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_USE_REORDER_INSTR bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_BUFFER_SIZE bound to: 16 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FSL_LINKS bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_MAX_FSL_LINKS bound to: 16 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter C_PVR bound to: 0 - type: integer 
2default:default
R
%s*synth2C
/	Parameter C_MB_VERSION bound to: 8'b00100000 
2default:default
Q
%s*synth2B
.	Parameter C_PVR_USER1 bound to: 8'b00000000 
2default:default
W
%s*synth2H
4	Parameter C_PVR_USER2 bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_INTERCONNECT bound to: 2 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_STREAM_INTERCONNECT bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_D_AXI bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_D_PLB bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_D_LMB bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_I_AXI bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_I_PLB bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_I_LMB bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_EDGE_IS_POSITIVE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_IBUS_EXCEPTION bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DBUS_EXCEPTION bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_DETECT_DIV_OVERFLOW bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_NUMBER_OF_PC_BRK bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_ICACHE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_TAG_BITS bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ICACHE_USE_FSL bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_CACHE_BYTE_SIZE bound to: 4096 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_ICACHE_ALWAYS_USED bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_ICACHE_INTERFACE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_DCACHE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DCACHE_ADDR_TAG bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DCACHE_USE_FSL bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_DCACHE_BYTE_SIZE bound to: 4096 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DCACHE_INTERFACE bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ICACHE_BASEADDR bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_ICACHE_HIGHADDR bound to: 1073741823 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DCACHE_BASEADDR bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_DCACHE_HIGHADDR bound to: 1073741823 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_MMU bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_MMU_DTLB_SIZE bound to: 2 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_MMU_ITLB_SIZE bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MMU_ZONES bound to: 2 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_RESET_MSR bound to: 15'b000000000000000 
2default:default
R
%s*synth2C
/	Parameter C_USE_BTC bound to: 0 - type: bool 
2default:default
V
%s*synth2G
3	Parameter C_BTC_SIZE bound to: 0 - type: integer 
2default:default
—
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2
	Data_Flow2default:default2ˆ
tt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/data_flow.vhd2default:default2
1542default:default2
Data_Flow_I2default:default2
	Data_Flow2default:default2
zt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_core.vhd2default:default2
45882default:default8@Z8-3491
Š
synthesizing module '%s'638*oasys2-
Data_Flow__parameterized02default:default2Š
tt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/data_flow.vhd2default:default2
4602default:default8@Z8-638
X
%s*synth2I
5	Parameter C_DATA_SIZE bound to: 32 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
\
%s*synth2M
9	Parameter C_AREA_OPTIMIZED bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_ENDIANNESS bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_USE_LUTRAM bound to: yes - type: string 
2default:default
W
%s*synth2H
4	Parameter C_PC_WIDTH bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_PC_START_ADDR bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_EXCEPTION_ADDR bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_INTERRUPT_ADDR bound to: 16 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_EXT_BRK_ADDR bound to: 24 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_BASE_VECTORS bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DYNAMIC_INTR_ADDR bound to: 0 - type: bool 
2default:default
Y
%s*synth2J
6	Parameter C_USE_EXCEPTIONS bound to: 0 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_USE_BARREL bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_DIV bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_HW_MUL bound to: 0 - type: bool 
2default:default
T
%s*synth2E
1	Parameter C_USE_MUL64 bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_USE_FPU bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_USE_REORDER_INSTR bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USE_PCMP_INSTR bound to: 0 - type: bool 
2default:default
[
%s*synth2L
8	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_BUFFER_SIZE bound to: 16 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FSL_LINKS bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_MAX_FSL_LINKS bound to: 16 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter C_PVR bound to: 0 - type: integer 
2default:default
R
%s*synth2C
/	Parameter C_MB_VERSION bound to: 8'b00100000 
2default:default
Q
%s*synth2B
.	Parameter C_PVR_USER1 bound to: 8'b00000000 
2default:default
W
%s*synth2H
4	Parameter C_PVR_USER2 bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_INTERCONNECT bound to: 2 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_STREAM_INTERCONNECT bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_D_AXI bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_D_PLB bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_D_LMB bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_I_AXI bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_I_PLB bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_I_LMB bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_EDGE_IS_POSITIVE bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_IBUS_EXCEPTION bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DBUS_EXCEPTION bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_DETECT_DIV_OVERFLOW bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_NUMBER_OF_PC_BRK bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_ICACHE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_TAG_BITS bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ICACHE_USE_FSL bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_CACHE_BYTE_SIZE bound to: 4096 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_ICACHE_ALWAYS_USED bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_ICACHE_INTERFACE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_DCACHE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DCACHE_ADDR_TAG bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DCACHE_USE_FSL bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_DCACHE_BYTE_SIZE bound to: 4096 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DCACHE_INTERFACE bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ICACHE_BASEADDR bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_ICACHE_HIGHADDR bound to: 1073741823 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DCACHE_BASEADDR bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_DCACHE_HIGHADDR bound to: 1073741823 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_MMU bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_MMU_DTLB_SIZE bound to: 2 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_MMU_ITLB_SIZE bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MMU_ZONES bound to: 2 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_RESET_MSR bound to: 15'b000000000000000 
2default:default
R
%s*synth2C
/	Parameter C_USE_BTC bound to: 0 - type: bool 
2default:default
V
%s*synth2G
3	Parameter C_BTC_SIZE bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DATA_SIZE bound to: 32 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USE_LUTRAM bound to: yes - type: string 
2default:default
¡
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2!
Register_File2default:default2Œ
xt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file.vhd2default:default2
1512default:default2#
Register_File_I2default:default2!
Register_File2default:default2Š
tt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/data_flow.vhd2default:default2
10802default:default8@Z8-3491
’
synthesizing module '%s'638*oasys21
Register_File__parameterized02default:default2Ž
xt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file.vhd2default:default2
1792default:default8@Z8-638
X
%s*synth2I
5	Parameter C_DATA_SIZE bound to: 32 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USE_LUTRAM bound to: yes - type: string 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
´
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2%
Register_File_Bit2default:default2
|t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file_bit.vhd2default:default2
1502default:default2'
Register_File_Bit_I2default:default2%
Register_File_Bit2default:default2Ž
xt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file.vhd2default:default2
2072default:default8@Z8-3491
š
synthesizing module '%s'638*oasys25
!Register_File_Bit__parameterized02default:default2’
|t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file_bit.vhd2default:default2
1772default:default8@Z8-638
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
c
%s*synth2T
@	Parameter INIT bound to: 32'b00000000000000000000000000000000 
2default:default
O
%s*synth2@
,	Parameter IS_WCLK_INVERTED bound to: 1'b0 
2default:default
µ
,binding component instance '%s' to cell '%s'113*oasys2

RegFile_X12default:default2
RAM32X1D2default:default2’
|t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file_bit.vhd2default:default2
1892default:default8@Z8-113
c
%s*synth2T
@	Parameter INIT bound to: 32'b00000000000000000000000000000000 
2default:default
O
%s*synth2@
,	Parameter IS_WCLK_INVERTED bound to: 1'b0 
2default:default
µ
,binding component instance '%s' to cell '%s'113*oasys2

RegFile_X22default:default2
RAM32X1D2default:default2’
|t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file_bit.vhd2default:default2
2082default:default8@Z8-113
Ö
%done synthesizing module '%s' (%s#%s)256*oasys25
!Register_File_Bit__parameterized02default:default2
212default:default2
12default:default2’
|t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file_bit.vhd2default:default2
1772default:default8@Z8-256
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
´
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2%
Register_File_Bit2default:default2
|t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file_bit.vhd2default:default2
1502default:default2'
Register_File_Bit_I2default:default2%
Register_File_Bit2default:default2Ž
xt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file.vhd2default:default2
2072default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
´
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2%
Register_File_Bit2default:default2
|t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file_bit.vhd2default:default2
1502default:default2'
Register_File_Bit_I2default:default2%
Register_File_Bit2default:default2Ž
xt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file.vhd2default:default2
2072default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
´
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2%
Register_File_Bit2default:default2
|t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file_bit.vhd2default:default2
1502default:default2'
Register_File_Bit_I2default:default2%
Register_File_Bit2default:default2Ž
xt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file.vhd2default:default2
2072default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
´
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2%
Register_File_Bit2default:default2
|t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file_bit.vhd2default:default2
1502default:default2'
Register_File_Bit_I2default:default2%
Register_File_Bit2default:default2Ž
xt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file.vhd2default:default2
2072default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
´
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2%
Register_File_Bit2default:default2
|t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file_bit.vhd2default:default2
1502default:default2'
Register_File_Bit_I2default:default2%
Register_File_Bit2default:default2Ž
xt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file.vhd2default:default2
2072default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
´
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2%
Register_File_Bit2default:default2
|t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file_bit.vhd2default:default2
1502default:default2'
Register_File_Bit_I2default:default2%
Register_File_Bit2default:default2Ž
xt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file.vhd2default:default2
2072default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
´
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2%
Register_File_Bit2default:default2
|t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file_bit.vhd2default:default2
1502default:default2'
Register_File_Bit_I2default:default2%
Register_File_Bit2default:default2Ž
xt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file.vhd2default:default2
2072default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
´
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2%
Register_File_Bit2default:default2
|t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file_bit.vhd2default:default2
1502default:default2'
Register_File_Bit_I2default:default2%
Register_File_Bit2default:default2Ž
xt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file.vhd2default:default2
2072default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
´
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2%
Register_File_Bit2default:default2
|t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file_bit.vhd2default:default2
1502default:default2'
Register_File_Bit_I2default:default2%
Register_File_Bit2default:default2Ž
xt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file.vhd2default:default2
2072default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
´
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2%
Register_File_Bit2default:default2
|t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file_bit.vhd2default:default2
1502default:default2'
Register_File_Bit_I2default:default2%
Register_File_Bit2default:default2Ž
xt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file.vhd2default:default2
2072default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
´
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2%
Register_File_Bit2default:default2
|t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file_bit.vhd2default:default2
1502default:default2'
Register_File_Bit_I2default:default2%
Register_File_Bit2default:default2Ž
xt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file.vhd2default:default2
2072default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
´
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2%
Register_File_Bit2default:default2
|t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file_bit.vhd2default:default2
1502default:default2'
Register_File_Bit_I2default:default2%
Register_File_Bit2default:default2Ž
xt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file.vhd2default:default2
2072default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
´
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2%
Register_File_Bit2default:default2
|t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file_bit.vhd2default:default2
1502default:default2'
Register_File_Bit_I2default:default2%
Register_File_Bit2default:default2Ž
xt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file.vhd2default:default2
2072default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
´
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2%
Register_File_Bit2default:default2
|t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file_bit.vhd2default:default2
1502default:default2'
Register_File_Bit_I2default:default2%
Register_File_Bit2default:default2Ž
xt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file.vhd2default:default2
2072default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
´
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2%
Register_File_Bit2default:default2
|t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file_bit.vhd2default:default2
1502default:default2'
Register_File_Bit_I2default:default2%
Register_File_Bit2default:default2Ž
xt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file.vhd2default:default2
2072default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
´
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2%
Register_File_Bit2default:default2
|t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file_bit.vhd2default:default2
1502default:default2'
Register_File_Bit_I2default:default2%
Register_File_Bit2default:default2Ž
xt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file.vhd2default:default2
2072default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
´
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2%
Register_File_Bit2default:default2
|t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file_bit.vhd2default:default2
1502default:default2'
Register_File_Bit_I2default:default2%
Register_File_Bit2default:default2Ž
xt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file.vhd2default:default2
2072default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
´
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2%
Register_File_Bit2default:default2
|t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file_bit.vhd2default:default2
1502default:default2'
Register_File_Bit_I2default:default2%
Register_File_Bit2default:default2Ž
xt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file.vhd2default:default2
2072default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
´
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2%
Register_File_Bit2default:default2
|t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file_bit.vhd2default:default2
1502default:default2'
Register_File_Bit_I2default:default2%
Register_File_Bit2default:default2Ž
xt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file.vhd2default:default2
2072default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
´
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2%
Register_File_Bit2default:default2
|t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file_bit.vhd2default:default2
1502default:default2'
Register_File_Bit_I2default:default2%
Register_File_Bit2default:default2Ž
xt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file.vhd2default:default2
2072default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
´
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2%
Register_File_Bit2default:default2
|t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file_bit.vhd2default:default2
1502default:default2'
Register_File_Bit_I2default:default2%
Register_File_Bit2default:default2Ž
xt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file.vhd2default:default2
2072default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
´
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2%
Register_File_Bit2default:default2
|t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file_bit.vhd2default:default2
1502default:default2'
Register_File_Bit_I2default:default2%
Register_File_Bit2default:default2Ž
xt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file.vhd2default:default2
2072default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
´
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2%
Register_File_Bit2default:default2
|t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file_bit.vhd2default:default2
1502default:default2'
Register_File_Bit_I2default:default2%
Register_File_Bit2default:default2Ž
xt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file.vhd2default:default2
2072default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
´
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2%
Register_File_Bit2default:default2
|t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file_bit.vhd2default:default2
1502default:default2'
Register_File_Bit_I2default:default2%
Register_File_Bit2default:default2Ž
xt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file.vhd2default:default2
2072default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
´
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2%
Register_File_Bit2default:default2
|t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file_bit.vhd2default:default2
1502default:default2'
Register_File_Bit_I2default:default2%
Register_File_Bit2default:default2Ž
xt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file.vhd2default:default2
2072default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
´
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2%
Register_File_Bit2default:default2
|t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file_bit.vhd2default:default2
1502default:default2'
Register_File_Bit_I2default:default2%
Register_File_Bit2default:default2Ž
xt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file.vhd2default:default2
2072default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
´
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2%
Register_File_Bit2default:default2
|t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file_bit.vhd2default:default2
1502default:default2'
Register_File_Bit_I2default:default2%
Register_File_Bit2default:default2Ž
xt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file.vhd2default:default2
2072default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
´
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2%
Register_File_Bit2default:default2
|t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file_bit.vhd2default:default2
1502default:default2'
Register_File_Bit_I2default:default2%
Register_File_Bit2default:default2Ž
xt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file.vhd2default:default2
2072default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
´
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2%
Register_File_Bit2default:default2
|t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file_bit.vhd2default:default2
1502default:default2'
Register_File_Bit_I2default:default2%
Register_File_Bit2default:default2Ž
xt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file.vhd2default:default2
2072default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
´
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2%
Register_File_Bit2default:default2
|t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file_bit.vhd2default:default2
1502default:default2'
Register_File_Bit_I2default:default2%
Register_File_Bit2default:default2Ž
xt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file.vhd2default:default2
2072default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
´
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2%
Register_File_Bit2default:default2
|t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file_bit.vhd2default:default2
1502default:default2'
Register_File_Bit_I2default:default2%
Register_File_Bit2default:default2Ž
xt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file.vhd2default:default2
2072default:default8@Z8-3491
Î
%done synthesizing module '%s' (%s#%s)256*oasys21
Register_File__parameterized02default:default2
222default:default2
12default:default2Ž
xt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/register_file.vhd2default:default2
1792default:default8@Z8-256
X
%s*synth2I
5	Parameter C_DATA_SIZE bound to: 32 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter C_PVR bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_FSL_EXCEPTION bound to: 0 - type: bool 
2default:default
Y
%s*synth2J
6	Parameter C_USE_EXCEPTIONS bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_USE_FPU_bool bound to: 0 - type: bool 
2default:default
_
%s*synth2P
<	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: bool 
2default:default
\
%s*synth2M
9	Parameter C_DYNAMIC_INTR_ADDR bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
]
%s*synth2N
:	Parameter C_INTERRUPT_ADDR bound to: 16 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_EXT_BRK_ADDR bound to: 24 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_EXCEPTION_ADDR bound to: 32 - type: integer 
2default:default
¥
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2"
Operand_Select2default:default2
yt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select.vhd2default:default2
1572default:default2$
Operand_Select_I2default:default2"
Operand_Select2default:default2Š
tt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/data_flow.vhd2default:default2
11032default:default8@Z8-3491
”
synthesizing module '%s'638*oasys22
Operand_Select__parameterized02default:default2
yt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select.vhd2default:default2
2272default:default8@Z8-638
X
%s*synth2I
5	Parameter C_DATA_SIZE bound to: 32 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter C_PVR bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_FSL_EXCEPTION bound to: 0 - type: bool 
2default:default
Y
%s*synth2J
6	Parameter C_USE_EXCEPTIONS bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_USE_FPU_bool bound to: 0 - type: bool 
2default:default
_
%s*synth2P
<	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: bool 
2default:default
\
%s*synth2M
9	Parameter C_DYNAMIC_INTR_ADDR bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
]
%s*synth2N
:	Parameter C_INTERRUPT_ADDR bound to: 16 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_EXT_BRK_ADDR bound to: 24 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_EXCEPTION_ADDR bound to: 32 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_EXCEPTION_ADDR_BIT bound to: 1'b0 
2default:default
S
%s*synth2D
0	Parameter C_INTERRUPT_ADDR_BIT bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter C_EXT_BRK_ADDR_BIT bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter C_ONLY_PC bound to: 0 - type: bool 
2default:default
\
%s*synth2M
9	Parameter C_DYNAMIC_INTR_ADDR bound to: 0 - type: bool 
2default:default
Y
%s*synth2J
6	Parameter C_LOWER_HALFWORD bound to: 1 - type: bool 
2default:default
¹
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
Operand_Select_Bit2default:default2‘
}t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select_bit.vhd2default:default2
1532default:default2(
Operand_Select_Bit_I2default:default2&
Operand_Select_Bit2default:default2
yt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select.vhd2default:default2
3202default:default8@Z8-3491
œ
synthesizing module '%s'638*oasys26
"Operand_Select_Bit__parameterized02default:default2“
}t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select_bit.vhd2default:default2
2082default:default8@Z8-638
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_EXCEPTION_ADDR_BIT bound to: 1'b0 
2default:default
S
%s*synth2D
0	Parameter C_INTERRUPT_ADDR_BIT bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter C_EXT_BRK_ADDR_BIT bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter C_ONLY_PC bound to: 0 - type: bool 
2default:default
\
%s*synth2M
9	Parameter C_DYNAMIC_INTR_ADDR bound to: 0 - type: bool 
2default:default
Y
%s*synth2J
6	Parameter C_LOWER_HALFWORD bound to: 1 - type: bool 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1111111100000000111111110000000011001010110010101100101011001010 
2default:default
²
,binding component instance '%s' to cell '%s'113*oasys2
Op1_LUT62default:default2
LUT6_22default:default2“
}t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select_bit.vhd2default:default2
2952default:default8@Z8-113
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
¯
,binding component instance '%s' to cell '%s'113*oasys2
Op1_DFF2default:default2
FDRE2default:default2“
}t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select_bit.vhd2default:default2
3572default:default8@Z8-113
Ó
Message '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2
Synth 8-1132default:default2
1002default:defaultZ17-14
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
Ø
%done synthesizing module '%s' (%s#%s)256*oasys26
"Operand_Select_Bit__parameterized02default:default2
232default:default2
12default:default2“
}t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select_bit.vhd2default:default2
2082default:default8@Z8-256
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_EXCEPTION_ADDR_BIT bound to: 1'b0 
2default:default
S
%s*synth2D
0	Parameter C_INTERRUPT_ADDR_BIT bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter C_EXT_BRK_ADDR_BIT bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter C_ONLY_PC bound to: 0 - type: bool 
2default:default
\
%s*synth2M
9	Parameter C_DYNAMIC_INTR_ADDR bound to: 0 - type: bool 
2default:default
Y
%s*synth2J
6	Parameter C_LOWER_HALFWORD bound to: 1 - type: bool 
2default:default
¹
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
Operand_Select_Bit2default:default2‘
}t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select_bit.vhd2default:default2
1532default:default2(
Operand_Select_Bit_I2default:default2&
Operand_Select_Bit2default:default2
yt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select.vhd2default:default2
3202default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_EXCEPTION_ADDR_BIT bound to: 1'b0 
2default:default
S
%s*synth2D
0	Parameter C_INTERRUPT_ADDR_BIT bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter C_EXT_BRK_ADDR_BIT bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter C_ONLY_PC bound to: 0 - type: bool 
2default:default
\
%s*synth2M
9	Parameter C_DYNAMIC_INTR_ADDR bound to: 0 - type: bool 
2default:default
Y
%s*synth2J
6	Parameter C_LOWER_HALFWORD bound to: 1 - type: bool 
2default:default
¹
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
Operand_Select_Bit2default:default2‘
}t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select_bit.vhd2default:default2
1532default:default2(
Operand_Select_Bit_I2default:default2&
Operand_Select_Bit2default:default2
yt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select.vhd2default:default2
3202default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_EXCEPTION_ADDR_BIT bound to: 1'b0 
2default:default
S
%s*synth2D
0	Parameter C_INTERRUPT_ADDR_BIT bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter C_EXT_BRK_ADDR_BIT bound to: 1'b1 
2default:default
R
%s*synth2C
/	Parameter C_ONLY_PC bound to: 0 - type: bool 
2default:default
\
%s*synth2M
9	Parameter C_DYNAMIC_INTR_ADDR bound to: 0 - type: bool 
2default:default
Y
%s*synth2J
6	Parameter C_LOWER_HALFWORD bound to: 1 - type: bool 
2default:default
¹
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
Operand_Select_Bit2default:default2‘
}t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select_bit.vhd2default:default2
1532default:default2(
Operand_Select_Bit_I2default:default2&
Operand_Select_Bit2default:default2
yt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select.vhd2default:default2
3202default:default8@Z8-3491
œ
synthesizing module '%s'638*oasys26
"Operand_Select_Bit__parameterized22default:default2“
}t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select_bit.vhd2default:default2
2082default:default8@Z8-638
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_EXCEPTION_ADDR_BIT bound to: 1'b0 
2default:default
S
%s*synth2D
0	Parameter C_INTERRUPT_ADDR_BIT bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter C_EXT_BRK_ADDR_BIT bound to: 1'b1 
2default:default
R
%s*synth2C
/	Parameter C_ONLY_PC bound to: 0 - type: bool 
2default:default
\
%s*synth2M
9	Parameter C_DYNAMIC_INTR_ADDR bound to: 0 - type: bool 
2default:default
Y
%s*synth2J
6	Parameter C_LOWER_HALFWORD bound to: 1 - type: bool 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1111111100000000111111110000000011001010110010101100101011001010 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
Ø
%done synthesizing module '%s' (%s#%s)256*oasys26
"Operand_Select_Bit__parameterized22default:default2
232default:default2
12default:default2“
}t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select_bit.vhd2default:default2
2082default:default8@Z8-256
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_EXCEPTION_ADDR_BIT bound to: 1'b0 
2default:default
S
%s*synth2D
0	Parameter C_INTERRUPT_ADDR_BIT bound to: 1'b1 
2default:default
Q
%s*synth2B
.	Parameter C_EXT_BRK_ADDR_BIT bound to: 1'b1 
2default:default
R
%s*synth2C
/	Parameter C_ONLY_PC bound to: 0 - type: bool 
2default:default
\
%s*synth2M
9	Parameter C_DYNAMIC_INTR_ADDR bound to: 0 - type: bool 
2default:default
Y
%s*synth2J
6	Parameter C_LOWER_HALFWORD bound to: 1 - type: bool 
2default:default
¹
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
Operand_Select_Bit2default:default2‘
}t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select_bit.vhd2default:default2
1532default:default2(
Operand_Select_Bit_I2default:default2&
Operand_Select_Bit2default:default2
yt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select.vhd2default:default2
3202default:default8@Z8-3491
œ
synthesizing module '%s'638*oasys26
"Operand_Select_Bit__parameterized42default:default2“
}t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select_bit.vhd2default:default2
2082default:default8@Z8-638
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_EXCEPTION_ADDR_BIT bound to: 1'b0 
2default:default
S
%s*synth2D
0	Parameter C_INTERRUPT_ADDR_BIT bound to: 1'b1 
2default:default
Q
%s*synth2B
.	Parameter C_EXT_BRK_ADDR_BIT bound to: 1'b1 
2default:default
R
%s*synth2C
/	Parameter C_ONLY_PC bound to: 0 - type: bool 
2default:default
\
%s*synth2M
9	Parameter C_DYNAMIC_INTR_ADDR bound to: 0 - type: bool 
2default:default
Y
%s*synth2J
6	Parameter C_LOWER_HALFWORD bound to: 1 - type: bool 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1111111100000000111111110000000011001010110010101100101011001010 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
Ø
%done synthesizing module '%s' (%s#%s)256*oasys26
"Operand_Select_Bit__parameterized42default:default2
232default:default2
12default:default2“
}t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select_bit.vhd2default:default2
2082default:default8@Z8-256
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_EXCEPTION_ADDR_BIT bound to: 1'b1 
2default:default
S
%s*synth2D
0	Parameter C_INTERRUPT_ADDR_BIT bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter C_EXT_BRK_ADDR_BIT bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter C_ONLY_PC bound to: 0 - type: bool 
2default:default
\
%s*synth2M
9	Parameter C_DYNAMIC_INTR_ADDR bound to: 0 - type: bool 
2default:default
Y
%s*synth2J
6	Parameter C_LOWER_HALFWORD bound to: 1 - type: bool 
2default:default
¹
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
Operand_Select_Bit2default:default2‘
}t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select_bit.vhd2default:default2
1532default:default2(
Operand_Select_Bit_I2default:default2&
Operand_Select_Bit2default:default2
yt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select.vhd2default:default2
3202default:default8@Z8-3491
œ
synthesizing module '%s'638*oasys26
"Operand_Select_Bit__parameterized62default:default2“
}t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select_bit.vhd2default:default2
2082default:default8@Z8-638
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_EXCEPTION_ADDR_BIT bound to: 1'b1 
2default:default
S
%s*synth2D
0	Parameter C_INTERRUPT_ADDR_BIT bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter C_EXT_BRK_ADDR_BIT bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter C_ONLY_PC bound to: 0 - type: bool 
2default:default
\
%s*synth2M
9	Parameter C_DYNAMIC_INTR_ADDR bound to: 0 - type: bool 
2default:default
Y
%s*synth2J
6	Parameter C_LOWER_HALFWORD bound to: 1 - type: bool 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1111111100000000111111110000000011001010110010101100101011001010 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
Ø
%done synthesizing module '%s' (%s#%s)256*oasys26
"Operand_Select_Bit__parameterized62default:default2
232default:default2
12default:default2“
}t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select_bit.vhd2default:default2
2082default:default8@Z8-256
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_EXCEPTION_ADDR_BIT bound to: 1'b0 
2default:default
S
%s*synth2D
0	Parameter C_INTERRUPT_ADDR_BIT bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter C_EXT_BRK_ADDR_BIT bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter C_ONLY_PC bound to: 0 - type: bool 
2default:default
\
%s*synth2M
9	Parameter C_DYNAMIC_INTR_ADDR bound to: 0 - type: bool 
2default:default
Y
%s*synth2J
6	Parameter C_LOWER_HALFWORD bound to: 1 - type: bool 
2default:default
¹
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
Operand_Select_Bit2default:default2‘
}t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select_bit.vhd2default:default2
1532default:default2(
Operand_Select_Bit_I2default:default2&
Operand_Select_Bit2default:default2
yt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select.vhd2default:default2
3202default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_EXCEPTION_ADDR_BIT bound to: 1'b0 
2default:default
S
%s*synth2D
0	Parameter C_INTERRUPT_ADDR_BIT bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter C_EXT_BRK_ADDR_BIT bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter C_ONLY_PC bound to: 0 - type: bool 
2default:default
\
%s*synth2M
9	Parameter C_DYNAMIC_INTR_ADDR bound to: 0 - type: bool 
2default:default
Y
%s*synth2J
6	Parameter C_LOWER_HALFWORD bound to: 1 - type: bool 
2default:default
¹
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
Operand_Select_Bit2default:default2‘
}t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select_bit.vhd2default:default2
1532default:default2(
Operand_Select_Bit_I2default:default2&
Operand_Select_Bit2default:default2
yt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select.vhd2default:default2
3202default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_EXCEPTION_ADDR_BIT bound to: 1'b0 
2default:default
S
%s*synth2D
0	Parameter C_INTERRUPT_ADDR_BIT bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter C_EXT_BRK_ADDR_BIT bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter C_ONLY_PC bound to: 1 - type: bool 
2default:default
\
%s*synth2M
9	Parameter C_DYNAMIC_INTR_ADDR bound to: 0 - type: bool 
2default:default
Y
%s*synth2J
6	Parameter C_LOWER_HALFWORD bound to: 1 - type: bool 
2default:default
¹
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
Operand_Select_Bit2default:default2‘
}t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select_bit.vhd2default:default2
1532default:default2(
Operand_Select_Bit_I2default:default2&
Operand_Select_Bit2default:default2
yt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select.vhd2default:default2
3202default:default8@Z8-3491
œ
synthesizing module '%s'638*oasys26
"Operand_Select_Bit__parameterized82default:default2“
}t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select_bit.vhd2default:default2
2082default:default8@Z8-638
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_EXCEPTION_ADDR_BIT bound to: 1'b0 
2default:default
S
%s*synth2D
0	Parameter C_INTERRUPT_ADDR_BIT bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter C_EXT_BRK_ADDR_BIT bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter C_ONLY_PC bound to: 1 - type: bool 
2default:default
\
%s*synth2M
9	Parameter C_DYNAMIC_INTR_ADDR bound to: 0 - type: bool 
2default:default
Y
%s*synth2J
6	Parameter C_LOWER_HALFWORD bound to: 1 - type: bool 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1111111100000000111111110000000011001010110010101100101011001010 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
Ø
%done synthesizing module '%s' (%s#%s)256*oasys26
"Operand_Select_Bit__parameterized82default:default2
232default:default2
12default:default2“
}t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select_bit.vhd2default:default2
2082default:default8@Z8-256
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_EXCEPTION_ADDR_BIT bound to: 1'b0 
2default:default
S
%s*synth2D
0	Parameter C_INTERRUPT_ADDR_BIT bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter C_EXT_BRK_ADDR_BIT bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter C_ONLY_PC bound to: 1 - type: bool 
2default:default
\
%s*synth2M
9	Parameter C_DYNAMIC_INTR_ADDR bound to: 0 - type: bool 
2default:default
Y
%s*synth2J
6	Parameter C_LOWER_HALFWORD bound to: 1 - type: bool 
2default:default
¹
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
Operand_Select_Bit2default:default2‘
}t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select_bit.vhd2default:default2
1532default:default2(
Operand_Select_Bit_I2default:default2&
Operand_Select_Bit2default:default2
yt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select.vhd2default:default2
3202default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_EXCEPTION_ADDR_BIT bound to: 1'b0 
2default:default
S
%s*synth2D
0	Parameter C_INTERRUPT_ADDR_BIT bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter C_EXT_BRK_ADDR_BIT bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter C_ONLY_PC bound to: 1 - type: bool 
2default:default
\
%s*synth2M
9	Parameter C_DYNAMIC_INTR_ADDR bound to: 0 - type: bool 
2default:default
Y
%s*synth2J
6	Parameter C_LOWER_HALFWORD bound to: 1 - type: bool 
2default:default
¹
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
Operand_Select_Bit2default:default2‘
}t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select_bit.vhd2default:default2
1532default:default2(
Operand_Select_Bit_I2default:default2&
Operand_Select_Bit2default:default2
yt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select.vhd2default:default2
3202default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_EXCEPTION_ADDR_BIT bound to: 1'b0 
2default:default
S
%s*synth2D
0	Parameter C_INTERRUPT_ADDR_BIT bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter C_EXT_BRK_ADDR_BIT bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter C_ONLY_PC bound to: 1 - type: bool 
2default:default
\
%s*synth2M
9	Parameter C_DYNAMIC_INTR_ADDR bound to: 0 - type: bool 
2default:default
Y
%s*synth2J
6	Parameter C_LOWER_HALFWORD bound to: 1 - type: bool 
2default:default
¹
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
Operand_Select_Bit2default:default2‘
}t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select_bit.vhd2default:default2
1532default:default2(
Operand_Select_Bit_I2default:default2&
Operand_Select_Bit2default:default2
yt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select.vhd2default:default2
3202default:default8@Z8-3491
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_EXCEPTION_ADDR_BIT bound to: 1'b0 
2default:default
S
%s*synth2D
0	Parameter C_INTERRUPT_ADDR_BIT bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter C_EXT_BRK_ADDR_BIT bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter C_ONLY_PC bound to: 1 - type: bool 
2default:default
\
%s*synth2M
9	Parameter C_DYNAMIC_INTR_ADDR bound to: 0 - type: bool 
2default:default
Y
%s*synth2J
6	Parameter C_LOWER_HALFWORD bound to: 1 - type: bool 
2default:default
¹
Hmodule '%s' declared at '%s:%s' bound to instance '%s' of component '%s'3392*oasys2&
Operand_Select_Bit2default:default2‘
}t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select_bit.vhd2default:default2
1532default:default2(
Operand_Select_Bit_I2default:default2&
Operand_Select_Bit2default:default2
yt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select.vhd2default:default2
3202default:default8@Z8-3491
Ô
Message '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2 
Synth 8-34912default:default2
1002default:defaultZ17-14
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_EXCEPTION_ADDR_BIT bound to: 1'b0 
2default:default
S
%s*synth2D
0	Parameter C_INTERRUPT_ADDR_BIT bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter C_EXT_BRK_ADDR_BIT bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter C_ONLY_PC bound to: 1 - type: bool 
2default:default
\
%s*synth2M
9	Parameter C_DYNAMIC_INTR_ADDR bound to: 0 - type: bool 
2default:default
Y
%s*synth2J
6	Parameter C_LOWER_HALFWORD bound to: 1 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_EXCEPTION_ADDR_BIT bound to: 1'b0 
2default:default
S
%s*synth2D
0	Parameter C_INTERRUPT_ADDR_BIT bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter C_EXT_BRK_ADDR_BIT bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter C_ONLY_PC bound to: 1 - type: bool 
2default:default
\
%s*synth2M
9	Parameter C_DYNAMIC_INTR_ADDR bound to: 0 - type: bool 
2default:default
Y
%s*synth2J
6	Parameter C_LOWER_HALFWORD bound to: 1 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_EXCEPTION_ADDR_BIT bound to: 1'b0 
2default:default
S
%s*synth2D
0	Parameter C_INTERRUPT_ADDR_BIT bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter C_EXT_BRK_ADDR_BIT bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter C_ONLY_PC bound to: 1 - type: bool 
2default:default
\
%s*synth2M
9	Parameter C_DYNAMIC_INTR_ADDR bound to: 0 - type: bool 
2default:default
Y
%s*synth2J
6	Parameter C_LOWER_HALFWORD bound to: 1 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_EXCEPTION_ADDR_BIT bound to: 1'b0 
2default:default
S
%s*synth2D
0	Parameter C_INTERRUPT_ADDR_BIT bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter C_EXT_BRK_ADDR_BIT bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter C_ONLY_PC bound to: 1 - type: bool 
2default:default
\
%s*synth2M
9	Parameter C_DYNAMIC_INTR_ADDR bound to: 0 - type: bool 
2default:default
Y
%s*synth2J
6	Parameter C_LOWER_HALFWORD bound to: 0 - type: bool 
2default:default

synthesizing module '%s'638*oasys27
#Operand_Select_Bit__parameterized102default:default2“
}t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select_bit.vhd2default:default2
2082default:default8@Z8-638
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_EXCEPTION_ADDR_BIT bound to: 1'b0 
2default:default
S
%s*synth2D
0	Parameter C_INTERRUPT_ADDR_BIT bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter C_EXT_BRK_ADDR_BIT bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter C_ONLY_PC bound to: 1 - type: bool 
2default:default
\
%s*synth2M
9	Parameter C_DYNAMIC_INTR_ADDR bound to: 0 - type: bool 
2default:default
Y
%s*synth2J
6	Parameter C_LOWER_HALFWORD bound to: 0 - type: bool 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1111111100000000111111110000000011001010110010101100101011001010 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
Ù
%done synthesizing module '%s' (%s#%s)256*oasys27
#Operand_Select_Bit__parameterized102default:default2
232default:default2
12default:default2“
}t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select_bit.vhd2default:default2
2082default:default8@Z8-256
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_EXCEPTION_ADDR_BIT bound to: 1'b0 
2default:default
S
%s*synth2D
0	Parameter C_INTERRUPT_ADDR_BIT bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter C_EXT_BRK_ADDR_BIT bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter C_ONLY_PC bound to: 1 - type: bool 
2default:default
\
%s*synth2M
9	Parameter C_DYNAMIC_INTR_ADDR bound to: 0 - type: bool 
2default:default
Y
%s*synth2J
6	Parameter C_LOWER_HALFWORD bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_EXCEPTION_ADDR_BIT bound to: 1'b0 
2default:default
S
%s*synth2D
0	Parameter C_INTERRUPT_ADDR_BIT bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter C_EXT_BRK_ADDR_BIT bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter C_ONLY_PC bound to: 1 - type: bool 
2default:default
\
%s*synth2M
9	Parameter C_DYNAMIC_INTR_ADDR bound to: 0 - type: bool 
2default:default
Y
%s*synth2J
6	Parameter C_LOWER_HALFWORD bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_EXCEPTION_ADDR_BIT bound to: 1'b0 
2default:default
S
%s*synth2D
0	Parameter C_INTERRUPT_ADDR_BIT bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter C_EXT_BRK_ADDR_BIT bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter C_ONLY_PC bound to: 1 - type: bool 
2default:default
\
%s*synth2M
9	Parameter C_DYNAMIC_INTR_ADDR bound to: 0 - type: bool 
2default:default
Y
%s*synth2J
6	Parameter C_LOWER_HALFWORD bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_EXCEPTION_ADDR_BIT bound to: 1'b0 
2default:default
S
%s*synth2D
0	Parameter C_INTERRUPT_ADDR_BIT bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter C_EXT_BRK_ADDR_BIT bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter C_ONLY_PC bound to: 1 - type: bool 
2default:default
\
%s*synth2M
9	Parameter C_DYNAMIC_INTR_ADDR bound to: 0 - type: bool 
2default:default
Y
%s*synth2J
6	Parameter C_LOWER_HALFWORD bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_EXCEPTION_ADDR_BIT bound to: 1'b0 
2default:default
S
%s*synth2D
0	Parameter C_INTERRUPT_ADDR_BIT bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter C_EXT_BRK_ADDR_BIT bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter C_ONLY_PC bound to: 1 - type: bool 
2default:default
\
%s*synth2M
9	Parameter C_DYNAMIC_INTR_ADDR bound to: 0 - type: bool 
2default:default
Y
%s*synth2J
6	Parameter C_LOWER_HALFWORD bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_EXCEPTION_ADDR_BIT bound to: 1'b0 
2default:default
S
%s*synth2D
0	Parameter C_INTERRUPT_ADDR_BIT bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter C_EXT_BRK_ADDR_BIT bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter C_ONLY_PC bound to: 1 - type: bool 
2default:default
\
%s*synth2M
9	Parameter C_DYNAMIC_INTR_ADDR bound to: 0 - type: bool 
2default:default
Y
%s*synth2J
6	Parameter C_LOWER_HALFWORD bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_EXCEPTION_ADDR_BIT bound to: 1'b0 
2default:default
S
%s*synth2D
0	Parameter C_INTERRUPT_ADDR_BIT bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter C_EXT_BRK_ADDR_BIT bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter C_ONLY_PC bound to: 1 - type: bool 
2default:default
\
%s*synth2M
9	Parameter C_DYNAMIC_INTR_ADDR bound to: 0 - type: bool 
2default:default
Y
%s*synth2J
6	Parameter C_LOWER_HALFWORD bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_EXCEPTION_ADDR_BIT bound to: 1'b0 
2default:default
S
%s*synth2D
0	Parameter C_INTERRUPT_ADDR_BIT bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter C_EXT_BRK_ADDR_BIT bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter C_ONLY_PC bound to: 1 - type: bool 
2default:default
\
%s*synth2M
9	Parameter C_DYNAMIC_INTR_ADDR bound to: 0 - type: bool 
2default:default
Y
%s*synth2J
6	Parameter C_LOWER_HALFWORD bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_EXCEPTION_ADDR_BIT bound to: 1'b0 
2default:default
S
%s*synth2D
0	Parameter C_INTERRUPT_ADDR_BIT bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter C_EXT_BRK_ADDR_BIT bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter C_ONLY_PC bound to: 1 - type: bool 
2default:default
\
%s*synth2M
9	Parameter C_DYNAMIC_INTR_ADDR bound to: 0 - type: bool 
2default:default
Y
%s*synth2J
6	Parameter C_LOWER_HALFWORD bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_EXCEPTION_ADDR_BIT bound to: 1'b0 
2default:default
S
%s*synth2D
0	Parameter C_INTERRUPT_ADDR_BIT bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter C_EXT_BRK_ADDR_BIT bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter C_ONLY_PC bound to: 1 - type: bool 
2default:default
\
%s*synth2M
9	Parameter C_DYNAMIC_INTR_ADDR bound to: 0 - type: bool 
2default:default
Y
%s*synth2J
6	Parameter C_LOWER_HALFWORD bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_EXCEPTION_ADDR_BIT bound to: 1'b0 
2default:default
S
%s*synth2D
0	Parameter C_INTERRUPT_ADDR_BIT bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter C_EXT_BRK_ADDR_BIT bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter C_ONLY_PC bound to: 1 - type: bool 
2default:default
\
%s*synth2M
9	Parameter C_DYNAMIC_INTR_ADDR bound to: 0 - type: bool 
2default:default
Y
%s*synth2J
6	Parameter C_LOWER_HALFWORD bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_EXCEPTION_ADDR_BIT bound to: 1'b0 
2default:default
S
%s*synth2D
0	Parameter C_INTERRUPT_ADDR_BIT bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter C_EXT_BRK_ADDR_BIT bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter C_ONLY_PC bound to: 1 - type: bool 
2default:default
\
%s*synth2M
9	Parameter C_DYNAMIC_INTR_ADDR bound to: 0 - type: bool 
2default:default
Y
%s*synth2J
6	Parameter C_LOWER_HALFWORD bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_EXCEPTION_ADDR_BIT bound to: 1'b0 
2default:default
S
%s*synth2D
0	Parameter C_INTERRUPT_ADDR_BIT bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter C_EXT_BRK_ADDR_BIT bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter C_ONLY_PC bound to: 1 - type: bool 
2default:default
\
%s*synth2M
9	Parameter C_DYNAMIC_INTR_ADDR bound to: 0 - type: bool 
2default:default
Y
%s*synth2J
6	Parameter C_LOWER_HALFWORD bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_EXCEPTION_ADDR_BIT bound to: 1'b0 
2default:default
S
%s*synth2D
0	Parameter C_INTERRUPT_ADDR_BIT bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter C_EXT_BRK_ADDR_BIT bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter C_ONLY_PC bound to: 1 - type: bool 
2default:default
\
%s*synth2M
9	Parameter C_DYNAMIC_INTR_ADDR bound to: 0 - type: bool 
2default:default
Y
%s*synth2J
6	Parameter C_LOWER_HALFWORD bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_EXCEPTION_ADDR_BIT bound to: 1'b0 
2default:default
S
%s*synth2D
0	Parameter C_INTERRUPT_ADDR_BIT bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter C_EXT_BRK_ADDR_BIT bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter C_ONLY_PC bound to: 0 - type: bool 
2default:default
\
%s*synth2M
9	Parameter C_DYNAMIC_INTR_ADDR bound to: 0 - type: bool 
2default:default
Y
%s*synth2J
6	Parameter C_LOWER_HALFWORD bound to: 0 - type: bool 
2default:default

synthesizing module '%s'638*oasys27
#Operand_Select_Bit__parameterized122default:default2“
}t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select_bit.vhd2default:default2
2082default:default8@Z8-638
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_EXCEPTION_ADDR_BIT bound to: 1'b0 
2default:default
S
%s*synth2D
0	Parameter C_INTERRUPT_ADDR_BIT bound to: 1'b0 
2default:default
Q
%s*synth2B
.	Parameter C_EXT_BRK_ADDR_BIT bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter C_ONLY_PC bound to: 0 - type: bool 
2default:default
\
%s*synth2M
9	Parameter C_DYNAMIC_INTR_ADDR bound to: 0 - type: bool 
2default:default
Y
%s*synth2J
6	Parameter C_LOWER_HALFWORD bound to: 0 - type: bool 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1111111100000000111111110000000011001010110010101100101011001010 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
Ù
%done synthesizing module '%s' (%s#%s)256*oasys27
#Operand_Select_Bit__parameterized122default:default2
232default:default2
12default:default2“
}t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select_bit.vhd2default:default2
2082default:default8@Z8-256
Ð
%done synthesizing module '%s' (%s#%s)256*oasys22
Operand_Select__parameterized02default:default2
242default:default2
12default:default2
yt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/operand_select.vhd2default:default2
2272default:default8@Z8-256
\
%s*synth2M
9	Parameter C_AREA_OPTIMIZED bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
þ
synthesizing module '%s'638*oasys2'
ALU__parameterized02default:default2„
nt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd2default:default2
2132default:default8@Z8-638
\
%s*synth2M
9	Parameter C_AREA_OPTIMIZED bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
J
%s*synth2;
'	Parameter INIT bound to: 8'b00000000 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_LAST_BIT bound to: 0 - type: bool 
2default:default
†
synthesizing module '%s'638*oasys2+
ALU_Bit__parameterized02default:default2ˆ
rt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1872default:default8@Z8-638
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_LAST_BIT bound to: 0 - type: bool 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b0110000001111010101001100111100000000000000000001000100010001000 
2default:default
Â
%done synthesizing module '%s' (%s#%s)256*oasys2+
ALU_Bit__parameterized02default:default2
252default:default2
12default:default2ˆ
rt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1872default:default8@Z8-256
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_LAST_BIT bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_LAST_BIT bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_LAST_BIT bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_LAST_BIT bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_LAST_BIT bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_LAST_BIT bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_LAST_BIT bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_LAST_BIT bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_LAST_BIT bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_LAST_BIT bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_LAST_BIT bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_LAST_BIT bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_LAST_BIT bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_LAST_BIT bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_LAST_BIT bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_LAST_BIT bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_LAST_BIT bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_LAST_BIT bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_LAST_BIT bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_LAST_BIT bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_LAST_BIT bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_LAST_BIT bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_LAST_BIT bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_LAST_BIT bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_LAST_BIT bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_LAST_BIT bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_LAST_BIT bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_LAST_BIT bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_LAST_BIT bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_LAST_BIT bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_LAST_BIT bound to: 1 - type: bool 
2default:default
†
synthesizing module '%s'638*oasys2+
ALU_Bit__parameterized22default:default2ˆ
rt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1872default:default8@Z8-638
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_LAST_BIT bound to: 1 - type: bool 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b0110000001111010101001100111100000000000000000001000100010001000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b1111101000001010 
2default:default
Â
%done synthesizing module '%s' (%s#%s)256*oasys2+
ALU_Bit__parameterized22default:default2
252default:default2
12default:default2ˆ
rt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu_bit.vhd2default:default2
1872default:default8@Z8-256
º
%done synthesizing module '%s' (%s#%s)256*oasys2'
ALU__parameterized02default:default2
262default:default2
12default:default2„
nt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/alu.vhd2default:default2
2132default:default8@Z8-256
Y
%s*synth2J
6	Parameter C_USE_PCMP_INSTR bound to: 0 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_DATA_SIZE bound to: 32 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
•
synthesizing module '%s'638*oasys26
"Shift_Logic_Module__parameterized02default:default2Œ
vt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/shift_logic.vhd2default:default2
1882default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_USE_PCMP_INSTR bound to: 0 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_DATA_SIZE bound to: 32 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
–
synthesizing module '%s'638*oasys23
Shift_Logic_Bit__parameterized02default:default2
zt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/shift_logic_bit.vhd2default:default2
1752default:default8@Z8-638
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0100011010001110 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b1111110010101010 
2default:default
Ò
%done synthesizing module '%s' (%s#%s)256*oasys23
Shift_Logic_Bit__parameterized02default:default2
272default:default2
12default:default2
zt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/shift_logic_bit.vhd2default:default2
1752default:default8@Z8-256
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
Ñ
%done synthesizing module '%s' (%s#%s)256*oasys26
"Shift_Logic_Module__parameterized02default:default2
282default:default2
12default:default2Œ
vt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/shift_logic.vhd2default:default2
1882default:default8@Z8-256
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_HW_MUL bound to: 0 - type: bool 
2default:default
T
%s*synth2E
1	Parameter C_USE_MUL64 bound to: 0 - type: bool 
2default:default
ˆ
synthesizing module '%s'638*oasys2,
mul_unit__parameterized02default:default2‰
st:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/mul_unit.vhd2default:default2
1872default:default8@Z8-638
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_HW_MUL bound to: 0 - type: bool 
2default:default
T
%s*synth2E
1	Parameter C_USE_MUL64 bound to: 0 - type: bool 
2default:default
Ä
%done synthesizing module '%s' (%s#%s)256*oasys2,
mul_unit__parameterized02default:default2
292default:default2
12default:default2‰
st:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/mul_unit.vhd2default:default2
1872default:default8@Z8-256
X
%s*synth2I
5	Parameter C_DATA_SIZE bound to: 32 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
Œ
synthesizing module '%s'638*oasys2.
Result_Mux__parameterized02default:default2‹
ut:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/result_mux.vhd2default:default2
1822default:default8@Z8-638
X
%s*synth2I
5	Parameter C_DATA_SIZE bound to: 32 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
”
synthesizing module '%s'638*oasys22
Result_Mux_Bit__parameterized02default:default2
yt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/result_mux_bit.vhd2default:default2
1762default:default8@Z8-638
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b1110111111100000 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1110000001000000111000000100000011111111111111110000000000000000 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
Ð
%done synthesizing module '%s' (%s#%s)256*oasys22
Result_Mux_Bit__parameterized02default:default2
302default:default2
12default:default2
yt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/result_mux_bit.vhd2default:default2
1762default:default8@Z8-256
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
È
%done synthesizing module '%s' (%s#%s)256*oasys2.
Result_Mux__parameterized02default:default2
312default:default2
12default:default2‹
ut:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/result_mux.vhd2default:default2
1822default:default8@Z8-256
X
%s*synth2I
5	Parameter C_DATA_SIZE bound to: 32 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
Ž
synthesizing module '%s'638*oasys2/
Zero_Detect__parameterized02default:default2Œ
vt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/zero_detect.vhd2default:default2
1722default:default8@Z8-638
X
%s*synth2I
5	Parameter C_DATA_SIZE bound to: 32 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
Ê
%done synthesizing module '%s' (%s#%s)256*oasys2/
Zero_Detect__parameterized02default:default2
322default:default2
12default:default2Œ
vt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/zero_detect.vhd2default:default2
1722default:default8@Z8-256
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_RESET_MSR bound to: 15'b000000000000000 
2default:default
Q
%s*synth2B
.	Parameter C_PVR bound to: 0 - type: integer 
2default:default
R
%s*synth2C
/	Parameter C_USE_DIV bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_FSL_LINKS bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ICACHE bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_USE_DCACHE bound to: 0 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_DATA_SIZE bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USE_EXCEPTIONS bound to: 0 - type: bool 
2default:default
†
synthesizing module '%s'638*oasys2+
MSR_Reg__parameterized02default:default2ˆ
rt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/msr_reg.vhd2default:default2
2002default:default8@Z8-638
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_RESET_MSR bound to: 15'b000000000000000 
2default:default
Q
%s*synth2B
.	Parameter C_PVR bound to: 0 - type: integer 
2default:default
R
%s*synth2C
/	Parameter C_USE_DIV bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_FSL_LINKS bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ICACHE bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_USE_DCACHE bound to: 0 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_DATA_SIZE bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USE_EXCEPTIONS bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
Ž
synthesizing module '%s'638*oasys2/
MSR_Reg_Bit__parameterized02default:default2Œ
vt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/msr_reg_bit.vhd2default:default2
1722default:default8@Z8-638
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_CE_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_S_INVERTED bound to: 1'b0 
2default:default
Ê
%done synthesizing module '%s' (%s#%s)256*oasys2/
MSR_Reg_Bit__parameterized02default:default2
332default:default2
12default:default2Œ
vt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/msr_reg_bit.vhd2default:default2
1722default:default8@Z8-256
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
é
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2#
new_Value_I_reg2default:default2
102default:default2
42default:default2ˆ
rt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/msr_reg.vhd2default:default2
3052default:default8@Z8-3936
ú
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys24
 No_MSRxxx_Instr.set_Values_I_reg2default:default2
102default:default2
42default:default2ˆ
rt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/msr_reg.vhd2default:default2
4062default:default8@Z8-3936
Â
%done synthesizing module '%s' (%s#%s)256*oasys2+
MSR_Reg__parameterized02default:default2
342default:default2
12default:default2ˆ
rt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/msr_reg.vhd2default:default2
2002default:default8@Z8-256
X
%s*synth2I
5	Parameter C_DATA_SIZE bound to: 32 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_PC_START_ADDR bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
W
%s*synth2H
4	Parameter C_PC_WIDTH bound to: 32 - type: integer 
2default:default
Š
synthesizing module '%s'638*oasys2-
PC_Module__parameterized02default:default2Š
tt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module.vhd2default:default2
1862default:default8@Z8-638
X
%s*synth2I
5	Parameter C_DATA_SIZE bound to: 32 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_PC_START_ADDR bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
W
%s*synth2H
4	Parameter C_PC_WIDTH bound to: 32 - type: integer 
2default:default
¥
&Detected and applied attribute %s = %s3620*oasys2

max_fanout2default:default2
10002default:default2Š
tt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module.vhd2default:default2
2402default:default8@Z8-4472
¥
&Detected and applied attribute %s = %s3620*oasys2

max_fanout2default:default2
10002default:default2Š
tt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module.vhd2default:default2
2432default:default8@Z8-4472
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
L
%s*synth2=
)	Parameter C_RESET_VALUE bound to: 1'b0 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
„
synthesizing module '%s'638*oasys2*
PC_Bit__parameterized02default:default2‡
qt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_bit.vhd2default:default2
1892default:default8@Z8-638
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
L
%s*synth2=
)	Parameter C_RESET_VALUE bound to: 1'b0 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b1111000001100110 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b1010101011001010 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
À
%done synthesizing module '%s' (%s#%s)256*oasys2*
PC_Bit__parameterized02default:default2
352default:default2
12default:default2‡
qt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_bit.vhd2default:default2
1892default:default8@Z8-256
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
L
%s*synth2=
)	Parameter C_RESET_VALUE bound to: 1'b0 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
L
%s*synth2=
)	Parameter C_RESET_VALUE bound to: 1'b1 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
„
synthesizing module '%s'638*oasys2*
PC_Bit__parameterized22default:default2‡
qt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_bit.vhd2default:default2
1892default:default8@Z8-638
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
L
%s*synth2=
)	Parameter C_RESET_VALUE bound to: 1'b1 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b1111000001100110 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b1010101011001010 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b1 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_S_INVERTED bound to: 1'b0 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
À
%done synthesizing module '%s' (%s#%s)256*oasys2*
PC_Bit__parameterized22default:default2
352default:default2
12default:default2‡
qt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_bit.vhd2default:default2
1892default:default8@Z8-256
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
L
%s*synth2=
)	Parameter C_RESET_VALUE bound to: 1'b1 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
L
%s*synth2=
)	Parameter C_RESET_VALUE bound to: 1'b1 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
L
%s*synth2=
)	Parameter C_RESET_VALUE bound to: 1'b1 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
L
%s*synth2=
)	Parameter C_RESET_VALUE bound to: 1'b1 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
L
%s*synth2=
)	Parameter C_RESET_VALUE bound to: 1'b1 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
L
%s*synth2=
)	Parameter C_RESET_VALUE bound to: 1'b1 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
L
%s*synth2=
)	Parameter C_RESET_VALUE bound to: 1'b1 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
L
%s*synth2=
)	Parameter C_RESET_VALUE bound to: 1'b1 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
L
%s*synth2=
)	Parameter C_RESET_VALUE bound to: 1'b1 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
L
%s*synth2=
)	Parameter C_RESET_VALUE bound to: 1'b1 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
L
%s*synth2=
)	Parameter C_RESET_VALUE bound to: 1'b1 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
L
%s*synth2=
)	Parameter C_RESET_VALUE bound to: 1'b1 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
L
%s*synth2=
)	Parameter C_RESET_VALUE bound to: 1'b1 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
L
%s*synth2=
)	Parameter C_RESET_VALUE bound to: 1'b1 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
L
%s*synth2=
)	Parameter C_RESET_VALUE bound to: 1'b1 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
L
%s*synth2=
)	Parameter C_RESET_VALUE bound to: 1'b1 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
L
%s*synth2=
)	Parameter C_RESET_VALUE bound to: 1'b1 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
L
%s*synth2=
)	Parameter C_RESET_VALUE bound to: 1'b1 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
L
%s*synth2=
)	Parameter C_RESET_VALUE bound to: 1'b1 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
L
%s*synth2=
)	Parameter C_RESET_VALUE bound to: 1'b1 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
L
%s*synth2=
)	Parameter C_RESET_VALUE bound to: 1'b1 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
L
%s*synth2=
)	Parameter C_RESET_VALUE bound to: 1'b1 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
L
%s*synth2=
)	Parameter C_RESET_VALUE bound to: 1'b1 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
L
%s*synth2=
)	Parameter C_RESET_VALUE bound to: 1'b1 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
L
%s*synth2=
)	Parameter C_RESET_VALUE bound to: 1'b1 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
L
%s*synth2=
)	Parameter C_RESET_VALUE bound to: 1'b1 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
L
%s*synth2=
)	Parameter C_RESET_VALUE bound to: 1'b1 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
L
%s*synth2=
)	Parameter C_RESET_VALUE bound to: 1'b1 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
L
%s*synth2=
)	Parameter C_RESET_VALUE bound to: 1'b1 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
Æ
%done synthesizing module '%s' (%s#%s)256*oasys2-
PC_Module__parameterized02default:default2
362default:default2
12default:default2Š
tt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pc_module.vhd2default:default2
1862default:default8@Z8-256
Q
%s*synth2B
.	Parameter C_PVR bound to: 0 - type: integer 
2default:default
R
%s*synth2C
/	Parameter C_MB_VERSION bound to: 8'b00100000 
2default:default
Q
%s*synth2B
.	Parameter C_PVR_USER1 bound to: 8'b00000000 
2default:default
\
%s*synth2M
9	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_ENDIANNESS bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_PVR_USER2 bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_D_AXI bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_D_LMB bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_I_AXI bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_I_LMB bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_EDGE_IS_POSITIVE bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_D_PLB bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_I_PLB bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_INTERCONNECT bound to: 2 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_STREAM_INTERCONNECT bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_MSR_INSTR bound to: 0 - type: bool 
2default:default
Y
%s*synth2J
6	Parameter C_USE_PCMP_INSTR bound to: 0 - type: bool 
2default:default
Y
%s*synth2J
6	Parameter C_AREA_OPTIMIZED bound to: 1 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_USE_BARREL bound to: 0 - type: bool 
2default:default
R
%s*synth2C
/	Parameter C_USE_DIV bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_USE_HW_MUL bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_USE_FPU bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_USE_REORDER_INSTR bound to: 0 - type: integer 
2default:default
R
%s*synth2C
/	Parameter C_USE_BTC bound to: 0 - type: bool 
2default:default
T
%s*synth2E
1	Parameter C_USE_MUL64 bound to: 0 - type: bool 
2default:default
\
%s*synth2M
9	Parameter C_IBUS_EXCEPTION bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DBUS_EXCEPTION bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_NUMBER_OF_PC_BRK bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FSL_LINKS bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_BTC_SIZE bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_ICACHE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_TAG_BITS bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ICACHE_USE_FSL bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_CACHE_BYTE_SIZE bound to: 4096 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_ICACHE_ALWAYS_USED bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_ICACHE_INTERFACE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_DCACHE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DCACHE_ADDR_TAG bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DCACHE_USE_FSL bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_DCACHE_BYTE_SIZE bound to: 4096 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DCACHE_INTERFACE bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ICACHE_BASEADDR bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_ICACHE_HIGHADDR bound to: 1073741823 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DCACHE_BASEADDR bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_DCACHE_HIGHADDR bound to: 1073741823 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_MMU bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_MMU_DTLB_SIZE bound to: 2 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_MMU_ITLB_SIZE bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MMU_ZONES bound to: 2 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_RESET_MSR bound to: 15'b000000000000000 
2default:default
Z
%s*synth2K
7	Parameter C_BASE_VECTORS bound to: 0 - type: integer 
2default:default
þ
synthesizing module '%s'638*oasys2'
PVR__parameterized02default:default2„
nt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pvr.vhd2default:default2
2822default:default8@Z8-638
Q
%s*synth2B
.	Parameter C_PVR bound to: 0 - type: integer 
2default:default
R
%s*synth2C
/	Parameter C_MB_VERSION bound to: 8'b00100000 
2default:default
Q
%s*synth2B
.	Parameter C_PVR_USER1 bound to: 8'b00000000 
2default:default
\
%s*synth2M
9	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_ENDIANNESS bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_PVR_USER2 bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_D_AXI bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_D_LMB bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_I_AXI bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_I_LMB bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_INTERRUPT_IS_EDGE bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_EDGE_IS_POSITIVE bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_D_PLB bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_I_PLB bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_INTERCONNECT bound to: 2 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_STREAM_INTERCONNECT bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_MSR_INSTR bound to: 0 - type: bool 
2default:default
Y
%s*synth2J
6	Parameter C_USE_PCMP_INSTR bound to: 0 - type: bool 
2default:default
Y
%s*synth2J
6	Parameter C_AREA_OPTIMIZED bound to: 1 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_USE_BARREL bound to: 0 - type: bool 
2default:default
R
%s*synth2C
/	Parameter C_USE_DIV bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_USE_HW_MUL bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_USE_FPU bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_USE_REORDER_INSTR bound to: 0 - type: integer 
2default:default
R
%s*synth2C
/	Parameter C_USE_BTC bound to: 0 - type: bool 
2default:default
T
%s*synth2E
1	Parameter C_USE_MUL64 bound to: 0 - type: bool 
2default:default
\
%s*synth2M
9	Parameter C_IBUS_EXCEPTION bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DBUS_EXCEPTION bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_OPCODE_0x0_ILLEGAL bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_M_AXI_DP_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_NUMBER_OF_PC_BRK bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FSL_LINKS bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_BTC_SIZE bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_ICACHE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_TAG_BITS bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ICACHE_USE_FSL bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ALLOW_ICACHE_WR bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ICACHE_LINE_LEN bound to: 4 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_CACHE_BYTE_SIZE bound to: 4096 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_ICACHE_ALWAYS_USED bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_ICACHE_INTERFACE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ICACHE_STREAMS bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ICACHE_VICTIMS bound to: 0 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_ICACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_ICACHE_DATA_WIDTH bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_DCACHE bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DCACHE_ADDR_TAG bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DCACHE_USE_FSL bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ALLOW_DCACHE_WR bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DCACHE_LINE_LEN bound to: 4 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_DCACHE_BYTE_SIZE bound to: 4096 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_DCACHE_ALWAYS_USED bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_DCACHE_INTERFACE bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DCACHE_VICTIMS bound to: 0 - type: integer 
2default:default
e
%s*synth2V
B	Parameter C_DCACHE_FORCE_TAG_LUTRAM bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_DCACHE_DATA_WIDTH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_M_AXI_DC_EXCLUSIVE_ACCESS bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ICACHE_BASEADDR bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_ICACHE_HIGHADDR bound to: 1073741823 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DCACHE_BASEADDR bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_DCACHE_HIGHADDR bound to: 1073741823 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_MMU bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_MMU_DTLB_SIZE bound to: 2 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_MMU_ITLB_SIZE bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MMU_ZONES bound to: 2 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_RESET_MSR bound to: 15'b000000000000000 
2default:default
Z
%s*synth2K
7	Parameter C_BASE_VECTORS bound to: 0 - type: integer 
2default:default
º
%done synthesizing module '%s' (%s#%s)256*oasys2'
PVR__parameterized02default:default2
372default:default2
12default:default2„
nt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/pvr.vhd2default:default2
2822default:default8@Z8-256
Æ
%done synthesizing module '%s' (%s#%s)256*oasys2-
Data_Flow__parameterized02default:default2
382default:default2
12default:default2Š
tt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/data_flow.vhd2default:default2
4602default:default8@Z8-256
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
_
%s*synth2P
<	Parameter C_USE_REORDER_INSTR bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_ENDIANNESS bound to: 1 - type: integer 
2default:default
ž
synthesizing module '%s'638*oasys27
#Byte_Doublet_Handle__parameterized02default:default2”
~t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/byte_doublet_handle.vhd2default:default2
1962default:default8@Z8-638
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
_
%s*synth2P
<	Parameter C_USE_REORDER_INSTR bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_ENDIANNESS bound to: 1 - type: integer 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1000011101111000100001110111100001100110011001100110011001100110 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b0111100010000111100001110111100010011001100110010110011001100110 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b0010101000101111001010100010111110001010100011111000101010001111 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b0001010100011111000101010001111101000101010011110100010101001111 
2default:default
J
%s*synth2;
'	Parameter INIT bound to: 8'b10101011 
2default:default
F
%s*synth27
#	Parameter INIT bound to: 4'b1011 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b0001000100010001000100010001000101010101010101010101010101010101 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
M
%s*synth2>
*	Parameter C_BE bound to: 1 - type: bool 
2default:default
„
synthesizing module '%s'638*oasys2*
mux4_8__parameterized02default:default2‡
qt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/mux4_8.vhd2default:default2
1862default:default8@Z8-638
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
M
%s*synth2>
*	Parameter C_BE bound to: 1 - type: bool 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
2default:default
À
%done synthesizing module '%s' (%s#%s)256*oasys2*
mux4_8__parameterized02default:default2
392default:default2
12default:default2‡
qt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/mux4_8.vhd2default:default2
1862default:default8@Z8-256
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b0000110011000000000011001100000000000000101000000000000010100000 
2default:default
Ú
%done synthesizing module '%s' (%s#%s)256*oasys27
#Byte_Doublet_Handle__parameterized02default:default2
402default:default2
12default:default2”
~t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/byte_doublet_handle.vhd2default:default2
1962default:default8@Z8-256
f
%s*synth2W
C	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_M_AXI_DP_EXCLUSIVE bound to: 0 - type: bool 
2default:default
^
%s*synth2O
;	Parameter C_DELAYED_DATA_STROBE bound to: 0 - type: bool 
2default:default
V
%s*synth2G
3	Parameter C_OUTPUT_DFFS bound to: 1 - type: bool 
2default:default
”
synthesizing module '%s'638*oasys22
DAXI_interface__parameterized02default:default2
yt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/daxi_interface.vhd2default:default2
2312default:default8@Z8-638
f
%s*synth2W
C	Parameter C_M_AXI_DP_THREAD_ID_WIDTH bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DP_DATA_WIDTH bound to: 32 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_M_AXI_DP_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_M_AXI_DP_EXCLUSIVE bound to: 0 - type: bool 
2default:default
^
%s*synth2O
;	Parameter C_DELAYED_DATA_STROBE bound to: 0 - type: bool 
2default:default
V
%s*synth2G
3	Parameter C_OUTPUT_DFFS bound to: 1 - type: bool 
2default:default
Ð
%done synthesizing module '%s' (%s#%s)256*oasys22
DAXI_interface__parameterized02default:default2
412default:default2
12default:default2
yt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/daxi_interface.vhd2default:default2
2312default:default8@Z8-256
Z
%s*synth2K
7	Parameter C_BASE_VECTORS bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AREA_OPTIMIZED bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_BARREL bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_DIV bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_HW_MUL bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_FPU bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_PCMP_INSTR bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_IBUS_EXCEPTION bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DBUS_EXCEPTION bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FSL_LINKS bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_STREAM_INTERCONNECT bound to: 1 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter C_PVR bound to: 0 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter C_PVR_USER1 bound to: 8'b00000000 
2default:default
W
%s*synth2H
4	Parameter C_PVR_USER2 bound to: 0 - type: integer 
2default:default
R
%s*synth2C
/	Parameter C_MB_VERSION bound to: 8'b00100000 
2default:default
Z
%s*synth2K
7	Parameter C_INTERCONNECT bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_ENDIANNESS bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_ICACHE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ICACHE_USE_FSL bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ICACHE_BASEADDR bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_ICACHE_HIGHADDR bound to: 1073741823 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_DCACHE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DCACHE_USE_FSL bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DCACHE_BASEADDR bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_DCACHE_HIGHADDR bound to: 1073741823 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DATA_SIZE bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_NUMBER_OF_PC_BRK bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_MMU bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_MMU_DTLB_SIZE bound to: 2 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_MMU_ITLB_SIZE bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MMU_ZONES bound to: 2 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_USE_REORDER_INSTR bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
‚
synthesizing module '%s'638*oasys2)
Debug__parameterized02default:default2†
pt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd2default:default2
3952default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_BASE_VECTORS bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AREA_OPTIMIZED bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_BARREL bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_DIV bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_HW_MUL bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_FPU bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USE_MSR_INSTR bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_PCMP_INSTR bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_UNALIGNED_EXCEPTIONS bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ILL_OPCODE_EXCEPTION bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_IBUS_EXCEPTION bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DBUS_EXCEPTION bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_DIV_ZERO_EXCEPTION bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_FPU_EXCEPTION bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_FSL_EXCEPTION bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_USE_EXTENDED_FSL_INSTR bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_FSL_LINKS bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_STREAM_INTERCONNECT bound to: 1 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter C_PVR bound to: 0 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter C_PVR_USER1 bound to: 8'b00000000 
2default:default
W
%s*synth2H
4	Parameter C_PVR_USER2 bound to: 0 - type: integer 
2default:default
R
%s*synth2C
/	Parameter C_MB_VERSION bound to: 8'b00100000 
2default:default
Z
%s*synth2K
7	Parameter C_INTERCONNECT bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_FAULT_TOLERANT bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_ENDIANNESS bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_ICACHE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_ICACHE_USE_FSL bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_DCACHE_USE_WRITEBACK bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_ICACHE_BASEADDR bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_ICACHE_HIGHADDR bound to: 1073741823 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_DCACHE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_DCACHE_USE_FSL bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_DCACHE_BASEADDR bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_DCACHE_HIGHADDR bound to: 1073741823 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DATA_SIZE bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_DEBUG_ENABLED bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_NUMBER_OF_PC_BRK bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_NUMBER_OF_RD_ADDR_BRK bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_NUMBER_OF_WR_ADDR_BRK bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_DEBUG_EVENT_COUNTERS bound to: 5 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DEBUG_LATENCY_COUNTERS bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_DEBUG_COUNTER_WIDTH bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_DEBUG_TRACE_SIZE bound to: 8192 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_DEBUG_PROFILE_SIZE bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_MMU bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_MMU_DTLB_SIZE bound to: 2 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_MMU_ITLB_SIZE bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_MMU_TLB_ACCESS bound to: 3 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_MMU_ZONES bound to: 2 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_MMU_PRIVILEGED_INSTR bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_USE_STACK_PROTECTION bound to: 0 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_USE_REORDER_INSTR bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
 
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
TRUE2default:default2†
pt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd2default:default2
9922default:default8@Z8-4472
 
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
TRUE2default:default2†
pt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd2default:default2
9932default:default8@Z8-4472
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
Q
%s*synth2B
.	Parameter C_STATIC bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000001011 
2default:default
—
synthesizing module '%s'638*oasys2-
MB_SRL16E__parameterized22default:default2—
€t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd2default:default2
1672default:default8@Z8-638
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
Q
%s*synth2B
.	Parameter C_STATIC bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000001011 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000001011 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
Ó
%done synthesizing module '%s' (%s#%s)256*oasys2-
MB_SRL16E__parameterized22default:default2
412default:default2
12default:default2—
€t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd2default:default2
1672default:default8@Z8-256
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
Q
%s*synth2B
.	Parameter C_STATIC bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
—
synthesizing module '%s'638*oasys2-
MB_SRL16E__parameterized42default:default2—
€t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd2default:default2
1672default:default8@Z8-638
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
Q
%s*synth2B
.	Parameter C_STATIC bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
Ó
%done synthesizing module '%s' (%s#%s)256*oasys2-
MB_SRL16E__parameterized42default:default2
412default:default2
12default:default2—
€t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd2default:default2
1672default:default8@Z8-256
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
Q
%s*synth2B
.	Parameter C_STATIC bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b1111111111111111 
2default:default
—
synthesizing module '%s'638*oasys2-
MB_SRL16E__parameterized62default:default2—
€t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd2default:default2
1672default:default8@Z8-638
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
Q
%s*synth2B
.	Parameter C_STATIC bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b1111111111111111 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b1111111111111111 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
Ó
%done synthesizing module '%s' (%s#%s)256*oasys2-
MB_SRL16E__parameterized62default:default2
412default:default2
12default:default2—
€t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd2default:default2
1672default:default8@Z8-256
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
Q
%s*synth2B
.	Parameter C_STATIC bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0011111111111111 
2default:default
—
synthesizing module '%s'638*oasys2-
MB_SRL16E__parameterized82default:default2—
€t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd2default:default2
1672default:default8@Z8-638
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
Q
%s*synth2B
.	Parameter C_STATIC bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0011111111111111 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0011111111111111 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
Ó
%done synthesizing module '%s' (%s#%s)256*oasys2-
MB_SRL16E__parameterized82default:default2
412default:default2
12default:default2—
€t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd2default:default2
1672default:default8@Z8-256
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
Q
%s*synth2B
.	Parameter C_STATIC bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
Q
%s*synth2B
.	Parameter C_STATIC bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
Q
%s*synth2B
.	Parameter C_STATIC bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b1111111111111111 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
Q
%s*synth2B
.	Parameter C_STATIC bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0011111111111111 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
Q
%s*synth2B
.	Parameter C_STATIC bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
Q
%s*synth2B
.	Parameter C_STATIC bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
Q
%s*synth2B
.	Parameter C_STATIC bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0001000001100000 
2default:default
˜
synthesizing module '%s'638*oasys2.
MB_SRL16E__parameterized102default:default2—
€t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd2default:default2
1672default:default8@Z8-638
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
Q
%s*synth2B
.	Parameter C_STATIC bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0001000001100000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0001000001100000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
Ô
%done synthesizing module '%s' (%s#%s)256*oasys2.
MB_SRL16E__parameterized102default:default2
412default:default2
12default:default2—
€t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd2default:default2
1672default:default8@Z8-256
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
Q
%s*synth2B
.	Parameter C_STATIC bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0010000000000000 
2default:default
˜
synthesizing module '%s'638*oasys2.
MB_SRL16E__parameterized122default:default2—
€t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd2default:default2
1672default:default8@Z8-638
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
Q
%s*synth2B
.	Parameter C_STATIC bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0010000000000000 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0010000000000000 
2default:default
N
%s*synth2?
+	Parameter IS_CLK_INVERTED bound to: 1'b0 
2default:default
Ô
%done synthesizing module '%s' (%s#%s)256*oasys2.
MB_SRL16E__parameterized122default:default2
412default:default2
12default:default2—
€t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_primitives.vhd2default:default2
1672default:default8@Z8-256
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
Q
%s*synth2B
.	Parameter C_STATIC bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
X
%s*synth2I
5	Parameter C_USE_SRL16 bound to: yes - type: string 
2default:default
Q
%s*synth2B
.	Parameter C_STATIC bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
Û
default block is never used226*oasys2†
pt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd2default:default2
13532default:default8@Z8-226
¡
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
TRUE2default:default2†
pt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd2default:default2
14472default:default8@Z8-4472
¡
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
TRUE2default:default2†
pt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd2default:default2
14482default:default8@Z8-4472
¡
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
TRUE2default:default2†
pt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd2default:default2
14492default:default8@Z8-4472
¡
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
TRUE2default:default2†
pt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd2default:default2
14502default:default8@Z8-4472
¡
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
TRUE2default:default2†
pt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd2default:default2
14512default:default8@Z8-4472
¡
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
TRUE2default:default2†
pt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd2default:default2
14522default:default8@Z8-4472
¡
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
TRUE2default:default2†
pt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd2default:default2
18122default:default8@Z8-4472
¡
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
TRUE2default:default2†
pt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd2default:default2
18122default:default8@Z8-4472
¡
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
TRUE2default:default2†
pt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd2default:default2
22692default:default8@Z8-4472
¡
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
TRUE2default:default2†
pt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd2default:default2
22702default:default8@Z8-4472
¡
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
TRUE2default:default2†
pt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd2default:default2
24762default:default8@Z8-4472
¡
&Detected and applied attribute %s = %s3620*oasys2
	async_reg2default:default2
TRUE2default:default2†
pt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd2default:default2
24772default:default8@Z8-4472
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
Ç
synthesizing module '%s'638*oasys2)
FDRSE__parameterized02default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
30662default:default8@Z8-638
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
M
%s*synth2>
*	Parameter IS_CE_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_C_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_D_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_R_INVERTED bound to: 1'b0 
2default:default
L
%s*synth2=
)	Parameter IS_S_INVERTED bound to: 1'b0 
2default:default
ƒ
%done synthesizing module '%s' (%s#%s)256*oasys2)
FDRSE__parameterized02default:default2
422default:default2
12default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
30662default:default8@Z8-256
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
C
%s*synth24
 	Parameter INIT bound to: 1'b0 
2default:default
¾
%done synthesizing module '%s' (%s#%s)256*oasys2)
Debug__parameterized02default:default2
432default:default2
12default:default2†
pt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd2default:default2
3952default:default8@Z8-256
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
T
%s*synth2E
1	Parameter C_USE_I_EXT bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_USE_ICACHE bound to: 0 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_DEBUG_ENABLED bound to: 1 - type: bool 
2default:default
T
%s*synth2E
1	Parameter C_USE_I_LMB bound to: 1 - type: bool 
2default:default
Š
synthesizing module '%s'638*oasys2-
instr_mux__parameterized02default:default2Š
tt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/instr_mux.vhd2default:default2
1732default:default8@Z8-638
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
T
%s*synth2E
1	Parameter C_USE_I_EXT bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_USE_ICACHE bound to: 0 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_DEBUG_ENABLED bound to: 1 - type: bool 
2default:default
T
%s*synth2E
1	Parameter C_USE_I_LMB bound to: 1 - type: bool 
2default:default
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_SIZE bound to: 32 - type: integer 
2default:default
†
synthesizing module '%s'638*oasys2+
mux_bus__parameterized02default:default2ˆ
rt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/mux_bus.vhd2default:default2
1762default:default8@Z8-638
U
%s*synth2F
2	Parameter C_TARGET bound to: 17 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_ALLOW_LUT6 bound to: 1 - type: bool 
2default:default
S
%s*synth2D
0	Parameter C_SIZE bound to: 32 - type: integer 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
2default:default
ƒ
%s*synth2t
`	Parameter INIT bound to: 64'b1111111100000000111100001111000011001100110011001010101010101010 
2default:default
Â
%done synthesizing module '%s' (%s#%s)256*oasys2+
mux_bus__parameterized02default:default2
442default:default2
12default:default2ˆ
rt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/mux_bus.vhd2default:default2
1762default:default8@Z8-256
Æ
%done synthesizing module '%s' (%s#%s)256*oasys2-
instr_mux__parameterized02default:default2
452default:default2
12default:default2Š
tt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/instr_mux.vhd2default:default2
1732default:default8@Z8-256
Ò
%done synthesizing module '%s' (%s#%s)256*oasys23
MicroBlaze_Core__parameterized02default:default2
462default:default2
12default:default2
zt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze_core.vhd2default:default2
8652default:default8@Z8-256
È
%done synthesizing module '%s' (%s#%s)256*oasys2.
MicroBlaze__parameterized02default:default2
472default:default2
12default:default2‹
ut:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze.vhd2default:default2
8362default:default8@Z8-256
Ö
%done synthesizing module '%s' (%s#%s)256*oasys2.
microblazer_microblaze_0_02default:default2
482default:default2
12default:default2™
‚t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_microblaze_0_0/synth/microblazer_microblaze_0_0.vhd2default:default2
1152default:default8@Z8-256
õ
synthesizing module '%s'638*oasys29
%microblazer_microblaze_0_axi_periph_02default:default2i
ST:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/hdl/microblazer.vhd2default:default2
11042default:default8@Z8-638
æ
synthesizing module '%s'638*oasys2,
m00_couplers_imp_1C4U3932default:default2i
ST:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/hdl/microblazer.vhd2default:default2
572default:default8@Z8-638
¢
%done synthesizing module '%s' (%s#%s)256*oasys2,
m00_couplers_imp_1C4U3932default:default2
492default:default2
12default:default2i
ST:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/hdl/microblazer.vhd2default:default2
572default:default8@Z8-256
æ
synthesizing module '%s'638*oasys2+
m01_couplers_imp_IIGQMH2default:default2i
ST:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/hdl/microblazer.vhd2default:default2
1582default:default8@Z8-638
¢
%done synthesizing module '%s' (%s#%s)256*oasys2+
m01_couplers_imp_IIGQMH2default:default2
502default:default2
12default:default2i
ST:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/hdl/microblazer.vhd2default:default2
1582default:default8@Z8-256
ç
synthesizing module '%s'638*oasys2,
m02_couplers_imp_1B1OY4Q2default:default2i
ST:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/hdl/microblazer.vhd2default:default2
2592default:default8@Z8-638
£
%done synthesizing module '%s' (%s#%s)256*oasys2,
m02_couplers_imp_1B1OY4Q2default:default2
512default:default2
12default:default2i
ST:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/hdl/microblazer.vhd2default:default2
2592default:default8@Z8-256
æ
synthesizing module '%s'638*oasys2+
s00_couplers_imp_K2G5CL2default:default2i
ST:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/hdl/microblazer.vhd2default:default2
9552default:default8@Z8-638
¢
%done synthesizing module '%s' (%s#%s)256*oasys2+
s00_couplers_imp_K2G5CL2default:default2
522default:default2
12default:default2i
ST:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/hdl/microblazer.vhd2default:default2
9552default:default8@Z8-256
þ
synthesizing module '%s'638*oasys2&
microblazer_xbar_02default:default2†
pt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_xbar_0/synth/microblazer_xbar_0.v2default:default2
572default:default8@Z8-638
§
synthesizing module '%s'638*oasys22
axi_crossbar_v2_1_axi_crossbar2default:default2£
Œt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v2default:default2
542default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
]
%s*synth2N
:	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_NUM_MASTER_SLOTS bound to: 3 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
2default:default
“
%s*synth2ƒ
î	Parameter C_M_AXI_BASE_ADDR bound to: 192'b000000000000000000000000000000000100000000000001000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000001010000000000000000000000 
2default:default
³
%s*synth2£
Ž	Parameter C_M_AXI_ADDR_WIDTH bound to: 96'b000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000001100 
2default:default
[
%s*synth2L
8	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
»
%s*synth2«
–	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
2default:default
º
%s*synth2ª
•	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
2default:default
X
%s*synth2I
5	Parameter C_R_REGISTER bound to: 1 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_S_AXI_SINGLE_THREAD bound to: 1 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 1 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 1 - type: integer 
2default:default
¶
%s*synth2¦
‘	Parameter C_M_AXI_WRITE_ISSUING bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
2default:default
µ
%s*synth2¥
	Parameter C_M_AXI_READ_ISSUING bound to: 96'b000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
2default:default
`
%s*synth2Q
=	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
2default:default
¯
%s*synth2Ÿ
Š	Parameter C_M_AXI_SECURE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
_
%s*synth2P
<	Parameter C_CONNECTIVITY_MODE bound to: 0 - type: integer 
2default:default
†
%s*synth2w
c	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
2default:default
Ž
%s*synth2
k	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ž
%s*synth2
k	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
R
%s*synth2C
/	Parameter P_AXI4 bound to: 0 - type: integer 
2default:default
R
%s*synth2C
/	Parameter P_AXI3 bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter P_AXILITE bound to: 2 - type: integer 
2default:default
O
%s*synth2@
,	Parameter P_AXILITE_SIZE bound to: 3'b010 
2default:default
F
%s*synth27
#	Parameter P_INCR bound to: 2'b01 
2default:default
W
%s*synth2H
4	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 3'b111 
2default:default
V
%s*synth2G
3	Parameter P_M_AXI_SUPPORTS_READ bound to: 3'b111 
2default:default
U
%s*synth2F
2	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
2default:default
T
%s*synth2E
1	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
2default:default
S
%s*synth2D
0	Parameter C_DEBUG bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
2default:default
±
%s*synth2¡
Œ	Parameter P_M_AXI_ERR_MODE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Q
%s*synth2B
.	Parameter P_LEN bound to: 8 - type: integer 
2default:default
R
%s*synth2C
/	Parameter P_LOCK bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter P_FAMILY bound to: artix7 - type: string 
2default:default
©
synthesizing module '%s'638*oasys23
axi_crossbar_v2_1_crossbar_sasd2default:default2¤
t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v2default:default2
792default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
]
%s*synth2N
:	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_NUM_MASTER_SLOTS bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
2default:default
“
%s*synth2ƒ
î	Parameter C_M_AXI_BASE_ADDR bound to: 192'b000000000000000000000000000000000100000000000001000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000001010000000000000000000000 
2default:default
“
%s*synth2ƒ
î	Parameter C_M_AXI_HIGH_ADDR bound to: 192'b000000000000000000000000000000000100000000000001111111111111111100000000000000000000000000000000010000000000000011111111111111110000000000000000000000000000000001000001010000000000111111111111 
2default:default
Ž
%s*synth2
k	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ž
%s*synth2
k	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
2default:default
g
%s*synth2X
D	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
2default:default
T
%s*synth2E
1	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
2default:default
W
%s*synth2H
4	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 3'b111 
2default:default
V
%s*synth2G
3	Parameter C_M_AXI_SUPPORTS_READ bound to: 3'b111 
2default:default
`
%s*synth2Q
=	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
2default:default
¯
%s*synth2Ÿ
Š	Parameter C_M_AXI_SECURE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
±
%s*synth2¡
Œ	Parameter C_M_AXI_ERR_MODE bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
X
%s*synth2I
5	Parameter C_R_REGISTER bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
2default:default
S
%s*synth2D
0	Parameter C_DEBUG bound to: 1 - type: integer 
2default:default
R
%s*synth2C
/	Parameter P_AXI4 bound to: 0 - type: integer 
2default:default
R
%s*synth2C
/	Parameter P_AXI3 bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter P_AXILITE bound to: 2 - type: integer 
2default:default
a
%s*synth2R
>	Parameter P_NUM_MASTER_SLOTS_DE bound to: 4 - type: integer 
2default:default
b
%s*synth2S
?	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 2 - type: integer 
2default:default
e
%s*synth2V
B	Parameter P_NUM_MASTER_SLOTS_DE_LOG bound to: 2 - type: integer 
2default:default
a
%s*synth2R
>	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter P_AXI_AUSER_WIDTH bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter P_AMESG_WIDTH bound to: 64 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter P_BMESG_WIDTH bound to: 3 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter P_RMESG_WIDTH bound to: 36 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter P_WMESG_WIDTH bound to: 39 - type: integer 
2default:default
]
%s*synth2N
:	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
2default:default
P
%s*synth2A
-	Parameter P_M_SECURE_MASK bound to: 3'b000 
2default:default
Q
%s*synth2B
.	Parameter P_M_AXILITE_MASK bound to: 3'b000 
2default:default
G
%s*synth28
$	Parameter P_FIXED bound to: 2'b00 
2default:default
T
%s*synth2E
1	Parameter P_BYPASS bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter P_LIGHTWT bound to: 7 - type: integer 
2default:default
W
%s*synth2H
4	Parameter P_FULLY_REG bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter P_R_REG_CONFIG bound to: 1 - type: integer 
2default:default
H
%s*synth29
%	Parameter P_DECERR bound to: 2'b11 
2default:default
±
synthesizing module '%s'638*oasys27
#axi_crossbar_v2_1_addr_arbiter_sasd2default:default2¨
‘t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v2default:default2
652default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
S
%s*synth2D
0	Parameter C_NUM_S bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AMESG_WIDTH bound to: 64 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_GRANT_ENC bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ARB_PRIORITY bound to: 0 - type: integer 
2default:default
J
%s*synth2;
'	Parameter P_PRIO_MASK bound to: 1'b0 
2default:default
í
%done synthesizing module '%s' (%s#%s)256*oasys27
#axi_crossbar_v2_1_addr_arbiter_sasd2default:default2
532default:default2
12default:default2¨
‘t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_addr_arbiter_sasd.v2default:default2
652default:default8@Z8-256
§
synthesizing module '%s'638*oasys22
axi_crossbar_v2_1_addr_decoder2default:default2£
Œt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v2default:default2
692default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_NUM_TARGETS bound to: 3 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_NUM_TARGETS_LOG bound to: 2 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_NUM_RANGES bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_TARGET_ENC bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_TARGET_HOT bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_REGION_ENC bound to: 1 - type: integer 
2default:default

%s*synth2ý
è	Parameter C_BASE_ADDR bound to: 192'b000000000000000000000000000000000100000000000001000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000001010000000000000000000000 
2default:default

%s*synth2ý
è	Parameter C_HIGH_ADDR bound to: 192'b000000000000000000000000000000000100000000000001111111111111111100000000000000000000000000000000010000000000000011111111111111110000000000000000000000000000000001000001010000000000111111111111 
2default:default
O
%s*synth2@
,	Parameter C_TARGET_QUAL bound to: 4'b0111 
2default:default
X
%s*synth2I
5	Parameter C_RESOLUTION bound to: 2 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
2default:default
Ã
synthesizing module '%s'638*oasys2=
)generic_baseblocks_v2_1_comparator_static2default:default2´
t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v2default:default2
612default:default8@Z8-638
U
%s*synth2F
2	Parameter C_FAMILY bound to: rtl - type: string 
2default:default
d
%s*synth2U
A	Parameter C_VALUE bound to: 30'b010000010100000000000000000000 
2default:default
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_NUM_LUT bound to: 5 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
2default:default
³
synthesizing module '%s'638*oasys25
!generic_baseblocks_v2_1_carry_and2default:default2¬
•t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_carry_and.v2default:default2
622default:default8@Z8-638
U
%s*synth2F
2	Parameter C_FAMILY bound to: rtl - type: string 
2default:default
ï
%done synthesizing module '%s' (%s#%s)256*oasys25
!generic_baseblocks_v2_1_carry_and2default:default2
542default:default2
12default:default2¬
•t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_carry_and.v2default:default2
622default:default8@Z8-256
ÿ
%done synthesizing module '%s' (%s#%s)256*oasys2=
)generic_baseblocks_v2_1_comparator_static2default:default2
552default:default2
12default:default2´
t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v2default:default2
612default:default8@Z8-256
Ó
synthesizing module '%s'638*oasys2M
9generic_baseblocks_v2_1_comparator_static__parameterized02default:default2´
t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v2default:default2
612default:default8@Z8-638
U
%s*synth2F
2	Parameter C_FAMILY bound to: rtl - type: string 
2default:default
d
%s*synth2U
A	Parameter C_VALUE bound to: 30'b010000000000000000000000000000 
2default:default
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_NUM_LUT bound to: 5 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
2default:default

%done synthesizing module '%s' (%s#%s)256*oasys2M
9generic_baseblocks_v2_1_comparator_static__parameterized02default:default2
552default:default2
12default:default2´
t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v2default:default2
612default:default8@Z8-256
Ó
synthesizing module '%s'638*oasys2M
9generic_baseblocks_v2_1_comparator_static__parameterized12default:default2´
t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v2default:default2
612default:default8@Z8-638
U
%s*synth2F
2	Parameter C_FAMILY bound to: rtl - type: string 
2default:default
d
%s*synth2U
A	Parameter C_VALUE bound to: 30'b010000000000000100000000000000 
2default:default
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_NUM_LUT bound to: 5 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
2default:default

%done synthesizing module '%s' (%s#%s)256*oasys2M
9generic_baseblocks_v2_1_comparator_static__parameterized12default:default2
552default:default2
12default:default2´
t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v2default:default2
612default:default8@Z8-256
ã
%done synthesizing module '%s' (%s#%s)256*oasys22
axi_crossbar_v2_1_addr_decoder2default:default2
562default:default2
12default:default2£
Œt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_addr_decoder.v2default:default2
692default:default8@Z8-256
Ÿ
synthesizing module '%s'638*oasys2.
axi_crossbar_v2_1_splitter2default:default2Ÿ
ˆt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_splitter.v2default:default2
722default:default8@Z8-638
S
%s*synth2D
0	Parameter C_NUM_M bound to: 3 - type: integer 
2default:default
Û
%done synthesizing module '%s' (%s#%s)256*oasys2.
axi_crossbar_v2_1_splitter2default:default2
572default:default2
12default:default2Ÿ
ˆt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_splitter.v2default:default2
722default:default8@Z8-256
¯
synthesizing module '%s'638*oasys2>
*axi_crossbar_v2_1_splitter__parameterized02default:default2Ÿ
ˆt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_splitter.v2default:default2
722default:default8@Z8-638
S
%s*synth2D
0	Parameter C_NUM_M bound to: 2 - type: integer 
2default:default
ë
%done synthesizing module '%s' (%s#%s)256*oasys2>
*axi_crossbar_v2_1_splitter__parameterized02default:default2
572default:default2
12default:default2Ÿ
ˆt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_splitter.v2default:default2
722default:default8@Z8-256
¯
synthesizing module '%s'638*oasys23
generic_baseblocks_v2_1_mux_enc2default:default2ª
“t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v2default:default2
632default:default8@Z8-638
U
%s*synth2F
2	Parameter C_FAMILY bound to: rtl - type: string 
2default:default
S
%s*synth2D
0	Parameter C_RATIO bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
2default:default
ë
%done synthesizing module '%s' (%s#%s)256*oasys23
generic_baseblocks_v2_1_mux_enc2default:default2
582default:default2
12default:default2ª
“t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v2default:default2
632default:default8@Z8-256
¿
synthesizing module '%s'638*oasys2C
/generic_baseblocks_v2_1_mux_enc__parameterized02default:default2ª
“t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v2default:default2
632default:default8@Z8-638
U
%s*synth2F
2	Parameter C_FAMILY bound to: rtl - type: string 
2default:default
S
%s*synth2D
0	Parameter C_RATIO bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_SEL_WIDTH bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DATA_WIDTH bound to: 1 - type: integer 
2default:default
û
%done synthesizing module '%s' (%s#%s)256*oasys2C
/generic_baseblocks_v2_1_mux_enc__parameterized02default:default2
582default:default2
12default:default2ª
“t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v2default:default2
632default:default8@Z8-256
¿
synthesizing module '%s'638*oasys2C
/generic_baseblocks_v2_1_mux_enc__parameterized12default:default2ª
“t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v2default:default2
632default:default8@Z8-638
U
%s*synth2F
2	Parameter C_FAMILY bound to: rtl - type: string 
2default:default
S
%s*synth2D
0	Parameter C_RATIO bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
2default:default
û
%done synthesizing module '%s' (%s#%s)256*oasys2C
/generic_baseblocks_v2_1_mux_enc__parameterized12default:default2
582default:default2
12default:default2ª
“t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v2default:default2
632default:default8@Z8-256
Ç
synthesizing module '%s'638*oasys2?
+axi_register_slice_v2_1_axic_register_slice2default:default2¶
Ÿt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_REG_CONFIG bound to: 1 - type: integer 
2default:default
ƒ
%done synthesizing module '%s' (%s#%s)256*oasys2?
+axi_register_slice_v2_1_axic_register_slice2default:default2
592default:default2
12default:default2¶
Ÿt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
622default:default8@Z8-256
¿
synthesizing module '%s'638*oasys2C
/generic_baseblocks_v2_1_mux_enc__parameterized22default:default2ª
“t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v2default:default2
632default:default8@Z8-638
U
%s*synth2F
2	Parameter C_FAMILY bound to: rtl - type: string 
2default:default
S
%s*synth2D
0	Parameter C_RATIO bound to: 4 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_SEL_WIDTH bound to: 2 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_DATA_WIDTH bound to: 3 - type: integer 
2default:default
û
%done synthesizing module '%s' (%s#%s)256*oasys2C
/generic_baseblocks_v2_1_mux_enc__parameterized22default:default2
592default:default2
12default:default2ª
“t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/e185049c/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v2default:default2
632default:default8@Z8-256
§
synthesizing module '%s'638*oasys22
axi_crossbar_v2_1_decerr_slave2default:default2£
Œt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v2default:default2
642default:default8@Z8-638
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
2default:default
R
%s*synth2C
/	Parameter C_RESP bound to: 3 - type: integer 
2default:default
L
%s*synth2=
)	Parameter P_WRITE_IDLE bound to: 2'b00 
2default:default
L
%s*synth2=
)	Parameter P_WRITE_DATA bound to: 2'b01 
2default:default
L
%s*synth2=
)	Parameter P_WRITE_RESP bound to: 2'b10 
2default:default
J
%s*synth2;
'	Parameter P_READ_IDLE bound to: 1'b0 
2default:default
J
%s*synth2;
'	Parameter P_READ_DATA bound to: 1'b1 
2default:default
R
%s*synth2C
/	Parameter P_AXI4 bound to: 0 - type: integer 
2default:default
R
%s*synth2C
/	Parameter P_AXI3 bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter P_AXILITE bound to: 2 - type: integer 
2default:default
ã
%done synthesizing module '%s' (%s#%s)256*oasys22
axi_crossbar_v2_1_decerr_slave2default:default2
602default:default2
12default:default2£
Œt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v2default:default2
642default:default8@Z8-256
å
%done synthesizing module '%s' (%s#%s)256*oasys23
axi_crossbar_v2_1_crossbar_sasd2default:default2
612default:default2
12default:default2¤
t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_crossbar_sasd.v2default:default2
792default:default8@Z8-256
ã
%done synthesizing module '%s' (%s#%s)256*oasys22
axi_crossbar_v2_1_axi_crossbar2default:default2
622default:default2
12default:default2£
Œt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_axi_crossbar.v2default:default2
542default:default8@Z8-256
º
%done synthesizing module '%s' (%s#%s)256*oasys2&
microblazer_xbar_02default:default2
632default:default2
12default:default2†
pt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_xbar_0/synth/microblazer_xbar_0.v2default:default2
572default:default8@Z8-256
±
%done synthesizing module '%s' (%s#%s)256*oasys29
%microblazer_microblaze_0_axi_periph_02default:default2
642default:default2
12default:default2i
ST:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/hdl/microblazer.vhd2default:default2
11042default:default8@Z8-256
ó
synthesizing module '%s'638*oasys28
$microblaze_0_local_memory_imp_Z0DGSF2default:default2i
ST:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/hdl/microblazer.vhd2default:default2
3432default:default8@Z8-638
«
synthesizing module '%s'638*oasys24
 microblazer_dlmb_bram_if_cntlr_02default:default2¥
Žt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_dlmb_bram_if_cntlr_0/synth/microblazer_dlmb_bram_if_cntlr_0.vhd2default:default2
842default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
i
%s*synth2Z
F	Parameter C_HIGHADDR bound to: 32'b00000000000000000001111111111111 
2default:default
i
%s*synth2Z
F	Parameter C_BASEADDR bound to: 32'b00000000000000000000000000000000 
2default:default
e
%s*synth2V
B	Parameter C_MASK bound to: 32'b01000000000000000000000000000000 
2default:default
f
%s*synth2W
C	Parameter C_MASK1 bound to: 32'b00000000100000000000000000000000 
2default:default
f
%s*synth2W
C	Parameter C_MASK2 bound to: 32'b00000000100000000000000000000000 
2default:default
f
%s*synth2W
C	Parameter C_MASK3 bound to: 32'b00000000100000000000000000000000 
2default:default
Y
%s*synth2J
6	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter C_ECC bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_INTERCONNECT bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_NUM_LMB bound to: 1 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
2default:default
¢
synthesizing module '%s'638*oasys25
!lmb_bram_if_cntlr__parameterized02default:default2š
ƒt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/816dc01c/hdl/vhdl/lmb_bram_if_cntlr.vhd2default:default2
2192default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_HIGHADDR bound to: 8191 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_BASEADDR bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_MASK bound to: 1073741824 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MASK1 bound to: 8388608 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MASK2 bound to: 8388608 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MASK3 bound to: 8388608 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter C_ECC bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_INTERCONNECT bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_NUM_LMB bound to: 1 - type: integer 
2default:default
t
%s*synth2e
Q	Parameter C_S_AXI_CTRL_BASEADDR bound to: 32'b11111111111111111111111111111111 
2default:default
t
%s*synth2e
Q	Parameter C_S_AXI_CTRL_HIGHADDR bound to: 32'b00000000000000000000000000000000 
2default:default
d
%s*synth2U
A	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_BASEADDR bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_MASK bound to: 1073741824 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MASK1 bound to: 8388608 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MASK2 bound to: 8388608 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MASK3 bound to: 8388608 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_NUM_LMB bound to: 1 - type: integer 
2default:default

synthesizing module '%s'638*oasys2+
lmb_mux__parameterized02default:default2
yt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/816dc01c/hdl/vhdl/lmb_mux.vhd2default:default2
1722default:default8@Z8-638
V
%s*synth2G
3	Parameter C_BASEADDR bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_MASK bound to: 1073741824 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MASK1 bound to: 8388608 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MASK2 bound to: 8388608 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MASK3 bound to: 8388608 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_NUM_LMB bound to: 1 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter C_AW bound to: 32 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter C_BAR bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_MASK bound to: 1073741824 - type: integer 
2default:default
ž
synthesizing module '%s'638*oasys27
#lmb_bram_if_cntlr_v4_0_pselect_mask2default:default2”
~t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/816dc01c/hdl/vhdl/pselect_mask.vhd2default:default2
1102default:default8@Z8-638
Q
%s*synth2B
.	Parameter C_AW bound to: 32 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter C_BAR bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_MASK bound to: 1073741824 - type: integer 
2default:default
Ú
%done synthesizing module '%s' (%s#%s)256*oasys27
#lmb_bram_if_cntlr_v4_0_pselect_mask2default:default2
652default:default2
12default:default2”
~t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/816dc01c/hdl/vhdl/pselect_mask.vhd2default:default2
1102default:default8@Z8-256
É
%done synthesizing module '%s' (%s#%s)256*oasys2+
lmb_mux__parameterized02default:default2
662default:default2
12default:default2
yt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/816dc01c/hdl/vhdl/lmb_mux.vhd2default:default2
1722default:default8@Z8-256
Þ
%done synthesizing module '%s' (%s#%s)256*oasys25
!lmb_bram_if_cntlr__parameterized02default:default2
672default:default2
12default:default2š
ƒt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/816dc01c/hdl/vhdl/lmb_bram_if_cntlr.vhd2default:default2
2192default:default8@Z8-256
ç
%done synthesizing module '%s' (%s#%s)256*oasys24
 microblazer_dlmb_bram_if_cntlr_02default:default2
682default:default2
12default:default2¥
Žt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_dlmb_bram_if_cntlr_0/synth/microblazer_dlmb_bram_if_cntlr_0.vhd2default:default2
842default:default8@Z8-256
Œ
synthesizing module '%s'638*oasys2*
microblazer_dlmb_v10_02default:default2
zt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_dlmb_v10_0/synth/microblazer_dlmb_v10_0.vhd2default:default2
892default:default8@Z8-638
\
%s*synth2M
9	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
2default:default
ƒ
synthesizing module '%s'638*oasys2+
lmb_v10__parameterized02default:default2…
ot:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/lmb_v10_v3_0/512cab7c/hdl/vhdl/lmb_v10.vhd2default:default2
1442default:default8@Z8-638
\
%s*synth2M
9	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
2default:default
µ
synthesizing module '%s'638*oasys2
FDS2default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
31372default:default8@Z8-638
C
%s*synth24
 	Parameter INIT bound to: 1'b1 
2default:default
ñ
%done synthesizing module '%s' (%s#%s)256*oasys2
FDS2default:default2
692default:default2
12default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
31372default:default8@Z8-256
¿
%done synthesizing module '%s' (%s#%s)256*oasys2+
lmb_v10__parameterized02default:default2
702default:default2
12default:default2…
ot:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/lmb_v10_v3_0/512cab7c/hdl/vhdl/lmb_v10.vhd2default:default2
1442default:default8@Z8-256
È
%done synthesizing module '%s' (%s#%s)256*oasys2*
microblazer_dlmb_v10_02default:default2
712default:default2
12default:default2
zt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_dlmb_v10_0/synth/microblazer_dlmb_v10_0.vhd2default:default2
892default:default8@Z8-256
«
synthesizing module '%s'638*oasys24
 microblazer_ilmb_bram_if_cntlr_02default:default2¥
Žt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_ilmb_bram_if_cntlr_0/synth/microblazer_ilmb_bram_if_cntlr_0.vhd2default:default2
842default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
i
%s*synth2Z
F	Parameter C_HIGHADDR bound to: 32'b00000000000000000001111111111111 
2default:default
i
%s*synth2Z
F	Parameter C_BASEADDR bound to: 32'b00000000000000000000000000000000 
2default:default
e
%s*synth2V
B	Parameter C_MASK bound to: 32'b00000000000000000000000000000000 
2default:default
f
%s*synth2W
C	Parameter C_MASK1 bound to: 32'b00000000100000000000000000000000 
2default:default
f
%s*synth2W
C	Parameter C_MASK2 bound to: 32'b00000000100000000000000000000000 
2default:default
f
%s*synth2W
C	Parameter C_MASK3 bound to: 32'b00000000100000000000000000000000 
2default:default
Y
%s*synth2J
6	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter C_ECC bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_INTERCONNECT bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_NUM_LMB bound to: 1 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
2default:default
¢
synthesizing module '%s'638*oasys25
!lmb_bram_if_cntlr__parameterized22default:default2š
ƒt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/816dc01c/hdl/vhdl/lmb_bram_if_cntlr.vhd2default:default2
2192default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_HIGHADDR bound to: 8191 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_BASEADDR bound to: 0 - type: integer 
2default:default
R
%s*synth2C
/	Parameter C_MASK bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MASK1 bound to: 8388608 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MASK2 bound to: 8388608 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MASK3 bound to: 8388608 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter C_ECC bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_INTERCONNECT bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_FAULT_INJECT bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_CE_FAILING_REGISTERS bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_UE_FAILING_REGISTERS bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ECC_STATUS_REGISTERS bound to: 0 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_ECC_ONOFF_REGISTER bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_CE_COUNTER_WIDTH bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_WRITE_ACCESS bound to: 2 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_NUM_LMB bound to: 1 - type: integer 
2default:default
t
%s*synth2e
Q	Parameter C_S_AXI_CTRL_BASEADDR bound to: 32'b11111111111111111111111111111111 
2default:default
t
%s*synth2e
Q	Parameter C_S_AXI_CTRL_HIGHADDR bound to: 32'b00000000000000000000000000000000 
2default:default
d
%s*synth2U
A	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_BASEADDR bound to: 0 - type: integer 
2default:default
R
%s*synth2C
/	Parameter C_MASK bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MASK1 bound to: 8388608 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MASK2 bound to: 8388608 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MASK3 bound to: 8388608 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_NUM_LMB bound to: 1 - type: integer 
2default:default

synthesizing module '%s'638*oasys2+
lmb_mux__parameterized22default:default2
yt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/816dc01c/hdl/vhdl/lmb_mux.vhd2default:default2
1722default:default8@Z8-638
V
%s*synth2G
3	Parameter C_BASEADDR bound to: 0 - type: integer 
2default:default
R
%s*synth2C
/	Parameter C_MASK bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MASK1 bound to: 8388608 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MASK2 bound to: 8388608 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_MASK3 bound to: 8388608 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_NUM_LMB bound to: 1 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter C_AW bound to: 32 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter C_BAR bound to: 0 - type: integer 
2default:default
R
%s*synth2C
/	Parameter C_MASK bound to: 0 - type: integer 
2default:default
®
synthesizing module '%s'638*oasys2G
3lmb_bram_if_cntlr_v4_0_pselect_mask__parameterized02default:default2”
~t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/816dc01c/hdl/vhdl/pselect_mask.vhd2default:default2
1102default:default8@Z8-638
Q
%s*synth2B
.	Parameter C_AW bound to: 32 - type: integer 
2default:default
Q
%s*synth2B
.	Parameter C_BAR bound to: 0 - type: integer 
2default:default
R
%s*synth2C
/	Parameter C_MASK bound to: 0 - type: integer 
2default:default
ê
%done synthesizing module '%s' (%s#%s)256*oasys2G
3lmb_bram_if_cntlr_v4_0_pselect_mask__parameterized02default:default2
712default:default2
12default:default2”
~t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/816dc01c/hdl/vhdl/pselect_mask.vhd2default:default2
1102default:default8@Z8-256
É
%done synthesizing module '%s' (%s#%s)256*oasys2+
lmb_mux__parameterized22default:default2
712default:default2
12default:default2
yt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/816dc01c/hdl/vhdl/lmb_mux.vhd2default:default2
1722default:default8@Z8-256
Þ
%done synthesizing module '%s' (%s#%s)256*oasys25
!lmb_bram_if_cntlr__parameterized22default:default2
712default:default2
12default:default2š
ƒt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/lmb_bram_if_cntlr_v4_0/816dc01c/hdl/vhdl/lmb_bram_if_cntlr.vhd2default:default2
2192default:default8@Z8-256
ç
%done synthesizing module '%s' (%s#%s)256*oasys24
 microblazer_ilmb_bram_if_cntlr_02default:default2
722default:default2
12default:default2¥
Žt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_ilmb_bram_if_cntlr_0/synth/microblazer_ilmb_bram_if_cntlr_0.vhd2default:default2
842default:default8@Z8-256
Œ
synthesizing module '%s'638*oasys2*
microblazer_ilmb_v10_02default:default2
zt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_ilmb_v10_0/synth/microblazer_ilmb_v10_0.vhd2default:default2
892default:default8@Z8-638
\
%s*synth2M
9	Parameter C_LMB_NUM_SLAVES bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_LMB_DWIDTH bound to: 32 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_LMB_AWIDTH bound to: 32 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_EXT_RESET_HIGH bound to: 1 - type: integer 
2default:default
È
%done synthesizing module '%s' (%s#%s)256*oasys2*
microblazer_ilmb_v10_02default:default2
732default:default2
12default:default2
zt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_ilmb_v10_0/synth/microblazer_ilmb_v10_0.vhd2default:default2
892default:default8@Z8-256
Œ
synthesizing module '%s'638*oasys2*
microblazer_lmb_bram_02default:default2
zt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_lmb_bram_0/synth/microblazer_lmb_bram_0.vhd2default:default2
782default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
_
%s*synth2P
<	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
2default:default
]
%s*synth2N
:	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
2default:default
\
%s*synth2M
9	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AXI_TYPE bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
2default:default
X
%s*synth2I
5	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_ALGORITHM bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
2default:default
o
%s*synth2`
L	Parameter C_INIT_FILE bound to: microblazer_lmb_bram_0.mem - type: string 
2default:default
^
%s*synth2O
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTA bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_INITA_VAL bound to: 0 - type: string 
2default:default
U
%s*synth2F
2	Parameter C_HAS_ENA bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WRITE_DEPTH_A bound to: 2048 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_READ_DEPTH_A bound to: 2048 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTB bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_INITB_VAL bound to: 0 - type: string 
2default:default
U
%s*synth2F
2	Parameter C_HAS_ENB bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WRITE_DEPTH_B bound to: 2048 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_READ_DEPTH_B bound to: 2048 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
X
%s*synth2I
5	Parameter C_COMMON_CLK bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_COUNT_36K_BRAM bound to: 2 - type: string 
2default:default
[
%s*synth2L
8	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
2default:default
ˆ
%s*synth2y
e	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     10.7492 mW - type: string 
2default:default
”
synthesizing module '%s'638*oasys24
 blk_mem_gen_v8_2__parameterized02default:default2
wt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_v8_2.vhd2default:default2
2572default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
_
%s*synth2P
<	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
2default:default
]
%s*synth2N
:	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
2default:default
\
%s*synth2M
9	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AXI_TYPE bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
2default:default
X
%s*synth2I
5	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_ALGORITHM bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
2default:default
o
%s*synth2`
L	Parameter C_INIT_FILE bound to: microblazer_lmb_bram_0.mem - type: string 
2default:default
^
%s*synth2O
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTA bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_INITA_VAL bound to: 0 - type: string 
2default:default
U
%s*synth2F
2	Parameter C_HAS_ENA bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WRITE_DEPTH_A bound to: 2048 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_READ_DEPTH_A bound to: 2048 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTB bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_INITB_VAL bound to: 0 - type: string 
2default:default
U
%s*synth2F
2	Parameter C_HAS_ENB bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WRITE_DEPTH_B bound to: 2048 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_READ_DEPTH_B bound to: 2048 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
X
%s*synth2I
5	Parameter C_COMMON_CLK bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_COUNT_36K_BRAM bound to: 2 - type: string 
2default:default
[
%s*synth2L
8	Parameter C_COUNT_18K_BRAM bound to: 0 - type: string 
2default:default
ˆ
%s*synth2y
e	Parameter C_EST_POWER_SUMMARY bound to: Estimated Power for IP     :     10.7492 mW - type: string 
2default:default

synthesizing module '%s'638*oasys2*
blk_mem_gen_v8_2_synth2default:default2“
}t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_v8_2_synth.vhd2default:default2
3162default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
_
%s*synth2P
<	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
2default:default
]
%s*synth2N
:	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
2default:default
\
%s*synth2M
9	Parameter C_INTERFACE_TYPE bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_AXI_TYPE bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_AXI_SLAVE_TYPE bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_AXI_ID bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_ALGORITHM bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
2default:default
W
%s*synth2H
4	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
2default:default
o
%s*synth2`
L	Parameter C_INIT_FILE bound to: microblazer_lmb_bram_0.mem - type: string 
2default:default
^
%s*synth2O
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_RST_TYPE bound to: sync - type: string 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTA bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_INITA_VAL bound to: 0 - type: string 
2default:default
U
%s*synth2F
2	Parameter C_HAS_ENA bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WRITE_DEPTH_A bound to: 2048 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_READ_DEPTH_A bound to: 2048 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ADDRA_WIDTH bound to: 32 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTB bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_INITB_VAL bound to: 0 - type: string 
2default:default
U
%s*synth2F
2	Parameter C_HAS_ENB bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WRITE_DEPTH_B bound to: 2048 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_READ_DEPTH_B bound to: 2048 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ADDRB_WIDTH bound to: 32 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
X
%s*synth2I
5	Parameter C_COMMON_CLK bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
2default:default
‚
synthesizing module '%s'638*oasys2#
blk_mem_gen_top2default:default2Œ
vt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_top.vhd2default:default2
4442default:default8@Z8-638
]
%s*synth2N
:	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex6 - type: string 
2default:default
_
%s*synth2P
<	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
2default:default
]
%s*synth2N
:	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_ALGORITHM bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_ALGORITHM_i bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_PRIM_TYPE bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_PRIM_TYPE_i bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
2default:default
^
%s*synth2O
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_RST_TYPE bound to: sync - type: string 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTA bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_INITA_VAL bound to: 0 - type: string 
2default:default
]
%s*synth2N
:	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
2default:default
U
%s*synth2F
2	Parameter C_HAS_ENA bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_USE_BYTE_WEA_ALGO bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BYTE_WEA_i bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WRITE_DEPTH_A bound to: 2048 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_READ_DEPTH_A bound to: 2048 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ADDRA_WIDTH bound to: 11 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTB bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_INITB_VAL bound to: 0 - type: string 
2default:default
U
%s*synth2F
2	Parameter C_HAS_ENB bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_USE_BYTE_WEB_ALGO bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BYTE_WEB_i bound to: 0 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_WRITE_DEPTH_B bound to: 2048 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_READ_DEPTH_B bound to: 2048 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ADDRB_WIDTH bound to: 11 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_MUX_PIPELINE_STAGES bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_EN_ECC_PIPE bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_EN_SLEEP_PIN bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
X
%s*synth2I
5	Parameter C_COMMON_CLK bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_DISABLE_WARN_BHV_COLL bound to: 0 - type: integer 
2default:default
d
%s*synth2U
A	Parameter C_DISABLE_WARN_BHV_RANGE bound to: 0 - type: integer 
2default:default
Š
synthesizing module '%s'638*oasys2'
blk_mem_input_block2default:default2
zt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_input_block.vhd2default:default2
3922default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex6 - type: string 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 2 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTA bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_RSTA_WIDTH bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_ENA bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_REGCEA_WIDTH bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEA_WIDTH bound to: 4 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_WEA_I_WIDTH bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WRITE_WIDTH_A_CORE bound to: 32 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ADDRA_WIDTH bound to: 11 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_ADDRA_WIDTH_CORE bound to: 11 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTB bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_RSTB_WIDTH bound to: 1 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_HAS_ENB bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_REGCEB_WIDTH bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEB_WIDTH bound to: 4 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_WEB_I_WIDTH bound to: 4 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_WRITE_WIDTH_B_CORE bound to: 32 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ADDRB_WIDTH bound to: 11 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_ADDRB_WIDTH_CORE bound to: 11 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_MUX_PIPELINE_STAGES_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_MUX_PIPELINE_STAGES_B bound to: 0 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_HAS_SOFTECC_INPUT_REGS_A bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_HAS_INJECTERR bound to: 0 - type: integer 
2default:default
Æ
%done synthesizing module '%s' (%s#%s)256*oasys2'
blk_mem_input_block2default:default2
742default:default2
12default:default2
zt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_input_block.vhd2default:default2
3922default:default8@Z8-256
”
synthesizing module '%s'638*oasys2,
blk_mem_gen_generic_cstr2default:default2•
t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_generic_cstr.vhd2default:default2
4502default:default8@Z8-638
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex6 - type: string 
2default:default
_
%s*synth2P
<	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
2default:default
]
%s*synth2N
:	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
]
%s*synth2N
:	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_PRIM_TYPE_i bound to: 1 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USER_WIDTH bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USER_DEPTH bound to: 2048 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_TOTAL_PRIMS bound to: 2 - type: integer 
2default:default
a
%s*synth2R
>	Parameter C_DEPTH_RESOLUTION bound to: 2048 - type: integer 
2default:default
¤@
%s*synth2”@
ÿ?	Parameter C_START_WIDTH bound to: 320000'b0000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002default:default
;
%s*synth2,
... (message truncated)
2default:default
¤@
%s*synth2”@
ÿ?	Parameter C_START_DEPTH bound to: 320000'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002default:default
;
%s*synth2,
... (message truncated)
2default:default
¤@
%s*synth2”@
ÿ?	Parameter C_PRIM_WIDTH bound to: 320000'b00000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002default:default
;
%s*synth2,
... (message truncated)
2default:default
¤@
%s*synth2”@
ÿ?	Parameter C_PRIM_DEPTH bound to: 320000'b00000000000000000000100000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002default:default
;
%s*synth2,
... (message truncated)
2default:default
¤@
%s*synth2”@
ÿ?	Parameter C_USED_WIDTH bound to: 320000'b00000000000000000000000000010000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002default:default
;
%s*synth2,
... (message truncated)
2default:default
\
%s*synth2M
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
2default:default
^
%s*synth2O
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_RST_TYPE bound to: sync - type: string 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTA bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_RSTA_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_INITA_VAL bound to: 0 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEA bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_REGCEA_WIDTH bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BYTE_WEA_i bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WE_WIDTH_A bound to: 4 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WA bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RA bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_WIDTH_A bound to: 11 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTB bound to: 1 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_RSTB_WIDTH bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_INITB_VAL bound to: 0 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_HAS_REGCEB bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_REGCEB_WIDTH bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BYTE_WEB_i bound to: 0 - type: integer 
2default:default
X
%s*synth2I
5	Parameter C_WE_WIDTH_B bound to: 4 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_B bound to: 32 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WB bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RB bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_WIDTH_B bound to: 11 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_MUX_PIPELINE_STAGES_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_MUX_PIPELINE_STAGES_B bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
2default:default
V
%s*synth2G
3	Parameter C_EN_ECC_PIPE bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_EN_SLEEP_PIN bound to: 0 - type: bool 
2default:default
b
%s*synth2S
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default

synthesizing module '%s'638*oasys2*
blk_mem_gen_prim_width2default:default2“
}t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-638
]
%s*synth2N
:	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex6 - type: string 
2default:default
_
%s*synth2P
<	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
2default:default
]
%s*synth2N
:	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USER_WIDTH bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USER_DEPTH bound to: 2048 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_START_WIDTH bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_START_DEPTH bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_PRIM_WIDTH bound to: 16 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_PRIM_DEPTH bound to: 2048 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USED_WIDTH bound to: 16 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
2default:default
^
%s*synth2O
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_RST_TYPE bound to: sync - type: string 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTA bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_INITA_VAL bound to: 16'b0000000000000000 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEA_WIDTH bound to: 2 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WA bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RA bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_WIDTH_A bound to: 11 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTB bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_INITB_VAL bound to: 16'b0000000000000000 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEB_WIDTH bound to: 2 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WB bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RB bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_WIDTH_B bound to: 11 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
2default:default
V
%s*synth2G
3	Parameter C_EN_ECC_PIPE bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_EN_SLEEP_PIN bound to: 0 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_COMMON_CLK bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
_
%s*synth2P
<	Parameter C_MEM_ADDR_WIDTH_A bound to: 11 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_MEM_ADDR_WIDTH_B bound to: 11 - type: integer 
2default:default
æ
null assignment ignored3449*oasys2“
}t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10422default:default8@Z8-3919
æ
null assignment ignored3449*oasys2“
}t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10432default:default8@Z8-3919
”
synthesizing module '%s'638*oasys2,
blk_mem_gen_prim_wrapper2default:default2•
t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-638
]
%s*synth2N
:	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
]
%s*synth2N
:	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USER_WIDTH bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USER_DEPTH bound to: 2048 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_START_WIDTH bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_START_DEPTH bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_PRIM_WIDTH bound to: 18 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_PRIM_DEPTH bound to: 2048 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USED_WIDTH bound to: 16 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
2default:default
^
%s*synth2O
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_USE_BYTE_WE bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEA_WIDTH bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEB_WIDTH bound to: 2 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SSRA bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_SINITA_VAL bound to: 18'b000000000000000000 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_A bound to: 18 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WA bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_A bound to: 18 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RA bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_WIDTH_A bound to: 11 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SSRB bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_SINITB_VAL bound to: 18'b000000000000000000 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_B bound to: 18 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WB bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_B bound to: 18 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RB bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_WIDTH_B bound to: 11 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
2default:default
V
%s*synth2G
3	Parameter C_EN_ECC_PIPE bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_EN_SLEEP_PIN bound to: 0 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_COMMON_CLK bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
_
%s*synth2P
<	Parameter C_MEM_ADDR_WIDTH_A bound to: 11 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_MEM_ADDR_WIDTH_B bound to: 11 - type: integer 
2default:default
S
%s*synth2D
0	Parameter DOA_REG bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter DOB_REG bound to: 0 - type: integer 
2default:default
T
%s*synth2E
1	Parameter EN_ECC_READ bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
i
%s*synth2Z
F	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
2default:default
i
%s*synth2Z
F	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
2default:default
W
%s*synth2H
4	Parameter INIT_FILE bound to: NONE - type: string 
2default:default
T
%s*synth2E
1	Parameter IS_CLKARDCLK_INVERTED bound to: 1'b0 
2default:default
T
%s*synth2E
1	Parameter IS_CLKBWRCLK_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_ENARDEN_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_ENBWREN_INVERTED bound to: 1'b0 
2default:default
X
%s*synth2I
5	Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_RSTRAMB_INVERTED bound to: 1'b0 
2default:default
X
%s*synth2I
5	Parameter IS_RSTREGARSTREG_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_RSTREGB_INVERTED bound to: 1'b0 
2default:default
]
%s*synth2N
:	Parameter RAM_EXTENSION_A bound to: NONE - type: string 
2default:default
]
%s*synth2N
:	Parameter RAM_EXTENSION_B bound to: NONE - type: string 
2default:default
U
%s*synth2F
2	Parameter RAM_MODE bound to: TDP - type: string 
2default:default
p
%s*synth2a
M	Parameter RDADDR_COLLISION_HWCONFIG bound to: DELAYED_WRITE - type: string 
2default:default
Y
%s*synth2J
6	Parameter READ_WIDTH_A bound to: 18 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter READ_WIDTH_B bound to: 18 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter RSTREG_PRIORITY_A bound to: REGCE - type: string 
2default:default
`
%s*synth2Q
=	Parameter RSTREG_PRIORITY_B bound to: REGCE - type: string 
2default:default
`
%s*synth2Q
=	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
[
%s*synth2L
8	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
j
%s*synth2[
G	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
2default:default
j
%s*synth2[
G	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
2default:default
a
%s*synth2R
>	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
2default:default
a
%s*synth2R
>	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
Z
%s*synth2K
7	Parameter WRITE_WIDTH_A bound to: 18 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter WRITE_WIDTH_B bound to: 18 - type: integer 
2default:default
Ð
%done synthesizing module '%s' (%s#%s)256*oasys2,
blk_mem_gen_prim_wrapper2default:default2
752default:default2
12default:default2•
t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-256
Ì
%done synthesizing module '%s' (%s#%s)256*oasys2*
blk_mem_gen_prim_width2default:default2
762default:default2
12default:default2“
}t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-256
 
synthesizing module '%s'638*oasys2:
&blk_mem_gen_prim_width__parameterized02default:default2“
}t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-638
]
%s*synth2N
:	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_FAMILY bound to: virtex6 - type: string 
2default:default
_
%s*synth2P
<	Parameter C_XDEVICEFAMILY bound to: artix7 - type: string 
2default:default
]
%s*synth2N
:	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USER_WIDTH bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USER_DEPTH bound to: 2048 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_START_WIDTH bound to: 16 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_START_DEPTH bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_PRIM_WIDTH bound to: 16 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_PRIM_DEPTH bound to: 2048 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USED_WIDTH bound to: 16 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
2default:default
^
%s*synth2O
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
2default:default
X
%s*synth2I
5	Parameter C_RST_TYPE bound to: sync - type: string 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTA bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_INITA_VAL bound to: 16'b0000000000000000 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEA bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEA_WIDTH bound to: 2 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WA bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RA bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_WIDTH_A bound to: 11 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_RSTB bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_INITB_VAL bound to: 16'b0000000000000000 
2default:default
Z
%s*synth2K
7	Parameter C_USE_BYTE_WEB bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEB_WIDTH bound to: 2 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WB bound to: 1 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RB bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_WIDTH_B bound to: 11 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
2default:default
V
%s*synth2G
3	Parameter C_EN_ECC_PIPE bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_EN_SLEEP_PIN bound to: 0 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_COMMON_CLK bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
_
%s*synth2P
<	Parameter C_MEM_ADDR_WIDTH_A bound to: 11 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_MEM_ADDR_WIDTH_B bound to: 11 - type: integer 
2default:default
æ
null assignment ignored3449*oasys2“
}t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10422default:default8@Z8-3919
æ
null assignment ignored3449*oasys2“
}t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10432default:default8@Z8-3919
¤
synthesizing module '%s'638*oasys2<
(blk_mem_gen_prim_wrapper__parameterized02default:default2•
t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-638
]
%s*synth2N
:	Parameter C_SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
]
%s*synth2N
:	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
2default:default
b
%s*synth2S
?	Parameter C_ENABLE_32BIT_ADDRESS bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_USE_BRAM_BLOCK bound to: 1 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_CTRL_ECC_ALGO bound to: NONE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_BYTE_SIZE bound to: 8 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USER_WIDTH bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_USER_DEPTH bound to: 2048 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_START_WIDTH bound to: 16 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_START_DEPTH bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_PRIM_WIDTH bound to: 18 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_PRIM_DEPTH bound to: 2048 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USED_WIDTH bound to: 16 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_LOAD_INIT_FILE bound to: 0 - type: integer 
2default:default
l
%s*synth2]
I	Parameter C_INIT_FILE_NAME bound to: no_coe_file_loaded - type: string 
2default:default
^
%s*synth2O
;	Parameter C_USE_DEFAULT_DATA bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
2default:default
Y
%s*synth2J
6	Parameter C_USE_BYTE_WE bound to: 1 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEA_WIDTH bound to: 2 - type: integer 
2default:default
W
%s*synth2H
4	Parameter C_WEB_WIDTH bound to: 2 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SSRA bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_A bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_A bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_SINITA_VAL bound to: 18'b000000000000000000 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_A bound to: WRITE_FIRST - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_A bound to: 18 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WA bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_A bound to: 18 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RA bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_WIDTH_A bound to: 11 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_HAS_SSRB bound to: 1 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_RST_PRIORITY_B bound to: CE - type: string 
2default:default
V
%s*synth2G
3	Parameter C_RSTRAM_B bound to: 0 - type: integer 
2default:default
]
%s*synth2N
:	Parameter C_SINITB_VAL bound to: 18'b000000000000000000 
2default:default
c
%s*synth2T
@	Parameter C_WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_B bound to: 18 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_WB bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_B bound to: 18 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_RATIO_RB bound to: 1 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_ADDR_WIDTH_B bound to: 11 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MEM_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_A bound to: 0 - type: integer 
2default:default
c
%s*synth2T
@	Parameter C_HAS_MUX_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
V
%s*synth2G
3	Parameter C_EN_ECC_READ bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_EN_ECC_WRITE bound to: 0 - type: bool 
2default:default
V
%s*synth2G
3	Parameter C_EN_ECC_PIPE bound to: 0 - type: bool 
2default:default
W
%s*synth2H
4	Parameter C_EN_SLEEP_PIN bound to: 0 - type: bool 
2default:default
X
%s*synth2I
5	Parameter C_COMMON_CLK bound to: 0 - type: integer 
2default:default
b
%s*synth2S
?	Parameter C_SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
_
%s*synth2P
<	Parameter C_MEM_ADDR_WIDTH_A bound to: 11 - type: integer 
2default:default
_
%s*synth2P
<	Parameter C_MEM_ADDR_WIDTH_B bound to: 11 - type: integer 
2default:default
S
%s*synth2D
0	Parameter DOA_REG bound to: 0 - type: integer 
2default:default
S
%s*synth2D
0	Parameter DOB_REG bound to: 0 - type: integer 
2default:default
T
%s*synth2E
1	Parameter EN_ECC_READ bound to: 0 - type: bool 
2default:default
U
%s*synth2F
2	Parameter EN_ECC_WRITE bound to: 0 - type: bool 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
Ê
%s*synth2º
¥	Parameter INITP_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_00 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_01 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_02 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_03 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_04 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_05 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_06 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_07 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_08 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_09 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_0F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_10 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_11 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_12 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_13 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_14 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_15 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_16 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_17 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_18 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_19 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_1F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_20 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_21 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_22 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_23 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_24 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_25 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_26 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_27 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_28 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_29 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_2F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_30 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_31 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_32 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_33 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_34 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_35 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_36 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_37 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_38 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_39 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_3F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_40 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_41 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_42 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_43 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_44 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_45 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_46 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_47 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_48 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_49 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_4F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_50 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_51 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_52 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_53 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_54 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_55 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_56 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_57 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_58 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_59 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_5F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_60 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_61 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_62 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_63 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_64 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_65 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_66 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_67 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_68 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_69 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_6F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_70 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_71 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_72 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_73 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_74 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_75 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_76 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_77 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_78 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_79 bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7A bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7B bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7C bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7D bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7E bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
É
%s*synth2¹
¤	Parameter INIT_7F bound to: 256'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
2default:default
i
%s*synth2Z
F	Parameter INIT_A bound to: 36'b000000000000000000000000000000000000 
2default:default
i
%s*synth2Z
F	Parameter INIT_B bound to: 36'b000000000000000000000000000000000000 
2default:default
W
%s*synth2H
4	Parameter INIT_FILE bound to: NONE - type: string 
2default:default
T
%s*synth2E
1	Parameter IS_CLKARDCLK_INVERTED bound to: 1'b0 
2default:default
T
%s*synth2E
1	Parameter IS_CLKBWRCLK_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_ENARDEN_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_ENBWREN_INVERTED bound to: 1'b0 
2default:default
X
%s*synth2I
5	Parameter IS_RSTRAMARSTRAM_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_RSTRAMB_INVERTED bound to: 1'b0 
2default:default
X
%s*synth2I
5	Parameter IS_RSTREGARSTREG_INVERTED bound to: 1'b0 
2default:default
R
%s*synth2C
/	Parameter IS_RSTREGB_INVERTED bound to: 1'b0 
2default:default
]
%s*synth2N
:	Parameter RAM_EXTENSION_A bound to: NONE - type: string 
2default:default
]
%s*synth2N
:	Parameter RAM_EXTENSION_B bound to: NONE - type: string 
2default:default
U
%s*synth2F
2	Parameter RAM_MODE bound to: TDP - type: string 
2default:default
p
%s*synth2a
M	Parameter RDADDR_COLLISION_HWCONFIG bound to: DELAYED_WRITE - type: string 
2default:default
Y
%s*synth2J
6	Parameter READ_WIDTH_A bound to: 18 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter READ_WIDTH_B bound to: 18 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter RSTREG_PRIORITY_A bound to: REGCE - type: string 
2default:default
`
%s*synth2Q
=	Parameter RSTREG_PRIORITY_B bound to: REGCE - type: string 
2default:default
`
%s*synth2Q
=	Parameter SIM_COLLISION_CHECK bound to: ALL - type: string 
2default:default
[
%s*synth2L
8	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
2default:default
j
%s*synth2[
G	Parameter SRVAL_A bound to: 36'b000000000000000000000000000000000000 
2default:default
j
%s*synth2[
G	Parameter SRVAL_B bound to: 36'b000000000000000000000000000000000000 
2default:default
a
%s*synth2R
>	Parameter WRITE_MODE_A bound to: WRITE_FIRST - type: string 
2default:default
a
%s*synth2R
>	Parameter WRITE_MODE_B bound to: WRITE_FIRST - type: string 
2default:default
Z
%s*synth2K
7	Parameter WRITE_WIDTH_A bound to: 18 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter WRITE_WIDTH_B bound to: 18 - type: integer 
2default:default
à
%done synthesizing module '%s' (%s#%s)256*oasys2<
(blk_mem_gen_prim_wrapper__parameterized02default:default2
762default:default2
12default:default2•
t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_wrapper.vhd2default:default2
3992default:default8@Z8-256
Ü
%done synthesizing module '%s' (%s#%s)256*oasys2:
&blk_mem_gen_prim_width__parameterized02default:default2
762default:default2
12default:default2“
}t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
4002default:default8@Z8-256
Ð
%done synthesizing module '%s' (%s#%s)256*oasys2,
blk_mem_gen_generic_cstr2default:default2
772default:default2
12default:default2•
t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_generic_cstr.vhd2default:default2
4502default:default8@Z8-256
Œ
synthesizing module '%s'638*oasys2(
blk_mem_output_block2default:default2‘
{t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_output_block.vhd2default:default2
2142default:default8@Z8-638
V
%s*synth2G
3	Parameter C_MEM_TYPE bound to: 2 - type: integer 
2default:default
\
%s*synth2M
9	Parameter C_WRITE_WIDTH_A bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_A bound to: 32 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_READ_WIDTH_B bound to: 32 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_READ_WIDTH_A_CORE bound to: 32 - type: integer 
2default:default
`
%s*synth2Q
=	Parameter C_READ_WIDTH_B_CORE bound to: 32 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_ADDRB_WIDTH bound to: 11 - type: integer 
2default:default
g
%s*synth2X
D	Parameter C_HAS_SOFTECC_OUTPUT_REGS_B bound to: 0 - type: integer 
2default:default
Y
%s*synth2J
6	Parameter C_USE_SOFTECC bound to: 0 - type: integer 
2default:default
U
%s*synth2F
2	Parameter C_USE_ECC bound to: 0 - type: integer 
2default:default
È
%done synthesizing module '%s' (%s#%s)256*oasys2(
blk_mem_output_block2default:default2
782default:default2
12default:default2‘
{t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_output_block.vhd2default:default2
2142default:default8@Z8-256
¾
%done synthesizing module '%s' (%s#%s)256*oasys2#
blk_mem_gen_top2default:default2
792default:default2
12default:default2Œ
vt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_top.vhd2default:default2
4442default:default8@Z8-256
Ì
%done synthesizing module '%s' (%s#%s)256*oasys2*
blk_mem_gen_v8_2_synth2default:default2
802default:default2
12default:default2“
}t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_v8_2_synth.vhd2default:default2
3162default:default8@Z8-256
Ð
%done synthesizing module '%s' (%s#%s)256*oasys24
 blk_mem_gen_v8_2__parameterized02default:default2
812default:default2
12default:default2
wt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_v8_2.vhd2default:default2
2572default:default8@Z8-256
È
%done synthesizing module '%s' (%s#%s)256*oasys2*
microblazer_lmb_bram_02default:default2
822default:default2
12default:default2
zt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_lmb_bram_0/synth/microblazer_lmb_bram_0.vhd2default:default2
782default:default8@Z8-256
¯
%done synthesizing module '%s' (%s#%s)256*oasys28
$microblaze_0_local_memory_imp_Z0DGSF2default:default2
832default:default2
12default:default2i
ST:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/hdl/microblazer.vhd2default:default2
3432default:default8@Z8-256
«
synthesizing module '%s'638*oasys24
 microblazer_rst_clk_wiz_1_100M_02default:default2¥
Žt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_rst_clk_wiz_1_100M_0/synth/microblazer_rst_clk_wiz_1_100M_0.vhd2default:default2
742default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
[
%s*synth2L
8	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
2default:default
O
%s*synth2@
,	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
2default:default
O
%s*synth2@
,	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
2default:default
Y
%s*synth2J
6	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
2default:default

synthesizing module '%s'638*oasys22
proc_sys_reset__parameterized02default:default2˜
t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/51a8c173/hdl/src/vhdl/proc_sys_reset.vhd2default:default2
1992default:default8@Z8-638
X
%s*synth2I
5	Parameter C_FAMILY bound to: artix7 - type: string 
2default:default
[
%s*synth2L
8	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
2default:default
O
%s*synth2@
,	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
2default:default
O
%s*synth2@
,	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
2default:default
Y
%s*synth2J
6	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
2default:default
Z
%s*synth2K
7	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
2default:default
f
%s*synth2W
C	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
2default:default
^
%s*synth2O
;	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
2default:default
ö
synthesizing module '%s'638*oasys2
lpf2default:default2Œ
vt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/51a8c173/hdl/src/vhdl/lpf.vhd2default:default2
1362default:default8@Z8-638
[
%s*synth2L
8	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
2default:default
[
%s*synth2L
8	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
2default:default
O
%s*synth2@
,	Parameter C_EXT_RESET_HIGH bound to: 1'b1 
2default:default
O
%s*synth2@
,	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
2default:default
¸
synthesizing module '%s'638*oasys2
SRL162default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
345082default:default8@Z8-638
S
%s*synth2D
0	Parameter INIT bound to: 16'b0000000000000000 
2default:default
ô
%done synthesizing module '%s' (%s#%s)256*oasys2
SRL162default:default2
842default:default2
12default:default2K
5C:/Xilinx/Vivado/2014.1/scripts/rt/data/unisim_comp.v2default:default2
345082default:default8@Z8-256
²
%done synthesizing module '%s' (%s#%s)256*oasys2
lpf2default:default2
852default:default2
12default:default2Œ
vt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/51a8c173/hdl/src/vhdl/lpf.vhd2default:default2
1362default:default8@Z8-256
€
synthesizing module '%s'638*oasys2
sequence2default:default2‘
{t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/51a8c173/hdl/src/vhdl/sequence.vhd2default:default2
1462default:default8@Z8-638
þ
synthesizing module '%s'638*oasys2
upcnt_n2default:default2
zt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/51a8c173/hdl/src/vhdl/upcnt_n.vhd2default:default2
1262default:default8@Z8-638
R
%s*synth2C
/	Parameter C_SIZE bound to: 6 - type: integer 
2default:default
º
%done synthesizing module '%s' (%s#%s)256*oasys2
upcnt_n2default:default2
862default:default2
12default:default2
zt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/51a8c173/hdl/src/vhdl/upcnt_n.vhd2default:default2
1262default:default8@Z8-256
¼
%done synthesizing module '%s' (%s#%s)256*oasys2
sequence2default:default2
872default:default2
12default:default2‘
{t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/51a8c173/hdl/src/vhdl/sequence.vhd2default:default2
1462default:default8@Z8-256
Ù
%done synthesizing module '%s' (%s#%s)256*oasys22
proc_sys_reset__parameterized02default:default2
882default:default2
12default:default2˜
t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/51a8c173/hdl/src/vhdl/proc_sys_reset.vhd2default:default2
1992default:default8@Z8-256
ç
%done synthesizing module '%s' (%s#%s)256*oasys24
 microblazer_rst_clk_wiz_1_100M_02default:default2
892default:default2
12default:default2¥
Žt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_rst_clk_wiz_1_100M_0/synth/microblazer_rst_clk_wiz_1_100M_0.vhd2default:default2
742default:default8@Z8-256
—
%done synthesizing module '%s' (%s#%s)256*oasys2
microblazer2default:default2
902default:default2
12default:default2i
ST:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/hdl/microblazer.vhd2default:default2
16432default:default8@Z8-256
¥
%done synthesizing module '%s' (%s#%s)256*oasys2'
microblazer_wrapper2default:default2
912default:default2
12default:default2q
[T:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/hdl/microblazer_wrapper.vhd2default:default2
232default:default8@Z8-256
T
%s*synth2E
1	Parameter fclk bound to: 10000 - type: integer 
2default:default
P
%s*synth2A
-	Parameter tdb bound to: 10 - type: integer 
2default:default
æ
synthesizing module '%s'638*oasys2,
debounce__parameterized02default:default2i
ST:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/imports/8-9 problemas/debounce.vhd2default:default2
172default:default8@Z8-638
T
%s*synth2E
1	Parameter fclk bound to: 10000 - type: integer 
2default:default
P
%s*synth2A
-	Parameter tdb bound to: 10 - type: integer 
2default:default
€
Esignal '%s' is read in the process but is not in the sensitivity list614*oasys2
trans2default:default2i
ST:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/imports/8-9 problemas/debounce.vhd2default:default2
252default:default8@Z8-614

Esignal '%s' is read in the process but is not in the sensitivity list614*oasys2
btn_in2default:default2i
ST:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/imports/8-9 problemas/debounce.vhd2default:default2
252default:default8@Z8-614
þ
Esignal '%s' is read in the process but is not in the sensitivity list614*oasys2
cnt2default:default2i
ST:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/imports/8-9 problemas/debounce.vhd2default:default2
252default:default8@Z8-614
¢
%done synthesizing module '%s' (%s#%s)256*oasys2,
debounce__parameterized02default:default2
922default:default2
12default:default2i
ST:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/imports/8-9 problemas/debounce.vhd2default:default2
172default:default8@Z8-256
T
%s*synth2E
1	Parameter fclk bound to: 10000 - type: integer 
2default:default
P
%s*synth2A
-	Parameter tdb bound to: 10 - type: integer 
2default:default
T
%s*synth2E
1	Parameter fclk bound to: 10000 - type: integer 
2default:default
P
%s*synth2A
-	Parameter tdb bound to: 10 - type: integer 
2default:default
T
%s*synth2E
1	Parameter fclk bound to: 10000 - type: integer 
2default:default
P
%s*synth2A
-	Parameter tdb bound to: 10 - type: integer 
2default:default
T
%s*synth2E
1	Parameter fclk bound to: 10000 - type: integer 
2default:default
P
%s*synth2A
-	Parameter tdb bound to: 10 - type: integer 
2default:default
T
%s*synth2E
1	Parameter fclk bound to: 10000 - type: integer 
2default:default
P
%s*synth2A
-	Parameter tdb bound to: 10 - type: integer 
2default:default
T
%s*synth2E
1	Parameter fclk bound to: 10000 - type: integer 
2default:default
P
%s*synth2A
-	Parameter tdb bound to: 10 - type: integer 
2default:default
T
%s*synth2E
1	Parameter fclk bound to: 10000 - type: integer 
2default:default
P
%s*synth2A
-	Parameter tdb bound to: 10 - type: integer 
2default:default
T
%s*synth2E
1	Parameter fclk bound to: 10000 - type: integer 
2default:default
P
%s*synth2A
-	Parameter tdb bound to: 10 - type: integer 
2default:default
T
%s*synth2E
1	Parameter fclk bound to: 10000 - type: integer 
2default:default
P
%s*synth2A
-	Parameter tdb bound to: 10 - type: integer 
2default:default
T
%s*synth2E
1	Parameter fclk bound to: 10000 - type: integer 
2default:default
P
%s*synth2A
-	Parameter tdb bound to: 10 - type: integer 
2default:default
T
%s*synth2E
1	Parameter fclk bound to: 10000 - type: integer 
2default:default
P
%s*synth2A
-	Parameter tdb bound to: 10 - type: integer 
2default:default
T
%s*synth2E
1	Parameter fclk bound to: 10000 - type: integer 
2default:default
P
%s*synth2A
-	Parameter tdb bound to: 10 - type: integer 
2default:default
T
%s*synth2E
1	Parameter fclk bound to: 10000 - type: integer 
2default:default
P
%s*synth2A
-	Parameter tdb bound to: 10 - type: integer 
2default:default
T
%s*synth2E
1	Parameter fclk bound to: 10000 - type: integer 
2default:default
P
%s*synth2A
-	Parameter tdb bound to: 10 - type: integer 
2default:default
T
%s*synth2E
1	Parameter fclk bound to: 10000 - type: integer 
2default:default
P
%s*synth2A
-	Parameter tdb bound to: 10 - type: integer 
2default:default
€
%done synthesizing module '%s' (%s#%s)256*oasys2
toplevel2default:default2
932default:default2
12default:default2W
AT:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/new/toplevel.vhd2default:default2
412default:default8@Z8-256
œ
%s*synth2Œ
xFinished RTL Elaboration : Time (s): cpu = 00:01:36 ; elapsed = 00:01:42 . Memory (MB): peak = 541.809 ; gain = 407.016
2default:default
;
%s*synth2,

Report Check Netlist: 
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|      |Item              |Errors |Warnings |Status |Description       |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
»
'tying undriven pin %s:%s to constant 0
3295*oasys2%
\prim_noinit.ram 2default:default2
DINA[17]2default:default2“
}t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10562default:default8@Z8-3295
º
'tying undriven pin %s:%s to constant 0
3295*oasys2%
\prim_noinit.ram 2default:default2
DINA[8]2default:default2“
}t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10562default:default8@Z8-3295
»
'tying undriven pin %s:%s to constant 0
3295*oasys2%
\prim_noinit.ram 2default:default2
DINB[17]2default:default2“
}t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10562default:default8@Z8-3295
º
'tying undriven pin %s:%s to constant 0
3295*oasys2%
\prim_noinit.ram 2default:default2
DINB[8]2default:default2“
}t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10562default:default8@Z8-3295
»
'tying undriven pin %s:%s to constant 0
3295*oasys2%
\prim_noinit.ram 2default:default2
DINA[17]2default:default2“
}t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10562default:default8@Z8-3295
º
'tying undriven pin %s:%s to constant 0
3295*oasys2%
\prim_noinit.ram 2default:default2
DINA[8]2default:default2“
}t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10562default:default8@Z8-3295
»
'tying undriven pin %s:%s to constant 0
3295*oasys2%
\prim_noinit.ram 2default:default2
DINB[17]2default:default2“
}t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10562default:default8@Z8-3295
º
'tying undriven pin %s:%s to constant 0
3295*oasys2%
\prim_noinit.ram 2default:default2
DINB[8]2default:default2“
}t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/blk_mem_gen_v8_2/f2a44852/hdl/blk_mem_gen_prim_width.vhd2default:default2
10562default:default8@Z8-3295
^
-Analyzing %s Unisim elements for replacement
17*netlist2
4082default:defaultZ29-17
a
2Unisim Transformation completed in %s CPU seconds
28*netlist2
02default:defaultZ29-28
›
Loading clock regions from %s
13*device2d
PC:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/artix7/xc7a100t/ClockRegion.xml2default:defaultZ21-13
œ
Loading clock buffers from %s
11*device2e
QC:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/artix7/xc7a100t/ClockBuffers.xml2default:defaultZ21-11
™
&Loading clock placement rules from %s
318*place2Y
EC:/Xilinx/Vivado/2014.1/data/parts/xilinx/artix7/ClockPlacerRules.xml2default:defaultZ30-318
—
)Loading package pin functions from %s...
17*device2U
AC:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/PinFunctions.xml2default:defaultZ21-17
˜
Loading package from %s
16*device2g
SC:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/artix7/xc7a100t/csg324/Package.xml2default:defaultZ21-16
Œ
Loading io standards from %s
15*device2V
BC:/Xilinx/Vivado/2014.1/data\./parts/xilinx/artix7/IOStandards.xml2default:defaultZ21-15
˜
+Loading device configuration modes from %s
14*device2T
@C:/Xilinx/Vivado/2014.1/data\parts/xilinx/artix7/ConfigModes.xml2default:defaultZ21-14
5

Processing XDC Constraints
244*projectZ1-262
‹
$Parsing XDC File [%s] for cell '%s'
848*designutils2
|t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_microblaze_0_0/microblazer_microblaze_0_0.xdc2default:default24
 u1/microblazer_i/microblaze_0/U02default:defaultZ20-848
”
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2
|t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_microblaze_0_0/microblazer_microblaze_0_0.xdc2default:default24
 u1/microblazer_i/microblaze_0/U02default:defaultZ20-847
™
$Parsing XDC File [%s] for cell '%s'
848*designutils2ˆ
tt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_dlmb_v10_0/microblazer_dlmb_v10_0.xdc2default:default2J
6u1/microblazer_i/microblaze_0_local_memory/dlmb_v10/U02default:defaultZ20-848
¢
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2ˆ
tt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_dlmb_v10_0/microblazer_dlmb_v10_0.xdc2default:default2J
6u1/microblazer_i/microblaze_0_local_memory/dlmb_v10/U02default:defaultZ20-847
™
$Parsing XDC File [%s] for cell '%s'
848*designutils2ˆ
tt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_ilmb_v10_0/microblazer_ilmb_v10_0.xdc2default:default2J
6u1/microblazer_i/microblaze_0_local_memory/ilmb_v10/U02default:defaultZ20-848
¢
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2ˆ
tt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_ilmb_v10_0/microblazer_ilmb_v10_0.xdc2default:default2J
6u1/microblazer_i/microblaze_0_local_memory/ilmb_v10/U02default:defaultZ20-847
ö
$Parsing XDC File [%s] for cell '%s'
848*designutils2‚
nt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_mdm_1_0/microblazer_mdm_1_0.xdc2default:default2-
u1/microblazer_i/mdm_1/U02default:defaultZ20-848
ÿ
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2‚
nt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_mdm_1_0/microblazer_mdm_1_0.xdc2default:default2-
u1/microblazer_i/mdm_1/U02default:defaultZ20-847
‚
$Parsing XDC File [%s] for cell '%s'
848*designutils2Š
vt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_clk_wiz_1_0/microblazer_clk_wiz_1_0.xdc2default:default21
u1/microblazer_i/clk_wiz_1/U02default:defaultZ20-848
‹
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2Š
vt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_clk_wiz_1_0/microblazer_clk_wiz_1_0.xdc2default:default21
u1/microblazer_i/clk_wiz_1/U02default:defaultZ20-847
/
Deriving generated clocks
2*timingZ38-2
°
ÙImplementation specific constraints were found while reading constraint file [%s]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [%s].
233*project2Š
vt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_clk_wiz_1_0/microblazer_clk_wiz_1_0.xdc2default:default2.
.Xil/toplevel_propImpl.xdc2default:defaultZ1-236
ˆ
$Parsing XDC File [%s] for cell '%s'
848*designutils2
|t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_clk_wiz_1_0/microblazer_clk_wiz_1_0_board.xdc2default:default21
u1/microblazer_i/clk_wiz_1/U02default:defaultZ20-848
‘
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2
|t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_clk_wiz_1_0/microblazer_clk_wiz_1_0_board.xdc2default:default21
u1/microblazer_i/clk_wiz_1/U02default:defaultZ20-847
›
$Parsing XDC File [%s] for cell '%s'
848*designutils2
ˆt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_rst_clk_wiz_1_100M_0/microblazer_rst_clk_wiz_1_100M_0.xdc2default:default27
#u1/microblazer_i/rst_clk_wiz_1_100M2default:defaultZ20-848
¤
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2
ˆt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_rst_clk_wiz_1_100M_0/microblazer_rst_clk_wiz_1_100M_0.xdc2default:default27
#u1/microblazer_i/rst_clk_wiz_1_100M2default:defaultZ20-847
¡
$Parsing XDC File [%s] for cell '%s'
848*designutils2£
Žt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_rst_clk_wiz_1_100M_0/microblazer_rst_clk_wiz_1_100M_0_board.xdc2default:default27
#u1/microblazer_i/rst_clk_wiz_1_100M2default:defaultZ20-848
ª
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2£
Žt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_rst_clk_wiz_1_100M_0/microblazer_rst_clk_wiz_1_100M_0_board.xdc2default:default27
#u1/microblazer_i/rst_clk_wiz_1_100M2default:defaultZ20-847
‡
$Parsing XDC File [%s] for cell '%s'
848*designutils2Œ
xt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_axi_gpio_0_0/microblazer_axi_gpio_0_0.xdc2default:default24
 u1/microblazer_i/axi_gpio_LED/U02default:defaultZ20-848

-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2Œ
xt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_axi_gpio_0_0/microblazer_axi_gpio_0_0.xdc2default:default24
 u1/microblazer_i/axi_gpio_LED/U02default:defaultZ20-847

$Parsing XDC File [%s] for cell '%s'
848*designutils2’
~t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_axi_gpio_0_0/microblazer_axi_gpio_0_0_board.xdc2default:default24
 u1/microblazer_i/axi_gpio_LED/U02default:defaultZ20-848
–
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2’
~t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_axi_gpio_0_0/microblazer_axi_gpio_0_0_board.xdc2default:default24
 u1/microblazer_i/axi_gpio_LED/U02default:defaultZ20-847
†
$Parsing XDC File [%s] for cell '%s'
848*designutils2Œ
xt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_axi_gpio_0_1/microblazer_axi_gpio_0_1.xdc2default:default23
u1/microblazer_i/axi_gpio_SW/U02default:defaultZ20-848

-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2Œ
xt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_axi_gpio_0_1/microblazer_axi_gpio_0_1.xdc2default:default23
u1/microblazer_i/axi_gpio_SW/U02default:defaultZ20-847
Œ
$Parsing XDC File [%s] for cell '%s'
848*designutils2’
~t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_axi_gpio_0_1/microblazer_axi_gpio_0_1_board.xdc2default:default23
u1/microblazer_i/axi_gpio_SW/U02default:defaultZ20-848
•
-Finished Parsing XDC File [%s] for cell '%s'
847*designutils2’
~t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/bd/microblazer/ip/microblazer_axi_gpio_0_1/microblazer_axi_gpio_0_1_board.xdc2default:default23
u1/microblazer_i/axi_gpio_SW/U02default:defaultZ20-847
š
Parsing XDC File [%s]
179*designutils2d
PT:/Rodrigo/fpga/ucBasico/ucBasico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:defaultZ20-179
£
Finished Parsing XDC File [%s]
178*designutils2d
PT:/Rodrigo/fpga/ucBasico/ucBasico.srcs/constrs_1/imports/Problemas/io_basico.xdc2default:defaultZ20-178
‡
Parsing XDC File [%s]
179*designutils2Q
=T:/Rodrigo/fpga/ucBasico/ucBasico.runs/synth_1/dont_touch.xdc2default:defaultZ20-179

Finished Parsing XDC File [%s]
178*designutils2Q
=T:/Rodrigo/fpga/ucBasico/ucBasico.runs/synth_1/dont_touch.xdc2default:defaultZ20-178
/
Deriving generated clocks
2*timingZ38-2
ö
ÙImplementation specific constraints were found while reading constraint file [%s]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [%s].
233*project2Q
=T:/Rodrigo/fpga/ucBasico/ucBasico.runs/synth_1/dont_touch.xdc2default:default2.
.Xil/toplevel_propImpl.xdc2default:defaultZ1-236
?
&Completed Processing XDC Constraints

245*projectZ1-263
ß
!Unisim Transformation Summary:
%s111*project2¢
  A total of 404 instances were transformed.
  FD => FDRE: 32 instances
  FDC_1 => FDCE (inverted pins: C): 1 instances
  FDE => FDRE: 64 instances
  FDR => FDRE: 1 instances
  FDRE_1 => FDRE (inverted pins: C): 1 instances
  FDRSE => FDRSE (FDRE, LUT4, VCC): 9 instances
  FDS => FDSE: 5 instances
  LUT6_2 => LUT6_2 (LUT6, LUT5): 97 instances
  MULT_AND => LUT2: 3 instances
  MUXCY_L => MUXCY: 94 instances
  MUXF5 => LUT3: 32 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 64 instances
  SRL16 => SRL16E: 1 instances
2default:defaultZ1-111
±
%s*synth2¡
ŒFinished Loading Part and Timing Information : Time (s): cpu = 00:01:48 ; elapsed = 00:01:54 . Memory (MB): peak = 647.750 ; gain = 512.957
2default:default
µ
%s*synth2¥
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:48 ; elapsed = 00:01:54 . Memory (MB): peak = 647.750 ; gain = 512.957
2default:default

%s*synth2
yFinished RTL Optimization : Time (s): cpu = 00:01:48 ; elapsed = 00:01:54 . Memory (MB): peak = 647.750 ; gain = 512.957
2default:default
²
merging register '%s' into '%s'3619*oasys2"
SWAP_Instr_reg2default:default2*
Reverse_Mem_Access_reg2default:default2‡
qt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd2default:default2
22342default:default8@Z8-4471
¶
merging register '%s' into '%s'3619*oasys2&
Write_ICache_I_reg2default:default2*
Reverse_Mem_Access_reg2default:default2‡
qt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd2default:default2
22772default:default8@Z8-4471
¶
merging register '%s' into '%s'3619*oasys2&
Write_DCache_I_reg2default:default2*
Reverse_Mem_Access_reg2default:default2‡
qt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd2default:default2
22782default:default8@Z8-4471
»
merging register '%s' into '%s'3619*oasys2+
take_intr_2nd_cycle_reg2default:default2*
Reverse_Mem_Access_reg2default:default2‡
qt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd2default:default2
32072default:default8@Z8-4471
¼
merging register '%s' into '%s'3619*oasys2,
take_Break_2nd_cycle_reg2default:default2*
Reverse_Mem_Access_reg2default:default2‡
qt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd2default:default2
32082default:default8@Z8-4471
¿
merging register '%s' into '%s'3619*oasys2/
take_NM_Break_2nd_cycle_reg2default:default2*
Reverse_Mem_Access_reg2default:default2‡
qt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd2default:default2
32092default:default8@Z8-4471
º
merging register '%s' into '%s'3619*oasys2*
Take_Exc_2nd_cycle_reg2default:default2*
Reverse_Mem_Access_reg2default:default2‡
qt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd2default:default2
32102default:default8@Z8-4471
Æ
merging register '%s' into '%s'3619*oasys2*
Reverse_Mem_Access_reg2default:default26
"Using_FPGA.take_Intr_2nd_Phase_reg2default:default2‡
qt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd2default:default2
14372default:default8@Z8-4471
Ò
merging register '%s' into '%s'3619*oasys26
"Using_FPGA.enable_Interrupts_I_reg2default:default26
"Using_FPGA.take_Intr_2nd_Phase_reg2default:default2‡
qt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/decode.vhd2default:default2
42402default:default8@Z8-4471
ç
merging register '%s' into '%s'3619*oasys2=
)Add_Output_DFFs.M_AXI_DP_ARADDR_reg[31:0]2default:default2=
)Add_Output_DFFs.M_AXI_DP_AWADDR_reg[31:0]2default:default2
yt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/daxi_interface.vhd2default:default2
3152default:default8@Z8-4471
Ó
merging register '%s' into '%s'3619*oasys23
Area_Debug_Control.pc_brk_1_reg2default:default2;
'Area_Debug_Control.dbg_hit_i_1_reg[0:0]2default:default2†
pt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/debug.vhd2default:default2
24262default:default8@Z8-4471
æ
merging register '%s' into '%s'3619*oasys22
gen_axilite.s_axi_wready_i_reg2default:default23
gen_axilite.s_axi_awready_i_reg2default:default2£
Œt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/axi_crossbar_v2_1/2e81f3ad/hdl/verilog/axi_crossbar_v2_1_decerr_slave.v2default:default2
1362default:default8@Z8-4471
±
merging register '%s' into '%s'3619*oasys2"
seq_cnt_en_reg2default:default2 
from_sys_reg2default:default2‘
{t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/51a8c173/hdl/src/vhdl/sequence.vhd2default:default2
2222default:default8@Z8-4471
â
!inferring latch for variable '%s'327*oasys2
btn_out_reg2default:default2i
ST:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/imports/8-9 problemas/debounce.vhd2default:default2
352default:default8@Z8-327
Þ
!inferring latch for variable '%s'327*oasys2
cnt_reg2default:default2i
ST:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/imports/8-9 problemas/debounce.vhd2default:default2
362default:default8@Z8-327
à
!inferring latch for variable '%s'327*oasys2
	trans_reg2default:default2i
ST:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/imports/8-9 problemas/debounce.vhd2default:default2
282default:default8@Z8-327
<
%s*synth2-

Report RTL Partitions: 
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
N
%s*synth2?
+| |RTL Partition |Replication |Instances |
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
N
%s*synth2?
++-+--------------+------------+----------+
2default:default
š
-Detected potentially large (wide) register %s3414*oasys2$
LOCKSTEP_Out_reg2default:default2‹
ut:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze.vhd2default:default2
21302default:default8@Z8-3538
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      7 Bit       Adders := 16    
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 3     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 2     
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 12    
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	             4096 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               64 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               36 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	               33 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 16    
2default:default
Q
%s*synth2B
.	               28 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 18    
2default:default
Q
%s*synth2B
.	               15 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               10 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 5     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 7     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 7     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 19    
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 255   
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     64 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     36 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     33 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 5     
2default:default
Q
%s*synth2B
.	   2 Input     24 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit        Muxes := 16    
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   4 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 12    
2default:default
Q
%s*synth2B
.	   3 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      7 Bit        Muxes := 16    
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 15    
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  16 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 318   
2default:default
Q
%s*synth2B
.	  10 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   7 Input      1 Bit        Muxes := 6     
2default:default
š
-Detected potentially large (wide) register %s3414*oasys2$
LOCKSTEP_Out_reg2default:default2‹
ut:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/microblaze_v9_3/7b6e2d75/hdl/vhdl/microblaze.vhd2default:default2
21302default:default8@Z8-3538
F
%s*synth27
#Hierarchical RTL Component report 
2default:default
4
%s*synth2%
Module toplevel 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
5
%s*synth2&
Module pselect_f 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
E
%s*synth26
"Module pselect_f__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
E
%s*synth26
"Module pselect_f__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
E
%s*synth26
"Module pselect_f__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
;
%s*synth2,
Module address_decoder 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
<
%s*synth2-
Module slave_attachment 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 9     
2default:default
9
%s*synth2*
Module axi_lite_ipif 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
Module cdc_sync 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 4     
2default:default
5
%s*synth2&
Module GPIO_Core 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
D
%s*synth25
!Module axi_gpio__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 1     
2default:default
D
%s*synth25
!Module microblazer_axi_gpio_0_0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
D
%s*synth25
!Module axi_gpio__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 1     
2default:default
D
%s*synth25
!Module microblazer_axi_gpio_0_1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
K
%s*synth2<
(Module microblazer_clk_wiz_1_0_clk_wiz 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
C
%s*synth24
 Module microblazer_clk_wiz_1_0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
=
%s*synth2.
Module mdm_v3_1_SRL_FIFO 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 4     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
H
%s*synth29
%Module JTAG_CONTROL__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 18    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   2 Input     10 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  10 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 11    
2default:default
D
%s*synth25
!Module MDM_Core__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 1     
2default:default
K
%s*synth2<
(Module address_decoder__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 6     
2default:default
L
%s*synth2=
)Module slave_attachment__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 3     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   4 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 3     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 9     
2default:default
I
%s*synth2:
&Module axi_lite_ipif__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
?
%s*synth20
Module MDM__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
?
%s*synth20
Module microblazer_mdm_1_0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
T
%s*synth2E
1Module interrupt_mode_converter__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
E
%s*synth26
"Module MB_SRL16E__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
K
%s*synth2<
(Module PreFetch_Buffer__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 3     
2default:default
B
%s*synth23
Module Decode__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 72    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   7 Input      1 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   3 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 43    
2default:default
M
%s*synth2>
*Module Register_File_Bit__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
I
%s*synth2:
&Module Register_File__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
N
%s*synth2?
+Module Operand_Select_Bit__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
N
%s*synth2?
+Module Operand_Select_Bit__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
N
%s*synth2?
+Module Operand_Select_Bit__parameterized4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 5     
2default:default
N
%s*synth2?
+Module Operand_Select_Bit__parameterized6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
N
%s*synth2?
+Module Operand_Select_Bit__parameterized8 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
O
%s*synth2@
,Module Operand_Select_Bit__parameterized10 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
O
%s*synth2@
,Module Operand_Select_Bit__parameterized12 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
J
%s*synth2;
'Module Operand_Select__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 1     
2default:default
C
%s*synth24
 Module ALU_Bit__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
C
%s*synth24
 Module ALU_Bit__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
+---XORs : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit         XORs := 1     
2default:default
?
%s*synth20
Module ALU__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
K
%s*synth2<
(Module Shift_Logic_Bit__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
N
%s*synth2?
+Module Shift_Logic_Module__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input     24 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 4     
2default:default
Q
%s*synth2B
.	   4 Input      1 Bit        Muxes := 1     
2default:default
D
%s*synth25
!Module mul_unit__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
J
%s*synth2;
'Module Result_Mux_Bit__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
F
%s*synth27
#Module Result_Mux__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 1     
2default:default
G
%s*synth28
$Module Zero_Detect__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
G
%s*synth28
$Module MSR_Reg_Bit__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
C
%s*synth24
 Module MSR_Reg__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
B
%s*synth23
Module PC_Bit__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
B
%s*synth23
Module PC_Bit__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
E
%s*synth26
"Module PC_Module__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
?
%s*synth20
Module PVR__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
E
%s*synth26
"Module Data_Flow__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
B
%s*synth23
Module mux4_8__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
O
%s*synth2@
,Module Byte_Doublet_Handle__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   4 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   3 Input      8 Bit        Muxes := 1     
2default:default
C
%s*synth24
 Module mux_bus__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
E
%s*synth26
"Module instr_mux__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
J
%s*synth2;
'Module DAXI_interface__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 9     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 6     
2default:default
E
%s*synth26
"Module MB_SRL16E__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
E
%s*synth26
"Module MB_SRL16E__parameterized4 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
F
%s*synth27
#Module MB_SRL16E__parameterized10 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
F
%s*synth27
#Module MB_SRL16E__parameterized12 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
E
%s*synth26
"Module MB_SRL16E__parameterized6 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
E
%s*synth26
"Module MB_SRL16E__parameterized8 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
A
%s*synth22
Module Debug__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      5 Bit       Adders := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               33 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	               28 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	               16 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	               10 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                9 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                8 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 61    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     33 Bit        Muxes := 6     
2default:default
Q
%s*synth2B
.	   2 Input     16 Bit        Muxes := 2     
2default:default
Q
%s*synth2B
.	   2 Input      9 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      8 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      2 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	  16 Input      1 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 40    
2default:default
K
%s*synth2<
(Module MicroBlaze_Core__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               32 Bit    Registers := 4     
2default:default
Q
%s*synth2B
.	               15 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                5 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 11    
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     32 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
F
%s*synth27
#Module MicroBlaze__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	             4096 Bit    Registers := 1     
2default:default
F
%s*synth27
#Module microblazer_microblaze_0_0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
D
%s*synth25
!Module m00_couplers_imp_1C4U393 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
C
%s*synth24
 Module m01_couplers_imp_IIGQMH 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
D
%s*synth25
!Module m02_couplers_imp_1B1OY4Q 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
C
%s*synth24
 Module s00_couplers_imp_K2G5CL 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
O
%s*synth2@
,Module axi_crossbar_v2_1_addr_arbiter_sasd 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               64 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 7     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     64 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
M
%s*synth2>
*Module generic_baseblocks_v2_1_carry_and 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
U
%s*synth2F
2Module generic_baseblocks_v2_1_comparator_static 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
e
%s*synth2V
BModule generic_baseblocks_v2_1_comparator_static__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
e
%s*synth2V
BModule generic_baseblocks_v2_1_comparator_static__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
J
%s*synth2;
'Module axi_crossbar_v2_1_addr_decoder 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      3 Bit        Muxes := 1     
2default:default
F
%s*synth27
#Module axi_crossbar_v2_1_splitter 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 1     
2default:default
V
%s*synth2G
3Module axi_crossbar_v2_1_splitter__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
K
%s*synth2<
(Module generic_baseblocks_v2_1_mux_enc 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
[
%s*synth2L
8Module generic_baseblocks_v2_1_mux_enc__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
[
%s*synth2L
8Module generic_baseblocks_v2_1_mux_enc__parameterized1 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
W
%s*synth2H
4Module axi_register_slice_v2_1_axic_register_slice 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	               36 Bit    Registers := 2     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input     36 Bit        Muxes := 1     
2default:default
[
%s*synth2L
8Module generic_baseblocks_v2_1_mux_enc__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 4     
2default:default
J
%s*synth2;
'Module axi_crossbar_v2_1_decerr_slave 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 4     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 3     
2default:default
K
%s*synth2<
(Module axi_crossbar_v2_1_crossbar_sasd 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                4 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                2 Bit    Registers := 1     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      4 Bit        Muxes := 1     
2default:default
J
%s*synth2;
'Module axi_crossbar_v2_1_axi_crossbar 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
>
%s*synth2/
Module microblazer_xbar_0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
Q
%s*synth2B
.Module microblazer_microblaze_0_axi_periph_0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
O
%s*synth2@
,Module lmb_bram_if_cntlr_v4_0_pselect_mask 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
C
%s*synth24
 Module lmb_mux__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
M
%s*synth2>
*Module lmb_bram_if_cntlr__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
L
%s*synth2=
)Module microblazer_dlmb_bram_if_cntlr_0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
C
%s*synth24
 Module lmb_v10__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
B
%s*synth23
Module microblazer_dlmb_v10_0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
_
%s*synth2P
<Module lmb_bram_if_cntlr_v4_0_pselect_mask__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
C
%s*synth24
 Module lmb_mux__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
M
%s*synth2>
*Module lmb_bram_if_cntlr__parameterized2 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 2     
2default:default
L
%s*synth2=
)Module microblazer_ilmb_bram_if_cntlr_0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
B
%s*synth23
Module microblazer_ilmb_v10_0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
?
%s*synth20
Module blk_mem_input_block 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
@
%s*synth21
Module blk_mem_output_block 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
D
%s*synth25
!Module blk_mem_gen_prim_wrapper 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
B
%s*synth23
Module blk_mem_gen_prim_width 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
T
%s*synth2E
1Module blk_mem_gen_prim_wrapper__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
R
%s*synth2C
/Module blk_mem_gen_prim_width__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
D
%s*synth25
!Module blk_mem_gen_generic_cstr 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
;
%s*synth2,
Module blk_mem_gen_top 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
B
%s*synth23
Module blk_mem_gen_v8_2_synth 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
L
%s*synth2=
)Module blk_mem_gen_v8_2__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
B
%s*synth23
Module microblazer_lmb_bram_0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
P
%s*synth2A
-Module microblaze_0_local_memory_imp_Z0DGSF 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
/
%s*synth2 
Module lpf 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 13    
2default:default
3
%s*synth2$
Module upcnt_n 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit       Adders := 1     
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                6 Bit    Registers := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      6 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 1     
2default:default
4
%s*synth2%
Module sequence 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                3 Bit    Registers := 3     
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
J
%s*synth2;
'Module proc_sys_reset__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
4
%s*synth2%
+---Registers : 
2default:default
Q
%s*synth2B
.	                1 Bit    Registers := 5     
2default:default
L
%s*synth2=
)Module microblazer_rst_clk_wiz_1_100M_0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
7
%s*synth2(
Module microblazer 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
?
%s*synth20
Module microblazer_wrapper 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
D
%s*synth25
!Module debounce__parameterized0 
2default:default
B
%s*synth23
Detailed RTL Component Info : 
2default:default
1
%s*synth2"
+---Adders : 
2default:default
Q
%s*synth2B
.	   2 Input      7 Bit       Adders := 1     
2default:default
0
%s*synth2!
+---Muxes : 
2default:default
Q
%s*synth2B
.	   2 Input      7 Bit        Muxes := 1     
2default:default
Q
%s*synth2B
.	   2 Input      1 Bit        Muxes := 2     
2default:default
z
%s*synth2k
WPart Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
2default:default
´
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2)
\shift_datain_reg[0] 2default:default2)
Debug__parameterized02default:defaultZ8-3332
°
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\sample_2_reg[5] 2default:default2)
Debug__parameterized02default:defaultZ8-3332
°
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\sample_2_reg[7] 2default:default2)
Debug__parameterized02default:defaultZ8-3332
°
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\sample_2_reg[8] 2default:default2)
Debug__parameterized02default:defaultZ8-3332
´
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2)
\shift_datain_reg[0] 2default:default2)
Debug__parameterized02default:defaultZ8-3332
°
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\sample_2_reg[5] 2default:default2)
Debug__parameterized02default:defaultZ8-3332
°
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\sample_2_reg[7] 2default:default2)
Debug__parameterized02default:defaultZ8-3332
°
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2%
\sample_2_reg[8] 2default:default2)
Debug__parameterized02default:defaultZ8-3332
à
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2R
>\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg 2default:default2,
axi_gpio__parameterized02default:defaultZ8-3332
ú
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2l
X\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3] 2default:default2,
axi_gpio__parameterized02default:defaultZ8-3332
ú
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2l
X\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2] 2default:default2,
axi_gpio__parameterized02default:defaultZ8-3332
ú
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2l
X\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] 2default:default2,
axi_gpio__parameterized02default:defaultZ8-3332
ú
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2l
X\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] 2default:default2,
axi_gpio__parameterized02default:defaultZ8-3332
Ù
merging register '%s' into '%s'3619*oasys2>
*AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg2default:default2$
bus2ip_reset_reg2default:default2™
‚t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v2_0/82c7a66d/hdl/src/vhdl/slave_attachment.vhd2default:default2
3862default:default8@Z8-4471
à
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2R
>\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg 2default:default2,
axi_gpio__parameterized22default:defaultZ8-3332
ú
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2l
X\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3] 2default:default2,
axi_gpio__parameterized22default:defaultZ8-3332
ú
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2l
X\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[2].ce_out_i_reg[2] 2default:default2,
axi_gpio__parameterized22default:defaultZ8-3332
ú
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2l
X\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1] 2default:default2,
axi_gpio__parameterized22default:defaultZ8-3332
ú
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2l
X\AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0] 2default:default2,
axi_gpio__parameterized22default:defaultZ8-3332
Ù
merging register '%s' into '%s'3619*oasys2>
*AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg2default:default2$
bus2ip_reset_reg2default:default2™
‚t:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v2_0/82c7a66d/hdl/src/vhdl/slave_attachment.vhd2default:default2
3862default:default8@Z8-4471
ú
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2q
]\Use_AXI_IPIF.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0] 2default:default2'
MDM__parameterized02default:defaultZ8-3332
Ô
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2D
0\MicroBlaze_Core_I/Area.Decode_I/take_Break_reg 2default:default2.
MicroBlaze__parameterized02default:defaultZ8-3332
Þ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2N
:\MicroBlaze_Core_I/Area.Decode_I/EX_delayslot_Instr_I_reg 2default:default2.
MicroBlaze__parameterized02default:defaultZ8-3332
Õ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2E
1\MicroBlaze_Core_I/Area.Decode_I/Start_Div_i_reg 2default:default2.
MicroBlaze__parameterized02default:defaultZ8-3332
Õ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2E
1\MicroBlaze_Core_I/Area.Decode_I/div_started_reg 2default:default2.
MicroBlaze__parameterized02default:defaultZ8-3332
Ô
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2D
0\MicroBlaze_Core_I/Area.Decode_I/Not_Div_Op_reg 2default:default2.
MicroBlaze__parameterized02default:defaultZ8-3332
Ó
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2C
/\MicroBlaze_Core_I/Area.Decode_I/FPU_Op_reg[0] 2default:default2.
MicroBlaze__parameterized02default:defaultZ8-3332
Ó
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2C
/\MicroBlaze_Core_I/Area.Decode_I/FPU_Op_reg[1] 2default:default2.
MicroBlaze__parameterized02default:defaultZ8-3332
Ó
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2C
/\MicroBlaze_Core_I/Area.Decode_I/FPU_Op_reg[2] 2default:default2.
MicroBlaze__parameterized02default:defaultZ8-3332
Õ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2E
1\MicroBlaze_Core_I/Area.Decode_I/FPU_Cond_reg[0] 2default:default2.
MicroBlaze__parameterized02default:defaultZ8-3332
Õ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2E
1\MicroBlaze_Core_I/Area.Decode_I/FPU_Cond_reg[1] 2default:default2.
MicroBlaze__parameterized02default:defaultZ8-3332
Õ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2E
1\MicroBlaze_Core_I/Area.Decode_I/FPU_Cond_reg[2] 2default:default2.
MicroBlaze__parameterized02default:defaultZ8-3332
Õ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2E
1\MicroBlaze_Core_I/Area.Decode_I/Start_FPU_i_reg 2default:default2.
MicroBlaze__parameterized02default:defaultZ8-3332
Õ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2E
1\MicroBlaze_Core_I/Area.Decode_I/fpu_started_reg 2default:default2.
MicroBlaze__parameterized02default:defaultZ8-3332
Ô
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2D
0\MicroBlaze_Core_I/Area.Decode_I/Not_FPU_Op_reg 2default:default2.
MicroBlaze__parameterized02default:defaultZ8-3332
Õ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2E
1\MicroBlaze_Core_I/Area.Decode_I/write_FSR_I_reg 2default:default2.
MicroBlaze__parameterized02default:defaultZ8-3332
ø
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2h
T\MicroBlaze_Core_I/Area.Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Data_Strobe_reg 2default:default2.
MicroBlaze__parameterized02default:defaultZ8-3332
÷
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2g
S\MicroBlaze_Core_I/Area.Using_Ext_Databus.DAXI_Interface_I1/MEM_DAXI_Exception_reg 2default:default2.
MicroBlaze__parameterized02default:defaultZ8-3332
ü
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2l
X\MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/control_reg_reg[1] 2default:default2.
MicroBlaze__parameterized02default:defaultZ8-3332
ü
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2l
X\MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/control_reg_reg[2] 2default:default2.
MicroBlaze__parameterized02default:defaultZ8-3332
ü
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2l
X\MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/control_reg_reg[6] 2default:default2.
MicroBlaze__parameterized02default:defaultZ8-3332
ü
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2l
X\MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/control_reg_reg[7] 2default:default2.
MicroBlaze__parameterized02default:defaultZ8-3332
ü
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2l
X\MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/control_reg_reg[9] 2default:default2.
MicroBlaze__parameterized02default:defaultZ8-3332
ù
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2i
U\MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/sample_2_reg[5] 2default:default2.
MicroBlaze__parameterized02default:defaultZ8-3332
ù
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2i
U\MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/sample_2_reg[7] 2default:default2.
MicroBlaze__parameterized02default:defaultZ8-3332
ù
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2i
U\MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/sample_2_reg[8] 2default:default2.
MicroBlaze__parameterized02default:defaultZ8-3332
ü
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2l
X\MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/control_reg_reg[1] 2default:default2.
MicroBlaze__parameterized02default:defaultZ8-3332
ü
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2l
X\MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/control_reg_reg[2] 2default:default2.
MicroBlaze__parameterized02default:defaultZ8-3332
ü
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2l
X\MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/control_reg_reg[6] 2default:default2.
MicroBlaze__parameterized02default:defaultZ8-3332
ü
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2l
X\MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/control_reg_reg[7] 2default:default2.
MicroBlaze__parameterized02default:defaultZ8-3332
ü
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2l
X\MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/control_reg_reg[9] 2default:default2.
MicroBlaze__parameterized02default:defaultZ8-3332
ý
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2m
Y\MicroBlaze_Core_I/Area.Implement_Debug_Logic.Master_Core.Debug_Area/shift_datain_reg[0] 2default:default2.
MicroBlaze__parameterized02default:defaultZ8-3332
î
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2f
R\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[63] 2default:default2&
microblazer_xbar_02default:defaultZ8-3332
î
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2f
R\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[62] 2default:default2&
microblazer_xbar_02default:defaultZ8-3332
î
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2f
R\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[61] 2default:default2&
microblazer_xbar_02default:defaultZ8-3332
î
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2f
R\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[60] 2default:default2&
microblazer_xbar_02default:defaultZ8-3332
î
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2f
R\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[59] 2default:default2&
microblazer_xbar_02default:defaultZ8-3332
î
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2f
R\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[58] 2default:default2&
microblazer_xbar_02default:defaultZ8-3332
î
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2f
R\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[57] 2default:default2&
microblazer_xbar_02default:defaultZ8-3332
î
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2f
R\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[56] 2default:default2&
microblazer_xbar_02default:defaultZ8-3332
î
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2f
R\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[55] 2default:default2&
microblazer_xbar_02default:defaultZ8-3332
î
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2f
R\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[54] 2default:default2&
microblazer_xbar_02default:defaultZ8-3332
î
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2f
R\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[53] 2default:default2&
microblazer_xbar_02default:defaultZ8-3332
î
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2f
R\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[52] 2default:default2&
microblazer_xbar_02default:defaultZ8-3332
î
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2f
R\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[51] 2default:default2&
microblazer_xbar_02default:defaultZ8-3332
î
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2f
R\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[50] 2default:default2&
microblazer_xbar_02default:defaultZ8-3332
î
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2f
R\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[49] 2default:default2&
microblazer_xbar_02default:defaultZ8-3332
î
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2f
R\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[45] 2default:default2&
microblazer_xbar_02default:defaultZ8-3332
î
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2f
R\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[44] 2default:default2&
microblazer_xbar_02default:defaultZ8-3332
î
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2f
R\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[43] 2default:default2&
microblazer_xbar_02default:defaultZ8-3332
î
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2f
R\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[42] 2default:default2&
microblazer_xbar_02default:defaultZ8-3332
î
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2f
R\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[41] 2default:default2&
microblazer_xbar_02default:defaultZ8-3332
î
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2f
R\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[40] 2default:default2&
microblazer_xbar_02default:defaultZ8-3332
î
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2f
R\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[39] 2default:default2&
microblazer_xbar_02default:defaultZ8-3332
î
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2f
R\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[38] 2default:default2&
microblazer_xbar_02default:defaultZ8-3332
î
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2f
R\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[37] 2default:default2&
microblazer_xbar_02default:defaultZ8-3332
î
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2f
R\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[36] 2default:default2&
microblazer_xbar_02default:defaultZ8-3332
î
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2f
R\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[35] 2default:default2&
microblazer_xbar_02default:defaultZ8-3332
î
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2f
R\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[34] 2default:default2&
microblazer_xbar_02default:defaultZ8-3332
î
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2f
R\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[33] 2default:default2&
microblazer_xbar_02default:defaultZ8-3332
í
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2e
Q\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[0] 2default:default2&
microblazer_xbar_02default:defaultZ8-3332
ñ
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2i
U\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_grant_enc_i_reg[0] 2default:default2&
microblazer_xbar_02default:defaultZ8-3332
Û
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2S
?\inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[35] 2default:default2&
microblazer_xbar_02default:defaultZ8-3332
Û
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2S
?\inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[35] 2default:default2&
microblazer_xbar_02default:defaultZ8-3332
Â
RFound unconnected internal register '%s' and it is trimmed from '%s' to '%s' bits.3455*oasys2M
9inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg2default:default2
362default:default2
352default:default2¶
Ÿt:/Rodrigo/fpga/ucBasico/ucBasico.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/a2538a4c/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v2default:default2
1212default:default8@Z8-3936
î
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2f
R\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[63] 2default:default2&
microblazer_xbar_02default:defaultZ8-3332
î
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2f
R\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[62] 2default:default2&
microblazer_xbar_02default:defaultZ8-3332
î
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2f
R\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[61] 2default:default2&
microblazer_xbar_02default:defaultZ8-3332
î
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2f
R\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[60] 2default:default2&
microblazer_xbar_02default:defaultZ8-3332
î
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2f
R\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[59] 2default:default2&
microblazer_xbar_02default:defaultZ8-3332
î
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2f
R\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[58] 2default:default2&
microblazer_xbar_02default:defaultZ8-3332
î
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2f
R\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[57] 2default:default2&
microblazer_xbar_02default:defaultZ8-3332
î
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2f
R\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[56] 2default:default2&
microblazer_xbar_02default:defaultZ8-3332
î
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2f
R\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[55] 2default:default2&
microblazer_xbar_02default:defaultZ8-3332
î
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2f
R\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[54] 2default:default2&
microblazer_xbar_02default:defaultZ8-3332
î
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2f
R\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[53] 2default:default2&
microblazer_xbar_02default:defaultZ8-3332
î
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2f
R\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[52] 2default:default2&
microblazer_xbar_02default:defaultZ8-3332
î
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2f
R\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[51] 2default:default2&
microblazer_xbar_02default:defaultZ8-3332
î
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2f
R\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[50] 2default:default2&
microblazer_xbar_02default:defaultZ8-3332
î
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2f
R\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[49] 2default:default2&
microblazer_xbar_02default:defaultZ8-3332
î
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2f
R\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[45] 2default:default2&
microblazer_xbar_02default:defaultZ8-3332
î
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2f
R\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[44] 2default:default2&
microblazer_xbar_02default:defaultZ8-3332
î
ESequential element (%s) is unused and will be removed from module %s.3332*oasys2f
R\inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[43] 2default:default2&
microblazer_xbar_02default:defaultZ8-3332
Ô
Message '%s' appears more than %s times and has been disabled. User can change this message limit to see more message instances.
14*common2 
Synth 8-33322default:default2
1002default:defaultZ17-14
©
%s*synth2™
„Finished Cross Boundary Optimization : Time (s): cpu = 00:02:02 ; elapsed = 00:02:05 . Memory (MB): peak = 669.871 ; gain = 535.078
2default:default
¢
%s*synth2’
~---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
6
%s*synth2'

Distributed RAM: 
2default:default
«
%s*synth2›
†+------------+---------------------------------------------------------------------------------------------------------------------------+--------------------+----------------------+--------------+---------------------------------------------------------------+
2default:default
¬
%s*synth2œ
‡|Module Name | RTL Object                                                                                                                | Inference Criteria | Size (depth X width) | Primitives   | Hierarchical Name                                             | 
2default:default
«
%s*synth2›
†+------------+---------------------------------------------------------------------------------------------------------------------------+--------------------+----------------------+--------------+---------------------------------------------------------------+
2default:default
¬
%s*synth2œ
‡|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[31].Register_File_Bit_I/Using_LUT6.RegFile_X1  | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
2default:default
¬
%s*synth2œ
‡|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[31].Register_File_Bit_I/Using_LUT6.RegFile_X2  | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
2default:default
¬
%s*synth2œ
‡|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/Using_LUT6.RegFile_X1  | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
2default:default
¬
%s*synth2œ
‡|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[30].Register_File_Bit_I/Using_LUT6.RegFile_X2  | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
2default:default
¬
%s*synth2œ
‡|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[29].Register_File_Bit_I/Using_LUT6.RegFile_X1  | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
2default:default
¬
%s*synth2œ
‡|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[29].Register_File_Bit_I/Using_LUT6.RegFile_X2  | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
2default:default
¬
%s*synth2œ
‡|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[28].Register_File_Bit_I/Using_LUT6.RegFile_X1  | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
2default:default
¬
%s*synth2œ
‡|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[28].Register_File_Bit_I/Using_LUT6.RegFile_X2  | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
2default:default
¬
%s*synth2œ
‡|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[27].Register_File_Bit_I/Using_LUT6.RegFile_X1  | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
2default:default
¬
%s*synth2œ
‡|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[27].Register_File_Bit_I/Using_LUT6.RegFile_X2  | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
2default:default
¬
%s*synth2œ
‡|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[26].Register_File_Bit_I/Using_LUT6.RegFile_X1  | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
2default:default
¬
%s*synth2œ
‡|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[26].Register_File_Bit_I/Using_LUT6.RegFile_X2  | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
2default:default
¬
%s*synth2œ
‡|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[25].Register_File_Bit_I/Using_LUT6.RegFile_X1  | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
2default:default
¬
%s*synth2œ
‡|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[25].Register_File_Bit_I/Using_LUT6.RegFile_X2  | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
2default:default
¬
%s*synth2œ
‡|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/Using_LUT6.RegFile_X1  | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
2default:default
¬
%s*synth2œ
‡|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[24].Register_File_Bit_I/Using_LUT6.RegFile_X2  | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
2default:default
¬
%s*synth2œ
‡|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[23].Register_File_Bit_I/Using_LUT6.RegFile_X1  | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
2default:default
¬
%s*synth2œ
‡|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[23].Register_File_Bit_I/Using_LUT6.RegFile_X2  | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
2default:default
¬
%s*synth2œ
‡|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[22].Register_File_Bit_I/Using_LUT6.RegFile_X1  | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
2default:default
¬
%s*synth2œ
‡|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[22].Register_File_Bit_I/Using_LUT6.RegFile_X2  | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
2default:default
¬
%s*synth2œ
‡|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[21].Register_File_Bit_I/Using_LUT6.RegFile_X1  | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
2default:default
¬
%s*synth2œ
‡|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[21].Register_File_Bit_I/Using_LUT6.RegFile_X2  | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
2default:default
¬
%s*synth2œ
‡|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[20].Register_File_Bit_I/Using_LUT6.RegFile_X1  | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
2default:default
¬
%s*synth2œ
‡|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[20].Register_File_Bit_I/Using_LUT6.RegFile_X2  | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
2default:default
¬
%s*synth2œ
‡|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[19].Register_File_Bit_I/Using_LUT6.RegFile_X1  | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
2default:default
¬
%s*synth2œ
‡|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[19].Register_File_Bit_I/Using_LUT6.RegFile_X2  | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
2default:default
¬
%s*synth2œ
‡|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[18].Register_File_Bit_I/Using_LUT6.RegFile_X1  | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
2default:default
¬
%s*synth2œ
‡|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[18].Register_File_Bit_I/Using_LUT6.RegFile_X2  | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
2default:default
¬
%s*synth2œ
‡|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[17].Register_File_Bit_I/Using_LUT6.RegFile_X1  | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
2default:default
¬
%s*synth2œ
‡|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[17].Register_File_Bit_I/Using_LUT6.RegFile_X2  | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
2default:default
¬
%s*synth2œ
‡|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[16].Register_File_Bit_I/Using_LUT6.RegFile_X1  | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
2default:default
¬
%s*synth2œ
‡|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[16].Register_File_Bit_I/Using_LUT6.RegFile_X2  | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
2default:default
¬
%s*synth2œ
‡|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[15].Register_File_Bit_I/Using_LUT6.RegFile_X1  | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
2default:default
¬
%s*synth2œ
‡|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[15].Register_File_Bit_I/Using_LUT6.RegFile_X2  | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
2default:default
¬
%s*synth2œ
‡|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[14].Register_File_Bit_I/Using_LUT6.RegFile_X1  | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
2default:default
¬
%s*synth2œ
‡|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[14].Register_File_Bit_I/Using_LUT6.RegFile_X2  | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
2default:default
¬
%s*synth2œ
‡|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[13].Register_File_Bit_I/Using_LUT6.RegFile_X1  | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
2default:default
¬
%s*synth2œ
‡|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[13].Register_File_Bit_I/Using_LUT6.RegFile_X2  | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
2default:default
¬
%s*synth2œ
‡|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/Using_LUT6.RegFile_X1  | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
2default:default
¬
%s*synth2œ
‡|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[12].Register_File_Bit_I/Using_LUT6.RegFile_X2  | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
2default:default
¬
%s*synth2œ
‡|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[11].Register_File_Bit_I/Using_LUT6.RegFile_X1  | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
2default:default
¬
%s*synth2œ
‡|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[11].Register_File_Bit_I/Using_LUT6.RegFile_X2  | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
2default:default
¬
%s*synth2œ
‡|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/Using_LUT6.RegFile_X1  | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
2default:default
¬
%s*synth2œ
‡|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/Using_LUT6.RegFile_X2  | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
2default:default
¬
%s*synth2œ
‡|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[9].Register_File_Bit_I/Using_LUT6.RegFile_X1   | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
2default:default
¬
%s*synth2œ
‡|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[9].Register_File_Bit_I/Using_LUT6.RegFile_X2   | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
2default:default
¬
%s*synth2œ
‡|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[8].Register_File_Bit_I/Using_LUT6.RegFile_X1   | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
2default:default
¬
%s*synth2œ
‡|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[8].Register_File_Bit_I/Using_LUT6.RegFile_X2   | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
2default:default
¬
%s*synth2œ
‡|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[7].Register_File_Bit_I/Using_LUT6.RegFile_X1   | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
2default:default
¬
%s*synth2œ
‡|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[7].Register_File_Bit_I/Using_LUT6.RegFile_X2   | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
2default:default
¬
%s*synth2œ
‡|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[6].Register_File_Bit_I/Using_LUT6.RegFile_X1   | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
2default:default
¬
%s*synth2œ
‡|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[6].Register_File_Bit_I/Using_LUT6.RegFile_X2   | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
2default:default
¬
%s*synth2œ
‡|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[5].Register_File_Bit_I/Using_LUT6.RegFile_X1   | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
2default:default
¬
%s*synth2œ
‡|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[5].Register_File_Bit_I/Using_LUT6.RegFile_X2   | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
2default:default
¬
%s*synth2œ
‡|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[4].Register_File_Bit_I/Using_LUT6.RegFile_X1   | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
2default:default
¬
%s*synth2œ
‡|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[4].Register_File_Bit_I/Using_LUT6.RegFile_X2   | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
2default:default
¬
%s*synth2œ
‡|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[3].Register_File_Bit_I/Using_LUT6.RegFile_X1   | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
2default:default
¬
%s*synth2œ
‡|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[3].Register_File_Bit_I/Using_LUT6.RegFile_X2   | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
2default:default
¬
%s*synth2œ
‡|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[2].Register_File_Bit_I/Using_LUT6.RegFile_X1   | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
2default:default
¬
%s*synth2œ
‡|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[2].Register_File_Bit_I/Using_LUT6.RegFile_X2   | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
2default:default
¬
%s*synth2œ
‡|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[1].Register_File_Bit_I/Using_LUT6.RegFile_X1   | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
2default:default
¬
%s*synth2œ
‡|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[1].Register_File_Bit_I/Using_LUT6.RegFile_X2   | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
2default:default
¬
%s*synth2œ
‡|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/Using_LUT6.RegFile_X1   | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
2default:default
¬
%s*synth2œ
‡|MicroBlaze  | \MicroBlaze_Core_I/Area.Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/Using_LUT6.RegFile_X2   | User Instantiated  | -                    | RAM32X1D X 1 | MicroBlaze->microblazer_microblaze_0_0->microblazer->toplevel | 
2default:default
¬
%s*synth2œ
‡+------------+---------------------------------------------------------------------------------------------------------------------------+--------------------+----------------------+--------------+---------------------------------------------------------------+

2default:default
¹
%s*synth2©
”Note: The table shows RAMs generated at current stage. Some RAM generation could be reversed due to later optimizations. Mutiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the hierarchical modules names of the RAM and only part of it is displayed.
2default:default
¦
%s*synth2–
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
ž
%s*synth2Ž
zFinished Area Optimization : Time (s): cpu = 00:02:04 ; elapsed = 00:02:08 . Memory (MB): peak = 699.508 ; gain = 564.715
2default:default
­
%s*synth2
ˆFinished Applying XDC Timing Constraints : Time (s): cpu = 00:02:05 ; elapsed = 00:02:08 . Memory (MB): peak = 699.508 ; gain = 564.715
2default:default
 
%s*synth2
|Finished Timing Optimization : Time (s): cpu = 00:02:05 ; elapsed = 00:02:09 . Memory (MB): peak = 699.508 ; gain = 564.715
2default:default
Ÿ
%s*synth2
{Finished Technology Mapping : Time (s): cpu = 00:02:08 ; elapsed = 00:02:12 . Memory (MB): peak = 699.508 ; gain = 564.715
2default:default
™
%s*synth2‰
uFinished IO Insertion : Time (s): cpu = 00:02:09 ; elapsed = 00:02:13 . Memory (MB): peak = 699.508 ; gain = 564.715
2default:default
;
%s*synth2,

Report Check Netlist: 
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|      |Item              |Errors |Warnings |Status |Description       |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
l
%s*synth2]
I|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
2default:default
l
%s*synth2]
I+------+------------------+-------+---------+-------+------------------+
2default:default
ª
%s*synth2š
…Finished Renaming Generated Instances : Time (s): cpu = 00:02:09 ; elapsed = 00:02:13 . Memory (MB): peak = 699.508 ; gain = 564.715
2default:default
§
%s*synth2—
‚Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:09 ; elapsed = 00:02:13 . Memory (MB): peak = 699.508 ; gain = 564.715
2default:default
¢
%s*synth2’
~---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
¦
%s*synth2–
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
2default:default
u
%s*synth2f
R---------------------------------------------------------------------------------
2default:default
8
%s*synth2)

Report BlackBoxes: 
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
A
%s*synth22
| |BlackBox name |Instances |
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
A
%s*synth22
+-+--------------+----------+
2default:default
8
%s*synth2)

Report Cell Usage: 
2default:default
?
%s*synth20
+------+-----------+------+
2default:default
?
%s*synth20
|      |Cell       |Count |
2default:default
?
%s*synth20
+------+-----------+------+
2default:default
?
%s*synth20
|1     |BSCANE2    |     1|
2default:default
?
%s*synth20
|2     |BUFG       |     4|
2default:default
?
%s*synth20
|3     |GND        |     2|
2default:default
?
%s*synth20
|4     |INV        |     1|
2default:default
?
%s*synth20
|5     |LUT1       |    41|
2default:default
?
%s*synth20
|6     |LUT2       |   533|
2default:default
?
%s*synth20
|7     |LUT3       |   207|
2default:default
?
%s*synth20
|8     |LUT4       |   343|
2default:default
?
%s*synth20
|9     |LUT5       |   288|
2default:default
?
%s*synth20
|10    |LUT6       |   457|
2default:default
?
%s*synth20
|11    |LUT6_2     |    97|
2default:default
?
%s*synth20
|12    |MMCME2_ADV |     1|
2default:default
?
%s*synth20
|13    |MULT_AND   |     3|
2default:default
?
%s*synth20
|14    |MUXCY_L    |    92|
2default:default
?
%s*synth20
|15    |MUXF5      |    32|
2default:default
?
%s*synth20
|16    |MUXF7      |     3|
2default:default
?
%s*synth20
|17    |MUXF8      |     1|
2default:default
?
%s*synth20
|18    |RAM32X1D   |    64|
2default:default
?
%s*synth20
|19    |RAMB36E1   |     2|
2default:default
?
%s*synth20
|20    |SRL16      |     1|
2default:default
?
%s*synth20
|21    |SRL16E     |    98|
2default:default
?
%s*synth20
|22    |VCC        |     1|
2default:default
?
%s*synth20
|23    |XORCY      |    75|
2default:default
?
%s*synth20
|24    |FD         |    32|
2default:default
?
%s*synth20
|25    |FDCE       |   212|
2default:default
?
%s*synth20
|26    |FDC_1      |     1|
2default:default
?
%s*synth20
|27    |FDE        |    64|
2default:default
?
%s*synth20
|28    |FDPE       |     5|
2default:default
?
%s*synth20
|29    |FDR        |     1|
2default:default
?
%s*synth20
|30    |FDRE       |  5298|
2default:default
?
%s*synth20
|31    |FDRE_1     |     1|
2default:default
?
%s*synth20
|32    |FDS        |     5|
2default:default
?
%s*synth20
|33    |FDSE       |    71|
2default:default
?
%s*synth20
|34    |LD         |    16|
2default:default
?
%s*synth20
|35    |LDC        |   128|
2default:default
?
%s*synth20
|36    |IBUF       |    18|
2default:default
?
%s*synth20
|37    |OBUF       |    16|
2default:default
?
%s*synth20
+------+-----------+------+
2default:default
<
%s*synth2-

Report Instance Areas: 
2default:default

%s*synth2€
l+------+----------------------------------------------------+--------------------------------------+------+
2default:default

%s*synth2€
l|      |Instance                                            |Module                                |Cells |
2default:default

%s*synth2€
l+------+----------------------------------------------------+--------------------------------------+------+
2default:default

%s*synth2€
l|1     |top                                                 |                                      |  8215|
2default:default

%s*synth2€
l|2     |  \gen_deb[0].u2                                    |debounce__parameterized0              |    22|
2default:default

%s*synth2€
l|3     |  \gen_deb[10].u2                                   |debounce__parameterized0_0            |    22|
2default:default

%s*synth2€
l|4     |  \gen_deb[11].u2                                   |debounce__parameterized0_1            |    22|
2default:default

%s*synth2€
l|5     |  \gen_deb[12].u2                                   |debounce__parameterized0_2            |    22|
2default:default

%s*synth2€
l|6     |  \gen_deb[13].u2                                   |debounce__parameterized0_3            |    22|
2default:default

%s*synth2€
l|7     |  \gen_deb[14].u2                                   |debounce__parameterized0_4            |    22|
2default:default

%s*synth2€
l|8     |  \gen_deb[15].u2                                   |debounce__parameterized0_5            |    22|
2default:default

%s*synth2€
l|9     |  \gen_deb[1].u2                                    |debounce__parameterized0_6            |    22|
2default:default

%s*synth2€
l|10    |  \gen_deb[2].u2                                    |debounce__parameterized0_7            |    22|
2default:default

%s*synth2€
l|11    |  \gen_deb[3].u2                                    |debounce__parameterized0_8            |    22|
2default:default

%s*synth2€
l|12    |  \gen_deb[4].u2                                    |debounce__parameterized0_9            |    22|
2default:default

%s*synth2€
l|13    |  \gen_deb[5].u2                                    |debounce__parameterized0_10           |    22|
2default:default

%s*synth2€
l|14    |  \gen_deb[6].u2                                    |debounce__parameterized0_11           |    22|
2default:default

%s*synth2€
l|15    |  \gen_deb[7].u2                                    |debounce__parameterized0_12           |    22|
2default:default

%s*synth2€
l|16    |  \gen_deb[8].u2                                    |debounce__parameterized0_13           |    22|
2default:default

%s*synth2€
l|17    |  \gen_deb[9].u2                                    |debounce__parameterized0_14           |    22|
2default:default

%s*synth2€
l|18    |  u1                                                |microblazer_wrapper                   |  7830|
2default:default

%s*synth2€
l|19    |    microblazer_i                                   |microblazer                           |  7829|
2default:default

%s*synth2€
l|20    |      axi_gpio_LED                                  |microblazer_axi_gpio_0_0              |   232|
2default:default

%s*synth2€
l|21    |        U0                                          |axi_gpio__parameterized0              |   232|
2default:default

%s*synth2€
l|22    |          \gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3  |cdc_sync__1                           |    64|
2default:default

%s*synth2€
l|23    |      axi_gpio_SW                                   |microblazer_axi_gpio_0_1              |   232|
2default:default

%s*synth2€
l|24    |        U0                                          |axi_gpio__parameterized2              |   232|
2default:default

%s*synth2€
l|25    |          \gpio_core_1/Not_Dual.INPUT_DOUBLE_REGS3  |cdc_sync                              |    64|
2default:default

%s*synth2€
l|26    |      clk_wiz_1                                     |microblazer_clk_wiz_1_0               |     4|
2default:default

%s*synth2€
l|27    |        U0                                          |microblazer_clk_wiz_1_0_clk_wiz       |     4|
2default:default

%s*synth2€
l|28    |      mdm_1                                         |microblazer_mdm_1_0                   |   382|
2default:default

%s*synth2€
l|29    |        U0                                          |MDM__parameterized0                   |   382|
2default:default

%s*synth2€
l|30    |      microblaze_0                                  |microblazer_microblaze_0_0            |  6582|
2default:default

%s*synth2€
l|31    |        U0                                          |MicroBlaze__parameterized0            |  6582|
2default:default

%s*synth2€
l|32    |      microblaze_0_axi_periph                       |microblazer_microblaze_0_axi_periph_0 |   311|
2default:default

%s*synth2€
l|33    |        xbar                                        |microblazer_xbar_0                    |   311|
2default:default

%s*synth2€
l|34    |      rst_clk_wiz_1_100M                            |microblazer_rst_clk_wiz_1_100M_0      |    64|
2default:default

%s*synth2€
l|35    |      microblaze_0_local_memory                     |microblaze_0_local_memory_imp_Z0DGSF  |    20|
2default:default

%s*synth2€
l|36    |        dlmb_bram_if_cntlr                          |microblazer_dlmb_bram_if_cntlr_0      |     8|
2default:default

%s*synth2€
l|37    |        dlmb_v10                                    |microblazer_dlmb_v10_0                |     1|
2default:default

%s*synth2€
l|38    |          U0                                        |lmb_v10__parameterized0__1            |     1|
2default:default

%s*synth2€
l|39    |        ilmb_bram_if_cntlr                          |microblazer_ilmb_bram_if_cntlr_0      |     7|
2default:default

%s*synth2€
l|40    |        ilmb_v10                                    |microblazer_ilmb_v10_0                |     1|
2default:default

%s*synth2€
l|41    |          U0                                        |lmb_v10__parameterized0               |     1|
2default:default

%s*synth2€
l|42    |        lmb_bram                                    |microblazer_lmb_bram_0                |     2|
2default:default

%s*synth2€
l+------+----------------------------------------------------+--------------------------------------+------+
2default:default
¦
%s*synth2–
Finished Writing Synthesis Report : Time (s): cpu = 00:02:09 ; elapsed = 00:02:13 . Memory (MB): peak = 699.508 ; gain = 564.715
2default:default
j
%s*synth2[
GSynthesis finished with 0 errors, 0 critical warnings and 25 warnings.
2default:default
£
%s*synth2“
Synthesis Optimization Complete : Time (s): cpu = 00:02:09 ; elapsed = 00:02:13 . Memory (MB): peak = 699.508 ; gain = 564.715
2default:default
^
-Analyzing %s Unisim elements for replacement
17*netlist2
5582default:defaultZ29-17
a
2Unisim Transformation completed in %s CPU seconds
28*netlist2
02default:defaultZ29-28
^
1Inserted %s IBUFs to IO ports without IO buffers.100*opt2
02default:defaultZ31-140
^
1Inserted %s OBUFs to IO ports without IO buffers.101*opt2
02default:defaultZ31-141
D
Pushed %s inverter(s).
98*opt2
122default:defaultZ31-138
î
!Unisim Transformation Summary:
%s111*project2±
œ  A total of 472 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 27 instances
  FD => FDRE: 32 instances
  FDC_1 => FDCE (inverted pins: C): 1 instances
  FDE => FDRE: 64 instances
  FDR => FDRE: 1 instances
  FDRE_1 => FDRE (inverted pins: C): 1 instances
  FDS => FDSE: 5 instances
  LD => LDCE: 16 instances
  LDC => LDCE: 128 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 97 instances
  MULT_AND => LUT2: 3 instances
  MUXF5 => LUT3: 32 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 64 instances
  SRL16 => SRL16E: 1 instances
2default:defaultZ1-111
L
Releasing license: %s
83*common2
	Synthesis2default:defaultZ17-83
¿
G%s Infos, %s Warnings, %s Critical Warnings and %s Errors encountered.
28*	vivadotcl2
6232default:default2
182default:default2
02default:default2
02default:defaultZ4-41
U
%s completed successfully
29*	vivadotcl2 
synth_design2default:defaultZ4-42
ü
I%sTime (s): cpu = %s ; elapsed = %s . Memory (MB): peak = %s ; gain = %s
268*common2"
synth_design: 2default:default2
00:02:072default:default2
00:02:112default:default2
699.5082default:default2
464.4062default:defaultZ17-268

sreport_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 699.508 ; gain = 0.000
*common
w
Exiting %s at %s...
206*common2
Vivado2default:default2,
Mon Nov 23 22:06:47 20152default:defaultZ17-206