Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Feb  5 13:17:41 2020
| Host         : DESKTOP-FPAAR5U running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file FLXG_timing_summary_routed.rpt -pb FLXG_timing_summary_routed.pb -rpx FLXG_timing_summary_routed.rpx -warn_on_violation
| Design       : FLXG
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1017 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: rst (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line194/dec_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line194/dec_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nolabel_line194/dec_reg[30]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1836 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 45 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.264        0.000                      0                 2651        0.104        0.000                      0                 2651        3.000        0.000                       0                   718  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                         Waveform(ns)       Period(ns)      Frequency(MHz)
-----                         ------------       ----------      --------------
VGA/clk_wiz_65M/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_65M        {0.000 7.692}      15.385          65.000          
  clkfbout_clk_wiz_65M        {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
VGA/clk_wiz_65M/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_65M              4.264        0.000                      0                 2651        0.104        0.000                      0                 2651        7.192        0.000                       0                   714  
  clkfbout_clk_wiz_65M                                                                                                                                                         47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  VGA/clk_wiz_65M/inst/clk_in1
  To Clock:  VGA/clk_wiz_65M/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         VGA/clk_wiz_65M/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { VGA/clk_wiz_65M/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  VGA/clk_wiz_65M/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  VGA/clk_wiz_65M/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA/clk_wiz_65M/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA/clk_wiz_65M/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA/clk_wiz_65M/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  VGA/clk_wiz_65M/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_65M
  To Clock:  clk_out1_clk_wiz_65M

Setup :            0  Failing Endpoints,  Worst Slack        4.264ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.192ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.264ns  (required time - arrival time)
  Source:                 VGA/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_65M  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA/blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_65M  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_65M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_65M rise@15.385ns - clk_out1_clk_wiz_65M rise@0.000ns)
  Data Path Delay:        10.895ns  (logic 2.520ns (23.130%)  route 8.375ns (76.870%))
  Logic Levels:           9  (LUT2=3 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.123ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 16.887 - 15.385 ) 
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_65M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1018, routed)        1.809     1.809    VGA/clk_wiz_65M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA/clk_wiz_65M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA/clk_wiz_65M/inst/clk_out1_clk_wiz_65M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA/clk_wiz_65M/inst/clkout1_buf/O
                         net (fo=712, routed)         1.701     1.703    VGA/clk_65M
    SLICE_X74Y110        FDRE                                         r  VGA/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y110        FDRE (Prop_fdre_C_Q)         0.518     2.221 r  VGA/v_cnt_reg[0]/Q
                         net (fo=11, routed)          1.005     3.226    VGA/v_cnt_reg_n_0_[0]
    SLICE_X77Y108        LUT3 (Prop_lut3_I0_O)        0.152     3.378 f  VGA/rom_addr_num[8][13]_i_11/O
                         net (fo=1, routed)           0.686     4.064    VGA/rom_addr_num[8][13]_i_11_n_0
    SLICE_X77Y108        LUT6 (Prop_lut6_I3_O)        0.326     4.390 r  VGA/rom_addr_num[8][13]_i_9/O
                         net (fo=2, routed)           0.436     4.826    VGA/rom_addr_num[8][13]_i_9_n_0
    SLICE_X76Y109        LUT6 (Prop_lut6_I0_O)        0.124     4.950 r  VGA/rom_addr_num[8][13]_i_8/O
                         net (fo=4, routed)           1.230     6.180    VGA/rom_addr_num[8][13]_i_8_n_0
    SLICE_X70Y107        LUT2 (Prop_lut2_I0_O)        0.124     6.304 f  VGA/rom_addr_num[11][13]_i_5/O
                         net (fo=50, routed)          1.119     7.423    VGA/rom_addr_num[11][13]_i_2_n_0
    SLICE_X65Y119        LUT2 (Prop_lut2_I1_O)        0.118     7.541 r  VGA/rom_addr_num_input[4]_i_7/O
                         net (fo=5, routed)           0.918     8.459    VGA/rom_addr_num_input[4]_i_7_n_0
    SLICE_X66Y116        LUT2 (Prop_lut2_I0_O)        0.352     8.811 f  VGA/rom_addr_num_input[4]_i_2/O
                         net (fo=11, routed)          1.151     9.963    VGA/rom_addr_num_input[4]_i_2_n_0
    SLICE_X61Y115        LUT4 (Prop_lut4_I2_O)        0.356    10.319 r  VGA/rom_addr_num_input[13]_i_3/O
                         net (fo=8, routed)           1.385    11.704    VGA/rom_addr_num_input[13]_i_3_n_0
    SLICE_X65Y104        LUT6 (Prop_lut6_I0_O)        0.326    12.030 r  VGA/blue[3]_i_2/O
                         net (fo=1, routed)           0.444    12.474    VGA/blue[3]_i_2_n_0
    SLICE_X64Y102        LUT6 (Prop_lut6_I3_O)        0.124    12.598 r  VGA/blue[3]_i_1/O
                         net (fo=1, routed)           0.000    12.598    VGA/blue[3]_i_1_n_0
    SLICE_X64Y102        FDRE                                         r  VGA/blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_65M rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=1018, routed)        1.683    17.068    VGA/clk_wiz_65M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  VGA/clk_wiz_65M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    VGA/clk_wiz_65M/inst/clk_out1_clk_wiz_65M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  VGA/clk_wiz_65M/inst/clkout1_buf/O
                         net (fo=712, routed)         1.500    16.887    VGA/clk_65M
    SLICE_X64Y102        FDRE                                         r  VGA/blue_reg[3]/C
                         clock pessimism              0.077    16.965    
                         clock uncertainty           -0.132    16.832    
    SLICE_X64Y102        FDRE (Setup_fdre_C_D)        0.029    16.861    VGA/blue_reg[3]
  -------------------------------------------------------------------
                         required time                         16.861    
                         arrival time                         -12.598    
  -------------------------------------------------------------------
                         slack                                  4.264    

Slack (MET) :             4.316ns  (required time - arrival time)
  Source:                 VGA/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_65M  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA/red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_65M  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_65M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_65M rise@15.385ns - clk_out1_clk_wiz_65M rise@0.000ns)
  Data Path Delay:        10.841ns  (logic 2.520ns (23.245%)  route 8.321ns (76.755%))
  Logic Levels:           9  (LUT2=3 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 16.886 - 15.385 ) 
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_65M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1018, routed)        1.809     1.809    VGA/clk_wiz_65M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA/clk_wiz_65M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA/clk_wiz_65M/inst/clk_out1_clk_wiz_65M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA/clk_wiz_65M/inst/clkout1_buf/O
                         net (fo=712, routed)         1.701     1.703    VGA/clk_65M
    SLICE_X74Y110        FDRE                                         r  VGA/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y110        FDRE (Prop_fdre_C_Q)         0.518     2.221 r  VGA/v_cnt_reg[0]/Q
                         net (fo=11, routed)          1.005     3.226    VGA/v_cnt_reg_n_0_[0]
    SLICE_X77Y108        LUT3 (Prop_lut3_I0_O)        0.152     3.378 f  VGA/rom_addr_num[8][13]_i_11/O
                         net (fo=1, routed)           0.686     4.064    VGA/rom_addr_num[8][13]_i_11_n_0
    SLICE_X77Y108        LUT6 (Prop_lut6_I3_O)        0.326     4.390 r  VGA/rom_addr_num[8][13]_i_9/O
                         net (fo=2, routed)           0.436     4.826    VGA/rom_addr_num[8][13]_i_9_n_0
    SLICE_X76Y109        LUT6 (Prop_lut6_I0_O)        0.124     4.950 r  VGA/rom_addr_num[8][13]_i_8/O
                         net (fo=4, routed)           1.230     6.180    VGA/rom_addr_num[8][13]_i_8_n_0
    SLICE_X70Y107        LUT2 (Prop_lut2_I0_O)        0.124     6.304 f  VGA/rom_addr_num[11][13]_i_5/O
                         net (fo=50, routed)          1.119     7.423    VGA/rom_addr_num[11][13]_i_2_n_0
    SLICE_X65Y119        LUT2 (Prop_lut2_I1_O)        0.118     7.541 r  VGA/rom_addr_num_input[4]_i_7/O
                         net (fo=5, routed)           0.918     8.459    VGA/rom_addr_num_input[4]_i_7_n_0
    SLICE_X66Y116        LUT2 (Prop_lut2_I0_O)        0.352     8.811 f  VGA/rom_addr_num_input[4]_i_2/O
                         net (fo=11, routed)          1.151     9.963    VGA/rom_addr_num_input[4]_i_2_n_0
    SLICE_X61Y115        LUT4 (Prop_lut4_I2_O)        0.356    10.319 r  VGA/rom_addr_num_input[13]_i_3/O
                         net (fo=8, routed)           1.306    11.624    VGA/rom_addr_num_input[13]_i_3_n_0
    SLICE_X62Y103        LUT6 (Prop_lut6_I2_O)        0.326    11.950 f  VGA/red[3]_i_6/O
                         net (fo=1, routed)           0.470    12.420    VGA/red[3]_i_6_n_0
    SLICE_X63Y102        LUT6 (Prop_lut6_I4_O)        0.124    12.544 r  VGA/red[3]_i_2/O
                         net (fo=1, routed)           0.000    12.544    VGA/red[3]_i_2_n_0
    SLICE_X63Y102        FDRE                                         r  VGA/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_65M rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=1018, routed)        1.683    17.068    VGA/clk_wiz_65M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  VGA/clk_wiz_65M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    VGA/clk_wiz_65M/inst/clk_out1_clk_wiz_65M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  VGA/clk_wiz_65M/inst/clkout1_buf/O
                         net (fo=712, routed)         1.499    16.886    VGA/clk_65M
    SLICE_X63Y102        FDRE                                         r  VGA/red_reg[3]/C
                         clock pessimism              0.077    16.964    
                         clock uncertainty           -0.132    16.831    
    SLICE_X63Y102        FDRE (Setup_fdre_C_D)        0.029    16.860    VGA/red_reg[3]
  -------------------------------------------------------------------
                         required time                         16.860    
                         arrival time                         -12.544    
  -------------------------------------------------------------------
                         slack                                  4.316    

Slack (MET) :             4.426ns  (required time - arrival time)
  Source:                 VGA/img_cwk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_65M  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA/green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_65M  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_65M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_65M rise@15.385ns - clk_out1_clk_wiz_65M rise@0.000ns)
  Data Path Delay:        10.513ns  (logic 1.378ns (13.107%)  route 9.135ns (86.893%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.502ns = ( 16.886 - 15.385 ) 
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_65M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1018, routed)        1.809     1.809    VGA/clk_wiz_65M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA/clk_wiz_65M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA/clk_wiz_65M/inst/clk_out1_clk_wiz_65M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA/clk_wiz_65M/inst/clkout1_buf/O
                         net (fo=712, routed)         1.841     1.843    VGA/img_cwk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  VGA/img_cwk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      0.882     2.725 r  VGA/img_cwk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           2.738     5.463    VGA/img_cwk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_1[4]
    SLICE_X8Y10          LUT6 (Prop_lut6_I1_O)        0.124     5.587 r  VGA/img_cwk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3/O
                         net (fo=1, routed)           1.097     6.684    VGA/img_cwk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_3_n_0
    SLICE_X12Y26         LUT5 (Prop_lut5_I4_O)        0.124     6.808 r  VGA/img_cwk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           2.352     9.160    VGA/rom_data[7]
    SLICE_X64Y47         LUT6 (Prop_lut6_I4_O)        0.124     9.284 r  VGA/green[3]_i_4/O
                         net (fo=1, routed)           2.948    12.232    VGA/green[3]_i_4_n_0
    SLICE_X67Y105        LUT5 (Prop_lut5_I4_O)        0.124    12.356 r  VGA/green[3]_i_1/O
                         net (fo=1, routed)           0.000    12.356    VGA/green[3]_i_1_n_0
    SLICE_X67Y105        FDRE                                         r  VGA/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_65M rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=1018, routed)        1.683    17.068    VGA/clk_wiz_65M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  VGA/clk_wiz_65M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    VGA/clk_wiz_65M/inst/clk_out1_clk_wiz_65M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  VGA/clk_wiz_65M/inst/clkout1_buf/O
                         net (fo=712, routed)         1.499    16.886    VGA/clk_65M
    SLICE_X67Y105        FDRE                                         r  VGA/green_reg[3]/C
                         clock pessimism             -0.001    16.885    
                         clock uncertainty           -0.132    16.753    
    SLICE_X67Y105        FDRE (Setup_fdre_C_D)        0.029    16.782    VGA/green_reg[3]
  -------------------------------------------------------------------
                         required time                         16.782    
                         arrival time                         -12.356    
  -------------------------------------------------------------------
                         slack                                  4.426    

Slack (MET) :             4.427ns  (required time - arrival time)
  Source:                 VGA/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_65M  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA/rom_addr_num_input_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_65M  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_65M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_65M rise@15.385ns - clk_out1_clk_wiz_65M rise@0.000ns)
  Data Path Delay:        10.481ns  (logic 2.396ns (22.860%)  route 8.085ns (77.140%))
  Logic Levels:           8  (LUT2=4 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 16.871 - 15.385 ) 
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_65M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1018, routed)        1.809     1.809    VGA/clk_wiz_65M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA/clk_wiz_65M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA/clk_wiz_65M/inst/clk_out1_clk_wiz_65M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA/clk_wiz_65M/inst/clkout1_buf/O
                         net (fo=712, routed)         1.701     1.703    VGA/clk_65M
    SLICE_X74Y110        FDRE                                         r  VGA/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y110        FDRE (Prop_fdre_C_Q)         0.518     2.221 f  VGA/v_cnt_reg[0]/Q
                         net (fo=11, routed)          1.005     3.226    VGA/v_cnt_reg_n_0_[0]
    SLICE_X77Y108        LUT3 (Prop_lut3_I0_O)        0.152     3.378 r  VGA/rom_addr_num[8][13]_i_11/O
                         net (fo=1, routed)           0.686     4.064    VGA/rom_addr_num[8][13]_i_11_n_0
    SLICE_X77Y108        LUT6 (Prop_lut6_I3_O)        0.326     4.390 f  VGA/rom_addr_num[8][13]_i_9/O
                         net (fo=2, routed)           0.436     4.826    VGA/rom_addr_num[8][13]_i_9_n_0
    SLICE_X76Y109        LUT6 (Prop_lut6_I0_O)        0.124     4.950 f  VGA/rom_addr_num[8][13]_i_8/O
                         net (fo=4, routed)           1.230     6.180    VGA/rom_addr_num[8][13]_i_8_n_0
    SLICE_X70Y107        LUT2 (Prop_lut2_I0_O)        0.124     6.304 r  VGA/rom_addr_num[11][13]_i_5/O
                         net (fo=50, routed)          1.119     7.423    VGA/rom_addr_num[11][13]_i_2_n_0
    SLICE_X65Y119        LUT2 (Prop_lut2_I1_O)        0.118     7.541 f  VGA/rom_addr_num_input[4]_i_7/O
                         net (fo=5, routed)           0.918     8.459    VGA/rom_addr_num_input[4]_i_7_n_0
    SLICE_X66Y116        LUT2 (Prop_lut2_I0_O)        0.352     8.811 r  VGA/rom_addr_num_input[4]_i_2/O
                         net (fo=11, routed)          1.151     9.963    VGA/rom_addr_num_input[4]_i_2_n_0
    SLICE_X61Y115        LUT4 (Prop_lut4_I2_O)        0.356    10.319 f  VGA/rom_addr_num_input[13]_i_3/O
                         net (fo=8, routed)           0.600    10.919    VGA/rom_addr_num_input[13]_i_3_n_0
    SLICE_X62Y116        LUT2 (Prop_lut2_I0_O)        0.326    11.245 r  VGA/rom_addr_num_input[13]_i_1/O
                         net (fo=15, routed)          0.939    12.184    VGA/rom_addr_num_input
    SLICE_X63Y122        FDRE                                         r  VGA/rom_addr_num_input_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_65M rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=1018, routed)        1.683    17.068    VGA/clk_wiz_65M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  VGA/clk_wiz_65M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    VGA/clk_wiz_65M/inst/clk_out1_clk_wiz_65M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  VGA/clk_wiz_65M/inst/clkout1_buf/O
                         net (fo=712, routed)         1.484    16.871    VGA/clk_65M
    SLICE_X63Y122        FDRE                                         r  VGA/rom_addr_num_input_reg[13]/C
                         clock pessimism              0.077    16.949    
                         clock uncertainty           -0.132    16.816    
    SLICE_X63Y122        FDRE (Setup_fdre_C_CE)      -0.205    16.611    VGA/rom_addr_num_input_reg[13]
  -------------------------------------------------------------------
                         required time                         16.611    
                         arrival time                         -12.184    
  -------------------------------------------------------------------
                         slack                                  4.427    

Slack (MET) :             4.476ns  (required time - arrival time)
  Source:                 VGA/img_cwk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_65M  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA/red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_65M  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_65M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_65M rise@15.385ns - clk_out1_clk_wiz_65M rise@0.000ns)
  Data Path Delay:        10.463ns  (logic 1.378ns (13.170%)  route 9.085ns (86.830%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.344ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 16.884 - 15.385 ) 
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_65M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1018, routed)        1.809     1.809    VGA/clk_wiz_65M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA/clk_wiz_65M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA/clk_wiz_65M/inst/clk_out1_clk_wiz_65M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA/clk_wiz_65M/inst/clkout1_buf/O
                         net (fo=712, routed)         1.841     1.843    VGA/img_cwk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  VGA/img_cwk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.882     2.725 r  VGA/img_cwk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           2.698     5.423    VGA/img_cwk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_1[7]
    SLICE_X8Y13          LUT6 (Prop_lut6_I1_O)        0.124     5.547 r  VGA/img_cwk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_3/O
                         net (fo=1, routed)           1.193     6.740    VGA/img_cwk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0_i_3_n_0
    SLICE_X18Y28         LUT5 (Prop_lut5_I4_O)        0.124     6.864 r  VGA/img_cwk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[10]_INST_0/O
                         net (fo=1, routed)           2.490     9.354    VGA/rom_data[10]
    SLICE_X64Y51         LUT6 (Prop_lut6_I5_O)        0.124     9.478 r  VGA/red[2]_i_5/O
                         net (fo=1, routed)           2.704    12.182    VGA/red[2]_i_5_n_0
    SLICE_X67Y109        LUT6 (Prop_lut6_I5_O)        0.124    12.306 r  VGA/red[2]_i_1/O
                         net (fo=1, routed)           0.000    12.306    VGA/red[2]_i_1_n_0
    SLICE_X67Y109        FDRE                                         r  VGA/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_65M rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=1018, routed)        1.683    17.068    VGA/clk_wiz_65M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  VGA/clk_wiz_65M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    VGA/clk_wiz_65M/inst/clk_out1_clk_wiz_65M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  VGA/clk_wiz_65M/inst/clkout1_buf/O
                         net (fo=712, routed)         1.497    16.884    VGA/clk_65M
    SLICE_X67Y109        FDRE                                         r  VGA/red_reg[2]/C
                         clock pessimism             -0.001    16.883    
                         clock uncertainty           -0.132    16.751    
    SLICE_X67Y109        FDRE (Setup_fdre_C_D)        0.031    16.782    VGA/red_reg[2]
  -------------------------------------------------------------------
                         required time                         16.782    
                         arrival time                         -12.306    
  -------------------------------------------------------------------
                         slack                                  4.476    

Slack (MET) :             4.514ns  (required time - arrival time)
  Source:                 VGA/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_65M  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA/rom_addr_num_input_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_65M  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_65M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_65M rise@15.385ns - clk_out1_clk_wiz_65M rise@0.000ns)
  Data Path Delay:        10.431ns  (logic 2.396ns (22.969%)  route 8.035ns (77.031%))
  Logic Levels:           8  (LUT2=4 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 16.872 - 15.385 ) 
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_65M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1018, routed)        1.809     1.809    VGA/clk_wiz_65M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA/clk_wiz_65M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA/clk_wiz_65M/inst/clk_out1_clk_wiz_65M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA/clk_wiz_65M/inst/clkout1_buf/O
                         net (fo=712, routed)         1.701     1.703    VGA/clk_65M
    SLICE_X74Y110        FDRE                                         r  VGA/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y110        FDRE (Prop_fdre_C_Q)         0.518     2.221 f  VGA/v_cnt_reg[0]/Q
                         net (fo=11, routed)          1.005     3.226    VGA/v_cnt_reg_n_0_[0]
    SLICE_X77Y108        LUT3 (Prop_lut3_I0_O)        0.152     3.378 r  VGA/rom_addr_num[8][13]_i_11/O
                         net (fo=1, routed)           0.686     4.064    VGA/rom_addr_num[8][13]_i_11_n_0
    SLICE_X77Y108        LUT6 (Prop_lut6_I3_O)        0.326     4.390 f  VGA/rom_addr_num[8][13]_i_9/O
                         net (fo=2, routed)           0.436     4.826    VGA/rom_addr_num[8][13]_i_9_n_0
    SLICE_X76Y109        LUT6 (Prop_lut6_I0_O)        0.124     4.950 f  VGA/rom_addr_num[8][13]_i_8/O
                         net (fo=4, routed)           1.230     6.180    VGA/rom_addr_num[8][13]_i_8_n_0
    SLICE_X70Y107        LUT2 (Prop_lut2_I0_O)        0.124     6.304 r  VGA/rom_addr_num[11][13]_i_5/O
                         net (fo=50, routed)          1.119     7.423    VGA/rom_addr_num[11][13]_i_2_n_0
    SLICE_X65Y119        LUT2 (Prop_lut2_I1_O)        0.118     7.541 f  VGA/rom_addr_num_input[4]_i_7/O
                         net (fo=5, routed)           0.918     8.459    VGA/rom_addr_num_input[4]_i_7_n_0
    SLICE_X66Y116        LUT2 (Prop_lut2_I0_O)        0.352     8.811 r  VGA/rom_addr_num_input[4]_i_2/O
                         net (fo=11, routed)          1.151     9.963    VGA/rom_addr_num_input[4]_i_2_n_0
    SLICE_X61Y115        LUT4 (Prop_lut4_I2_O)        0.356    10.319 f  VGA/rom_addr_num_input[13]_i_3/O
                         net (fo=8, routed)           0.600    10.919    VGA/rom_addr_num_input[13]_i_3_n_0
    SLICE_X62Y116        LUT2 (Prop_lut2_I0_O)        0.326    11.245 r  VGA/rom_addr_num_input[13]_i_1/O
                         net (fo=15, routed)          0.889    12.134    VGA/rom_addr_num_input
    SLICE_X60Y120        FDRE                                         r  VGA/rom_addr_num_input_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_65M rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=1018, routed)        1.683    17.068    VGA/clk_wiz_65M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  VGA/clk_wiz_65M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    VGA/clk_wiz_65M/inst/clk_out1_clk_wiz_65M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  VGA/clk_wiz_65M/inst/clkout1_buf/O
                         net (fo=712, routed)         1.485    16.872    VGA/clk_65M
    SLICE_X60Y120        FDRE                                         r  VGA/rom_addr_num_input_reg[9]/C
                         clock pessimism              0.077    16.950    
                         clock uncertainty           -0.132    16.817    
    SLICE_X60Y120        FDRE (Setup_fdre_C_CE)      -0.169    16.648    VGA/rom_addr_num_input_reg[9]
  -------------------------------------------------------------------
                         required time                         16.648    
                         arrival time                         -12.134    
  -------------------------------------------------------------------
                         slack                                  4.514    

Slack (MET) :             4.518ns  (required time - arrival time)
  Source:                 VGA/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_65M  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA/rom_addr_num_input_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_65M  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_65M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_65M rise@15.385ns - clk_out1_clk_wiz_65M rise@0.000ns)
  Data Path Delay:        10.395ns  (logic 2.396ns (23.050%)  route 7.999ns (76.950%))
  Logic Levels:           8  (LUT2=4 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 16.875 - 15.385 ) 
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_65M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1018, routed)        1.809     1.809    VGA/clk_wiz_65M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA/clk_wiz_65M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA/clk_wiz_65M/inst/clk_out1_clk_wiz_65M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA/clk_wiz_65M/inst/clkout1_buf/O
                         net (fo=712, routed)         1.701     1.703    VGA/clk_65M
    SLICE_X74Y110        FDRE                                         r  VGA/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y110        FDRE (Prop_fdre_C_Q)         0.518     2.221 f  VGA/v_cnt_reg[0]/Q
                         net (fo=11, routed)          1.005     3.226    VGA/v_cnt_reg_n_0_[0]
    SLICE_X77Y108        LUT3 (Prop_lut3_I0_O)        0.152     3.378 r  VGA/rom_addr_num[8][13]_i_11/O
                         net (fo=1, routed)           0.686     4.064    VGA/rom_addr_num[8][13]_i_11_n_0
    SLICE_X77Y108        LUT6 (Prop_lut6_I3_O)        0.326     4.390 f  VGA/rom_addr_num[8][13]_i_9/O
                         net (fo=2, routed)           0.436     4.826    VGA/rom_addr_num[8][13]_i_9_n_0
    SLICE_X76Y109        LUT6 (Prop_lut6_I0_O)        0.124     4.950 f  VGA/rom_addr_num[8][13]_i_8/O
                         net (fo=4, routed)           1.230     6.180    VGA/rom_addr_num[8][13]_i_8_n_0
    SLICE_X70Y107        LUT2 (Prop_lut2_I0_O)        0.124     6.304 r  VGA/rom_addr_num[11][13]_i_5/O
                         net (fo=50, routed)          1.119     7.423    VGA/rom_addr_num[11][13]_i_2_n_0
    SLICE_X65Y119        LUT2 (Prop_lut2_I1_O)        0.118     7.541 f  VGA/rom_addr_num_input[4]_i_7/O
                         net (fo=5, routed)           0.918     8.459    VGA/rom_addr_num_input[4]_i_7_n_0
    SLICE_X66Y116        LUT2 (Prop_lut2_I0_O)        0.352     8.811 r  VGA/rom_addr_num_input[4]_i_2/O
                         net (fo=11, routed)          1.151     9.963    VGA/rom_addr_num_input[4]_i_2_n_0
    SLICE_X61Y115        LUT4 (Prop_lut4_I2_O)        0.356    10.319 f  VGA/rom_addr_num_input[13]_i_3/O
                         net (fo=8, routed)           0.600    10.919    VGA/rom_addr_num_input[13]_i_3_n_0
    SLICE_X62Y116        LUT2 (Prop_lut2_I0_O)        0.326    11.245 r  VGA/rom_addr_num_input[13]_i_1/O
                         net (fo=15, routed)          0.853    12.098    VGA/rom_addr_num_input
    SLICE_X64Y120        FDRE                                         r  VGA/rom_addr_num_input_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_65M rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=1018, routed)        1.683    17.068    VGA/clk_wiz_65M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  VGA/clk_wiz_65M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    VGA/clk_wiz_65M/inst/clk_out1_clk_wiz_65M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  VGA/clk_wiz_65M/inst/clkout1_buf/O
                         net (fo=712, routed)         1.488    16.875    VGA/clk_65M
    SLICE_X64Y120        FDRE                                         r  VGA/rom_addr_num_input_reg[11]/C
                         clock pessimism              0.077    16.953    
                         clock uncertainty           -0.132    16.820    
    SLICE_X64Y120        FDRE (Setup_fdre_C_CE)      -0.205    16.615    VGA/rom_addr_num_input_reg[11]
  -------------------------------------------------------------------
                         required time                         16.615    
                         arrival time                         -12.098    
  -------------------------------------------------------------------
                         slack                                  4.518    

Slack (MET) :             4.518ns  (required time - arrival time)
  Source:                 VGA/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_65M  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA/rom_addr_num_input_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_65M  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_65M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_65M rise@15.385ns - clk_out1_clk_wiz_65M rise@0.000ns)
  Data Path Delay:        10.395ns  (logic 2.396ns (23.050%)  route 7.999ns (76.950%))
  Logic Levels:           8  (LUT2=4 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 16.875 - 15.385 ) 
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_65M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1018, routed)        1.809     1.809    VGA/clk_wiz_65M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA/clk_wiz_65M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA/clk_wiz_65M/inst/clk_out1_clk_wiz_65M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA/clk_wiz_65M/inst/clkout1_buf/O
                         net (fo=712, routed)         1.701     1.703    VGA/clk_65M
    SLICE_X74Y110        FDRE                                         r  VGA/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y110        FDRE (Prop_fdre_C_Q)         0.518     2.221 f  VGA/v_cnt_reg[0]/Q
                         net (fo=11, routed)          1.005     3.226    VGA/v_cnt_reg_n_0_[0]
    SLICE_X77Y108        LUT3 (Prop_lut3_I0_O)        0.152     3.378 r  VGA/rom_addr_num[8][13]_i_11/O
                         net (fo=1, routed)           0.686     4.064    VGA/rom_addr_num[8][13]_i_11_n_0
    SLICE_X77Y108        LUT6 (Prop_lut6_I3_O)        0.326     4.390 f  VGA/rom_addr_num[8][13]_i_9/O
                         net (fo=2, routed)           0.436     4.826    VGA/rom_addr_num[8][13]_i_9_n_0
    SLICE_X76Y109        LUT6 (Prop_lut6_I0_O)        0.124     4.950 f  VGA/rom_addr_num[8][13]_i_8/O
                         net (fo=4, routed)           1.230     6.180    VGA/rom_addr_num[8][13]_i_8_n_0
    SLICE_X70Y107        LUT2 (Prop_lut2_I0_O)        0.124     6.304 r  VGA/rom_addr_num[11][13]_i_5/O
                         net (fo=50, routed)          1.119     7.423    VGA/rom_addr_num[11][13]_i_2_n_0
    SLICE_X65Y119        LUT2 (Prop_lut2_I1_O)        0.118     7.541 f  VGA/rom_addr_num_input[4]_i_7/O
                         net (fo=5, routed)           0.918     8.459    VGA/rom_addr_num_input[4]_i_7_n_0
    SLICE_X66Y116        LUT2 (Prop_lut2_I0_O)        0.352     8.811 r  VGA/rom_addr_num_input[4]_i_2/O
                         net (fo=11, routed)          1.151     9.963    VGA/rom_addr_num_input[4]_i_2_n_0
    SLICE_X61Y115        LUT4 (Prop_lut4_I2_O)        0.356    10.319 f  VGA/rom_addr_num_input[13]_i_3/O
                         net (fo=8, routed)           0.600    10.919    VGA/rom_addr_num_input[13]_i_3_n_0
    SLICE_X62Y116        LUT2 (Prop_lut2_I0_O)        0.326    11.245 r  VGA/rom_addr_num_input[13]_i_1/O
                         net (fo=15, routed)          0.853    12.098    VGA/rom_addr_num_input
    SLICE_X64Y120        FDRE                                         r  VGA/rom_addr_num_input_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_65M rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=1018, routed)        1.683    17.068    VGA/clk_wiz_65M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  VGA/clk_wiz_65M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    VGA/clk_wiz_65M/inst/clk_out1_clk_wiz_65M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  VGA/clk_wiz_65M/inst/clkout1_buf/O
                         net (fo=712, routed)         1.488    16.875    VGA/clk_65M
    SLICE_X64Y120        FDRE                                         r  VGA/rom_addr_num_input_reg[7]/C
                         clock pessimism              0.077    16.953    
                         clock uncertainty           -0.132    16.820    
    SLICE_X64Y120        FDRE (Setup_fdre_C_CE)      -0.205    16.615    VGA/rom_addr_num_input_reg[7]
  -------------------------------------------------------------------
                         required time                         16.615    
                         arrival time                         -12.098    
  -------------------------------------------------------------------
                         slack                                  4.518    

Slack (MET) :             4.565ns  (required time - arrival time)
  Source:                 VGA/h_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_65M  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA/red_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_65M  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_65M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_65M rise@15.385ns - clk_out1_clk_wiz_65M rise@0.000ns)
  Data Path Delay:        10.637ns  (logic 1.726ns (16.226%)  route 8.911ns (83.774%))
  Logic Levels:           6  (LUT5=3 LUT6=3)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 16.885 - 15.385 ) 
    Source Clock Delay      (SCD):    1.705ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_65M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1018, routed)        1.809     1.809    VGA/clk_wiz_65M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA/clk_wiz_65M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA/clk_wiz_65M/inst/clk_out1_clk_wiz_65M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA/clk_wiz_65M/inst/clkout1_buf/O
                         net (fo=712, routed)         1.703     1.705    VGA/clk_65M
    SLICE_X74Y106        FDRE                                         r  VGA/h_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y106        FDRE (Prop_fdre_C_Q)         0.518     2.223 f  VGA/h_cnt_reg[4]/Q
                         net (fo=17, routed)          1.214     3.437    VGA/h_cnt_reg_n_0_[4]
    SLICE_X72Y108        LUT5 (Prop_lut5_I1_O)        0.152     3.589 r  VGA/rom_addr_num[15][13]_i_9/O
                         net (fo=3, routed)           0.527     4.116    VGA/rom_addr_num[15][13]_i_9_n_0
    SLICE_X75Y107        LUT6 (Prop_lut6_I5_O)        0.332     4.448 f  VGA/red[3]_i_12/O
                         net (fo=2, routed)           0.414     4.861    VGA/red[3]_i_12_n_0
    SLICE_X75Y108        LUT5 (Prop_lut5_I0_O)        0.124     4.985 r  VGA/red[3]_i_48/O
                         net (fo=2, routed)           0.584     5.569    VGA/red[3]_i_48_n_0
    SLICE_X73Y108        LUT5 (Prop_lut5_I0_O)        0.150     5.719 r  VGA/red[3]_i_25/O
                         net (fo=9, routed)           3.362     9.081    VGA/red[3]_i_25_n_0
    SLICE_X62Y46         LUT6 (Prop_lut6_I0_O)        0.326     9.407 r  VGA/red[0]_i_4/O
                         net (fo=1, routed)           2.811    12.218    VGA/red[0]_i_4_n_0
    SLICE_X62Y106        LUT6 (Prop_lut6_I5_O)        0.124    12.342 r  VGA/red[0]_i_1/O
                         net (fo=1, routed)           0.000    12.342    VGA/red[0]_i_1_n_0
    SLICE_X62Y106        FDRE                                         r  VGA/red_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_65M rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=1018, routed)        1.683    17.068    VGA/clk_wiz_65M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  VGA/clk_wiz_65M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    VGA/clk_wiz_65M/inst/clk_out1_clk_wiz_65M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  VGA/clk_wiz_65M/inst/clkout1_buf/O
                         net (fo=712, routed)         1.498    16.885    VGA/clk_65M
    SLICE_X62Y106        FDRE                                         r  VGA/red_reg[0]/C
                         clock pessimism              0.077    16.963    
                         clock uncertainty           -0.132    16.830    
    SLICE_X62Y106        FDRE (Setup_fdre_C_D)        0.077    16.907    VGA/red_reg[0]
  -------------------------------------------------------------------
                         required time                         16.907    
                         arrival time                         -12.342    
  -------------------------------------------------------------------
                         slack                                  4.565    

Slack (MET) :             4.588ns  (required time - arrival time)
  Source:                 VGA/v_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_65M  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA/rom_addr_num_input_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_65M  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_65M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_out1_clk_wiz_65M rise@15.385ns - clk_out1_clk_wiz_65M rise@0.000ns)
  Data Path Delay:        10.356ns  (logic 2.396ns (23.137%)  route 7.960ns (76.863%))
  Logic Levels:           8  (LUT2=4 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 16.871 - 15.385 ) 
    Source Clock Delay      (SCD):    1.703ns
    Clock Pessimism Removal (CPR):    0.077ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_65M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1018, routed)        1.809     1.809    VGA/clk_wiz_65M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  VGA/clk_wiz_65M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    VGA/clk_wiz_65M/inst/clk_out1_clk_wiz_65M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  VGA/clk_wiz_65M/inst/clkout1_buf/O
                         net (fo=712, routed)         1.701     1.703    VGA/clk_65M
    SLICE_X74Y110        FDRE                                         r  VGA/v_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y110        FDRE (Prop_fdre_C_Q)         0.518     2.221 f  VGA/v_cnt_reg[0]/Q
                         net (fo=11, routed)          1.005     3.226    VGA/v_cnt_reg_n_0_[0]
    SLICE_X77Y108        LUT3 (Prop_lut3_I0_O)        0.152     3.378 r  VGA/rom_addr_num[8][13]_i_11/O
                         net (fo=1, routed)           0.686     4.064    VGA/rom_addr_num[8][13]_i_11_n_0
    SLICE_X77Y108        LUT6 (Prop_lut6_I3_O)        0.326     4.390 f  VGA/rom_addr_num[8][13]_i_9/O
                         net (fo=2, routed)           0.436     4.826    VGA/rom_addr_num[8][13]_i_9_n_0
    SLICE_X76Y109        LUT6 (Prop_lut6_I0_O)        0.124     4.950 f  VGA/rom_addr_num[8][13]_i_8/O
                         net (fo=4, routed)           1.230     6.180    VGA/rom_addr_num[8][13]_i_8_n_0
    SLICE_X70Y107        LUT2 (Prop_lut2_I0_O)        0.124     6.304 r  VGA/rom_addr_num[11][13]_i_5/O
                         net (fo=50, routed)          1.119     7.423    VGA/rom_addr_num[11][13]_i_2_n_0
    SLICE_X65Y119        LUT2 (Prop_lut2_I1_O)        0.118     7.541 f  VGA/rom_addr_num_input[4]_i_7/O
                         net (fo=5, routed)           0.918     8.459    VGA/rom_addr_num_input[4]_i_7_n_0
    SLICE_X66Y116        LUT2 (Prop_lut2_I0_O)        0.352     8.811 r  VGA/rom_addr_num_input[4]_i_2/O
                         net (fo=11, routed)          1.151     9.963    VGA/rom_addr_num_input[4]_i_2_n_0
    SLICE_X61Y115        LUT4 (Prop_lut4_I2_O)        0.356    10.319 f  VGA/rom_addr_num_input[13]_i_3/O
                         net (fo=8, routed)           0.600    10.919    VGA/rom_addr_num_input[13]_i_3_n_0
    SLICE_X62Y116        LUT2 (Prop_lut2_I0_O)        0.326    11.245 r  VGA/rom_addr_num_input[13]_i_1/O
                         net (fo=15, routed)          0.814    12.059    VGA/rom_addr_num_input
    SLICE_X60Y121        FDRE                                         r  VGA/rom_addr_num_input_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_65M rise edge)
                                                     15.385    15.385 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    15.385 r  clk_IBUF_BUFG_inst/O
                         net (fo=1018, routed)        1.683    17.068    VGA/clk_wiz_65M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    13.374 r  VGA/clk_wiz_65M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    15.297    VGA/clk_wiz_65M/inst/clk_out1_clk_wiz_65M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.388 r  VGA/clk_wiz_65M/inst/clkout1_buf/O
                         net (fo=712, routed)         1.484    16.871    VGA/clk_65M
    SLICE_X60Y121        FDRE                                         r  VGA/rom_addr_num_input_reg[10]/C
                         clock pessimism              0.077    16.949    
                         clock uncertainty           -0.132    16.816    
    SLICE_X60Y121        FDRE (Setup_fdre_C_CE)      -0.169    16.647    VGA/rom_addr_num_input_reg[10]
  -------------------------------------------------------------------
                         required time                         16.647    
                         arrival time                         -12.059    
  -------------------------------------------------------------------
                         slack                                  4.588    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 VGA/rom_addr_rst_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_65M  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA/img_rst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_65M  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_65M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_65M rise@0.000ns - clk_out1_clk_wiz_65M rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.164ns (27.474%)  route 0.433ns (72.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.886ns
    Source Clock Delay      (SCD):    0.576ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_65M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1018, routed)        0.624     0.624    VGA/clk_wiz_65M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA/clk_wiz_65M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA/clk_wiz_65M/inst/clk_out1_clk_wiz_65M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA/clk_wiz_65M/inst/clkout1_buf/O
                         net (fo=712, routed)         0.574     0.576    VGA/clk_65M
    SLICE_X14Y99         FDRE                                         r  VGA/rom_addr_rst_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDRE (Prop_fdre_C_Q)         0.164     0.740 r  VGA/rom_addr_rst_reg[8]/Q
                         net (fo=13, routed)          0.433     1.173    VGA/img_rst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y20         RAMB36E1                                     r  VGA/img_rst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_65M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1018, routed)        0.898     0.898    VGA/clk_wiz_65M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA/clk_wiz_65M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA/clk_wiz_65M/inst/clk_out1_clk_wiz_65M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA/clk_wiz_65M/inst/clkout1_buf/O
                         net (fo=712, routed)         0.884     0.886    VGA/img_rst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  VGA/img_rst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     0.886    
    RAMB36_X0Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.069    VGA/img_rst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.173    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 VGA/rom_addr_rst_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_65M  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA/img_rst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_65M  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_65M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_65M rise@0.000ns - clk_out1_clk_wiz_65M rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.164ns (27.160%)  route 0.440ns (72.840%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_65M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1018, routed)        0.624     0.624    VGA/clk_wiz_65M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA/clk_wiz_65M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA/clk_wiz_65M/inst/clk_out1_clk_wiz_65M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA/clk_wiz_65M/inst/clkout1_buf/O
                         net (fo=712, routed)         0.572     0.574    VGA/clk_65M
    SLICE_X14Y100        FDRE                                         r  VGA/rom_addr_rst_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y100        FDRE (Prop_fdre_C_Q)         0.164     0.738 r  VGA/rom_addr_rst_reg[10]/Q
                         net (fo=13, routed)          0.440     1.178    VGA/img_rst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[10]
    RAMB36_X0Y19         RAMB36E1                                     r  VGA/img_rst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_65M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1018, routed)        0.898     0.898    VGA/clk_wiz_65M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA/clk_wiz_65M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA/clk_wiz_65M/inst/clk_out1_clk_wiz_65M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA/clk_wiz_65M/inst/clkout1_buf/O
                         net (fo=712, routed)         0.887     0.889    VGA/img_rst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  VGA/img_rst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     0.889    
    RAMB36_X0Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.072    VGA/img_rst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           1.178    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 VGA/rom_addr_rst_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_65M  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA/img_rst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_65M  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_65M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_65M rise@0.000ns - clk_out1_clk_wiz_65M rise@0.000ns)
  Data Path Delay:        0.601ns  (logic 0.164ns (27.271%)  route 0.437ns (72.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.886ns
    Source Clock Delay      (SCD):    0.576ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_65M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1018, routed)        0.624     0.624    VGA/clk_wiz_65M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA/clk_wiz_65M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA/clk_wiz_65M/inst/clk_out1_clk_wiz_65M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA/clk_wiz_65M/inst/clkout1_buf/O
                         net (fo=712, routed)         0.574     0.576    VGA/clk_65M
    SLICE_X14Y99         FDRE                                         r  VGA/rom_addr_rst_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDRE (Prop_fdre_C_Q)         0.164     0.740 r  VGA/rom_addr_rst_reg[6]/Q
                         net (fo=13, routed)          0.437     1.177    VGA/img_rst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[6]
    RAMB36_X0Y20         RAMB36E1                                     r  VGA/img_rst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_65M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1018, routed)        0.898     0.898    VGA/clk_wiz_65M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA/clk_wiz_65M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA/clk_wiz_65M/inst/clk_out1_clk_wiz_65M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA/clk_wiz_65M/inst/clkout1_buf/O
                         net (fo=712, routed)         0.884     0.886    VGA/img_rst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  VGA/img_rst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     0.886    
    RAMB36_X0Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.069    VGA/img_rst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.177    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 VGA/rom_addr_rst_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_65M  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA/img_rst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_65M  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_65M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_65M rise@0.000ns - clk_out1_clk_wiz_65M rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.164ns (26.965%)  route 0.444ns (73.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.310ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.886ns
    Source Clock Delay      (SCD):    0.576ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_65M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1018, routed)        0.624     0.624    VGA/clk_wiz_65M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA/clk_wiz_65M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA/clk_wiz_65M/inst/clk_out1_clk_wiz_65M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA/clk_wiz_65M/inst/clkout1_buf/O
                         net (fo=712, routed)         0.574     0.576    VGA/clk_65M
    SLICE_X14Y99         FDRE                                         r  VGA/rom_addr_rst_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDRE (Prop_fdre_C_Q)         0.164     0.740 r  VGA/rom_addr_rst_reg[7]/Q
                         net (fo=13, routed)          0.444     1.184    VGA/img_rst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/addra[7]
    RAMB36_X0Y20         RAMB36E1                                     r  VGA/img_rst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_65M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1018, routed)        0.898     0.898    VGA/clk_wiz_65M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA/clk_wiz_65M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA/clk_wiz_65M/inst/clk_out1_clk_wiz_65M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA/clk_wiz_65M/inst/clkout1_buf/O
                         net (fo=712, routed)         0.884     0.886    VGA/img_rst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  VGA/img_rst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     0.886    
    RAMB36_X0Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.069    VGA/img_rst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.069    
                         arrival time                           1.184    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 VGA/rom_addr_rst_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_65M  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA/img_rst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_65M  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_65M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_65M rise@0.000ns - clk_out1_clk_wiz_65M rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.164ns (26.450%)  route 0.456ns (73.550%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_65M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1018, routed)        0.624     0.624    VGA/clk_wiz_65M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA/clk_wiz_65M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA/clk_wiz_65M/inst/clk_out1_clk_wiz_65M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA/clk_wiz_65M/inst/clkout1_buf/O
                         net (fo=712, routed)         0.572     0.574    VGA/clk_65M
    SLICE_X14Y100        FDRE                                         r  VGA/rom_addr_rst_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y100        FDRE (Prop_fdre_C_Q)         0.164     0.738 r  VGA/rom_addr_rst_reg[11]/Q
                         net (fo=13, routed)          0.456     1.194    VGA/img_rst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[11]
    RAMB36_X0Y19         RAMB36E1                                     r  VGA/img_rst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_65M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1018, routed)        0.898     0.898    VGA/clk_wiz_65M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA/clk_wiz_65M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA/clk_wiz_65M/inst/clk_out1_clk_wiz_65M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA/clk_wiz_65M/inst/clkout1_buf/O
                         net (fo=712, routed)         0.887     0.889    VGA/img_rst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  VGA/img_rst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     0.889    
    RAMB36_X0Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     1.072    VGA/img_rst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           1.194    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 VGA/rom_addr_rst_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_65M  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA/rom_addr_rst_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_65M  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_65M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_65M rise@0.000ns - clk_out1_clk_wiz_65M rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.373ns (71.101%)  route 0.152ns (28.899%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.576ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_65M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1018, routed)        0.624     0.624    VGA/clk_wiz_65M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA/clk_wiz_65M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA/clk_wiz_65M/inst/clk_out1_clk_wiz_65M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA/clk_wiz_65M/inst/clkout1_buf/O
                         net (fo=712, routed)         0.574     0.576    VGA/clk_65M
    SLICE_X14Y99         FDRE                                         r  VGA/rom_addr_rst_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDRE (Prop_fdre_C_Q)         0.164     0.740 r  VGA/rom_addr_rst_reg[7]/Q
                         net (fo=13, routed)          0.151     0.891    VGA/rom_addr_rst_reg_n_0_[7]
    SLICE_X14Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.047 r  VGA/rom_addr_rst_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.047    VGA/rom_addr_rst_reg[8]_i_1_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.100 r  VGA/rom_addr_rst_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.100    VGA/rom_addr_rst_reg[12]_i_1_n_7
    SLICE_X14Y100        FDRE                                         r  VGA/rom_addr_rst_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_65M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1018, routed)        0.898     0.898    VGA/clk_wiz_65M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA/clk_wiz_65M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA/clk_wiz_65M/inst/clk_out1_clk_wiz_65M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA/clk_wiz_65M/inst/clkout1_buf/O
                         net (fo=712, routed)         0.843     0.845    VGA/clk_65M
    SLICE_X14Y100        FDRE                                         r  VGA/rom_addr_rst_reg[9]/C
                         clock pessimism              0.000     0.845    
    SLICE_X14Y100        FDRE (Hold_fdre_C_D)         0.134     0.979    VGA/rom_addr_rst_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.979    
                         arrival time                           1.100    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 VGA/rom_addr_rst_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_65M  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA/img_rst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_65M  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_65M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_65M rise@0.000ns - clk_out1_clk_wiz_65M rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.164ns (26.229%)  route 0.461ns (73.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.889ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_65M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1018, routed)        0.624     0.624    VGA/clk_wiz_65M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA/clk_wiz_65M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA/clk_wiz_65M/inst/clk_out1_clk_wiz_65M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA/clk_wiz_65M/inst/clkout1_buf/O
                         net (fo=712, routed)         0.572     0.574    VGA/clk_65M
    SLICE_X14Y100        FDRE                                         r  VGA/rom_addr_rst_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y100        FDRE (Prop_fdre_C_Q)         0.164     0.738 r  VGA/rom_addr_rst_reg[9]/Q
                         net (fo=13, routed)          0.461     1.199    VGA/img_rst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[9]
    RAMB36_X0Y19         RAMB36E1                                     r  VGA/img_rst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_65M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1018, routed)        0.898     0.898    VGA/clk_wiz_65M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA/clk_wiz_65M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA/clk_wiz_65M/inst/clk_out1_clk_wiz_65M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA/clk_wiz_65M/inst/clkout1_buf/O
                         net (fo=712, routed)         0.887     0.889    VGA/img_rst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X0Y19         RAMB36E1                                     r  VGA/img_rst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000     0.889    
    RAMB36_X0Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.072    VGA/img_rst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           1.199    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 VGA/rom_addr_rst_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_65M  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA/rom_addr_rst_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_65M  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_65M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_65M rise@0.000ns - clk_out1_clk_wiz_65M rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.386ns (71.800%)  route 0.152ns (28.200%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.845ns
    Source Clock Delay      (SCD):    0.576ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_65M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1018, routed)        0.624     0.624    VGA/clk_wiz_65M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA/clk_wiz_65M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA/clk_wiz_65M/inst/clk_out1_clk_wiz_65M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA/clk_wiz_65M/inst/clkout1_buf/O
                         net (fo=712, routed)         0.574     0.576    VGA/clk_65M
    SLICE_X14Y99         FDRE                                         r  VGA/rom_addr_rst_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDRE (Prop_fdre_C_Q)         0.164     0.740 r  VGA/rom_addr_rst_reg[7]/Q
                         net (fo=13, routed)          0.151     0.891    VGA/rom_addr_rst_reg_n_0_[7]
    SLICE_X14Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.047 r  VGA/rom_addr_rst_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.047    VGA/rom_addr_rst_reg[8]_i_1_n_0
    SLICE_X14Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.113 r  VGA/rom_addr_rst_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.113    VGA/rom_addr_rst_reg[12]_i_1_n_5
    SLICE_X14Y100        FDRE                                         r  VGA/rom_addr_rst_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_65M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1018, routed)        0.898     0.898    VGA/clk_wiz_65M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA/clk_wiz_65M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA/clk_wiz_65M/inst/clk_out1_clk_wiz_65M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA/clk_wiz_65M/inst/clkout1_buf/O
                         net (fo=712, routed)         0.843     0.845    VGA/clk_65M
    SLICE_X14Y100        FDRE                                         r  VGA/rom_addr_rst_reg[11]/C
                         clock pessimism              0.000     0.845    
    SLICE_X14Y100        FDRE (Hold_fdre_C_D)         0.134     0.979    VGA/rom_addr_rst_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.979    
                         arrival time                           1.113    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 VGA/img_fail/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/VGA/img_fail/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_33_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_65M  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA/img_fail/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_65M  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_65M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_65M rise@0.000ns - clk_out1_clk_wiz_65M rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.186ns (29.905%)  route 0.436ns (70.095%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.951ns
    Source Clock Delay      (SCD):    0.569ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_65M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1018, routed)        0.624     0.624    VGA/clk_wiz_65M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA/clk_wiz_65M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA/clk_wiz_65M/inst/clk_out1_clk_wiz_65M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA/clk_wiz_65M/inst/clkout1_buf/O
                         net (fo=712, routed)         0.567     0.569    VGA/img_fail/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    SLICE_X63Y52         FDCE                                         r  VGA/img_fail/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/VGA/img_fail/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_33_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y52         FDCE (Prop_fdce_C_Q)         0.141     0.710 r  VGA/img_fail/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/VGA/img_fail/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_33_cooolDelFlop/Q
                         net (fo=15, routed)          0.224     0.933    VGA/img_fail/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/pwropt
    SLICE_X62Y45         LUT4 (Prop_lut4_I2_O)        0.045     0.978 r  VGA/img_fail/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_gate_193/O
                         net (fo=1, routed)           0.212     1.191    VGA/img_fail/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ENARDEN_cooolgate_en_sig_115
    RAMB36_X1Y8          RAMB36E1                                     r  VGA/img_fail/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_65M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1018, routed)        0.898     0.898    VGA/clk_wiz_65M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA/clk_wiz_65M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA/clk_wiz_65M/inst/clk_out1_clk_wiz_65M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA/clk_wiz_65M/inst/clkout1_buf/O
                         net (fo=712, routed)         0.949     0.951    VGA/img_fail/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  VGA/img_fail/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.005     0.946    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ENARDEN)
                                                      0.096     1.042    VGA/img_fail/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.042    
                         arrival time                           1.191    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 VGA/rom_addr_rst_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_65M  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            VGA/img_rst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_65M  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_out1_clk_wiz_65M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_65M rise@0.000ns - clk_out1_clk_wiz_65M rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.164ns (33.141%)  route 0.331ns (66.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.847ns
    Source Clock Delay      (SCD):    0.574ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_65M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1018, routed)        0.624     0.624    VGA/clk_wiz_65M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  VGA/clk_wiz_65M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    VGA/clk_wiz_65M/inst/clk_out1_clk_wiz_65M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  VGA/clk_wiz_65M/inst/clkout1_buf/O
                         net (fo=712, routed)         0.572     0.574    VGA/clk_65M
    SLICE_X14Y101        FDRE                                         r  VGA/rom_addr_rst_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y101        FDRE (Prop_fdre_C_Q)         0.164     0.738 r  VGA/rom_addr_rst_reg[14]/Q
                         net (fo=14, routed)          0.331     1.069    VGA/img_rst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/addra[2]
    SLICE_X15Y98         FDRE                                         r  VGA/img_rst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_65M rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=1018, routed)        0.898     0.898    VGA/clk_wiz_65M/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  VGA/clk_wiz_65M/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    VGA/clk_wiz_65M/inst/clk_out1_clk_wiz_65M
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  VGA/clk_wiz_65M/inst/clkout1_buf/O
                         net (fo=712, routed)         0.845     0.847    VGA/img_rst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X15Y98         FDRE                                         r  VGA/img_rst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                         clock pessimism              0.000     0.847    
    SLICE_X15Y98         FDRE (Hold_fdre_C_D)         0.066     0.913    VGA/img_rst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.913    
                         arrival time                           1.069    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_65M
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { VGA/clk_wiz_65M/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X2Y22     VGA/blk_mem_gen_128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X2Y22     VGA/blk_mem_gen_128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X2Y16     VGA/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X2Y16     VGA/blk_mem_gen_2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y60     VGA/blk_mem_gen_32/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X1Y60     VGA/blk_mem_gen_32/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X3Y21     VGA/blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X3Y21     VGA/blk_mem_gen_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X3Y16     VGA/blk_mem_gen_64/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X3Y16     VGA/blk_mem_gen_64/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X0Y0  VGA/clk_wiz_65M/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X72Y127    VGA/blk_mem_gen_num_none/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/VGA/blk_mem_gen_num_none/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_144_cooolDelFlop/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X10Y35     VGA/img_cwk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/VGA/img_cwk/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_cooolgate_en_gate_240_cooolDelFlop/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X73Y45     VGA/img_success/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X73Y45     VGA/img_success/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X72Y45     VGA/img_success/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X72Y45     VGA/img_success/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X72Y45     VGA/img_success/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X72Y45     VGA/img_success/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X72Y123    VGA/blk_mem_gen_num_none/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X72Y123    VGA/blk_mem_gen_num_none/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X74Y117    VGA/blk_mem_gen_128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/VGA/blk_mem_gen_128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_60_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X74Y117    VGA/blk_mem_gen_128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/VGA/blk_mem_gen_128/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_60_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X62Y124    VGA/blk_mem_gen_256/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/VGA/blk_mem_gen_256/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_93_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         7.692       7.192      SLICE_X62Y124    VGA/blk_mem_gen_256/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/VGA/blk_mem_gen_256/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_93_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X73Y69     VGA/blk_mem_gen_32/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X73Y69     VGA/blk_mem_gen_32/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X73Y69     VGA/blk_mem_gen_32/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X73Y69     VGA/blk_mem_gen_32/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X73Y70     VGA/blk_mem_gen_32/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X73Y70     VGA/blk_mem_gen_32/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_65M
  To Clock:  clkfbout_clk_wiz_65M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_65M
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { VGA/clk_wiz_65M/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    VGA/clk_wiz_65M/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  VGA/clk_wiz_65M/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  VGA/clk_wiz_65M/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  VGA/clk_wiz_65M/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  VGA/clk_wiz_65M/inst/mmcm_adv_inst/CLKFBOUT



