<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="no_control_sim_behav.wdb" id="1">
         <top_modules>
            <top_module name="no_control_sim" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <zoom_setting>
      <ZoomStartTime time="19759320000fs"></ZoomStartTime>
      <ZoomEndTime time="21014942777fs"></ZoomEndTime>
      <Cursor1Time time="20221918000fs"></Cursor1Time>
   </zoom_setting>
   <column_width_setting>
      <NameColumnWidth column_width="178"></NameColumnWidth>
      <ValueColumnWidth column_width="133"></ValueColumnWidth>
   </column_width_setting>
   <WVObjectSize size="16" />
   <wvobject fp_name="/no_control_sim/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject fp_name="/no_control_sim/r_stages" type="other">
      <obj_property name="ElementShortName">r_stages</obj_property>
      <obj_property name="ObjectShortName">r_stages</obj_property>
   </wvobject>
   <wvobject fp_name="/no_control_sim/r_opcode" type="array">
      <obj_property name="ElementShortName">r_opcode[31:27]</obj_property>
      <obj_property name="ObjectShortName">r_opcode[31:27]</obj_property>
      <obj_property name="Radix">BINARYRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/no_control_sim/r_RSaddr" type="array">
      <obj_property name="ElementShortName">r_RSaddr[26:23]</obj_property>
      <obj_property name="ObjectShortName">r_RSaddr[26:23]</obj_property>
   </wvobject>
   <wvobject fp_name="/no_control_sim/r_RTaddr" type="array">
      <obj_property name="ElementShortName">r_RTaddr[22:19]</obj_property>
      <obj_property name="ObjectShortName">r_RTaddr[22:19]</obj_property>
   </wvobject>
   <wvobject fp_name="/no_control_sim/r_RDaddr" type="array">
      <obj_property name="ElementShortName">r_RDaddr[18:15]</obj_property>
      <obj_property name="ObjectShortName">r_RDaddr[18:15]</obj_property>
   </wvobject>
   <wvobject fp_name="/no_control_sim/r_imm" type="array">
      <obj_property name="ElementShortName">r_imm[18:0]</obj_property>
      <obj_property name="ObjectShortName">r_imm[18:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/no_control_sim/UUTreg/L_registers" type="array">
      <obj_property name="ElementShortName">L_registers[0:15][31:0]</obj_property>
      <obj_property name="ObjectShortName">L_registers[0:15][31:0]</obj_property>
      <obj_property name="isExpanded"></obj_property>
      <obj_property name="Radix">UNSIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/no_control_sim/r_RSdata" type="array">
      <obj_property name="ElementShortName">r_RSdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">r_RSdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/no_control_sim/r_RTdata" type="array">
      <obj_property name="ElementShortName">r_RTdata[31:0]</obj_property>
      <obj_property name="ObjectShortName">r_RTdata[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="/no_control_sim/r_RTimm" type="array">
      <obj_property name="ElementShortName">r_RTimm[31:0]</obj_property>
      <obj_property name="ObjectShortName">r_RTimm[31:0]</obj_property>
      <obj_property name="Radix">SIGNEDDECRADIX</obj_property>
   </wvobject>
   <wvobject fp_name="/no_control_sim/r_immSE" type="array">
      <obj_property name="ElementShortName">r_immSE[31:0]</obj_property>
      <obj_property name="ObjectShortName">r_immSE[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="group209" type="group">
      <obj_property name="label">Control Bits</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/no_control_sim/RegDST" type="logic">
         <obj_property name="ElementShortName">RegDST</obj_property>
         <obj_property name="ObjectShortName">RegDST</obj_property>
      </wvobject>
      <wvobject fp_name="/no_control_sim/Branch" type="logic">
         <obj_property name="ElementShortName">Branch</obj_property>
         <obj_property name="ObjectShortName">Branch</obj_property>
      </wvobject>
      <wvobject fp_name="/no_control_sim/Jump" type="logic">
         <obj_property name="ElementShortName">Jump</obj_property>
         <obj_property name="ObjectShortName">Jump</obj_property>
      </wvobject>
      <wvobject fp_name="/no_control_sim/MemRead" type="logic">
         <obj_property name="ElementShortName">MemRead</obj_property>
         <obj_property name="ObjectShortName">MemRead</obj_property>
      </wvobject>
      <wvobject fp_name="/no_control_sim/MemtoReg" type="logic">
         <obj_property name="ElementShortName">MemtoReg</obj_property>
         <obj_property name="ObjectShortName">MemtoReg</obj_property>
      </wvobject>
      <wvobject fp_name="/no_control_sim/ALUcontrol" type="array">
         <obj_property name="ElementShortName">ALUcontrol[4:0]</obj_property>
         <obj_property name="ObjectShortName">ALUcontrol[4:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/no_control_sim/MemWrite" type="logic">
         <obj_property name="ElementShortName">MemWrite</obj_property>
         <obj_property name="ObjectShortName">MemWrite</obj_property>
      </wvobject>
      <wvobject fp_name="/no_control_sim/ALUsrc" type="logic">
         <obj_property name="ElementShortName">ALUsrc</obj_property>
         <obj_property name="ObjectShortName">ALUsrc</obj_property>
      </wvobject>
      <wvobject fp_name="/no_control_sim/RegWrite" type="logic">
         <obj_property name="ElementShortName">RegWrite</obj_property>
         <obj_property name="ObjectShortName">RegWrite</obj_property>
      </wvobject>
      <wvobject fp_name="/no_control_sim/a_branchTrue" type="logic">
         <obj_property name="ElementShortName">a_branchTrue</obj_property>
         <obj_property name="ObjectShortName">a_branchTrue</obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="/no_control_sim/a_result" type="array">
      <obj_property name="ElementShortName">a_result[31:0]</obj_property>
      <obj_property name="ObjectShortName">a_result[31:0]</obj_property>
   </wvobject>
   <wvobject fp_name="group376" type="group">
      <obj_property name="label">REG</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject type="divider" fp_name="divider215">
         <obj_property name="label">reg</obj_property>
         <obj_property name="DisplayName">label</obj_property>
      </wvobject>
      <wvobject fp_name="/no_control_sim/UUTreg/I_clk" type="logic">
         <obj_property name="ElementShortName">I_clk</obj_property>
         <obj_property name="ObjectShortName">I_clk</obj_property>
      </wvobject>
      <wvobject fp_name="/no_control_sim/UUTreg/I_stage" type="other">
         <obj_property name="ElementShortName">I_stage</obj_property>
         <obj_property name="ObjectShortName">I_stage</obj_property>
      </wvobject>
      <wvobject fp_name="/no_control_sim/UUTreg/I_RegRD_Sel" type="array">
         <obj_property name="ElementShortName">I_RegRD_Sel[3:0]</obj_property>
         <obj_property name="ObjectShortName">I_RegRD_Sel[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/no_control_sim/UUTreg/I_RegRS_Sel" type="array">
         <obj_property name="ElementShortName">I_RegRS_Sel[3:0]</obj_property>
         <obj_property name="ObjectShortName">I_RegRS_Sel[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/no_control_sim/UUTreg/I_RegRT_Sel" type="array">
         <obj_property name="ElementShortName">I_RegRT_Sel[3:0]</obj_property>
         <obj_property name="ObjectShortName">I_RegRT_Sel[3:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/no_control_sim/UUTreg/I_WriteEnable" type="logic">
         <obj_property name="ElementShortName">I_WriteEnable</obj_property>
         <obj_property name="ObjectShortName">I_WriteEnable</obj_property>
      </wvobject>
      <wvobject fp_name="/no_control_sim/UUTreg/I_WriteData" type="array">
         <obj_property name="ElementShortName">I_WriteData[31:0]</obj_property>
         <obj_property name="ObjectShortName">I_WriteData[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/no_control_sim/UUTreg/I_RegDst" type="logic">
         <obj_property name="ElementShortName">I_RegDst</obj_property>
         <obj_property name="ObjectShortName">I_RegDst</obj_property>
      </wvobject>
      <wvobject fp_name="/no_control_sim/UUTreg/O_ReadDataA" type="array">
         <obj_property name="ElementShortName">O_ReadDataA[31:0]</obj_property>
         <obj_property name="ObjectShortName">O_ReadDataA[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/no_control_sim/UUTreg/O_ReadDataB" type="array">
         <obj_property name="ElementShortName">O_ReadDataB[31:0]</obj_property>
         <obj_property name="ObjectShortName">O_ReadDataB[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/no_control_sim/UUTreg/L_registers" type="array">
         <obj_property name="ElementShortName">L_registers[0:15][31:0]</obj_property>
         <obj_property name="ObjectShortName">L_registers[0:15][31:0]</obj_property>
         <obj_property name="isExpanded"></obj_property>
      </wvobject>
   </wvobject>
   <wvobject fp_name="group377" type="group">
      <obj_property name="label">ALU</obj_property>
      <obj_property name="DisplayName">label</obj_property>
      <wvobject fp_name="/no_control_sim/UUTalu/opcode" type="array">
         <obj_property name="ElementShortName">opcode[4:0]</obj_property>
         <obj_property name="ObjectShortName">opcode[4:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/no_control_sim/UUTalu/clk" type="logic">
         <obj_property name="ElementShortName">clk</obj_property>
         <obj_property name="ObjectShortName">clk</obj_property>
      </wvobject>
      <wvobject fp_name="/no_control_sim/UUTalu/a" type="array">
         <obj_property name="ElementShortName">a[31:0]</obj_property>
         <obj_property name="ObjectShortName">a[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/no_control_sim/UUTalu/b" type="array">
         <obj_property name="ElementShortName">b[31:0]</obj_property>
         <obj_property name="ObjectShortName">b[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/no_control_sim/UUTalu/result" type="array">
         <obj_property name="ElementShortName">result[31:0]</obj_property>
         <obj_property name="ObjectShortName">result[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/no_control_sim/UUTalu/enable_branch" type="logic">
         <obj_property name="ElementShortName">enable_branch</obj_property>
         <obj_property name="ObjectShortName">enable_branch</obj_property>
      </wvobject>
      <wvobject fp_name="/no_control_sim/UUTalu/reg1" type="array">
         <obj_property name="ElementShortName">reg1[31:0]</obj_property>
         <obj_property name="ObjectShortName">reg1[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/no_control_sim/UUTalu/reg2" type="array">
         <obj_property name="ElementShortName">reg2[31:0]</obj_property>
         <obj_property name="ObjectShortName">reg2[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/no_control_sim/UUTalu/temp1" type="array">
         <obj_property name="ElementShortName">temp1[31:0]</obj_property>
         <obj_property name="ObjectShortName">temp1[31:0]</obj_property>
      </wvobject>
      <wvobject fp_name="/no_control_sim/UUTalu/eb" type="logic">
         <obj_property name="ElementShortName">eb</obj_property>
         <obj_property name="ObjectShortName">eb</obj_property>
      </wvobject>
   </wvobject>
</wave_config>
