pang liu mauw intern workshop engin safeti secur system esss eptc doi eptc busard cappart limbr pecheur schaus verif railway interlock system simon busard quentin cappart christoph limbr charl pecheur pierr schaus universit catholiqu louvain louvain neuv belgium railway domain interlock computeris system control railway signal object order allow safe oper train traffic interlock data call applic data reflect track layout station control verif valid applic data perform manual error prone cost paper explain built execut model nusmv railway interlock base applic data detail tool develop order translat applic data model automat final verifi realist set safeti properti real size station model custom exist model check algorithm pynusmv python librari base nusmv keyword railway interlock applic data automat verif model check introduct railway domain interlock arrang system prevent conflict train move ment station special signal subsystem control rout point signal allow train station comput base interlock configur base set applic data station paper format consid appli cation data ssi languag electron interlock belgian railway safeti train traffic reli correct applic data european railway edit norm effort harmon signal principl rule european level norm recommend formal method current applic data prepar manual subject human error exampl prerequisit clearanc green light signal rout miss kind error easili discov code review test simul error caus concurr action rout command harder find case combin concurr action explod test combin manual impractic test scenario imposs manual valid applic data reli relax verif process function test ensur system respond proper command issu control test perform expert wrote applic data financ walloon region logist wallonia competit pole verif railway interlock system safeti test check command rout test condit suppos impact command test valu test prepar carri independ tester applic data review engin charg project process anomali trace bug manag tool fix interlock commiss verif interlock model check approach improv manual verif method automat convert applic data model verifi safeti properti model model checker model checker tool automat check system meet properti compar reachabl state space model system properti case nusmv symbol model checker broad experi pynusmv python librari base nusmv prototyp model check algorithm pynusmv gather flexibl python function nusmv order effici manipul bdd data structur safeti properti written base track layout station safeti rule applic signal domain approach divid step generat model interlock base applic data translat tool generat model train domain specif languag encod track layout state properti verifi ensur safeti base track layout combin model interlock train properti smv model process nusmv specif model check procedur develop pynusmv reduc execut time produc addit data rout compat tabl process figur approach current applic singl interlock assumpt abstract explain describ compon model order model explain model construct base applic data detail safeti properti verifi model discuss improv perform verif refer work provid interlock compon figur track layout station belgian town station will case studi explain approach station control singl interlock control rout figur element identifi busard cappart limbr pecheur schaus ssi applic data track layout translat dsl nusmv model specif nusmv pynusmv trace tabl figur step approach track identifi signal grant access rout train point railway junction allow train move track track detect vacanc portion track layout interlock allow safe train oper railway network station control rout rout path train run station instanc rout signal track interlock handl rout command manner rout request verifi command safe track compon point track circuit request reserv rout point track command point control actuat point posit verifi status point compar command repli status actuat grant access train rout set origin signal rout green rout compos segment call subrout correspond track segment three rout lock rout set releas train fulli freed track circuit subrout releas correspond point process logic compon figur compon materialis point lock uir compon record train passag rout isp list control verif state load applic data interlock rout fact applic data proper reflect track layout signal principl crucial safeti interlock achiev effort devot verif circuit call track segment verif railway interlock system cxm kxm gym track circuit boundari track number label signal legend figur layout station model descript describ model design order verifi applic data plete model download url http tool interlockingmodel order reduc size state space assumpt abstract method applic area control singl interlock case interlock ing interconnect network will studi futur work signal aspect model proceed green danger red train suppos obey indic signal level cross control interact rout model type direct lock model direct lock mutual exclus mechan place prevent head head collis train postpon start front signal proceed aspect train speed model interlock ssi rout base rout control control train station rout interact track side compon point signal busard cappart limbr pecheur schaus rout share resourc point lock variabl order prevent collis path train base status track side compon control rout figur central idea rout model model decompos nusmv modul interlock modul simul modul white modul model interlock softwar compon gray modul model compon interact interlock train modul signalman modul rout modul track compon modul latch modul lockmanag frame axiom modul set variabl variabl figur modul view model latch modul latch global variabl share rout modul point modul lock manag modul uir variabl exampl latch lock point command rout modul act record state updat lock manag modul track compon modul track modul repres physic compon control terlock track segment hold state track occupi clear point command left posit rout verif railway interlock system lock manag modul modul assum task lock unlock subrout point rout command train modul straight eman applic data control modul modul simul behaviour human command rout ensur rout command issu transit system modul ensur behaviour violat train modul modul simul movement train adjac track seg ment form track layout station track layout encod dsl list compon signal track circuit switch compon link sibl account train direct posit switch ahead train graph station built automat success train posit translat transit nusmv modul allow train simul rout modul rout lifecycl describ rout modul straight transla tion applic data ssi languag nusmv state machin rout includ state idl command prove occupi train frame axiom modul modul perform three task chang status track compon train movement trigger wheel detector track segment occupi updat point posit command modul depend applic data rout track layout train action modif verifi consist applic data real track layout consid separ sourc applic data layout modul train modul generat applic data modul constitut model simul behaviour interlock system describ applic data behaviour train track layout model assert automat check safeti properti respect applic data properti express state train exampl collis occur train locat segment instanc figur collis will occur applic data allow rout set automat translat applic data applic data subset verifi secur interlock system rest secur abstract model describ applic data model point move set condit list condit repres ssi code point posit point normal revers stand left revers busard cappart limbr pecheur schaus point set normal posit free move rule revers posit u_ir condit normal posit u_ir condit revers posit list ssi code condit allow point move rout set condit rout request grant set action fulfil request exampl list state rout signal track set set point free command move posit line action set rout command point line lock point rout compon request figur q_r request rout cfr cfr cfr cfr cfr cfr u_ir u_ir u_ir u_ir u_ir u_ir list ssi code request set rout lock rout track compon freed list subrout freed subrout free track clear set rule liber subrout compon list ssi code free subrout data build nusmv model interlock system applic data build model interlock system overcom issu design translat automat pars applic data generat nusmv model direct execut model interlock system instanc nusmv modul correspond rout request list list modul mainp var cmd boolean state set unset assign init cmd fals init state state case condit set rout state cmd rout set track compon free verif railway interlock system free revers posit condit releas rout esac list rout command nusmv model modul condit set rout note exampl present applic data model structur train detector safeti properti safeti properti verifi model express invari properti true state system ctl comput tree logic formula set properti verifi interact interlock train end unsaf sequenc caus train collis derail second set properti detect error applic data lead unsaf behaviour interlock list sampl properti cover set rout model invarspec front derail front derail invarspec front front invarspec invarspec invarspec ctlspec l_cs l_cs invarspec invarspec invarspec invarspec l_cs list safeti properti model safe interact interlock train set emb properti veri activ simul train run network control interlock lead unsaf situat train derail train derail enter point set posit allow train continu path train collid properti express state head train occupi posit time point allow move track circuit occupi busard cappart limbr pecheur schaus applic data correct mistak omiss applic data violat properti set train collis trace lead train collis identif applic data faulti trivial properti second set concern rout rout point result find faulti applic data case violat easier explain hereund incompat rout enabl time subrout opposit direct lock time origin signal rout danger train start formula state state train occupi track circuit activ passag detector signal close state execut subrout releas correct order case subrout releas subrout point will move lock variabl uir set connect point command posit order clear origin signal rout track circuit clear occupi train verif properti model station compris rout point track circuit invari ctl formula written formula written manual base track layout figur sake independ applic data order test model adequaci properti introduc error applic data violat detect trace generat instanc assign wrong lock variabl point lead situat move run train fail properti list exampl miss lock subrout lead collis train signal point detect properti list consid invari verif nusmv take fifteen minut ctl formula take day complet overcom problem implement custom model check algorithm pynusmv model includ fair forc train eventu progress track train model choos wait green signal arbitrari long time fair constraint ensur consid execut model train eventu choos cross green signal nusmv perform model check ctl fair incur addit comput fair state verif live formula ctl formula verifi model impact presenc fair constraint reachabl state model fair live formula verifi framework ctl fair constraint set state met infinit execut interest verif railway interlock system acceler verif standard bdd base algorithm ctl fair constraint pynusmv nusmv exampl standard algorithm ctl formula follow pattern ctl formula express true reachabl state nusmv verifi formula start bdd repres ing set state satisfi perform backward travers system accumul state satisfi properti nusmv compar state bdd initi state nev ertheless case improv check reachabl state satisfi comparison perform compar bdd state satisfi bdd reachabl state requir oper bdds point comput perform standard algorithm implement nusmv note custom approach comput bdd repres set reachabl state bdd comput verifi invari bdd comput nusmv perform standard forward travers model custom algorithm verifi ctl formula previ ous hour nusmv hour verifi figur recap execut time function number rout consid figur evolut number reachabl state left axi verif time nusmv pynusmv axi second term number consid rout order assess perform custom model check algorithm compar verif time need tool model reduc number rout figur pynusmv reduc drastic execut time rout involv precis figur time need verifi properti previous nusmv pynusmv number consid rout increas nusmv pynusmv behav way pynusmv gain order magnitud custom algorithm pynusmv extract model set compat rout rout compat rout command time train pass train pass second tabl compat tabl figur exampl rout rout cxm compat rout interlock system work rout set rout command busard cappart limbr pecheur schaus cxm cxm gym gym kxm kxm tabl compat tabl station tabl correspond rout compat compat tabl symmetr top half present pynusmv compat tabl extract inspect set reachabl state tabl check rout compat essenti applic data interest compat set rout produc station set three compat rout exist rout gym command time set three patibl rout exist work huber king demonstr vital safeti properti verifi automat ssi applic data implement model checker geograph data replac parser compil nusmv tool gdlsmv direct read geograph data build corr spond represent model check perform symbol model check ing algorithm mirabadi yazdi nusmv model checker implement control tabl verifi analys content control tabl safe train movement condit check conflict set tabl winter robinson model interlock formal notat asm readabl formal model translat nusmv code safeti requir express ctl moller nga nguyen roggenbach schneider treharn propos combin state base event base train pass approach csp specifica tion combin communic model csp process descript collect machin propos ontrack tool set autom workflow rail verif railway interlock system verif start graphic scheme plan finish automat generat formal model set verif abo voisin explain systerel languag ovado tool verifi larg interlock applic data set fantechi fokkink morzenti overview trend railway interlock verifi cation compar previous work present unifi approach aim verifi plete safeti interlock system model check concret approach featur verif correct applic data verif consist track layout automat generat model verif applic data domain specif languag easili encod track layout model separ featur discuss consid best knowledg work merg singl framework conclus futur work paper explain built model railway interlock order verifi cor rect applic data explain modul model automat generat base applic data generat list safeti properti verifi model safeti properti design cover test verif current perform manual applic data verif properti model checker bring improv safeti effici verif process rule valid applic data final verif larg amount properti feasibl realist size interlock custom algorithm base pynusmv futur work will focus automat generat safeti properti base track layout aim railway descript languag railml generat safeti rule properti verifi model limit invari ant safeti properti verifi live properti train enter rout will eventu leav effort work need effici verifi properti model design verifi singl interlock assumpt hold small station case studi true larger station interlock communi cate step will extend model order emb verif set communic interlock final plan verifi larger interlock system will work increas effici model check algorithm refer xml interfac railway applic http railml org http robert abo laurent voisin data formal valid railway safeti system impl ment ovado tool rail bok workshop madrid doi busard cappart limbr pecheur schaus hubert bellon data prepar guid interlock belgian railway infrabel technic refer simon busard charl pecheur pynusmv nusmv python librari guillaum brat neha rungta arnaud venet editor nasa formal method lncs springer verlag doi cenelec railway applic communic signal process system softwar railway control protect system alessandro cimatti edmund clark enrico giunchiglia fausto giunchiglia marco pistor marco roveri roberto sebastiani armando tacchella nusmv opensourc tool symbol model check brinksma kimguldstrand larsen editor comput aid verif lectur note comput scienc springer berlin heidelberg doi edmund clark orna grumberg doron pele model check mit press doi http book alessandro fantechi wan fokkink angelo morzenti trend formal method applic railway signal john wiley son doi michael huber steve king integr model checker railway signal data springer verlag berlin heidelberg doi ahmad mirabadi mohammad yazdi automat generat verif railway terlock control tabl fsm nusmv transport problem intern scientif jour nal http archiwum pdf faraon moller hoang nga nguyen markus roggenbach steve schneider helen treharn bine event base state base model railway verif comput scienc report faraon moller hoang nga nguyen markus roggenbach steve schneider helen treharn csp model railway verif doubl junction case studi proceed intern workshop autom verif critic system faron moller hoangnga nguyen markus roggenbach steve schneider helen treharn defin model check abstract complex railway model csp armin bier amir nahir tanja vos editor hardwar softwar verif test lectur note comput scienc springer berlin heidelberg doi georg raymond cenelec standard irs news issu kirsten winter neil robinson model larg railway interlock model check small michael oudshoorn editor twenti australasian comput scienc confer 