---
layout: post
title:  "Issue #27"
date:   2022-01-28   12:00:00 -0500
author: Jakub Kuderski, Alexey Bader, Joseph Huber, Lei Zhang
draft:  true
---

Welcome to LLVM GPU News, a bi-weekly newsletter on all the GPU things under the LLVM umbrella.
This issue covers the period from January 14 to January 27 2022.

We welcome your feedback and suggestions. Let us know if we missed anything interesting, or want us to bring attention to your (sub)project, revisions under review, or proposals. Please see the bottom of the page for details on how to submit suggestions and contribute.


## Industry News and Conferences

*  T


##  LLVM and Clang

### Discussions

*  D

### Commits

* Added sycl_special_class attribute for SYCL types that need additional processing as kernel parameters [D114483](https://reviews.llvm.org/D114483).


## MLIR

### Discussions

*  D

### Commits

*  Replaced reference to LLVMFuncOp with FuncOpInterface in the GPU dialect [D118172](https://reviews.llvm.org/D118172)
*  Added support for lowering ExpM1 to both SPIR-V GLSL/OpenCL instructions [D118081](https://reviews.llvm.org/D118081)
*  Added support for lowering math.fma to SPIR-V [D117704](https://reviews.llvm.org/D117704)
*  Added support for size-1 vector inserts to SPIR-V conversion [D115517](https://reviews.llvm.org/D115517)

## OpenMP (Target Offloading)

### Discussions

*  T

### Commits

*  1


## External Compilers

### LLPC

*  A

### oneAPI DPC++

#### CUDA/HIP support

* Improved atomics support on CUDA backend:
  * Added atomic loads and stores with various memory orders and scopes [DPCPP#5191](https://github.com/intel/llvm/pull/5191) and [DPCPP#4853](https://github.com/intel/llvm/pull/4853)
  * Added remaining atomics [DPCPP#5192](https://github.com/intel/llvm/pull/5192)
* Added support for bf16, (u)int8, and half data types in matrix operations on CUDA back-end. [DPCPP#5009](https://github.com/intel/llvm/pull/5009)
* Disabled by default the image support on CUDA back-end [DPCPP#5256](https://github.com/intel/llvm/pull/5256)
* Fixed PI_MEM_ALLOC_DEVICE USM pointer query for CUDA and HIP back-ends [DPCPP#5325](https://github.com/intel/llvm/pull/5325)
* Used CUDA_PATH as a candidate for path discovery [DPCPP#5194](https://github.com/intel/llvm/pull/5194)
* Fixed up and down shuffles and reductions on AMD GPU [DPCPP#5359](https://github.com/intel/llvm/pull/5359)
* Enabled part of hierarchical parallelism functionality on AMD GPU by applying LLVM transformation pass [DPCPP#5149](https://github.com/intel/llvm/pull/5149)

#### SYCL 2020 support

* Added declaration of `sycl::decorated` enum class [DPCPP#5399](https://github.com/intel/llvm/pull/5399)

#### Non-standard extensions

* Updated property_list specification to revision 2 ([DPCPP#5338](https://github.com/intel/llvm/pull/5338) and [DPCPP#5410](https://github.com/intel/llvm/pull/5410)) and added an implementation design document ([DPCPP#4937](https://github.com/intel/llvm/pull/4937) and [DPCPP#5341](https://github.com/intel/llvm/pull/5341))
* Updated KernelProperties extension [DPCPP#5343](https://github.com/intel/llvm/pull/5343)
* Clarified interaction between InvokeSIMD and SYCL_EXTERNAL in InvokeSIMD extension specification [DPCPP#5353](https://github.com/intel/llvm/pull/5353)
* Updated documentation for Explicit SIMD ([DPCPP#5383](https://github.com/intel/llvm/pull/5383) and [DPCPP#5368](https://github.com/intel/llvm/pull/5368))
* Fix sampler/stream parameter handling for ESIMD kernels [DPCPP#5165](https://github.com/intel/llvm/pull/5165)
* Add esimd::merge free function. [DPCPP#5308](https://github.com/intel/llvm/pull/5308)

#### Misc

* Migrate a number of SYCL specific LLVM passes to new pass manager (see series of patches: [DPCPP#5324](https://github.com/intel/llvm/pull/5324), [DPCPP#5300](https://github.com/intel/llvm/pull/5300), [DPCPP#5337](https://github.com/intel/llvm/pull/5337), [DPCPP#5301](https://github.com/intel/llvm/pull/5301), [DPCPP#5291](https://github.com/intel/llvm/pull/5291), [DPCPP#5292](https://github.com/intel/llvm/pull/5292) and [DPCPP#5323](https://github.com/intel/llvm/pull/5323)).
* Added experimental support for L0 host ptr import to USM buffer [DPCPP#4891](https://github.com/intel/llvm/pull/4891)
