{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1539702180043 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1539702180043 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 16 17:02:59 2018 " "Processing started: Tue Oct 16 17:02:59 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1539702180043 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539702180043 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pacman -c C5G_HDMI_VPG " "Command: quartus_map --read_settings_files=on --write_settings_files=off pacman -c C5G_HDMI_VPG" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539702180043 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1539702181416 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1539702181416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/hdmi_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/hdmi_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 HDMI_QSYS " "Found entity 1: HDMI_QSYS" {  } { { "HDMI_QSYS/synthesis/HDMI_QSYS.v" "" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/HDMI_QSYS.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702190464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539702190464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "HDMI_QSYS/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702190479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539702190479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "HDMI_QSYS/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702190479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539702190479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/submodules/hdmi_qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/hdmi_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HDMI_QSYS_irq_mapper " "Found entity 1: HDMI_QSYS_irq_mapper" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_irq_mapper.sv" "" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702190479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539702190479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/submodules/hdmi_qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/hdmi_qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 HDMI_QSYS_mm_interconnect_0 " "Found entity 1: HDMI_QSYS_mm_interconnect_0" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0.v" "" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702190495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539702190495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/submodules/hdmi_qsys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/hdmi_qsys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 HDMI_QSYS_mm_interconnect_0_avalon_st_adapter " "Found entity 1: HDMI_QSYS_mm_interconnect_0_avalon_st_adapter" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702190495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539702190495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/submodules/hdmi_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/hdmi_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HDMI_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: HDMI_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702190495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539702190495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/submodules/hdmi_qsys_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/hdmi_qsys_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HDMI_QSYS_mm_interconnect_0_rsp_mux_001 " "Found entity 1: HDMI_QSYS_mm_interconnect_0_rsp_mux_001" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702190511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539702190511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file hdmi_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "HDMI_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702190511 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "HDMI_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702190511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539702190511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/submodules/hdmi_qsys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/hdmi_qsys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HDMI_QSYS_mm_interconnect_0_rsp_mux " "Found entity 1: HDMI_QSYS_mm_interconnect_0_rsp_mux" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702190511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539702190511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/submodules/hdmi_qsys_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/hdmi_qsys_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HDMI_QSYS_mm_interconnect_0_rsp_demux_002 " "Found entity 1: HDMI_QSYS_mm_interconnect_0_rsp_demux_002" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_rsp_demux_002.sv" "" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702190511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539702190511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/submodules/hdmi_qsys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/hdmi_qsys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HDMI_QSYS_mm_interconnect_0_rsp_demux " "Found entity 1: HDMI_QSYS_mm_interconnect_0_rsp_demux" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702190511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539702190511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/submodules/hdmi_qsys_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/hdmi_qsys_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HDMI_QSYS_mm_interconnect_0_cmd_mux_002 " "Found entity 1: HDMI_QSYS_mm_interconnect_0_cmd_mux_002" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_cmd_mux_002.sv" "" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702190526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539702190526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/submodules/hdmi_qsys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/hdmi_qsys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HDMI_QSYS_mm_interconnect_0_cmd_mux " "Found entity 1: HDMI_QSYS_mm_interconnect_0_cmd_mux" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702190526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539702190526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/submodules/hdmi_qsys_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/hdmi_qsys_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HDMI_QSYS_mm_interconnect_0_cmd_demux_001 " "Found entity 1: HDMI_QSYS_mm_interconnect_0_cmd_demux_001" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702190526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539702190526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/submodules/hdmi_qsys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/hdmi_qsys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HDMI_QSYS_mm_interconnect_0_cmd_demux " "Found entity 1: HDMI_QSYS_mm_interconnect_0_cmd_demux" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702190526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539702190526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "HDMI_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702190526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539702190526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file hdmi_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "HDMI_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702190526 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "HDMI_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702190526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539702190526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "HDMI_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702190526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539702190526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "HDMI_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702190542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539702190542 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel HDMI_QSYS_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at HDMI_QSYS_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_router_004.sv" "" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1539702190542 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel HDMI_QSYS_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at HDMI_QSYS_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_router_004.sv" "" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1539702190542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/submodules/hdmi_qsys_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file hdmi_qsys/synthesis/submodules/hdmi_qsys_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HDMI_QSYS_mm_interconnect_0_router_004_default_decode " "Found entity 1: HDMI_QSYS_mm_interconnect_0_router_004_default_decode" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_router_004.sv" "" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702190542 ""} { "Info" "ISGN_ENTITY_NAME" "2 HDMI_QSYS_mm_interconnect_0_router_004 " "Found entity 2: HDMI_QSYS_mm_interconnect_0_router_004" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_router_004.sv" "" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702190542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539702190542 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel HDMI_QSYS_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at HDMI_QSYS_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_router_002.sv" "" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1539702190542 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel HDMI_QSYS_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at HDMI_QSYS_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_router_002.sv" "" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1539702190542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/submodules/hdmi_qsys_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file hdmi_qsys/synthesis/submodules/hdmi_qsys_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HDMI_QSYS_mm_interconnect_0_router_002_default_decode " "Found entity 1: HDMI_QSYS_mm_interconnect_0_router_002_default_decode" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_router_002.sv" "" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702190542 ""} { "Info" "ISGN_ENTITY_NAME" "2 HDMI_QSYS_mm_interconnect_0_router_002 " "Found entity 2: HDMI_QSYS_mm_interconnect_0_router_002" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_router_002.sv" "" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702190542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539702190542 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel HDMI_QSYS_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at HDMI_QSYS_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_router_001.sv" "" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1539702190542 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel HDMI_QSYS_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at HDMI_QSYS_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_router_001.sv" "" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1539702190542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/submodules/hdmi_qsys_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file hdmi_qsys/synthesis/submodules/hdmi_qsys_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HDMI_QSYS_mm_interconnect_0_router_001_default_decode " "Found entity 1: HDMI_QSYS_mm_interconnect_0_router_001_default_decode" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_router_001.sv" "" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702190542 ""} { "Info" "ISGN_ENTITY_NAME" "2 HDMI_QSYS_mm_interconnect_0_router_001 " "Found entity 2: HDMI_QSYS_mm_interconnect_0_router_001" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_router_001.sv" "" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702190542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539702190542 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel HDMI_QSYS_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at HDMI_QSYS_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_router.sv" "" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1539702190542 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel HDMI_QSYS_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at HDMI_QSYS_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_router.sv" "" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1539702190542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/submodules/hdmi_qsys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file hdmi_qsys/synthesis/submodules/hdmi_qsys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HDMI_QSYS_mm_interconnect_0_router_default_decode " "Found entity 1: HDMI_QSYS_mm_interconnect_0_router_default_decode" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_router.sv" "" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702190542 ""} { "Info" "ISGN_ENTITY_NAME" "2 HDMI_QSYS_mm_interconnect_0_router " "Found entity 2: HDMI_QSYS_mm_interconnect_0_router" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_router.sv" "" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702190542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539702190542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "HDMI_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702190542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539702190542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "HDMI_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702190542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539702190542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "HDMI_QSYS/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702190557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539702190557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "HDMI_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702190557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539702190557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "HDMI_QSYS/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702190557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539702190557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/submodules/hdmi_qsys_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/hdmi_qsys_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 HDMI_QSYS_timer " "Found entity 1: HDMI_QSYS_timer" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_timer.v" "" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702190557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539702190557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/submodules/hdmi_qsys_sysid_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/hdmi_qsys_sysid_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 HDMI_QSYS_sysid_qsys " "Found entity 1: HDMI_QSYS_sysid_qsys" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_sysid_qsys.v" "" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_sysid_qsys.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702190557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539702190557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/submodules/hdmi_qsys_pll_sys.v 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/hdmi_qsys_pll_sys.v" { { "Info" "ISGN_ENTITY_NAME" "1 HDMI_QSYS_pll_sys " "Found entity 1: HDMI_QSYS_pll_sys" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_pll_sys.v" "" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_pll_sys.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702190557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539702190557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/submodules/hdmi_qsys_onchip_memory2.v 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/hdmi_qsys_onchip_memory2.v" { { "Info" "ISGN_ENTITY_NAME" "1 HDMI_QSYS_onchip_memory2 " "Found entity 1: HDMI_QSYS_onchip_memory2" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_onchip_memory2.v" "" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_onchip_memory2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702190557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539702190557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/submodules/hdmi_qsys_nios2_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/hdmi_qsys_nios2_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 HDMI_QSYS_nios2_qsys " "Found entity 1: HDMI_QSYS_nios2_qsys" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" "" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702190573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539702190573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/submodules/hdmi_qsys_nios2_qsys_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file hdmi_qsys/synthesis/submodules/hdmi_qsys_nios2_qsys_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 HDMI_QSYS_nios2_qsys_cpu_ic_data_module " "Found entity 1: HDMI_QSYS_nios2_qsys_cpu_ic_data_module" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" "" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702191322 ""} { "Info" "ISGN_ENTITY_NAME" "2 HDMI_QSYS_nios2_qsys_cpu_ic_tag_module " "Found entity 2: HDMI_QSYS_nios2_qsys_cpu_ic_tag_module" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" "" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702191322 ""} { "Info" "ISGN_ENTITY_NAME" "3 HDMI_QSYS_nios2_qsys_cpu_bht_module " "Found entity 3: HDMI_QSYS_nios2_qsys_cpu_bht_module" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" "" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702191322 ""} { "Info" "ISGN_ENTITY_NAME" "4 HDMI_QSYS_nios2_qsys_cpu_register_bank_a_module " "Found entity 4: HDMI_QSYS_nios2_qsys_cpu_register_bank_a_module" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" "" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702191322 ""} { "Info" "ISGN_ENTITY_NAME" "5 HDMI_QSYS_nios2_qsys_cpu_register_bank_b_module " "Found entity 5: HDMI_QSYS_nios2_qsys_cpu_register_bank_b_module" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" "" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702191322 ""} { "Info" "ISGN_ENTITY_NAME" "6 HDMI_QSYS_nios2_qsys_cpu_dc_tag_module " "Found entity 6: HDMI_QSYS_nios2_qsys_cpu_dc_tag_module" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" "" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702191322 ""} { "Info" "ISGN_ENTITY_NAME" "7 HDMI_QSYS_nios2_qsys_cpu_dc_data_module " "Found entity 7: HDMI_QSYS_nios2_qsys_cpu_dc_data_module" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" "" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702191322 ""} { "Info" "ISGN_ENTITY_NAME" "8 HDMI_QSYS_nios2_qsys_cpu_dc_victim_module " "Found entity 8: HDMI_QSYS_nios2_qsys_cpu_dc_victim_module" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" "" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702191322 ""} { "Info" "ISGN_ENTITY_NAME" "9 HDMI_QSYS_nios2_qsys_cpu_nios2_oci_debug " "Found entity 9: HDMI_QSYS_nios2_qsys_cpu_nios2_oci_debug" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" "" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702191322 ""} { "Info" "ISGN_ENTITY_NAME" "10 HDMI_QSYS_nios2_qsys_cpu_nios2_oci_break " "Found entity 10: HDMI_QSYS_nios2_qsys_cpu_nios2_oci_break" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" "" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702191322 ""} { "Info" "ISGN_ENTITY_NAME" "11 HDMI_QSYS_nios2_qsys_cpu_nios2_oci_xbrk " "Found entity 11: HDMI_QSYS_nios2_qsys_cpu_nios2_oci_xbrk" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" "" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702191322 ""} { "Info" "ISGN_ENTITY_NAME" "12 HDMI_QSYS_nios2_qsys_cpu_nios2_oci_dbrk " "Found entity 12: HDMI_QSYS_nios2_qsys_cpu_nios2_oci_dbrk" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" "" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702191322 ""} { "Info" "ISGN_ENTITY_NAME" "13 HDMI_QSYS_nios2_qsys_cpu_nios2_oci_itrace " "Found entity 13: HDMI_QSYS_nios2_qsys_cpu_nios2_oci_itrace" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" "" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702191322 ""} { "Info" "ISGN_ENTITY_NAME" "14 HDMI_QSYS_nios2_qsys_cpu_nios2_oci_td_mode " "Found entity 14: HDMI_QSYS_nios2_qsys_cpu_nios2_oci_td_mode" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" "" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702191322 ""} { "Info" "ISGN_ENTITY_NAME" "15 HDMI_QSYS_nios2_qsys_cpu_nios2_oci_dtrace " "Found entity 15: HDMI_QSYS_nios2_qsys_cpu_nios2_oci_dtrace" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" "" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702191322 ""} { "Info" "ISGN_ENTITY_NAME" "16 HDMI_QSYS_nios2_qsys_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: HDMI_QSYS_nios2_qsys_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" "" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702191322 ""} { "Info" "ISGN_ENTITY_NAME" "17 HDMI_QSYS_nios2_qsys_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: HDMI_QSYS_nios2_qsys_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" "" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702191322 ""} { "Info" "ISGN_ENTITY_NAME" "18 HDMI_QSYS_nios2_qsys_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: HDMI_QSYS_nios2_qsys_cpu_nios2_oci_fifo_cnt_inc" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" "" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702191322 ""} { "Info" "ISGN_ENTITY_NAME" "19 HDMI_QSYS_nios2_qsys_cpu_nios2_oci_fifo " "Found entity 19: HDMI_QSYS_nios2_qsys_cpu_nios2_oci_fifo" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" "" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702191322 ""} { "Info" "ISGN_ENTITY_NAME" "20 HDMI_QSYS_nios2_qsys_cpu_nios2_oci_pib " "Found entity 20: HDMI_QSYS_nios2_qsys_cpu_nios2_oci_pib" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" "" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702191322 ""} { "Info" "ISGN_ENTITY_NAME" "21 HDMI_QSYS_nios2_qsys_cpu_nios2_oci_im " "Found entity 21: HDMI_QSYS_nios2_qsys_cpu_nios2_oci_im" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" "" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702191322 ""} { "Info" "ISGN_ENTITY_NAME" "22 HDMI_QSYS_nios2_qsys_cpu_nios2_performance_monitors " "Found entity 22: HDMI_QSYS_nios2_qsys_cpu_nios2_performance_monitors" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" "" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702191322 ""} { "Info" "ISGN_ENTITY_NAME" "23 HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg " "Found entity 23: HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" "" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702191322 ""} { "Info" "ISGN_ENTITY_NAME" "24 HDMI_QSYS_nios2_qsys_cpu_ociram_sp_ram_module " "Found entity 24: HDMI_QSYS_nios2_qsys_cpu_ociram_sp_ram_module" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" "" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702191322 ""} { "Info" "ISGN_ENTITY_NAME" "25 HDMI_QSYS_nios2_qsys_cpu_nios2_ocimem " "Found entity 25: HDMI_QSYS_nios2_qsys_cpu_nios2_ocimem" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" "" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702191322 ""} { "Info" "ISGN_ENTITY_NAME" "26 HDMI_QSYS_nios2_qsys_cpu_nios2_oci " "Found entity 26: HDMI_QSYS_nios2_qsys_cpu_nios2_oci" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" "" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702191322 ""} { "Info" "ISGN_ENTITY_NAME" "27 HDMI_QSYS_nios2_qsys_cpu " "Found entity 27: HDMI_QSYS_nios2_qsys_cpu" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" "" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702191322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539702191322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/submodules/hdmi_qsys_nios2_qsys_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/hdmi_qsys_nios2_qsys_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 HDMI_QSYS_nios2_qsys_cpu_debug_slave_sysclk " "Found entity 1: HDMI_QSYS_nios2_qsys_cpu_debug_slave_sysclk" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu_debug_slave_sysclk.v" "" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702191322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539702191322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/submodules/hdmi_qsys_nios2_qsys_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/hdmi_qsys_nios2_qsys_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 HDMI_QSYS_nios2_qsys_cpu_debug_slave_tck " "Found entity 1: HDMI_QSYS_nios2_qsys_cpu_debug_slave_tck" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu_debug_slave_tck.v" "" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702191322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539702191322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/submodules/hdmi_qsys_nios2_qsys_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/hdmi_qsys_nios2_qsys_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper " "Found entity 1: HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper.v" "" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702191322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539702191322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/submodules/hdmi_qsys_nios2_qsys_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/hdmi_qsys_nios2_qsys_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 HDMI_QSYS_nios2_qsys_cpu_mult_cell " "Found entity 1: HDMI_QSYS_nios2_qsys_cpu_mult_cell" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu_mult_cell.v" "" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702191337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539702191337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/submodules/hdmi_qsys_nios2_qsys_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/hdmi_qsys_nios2_qsys_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 HDMI_QSYS_nios2_qsys_cpu_test_bench " "Found entity 1: HDMI_QSYS_nios2_qsys_cpu_test_bench" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu_test_bench.v" "" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702191337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539702191337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/submodules/hdmi_qsys_led.v 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/hdmi_qsys_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 HDMI_QSYS_led " "Found entity 1: HDMI_QSYS_led" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_led.v" "" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_led.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702191337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539702191337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/submodules/hdmi_qsys_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file hdmi_qsys/synthesis/submodules/hdmi_qsys_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 HDMI_QSYS_jtag_uart_sim_scfifo_w " "Found entity 1: HDMI_QSYS_jtag_uart_sim_scfifo_w" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_jtag_uart.v" "" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702191353 ""} { "Info" "ISGN_ENTITY_NAME" "2 HDMI_QSYS_jtag_uart_scfifo_w " "Found entity 2: HDMI_QSYS_jtag_uart_scfifo_w" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_jtag_uart.v" "" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702191353 ""} { "Info" "ISGN_ENTITY_NAME" "3 HDMI_QSYS_jtag_uart_sim_scfifo_r " "Found entity 3: HDMI_QSYS_jtag_uart_sim_scfifo_r" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_jtag_uart.v" "" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702191353 ""} { "Info" "ISGN_ENTITY_NAME" "4 HDMI_QSYS_jtag_uart_scfifo_r " "Found entity 4: HDMI_QSYS_jtag_uart_scfifo_r" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_jtag_uart.v" "" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702191353 ""} { "Info" "ISGN_ENTITY_NAME" "5 HDMI_QSYS_jtag_uart " "Found entity 5: HDMI_QSYS_jtag_uart" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_jtag_uart.v" "" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702191353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539702191353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/submodules/hdmi_qsys_i2c_sda.v 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/hdmi_qsys_i2c_sda.v" { { "Info" "ISGN_ENTITY_NAME" "1 HDMI_QSYS_i2c_sda " "Found entity 1: HDMI_QSYS_i2c_sda" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_i2c_sda.v" "" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_i2c_sda.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702191353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539702191353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/submodules/hdmi_qsys_i2c_scl.v 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/hdmi_qsys_i2c_scl.v" { { "Info" "ISGN_ENTITY_NAME" "1 HDMI_QSYS_i2c_scl " "Found entity 1: HDMI_QSYS_i2c_scl" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_i2c_scl.v" "" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_i2c_scl.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702191353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539702191353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hdmi_qsys/synthesis/submodules/hdmi_qsys_hdmi_tx_int_n.v 1 1 " "Found 1 design units, including 1 entities, in source file hdmi_qsys/synthesis/submodules/hdmi_qsys_hdmi_tx_int_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 HDMI_QSYS_hdmi_tx_int_n " "Found entity 1: HDMI_QSYS_hdmi_tx_int_n" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_hdmi_tx_int_n.v" "" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_hdmi_tx_int_n.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702191353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539702191353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vpg_source/pll_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vpg_source/pll_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_controller " "Found entity 1: pll_controller" {  } { { "vpg_source/pll_controller.v" "" { Text "D:/TL_PACMAN/vpg_source/pll_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702191369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539702191369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vpg_source/vpg.v 1 1 " "Found 1 design units, including 1 entities, in source file vpg_source/vpg.v" { { "Info" "ISGN_ENTITY_NAME" "1 vpg " "Found entity 1: vpg" {  } { { "vpg_source/vpg.v" "" { Text "D:/TL_PACMAN/vpg_source/vpg.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702191384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539702191384 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "virtual vpg_mode.v(24) " "Verilog HDL Declaration warning at vpg_mode.v(24): \"virtual\" is SystemVerilog-2005 keyword" {  } { { "vpg_source/vpg_mode.v" "" { Text "D:/TL_PACMAN/vpg_source/vpg_mode.v" 24 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1539702191384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vpg_source/vpg_mode.v 1 1 " "Found 1 design units, including 1 entities, in source file vpg_source/vpg_mode.v" { { "Info" "ISGN_ENTITY_NAME" "1 vpg_mode " "Found entity 1: vpg_mode" {  } { { "vpg_source/vpg_mode.v" "" { Text "D:/TL_PACMAN/vpg_source/vpg_mode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702191384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539702191384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vpg_source/vga_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file vpg_source/vga_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_generator " "Found entity 1: vga_generator" {  } { { "vpg_source/vga_generator.v" "" { Text "D:/TL_PACMAN/vpg_source/vga_generator.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702191400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539702191400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file sys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 sys_pll " "Found entity 1: sys_pll" {  } { { "sys_pll.v" "" { Text "D:/TL_PACMAN/sys_pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702191400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539702191400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_pll/sys_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file sys_pll/sys_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 sys_pll_0002 " "Found entity 1: sys_pll_0002" {  } { { "sys_pll/sys_pll_0002.v" "" { Text "D:/TL_PACMAN/sys_pll/sys_pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702191400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539702191400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vpg_source/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vpg_source/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "vpg_source/pll.v" "" { Text "D:/TL_PACMAN/vpg_source/pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702191400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539702191400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vpg_source/pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file vpg_source/pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_0002 " "Found entity 1: pll_0002" {  } { { "vpg_source/pll/pll_0002.v" "" { Text "D:/TL_PACMAN/vpg_source/pll/pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702191400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539702191400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vpg_source/pll_reconfig.v 1 1 " "Found 1 design units, including 1 entities, in source file vpg_source/pll_reconfig.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_reconfig " "Found entity 1: pll_reconfig" {  } { { "vpg_source/pll_reconfig.v" "" { Text "D:/TL_PACMAN/vpg_source/pll_reconfig.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702191400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539702191400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vpg_source/pll_reconfig/altera_pll_reconfig_top.v 1 1 " "Found 1 design units, including 1 entities, in source file vpg_source/pll_reconfig/altera_pll_reconfig_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_pll_reconfig_top " "Found entity 1: altera_pll_reconfig_top" {  } { { "vpg_source/pll_reconfig/altera_pll_reconfig_top.v" "" { Text "D:/TL_PACMAN/vpg_source/pll_reconfig/altera_pll_reconfig_top.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702191415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539702191415 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "LOCKED locked altera_pll_reconfig_core.v(112) " "Verilog HDL Declaration information at altera_pll_reconfig_core.v(112): object \"LOCKED\" differs only in case from object \"locked\" in the same scope" {  } { { "vpg_source/pll_reconfig/altera_pll_reconfig_core.v" "" { Text "D:/TL_PACMAN/vpg_source/pll_reconfig/altera_pll_reconfig_core.v" 112 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1539702191415 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dps_done DPS_DONE altera_pll_reconfig_core.v(1901) " "Verilog HDL Declaration information at altera_pll_reconfig_core.v(1901): object \"dps_done\" differs only in case from object \"DPS_DONE\" in the same scope" {  } { { "vpg_source/pll_reconfig/altera_pll_reconfig_core.v" "" { Text "D:/TL_PACMAN/vpg_source/pll_reconfig/altera_pll_reconfig_core.v" 1901 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1539702191415 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "dps_changed DPS_CHANGED altera_pll_reconfig_core.v(1893) " "Verilog HDL Declaration information at altera_pll_reconfig_core.v(1893): object \"dps_changed\" differs only in case from object \"DPS_CHANGED\" in the same scope" {  } { { "vpg_source/pll_reconfig/altera_pll_reconfig_core.v" "" { Text "D:/TL_PACMAN/vpg_source/pll_reconfig/altera_pll_reconfig_core.v" 1893 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1539702191415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vpg_source/pll_reconfig/altera_pll_reconfig_core.v 6 6 " "Found 6 design units, including 6 entities, in source file vpg_source/pll_reconfig/altera_pll_reconfig_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_pll_reconfig_core " "Found entity 1: altera_pll_reconfig_core" {  } { { "vpg_source/pll_reconfig/altera_pll_reconfig_core.v" "" { Text "D:/TL_PACMAN/vpg_source/pll_reconfig/altera_pll_reconfig_core.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702191415 ""} { "Info" "ISGN_ENTITY_NAME" "2 self_reset " "Found entity 2: self_reset" {  } { { "vpg_source/pll_reconfig/altera_pll_reconfig_core.v" "" { Text "D:/TL_PACMAN/vpg_source/pll_reconfig/altera_pll_reconfig_core.v" 1691 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702191415 ""} { "Info" "ISGN_ENTITY_NAME" "3 dprio_mux " "Found entity 3: dprio_mux" {  } { { "vpg_source/pll_reconfig/altera_pll_reconfig_core.v" "" { Text "D:/TL_PACMAN/vpg_source/pll_reconfig/altera_pll_reconfig_core.v" 1739 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702191415 ""} { "Info" "ISGN_ENTITY_NAME" "4 fpll_dprio_init " "Found entity 4: fpll_dprio_init" {  } { { "vpg_source/pll_reconfig/altera_pll_reconfig_core.v" "" { Text "D:/TL_PACMAN/vpg_source/pll_reconfig/altera_pll_reconfig_core.v" 1789 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702191415 ""} { "Info" "ISGN_ENTITY_NAME" "5 dyn_phase_shift " "Found entity 5: dyn_phase_shift" {  } { { "vpg_source/pll_reconfig/altera_pll_reconfig_core.v" "" { Text "D:/TL_PACMAN/vpg_source/pll_reconfig/altera_pll_reconfig_core.v" 1884 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702191415 ""} { "Info" "ISGN_ENTITY_NAME" "6 generic_lcell_comb " "Found entity 6: generic_lcell_comb" {  } { { "vpg_source/pll_reconfig/altera_pll_reconfig_core.v" "" { Text "D:/TL_PACMAN/vpg_source/pll_reconfig/altera_pll_reconfig_core.v" 2112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702191415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539702191415 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "altera_std_synchronizer vpg_source/pll_reconfig/altera_std_synchronizer.v " "Entity \"altera_std_synchronizer\" obtained from \"vpg_source/pll_reconfig/altera_std_synchronizer.v\" instead of from Quartus Prime megafunction library" {  } { { "vpg_source/pll_reconfig/altera_std_synchronizer.v" "" { Text "D:/TL_PACMAN/vpg_source/pll_reconfig/altera_std_synchronizer.v" 37 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1539702191415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vpg_source/pll_reconfig/altera_std_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file vpg_source/pll_reconfig/altera_std_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer " "Found entity 1: altera_std_synchronizer" {  } { { "vpg_source/pll_reconfig/altera_std_synchronizer.v" "" { Text "D:/TL_PACMAN/vpg_source/pll_reconfig/altera_std_synchronizer.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702191415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539702191415 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "C5G_HDMI_VPG c5g_hdmi_vpg.v(85) " "Verilog Module Declaration warning at c5g_hdmi_vpg.v(85): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"C5G_HDMI_VPG\"" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 85 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702191571 ""}
{ "Warning" "WSGN_SEARCH_FILE" "c5g_hdmi_vpg.v 1 1 " "Using design file c5g_hdmi_vpg.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 C5G_HDMI_VPG " "Found entity 1: C5G_HDMI_VPG" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702191571 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1539702191571 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "C5G_HDMI_VPG " "Elaborating entity \"C5G_HDMI_VPG\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1539702191571 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 c5g_hdmi_vpg.v(115) " "Output port \"HEX0\" at c5g_hdmi_vpg.v(115) has no driver" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 115 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1539702191587 "|C5G_HDMI_VPG"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 c5g_hdmi_vpg.v(116) " "Output port \"HEX1\" at c5g_hdmi_vpg.v(116) has no driver" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 116 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1539702191587 "|C5G_HDMI_VPG"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_A c5g_hdmi_vpg.v(154) " "Output port \"SRAM_A\" at c5g_hdmi_vpg.v(154) has no driver" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 154 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1539702191587 "|C5G_HDMI_VPG"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CONVST c5g_hdmi_vpg.v(127) " "Output port \"ADC_CONVST\" at c5g_hdmi_vpg.v(127) has no driver" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 127 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1539702191587 "|C5G_HDMI_VPG"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCK c5g_hdmi_vpg.v(128) " "Output port \"ADC_SCK\" at c5g_hdmi_vpg.v(128) has no driver" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 128 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1539702191587 "|C5G_HDMI_VPG"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SDI c5g_hdmi_vpg.v(129) " "Output port \"ADC_SDI\" at c5g_hdmi_vpg.v(129) has no driver" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 129 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1539702191587 "|C5G_HDMI_VPG"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT c5g_hdmi_vpg.v(136) " "Output port \"AUD_DACDAT\" at c5g_hdmi_vpg.v(136) has no driver" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 136 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1539702191587 "|C5G_HDMI_VPG"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK c5g_hdmi_vpg.v(138) " "Output port \"AUD_XCK\" at c5g_hdmi_vpg.v(138) has no driver" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 138 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1539702191587 "|C5G_HDMI_VPG"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SD_CLK c5g_hdmi_vpg.v(145) " "Output port \"SD_CLK\" at c5g_hdmi_vpg.v(145) has no driver" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 145 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1539702191587 "|C5G_HDMI_VPG"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TX c5g_hdmi_vpg.v(151) " "Output port \"UART_TX\" at c5g_hdmi_vpg.v(151) has no driver" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 151 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1539702191587 "|C5G_HDMI_VPG"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_CE_n c5g_hdmi_vpg.v(155) " "Output port \"SRAM_CE_n\" at c5g_hdmi_vpg.v(155) has no driver" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 155 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1539702191587 "|C5G_HDMI_VPG"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_LB_n c5g_hdmi_vpg.v(157) " "Output port \"SRAM_LB_n\" at c5g_hdmi_vpg.v(157) has no driver" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 157 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1539702191587 "|C5G_HDMI_VPG"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_OE_n c5g_hdmi_vpg.v(158) " "Output port \"SRAM_OE_n\" at c5g_hdmi_vpg.v(158) has no driver" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 158 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1539702191587 "|C5G_HDMI_VPG"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_UB_n c5g_hdmi_vpg.v(159) " "Output port \"SRAM_UB_n\" at c5g_hdmi_vpg.v(159) has no driver" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 159 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1539702191587 "|C5G_HDMI_VPG"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SRAM_WE_n c5g_hdmi_vpg.v(160) " "Output port \"SRAM_WE_n\" at c5g_hdmi_vpg.v(160) has no driver" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 160 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1539702191587 "|C5G_HDMI_VPG"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_pll sys_pll:u_sys_pll " "Elaborating entity \"sys_pll\" for hierarchy \"sys_pll:u_sys_pll\"" {  } { { "c5g_hdmi_vpg.v" "u_sys_pll" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702191603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sys_pll_0002 sys_pll:u_sys_pll\|sys_pll_0002:sys_pll_inst " "Elaborating entity \"sys_pll_0002\" for hierarchy \"sys_pll:u_sys_pll\|sys_pll_0002:sys_pll_inst\"" {  } { { "sys_pll.v" "sys_pll_inst" { Text "D:/TL_PACMAN/sys_pll.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702191618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll sys_pll:u_sys_pll\|sys_pll_0002:sys_pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"sys_pll:u_sys_pll\|sys_pll_0002:sys_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "sys_pll/sys_pll_0002.v" "altera_pll_i" { Text "D:/TL_PACMAN/sys_pll/sys_pll_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702191649 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1539702191665 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sys_pll:u_sys_pll\|sys_pll_0002:sys_pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"sys_pll:u_sys_pll\|sys_pll_0002:sys_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "sys_pll/sys_pll_0002.v" "" { Text "D:/TL_PACMAN/sys_pll/sys_pll_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702191681 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sys_pll:u_sys_pll\|sys_pll_0002:sys_pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"sys_pll:u_sys_pll\|sys_pll_0002:sys_pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702191681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702191681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702191681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702191681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 1.200000 MHz " "Parameter \"output_clock_frequency0\" = \"1.200000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702191681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702191681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702191681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702191681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702191681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702191681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702191681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702191681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702191681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702191681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702191681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702191681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702191681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702191681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702191681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702191681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702191681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702191681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702191681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702191681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702191681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702191681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702191681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702191681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702191681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702191681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702191681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702191681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702191681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702191681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702191681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702191681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702191681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702191681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702191681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702191681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702191681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702191681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702191681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702191681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702191681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702191681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702191681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702191681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702191681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702191681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702191681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702191681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702191681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702191681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702191681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702191681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702191681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702191681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702191681 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702191681 ""}  } { { "sys_pll/sys_pll_0002.v" "" { Text "D:/TL_PACMAN/sys_pll/sys_pll_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1539702191681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vpg_mode vpg_mode:u_vpg_mode " "Elaborating entity \"vpg_mode\" for hierarchy \"vpg_mode:u_vpg_mode\"" {  } { { "c5g_hdmi_vpg.v" "u_vpg_mode" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702191681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vpg vpg:u_vpg " "Elaborating entity \"vpg\" for hierarchy \"vpg:u_vpg\"" {  } { { "c5g_hdmi_vpg.v" "u_vpg" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702191696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_reconfig vpg:u_vpg\|pll_reconfig:u_pll_reconfig " "Elaborating entity \"pll_reconfig\" for hierarchy \"vpg:u_vpg\|pll_reconfig:u_pll_reconfig\"" {  } { { "vpg_source/vpg.v" "u_pll_reconfig" { Text "D:/TL_PACMAN/vpg_source/vpg.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702191712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_reconfig_top vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst " "Elaborating entity \"altera_pll_reconfig_top\" for hierarchy \"vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\"" {  } { { "vpg_source/pll_reconfig.v" "pll_reconfig_inst" { Text "D:/TL_PACMAN/vpg_source/pll_reconfig.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702191727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_reconfig_core vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0 " "Elaborating entity \"altera_pll_reconfig_core\" for hierarchy \"vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\"" {  } { { "vpg_source/pll_reconfig/altera_pll_reconfig_top.v" "NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0" { Text "D:/TL_PACMAN/vpg_source/pll_reconfig/altera_pll_reconfig_top.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702191743 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dps_start_assert altera_pll_reconfig_core.v(208) " "Verilog HDL or VHDL warning at altera_pll_reconfig_core.v(208): object \"dps_start_assert\" assigned a value but never read" {  } { { "vpg_source/pll_reconfig/altera_pll_reconfig_core.v" "" { Text "D:/TL_PACMAN/vpg_source/pll_reconfig/altera_pll_reconfig_core.v" 208 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1539702191759 "|C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "altera_pll_reconfig_core.v(1510) " "Verilog HDL Case Statement warning at altera_pll_reconfig_core.v(1510): incomplete case statement has no default case item" {  } { { "vpg_source/pll_reconfig/altera_pll_reconfig_core.v" "" { Text "D:/TL_PACMAN/vpg_source/pll_reconfig/altera_pll_reconfig_core.v" 1510 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1539702191852 "|C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "altera_pll_reconfig_core.v(1526) " "Verilog HDL Case Statement warning at altera_pll_reconfig_core.v(1526): incomplete case statement has no default case item" {  } { { "vpg_source/pll_reconfig/altera_pll_reconfig_core.v" "" { Text "D:/TL_PACMAN/vpg_source/pll_reconfig/altera_pll_reconfig_core.v" 1526 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1539702191852 "|C5G_HDMI_VPG|vpg:u_vpg|pll_reconfig:u_pll_reconfig|altera_pll_reconfig_top:pll_reconfig_inst|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|altera_std_synchronizer:altera_std_synchronizer_inst " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|altera_std_synchronizer:altera_std_synchronizer_inst\"" {  } { { "vpg_source/pll_reconfig/altera_pll_reconfig_core.v" "altera_std_synchronizer_inst" { Text "D:/TL_PACMAN/vpg_source/pll_reconfig/altera_pll_reconfig_core.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702192133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dyn_phase_shift vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst " "Elaborating entity \"dyn_phase_shift\" for hierarchy \"vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\"" {  } { { "vpg_source/pll_reconfig/altera_pll_reconfig_core.v" "dyn_phase_shift_inst" { Text "D:/TL_PACMAN/vpg_source/pll_reconfig/altera_pll_reconfig_core.v" 1577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702192149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_lcell_comb vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_0 " "Elaborating entity \"generic_lcell_comb\" for hierarchy \"vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_0\"" {  } { { "vpg_source/pll_reconfig/altera_pll_reconfig_core.v" "lcell_cnt_sel_0" { Text "D:/TL_PACMAN/vpg_source/pll_reconfig/altera_pll_reconfig_core.v" 2060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702192164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_lcell_comb vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_1 " "Elaborating entity \"generic_lcell_comb\" for hierarchy \"vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_1\"" {  } { { "vpg_source/pll_reconfig/altera_pll_reconfig_core.v" "lcell_cnt_sel_1" { Text "D:/TL_PACMAN/vpg_source/pll_reconfig/altera_pll_reconfig_core.v" 2071 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702192180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_lcell_comb vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_2 " "Elaborating entity \"generic_lcell_comb\" for hierarchy \"vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_2\"" {  } { { "vpg_source/pll_reconfig/altera_pll_reconfig_core.v" "lcell_cnt_sel_2" { Text "D:/TL_PACMAN/vpg_source/pll_reconfig/altera_pll_reconfig_core.v" 2082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702192195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_lcell_comb vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_3 " "Elaborating entity \"generic_lcell_comb\" for hierarchy \"vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_3\"" {  } { { "vpg_source/pll_reconfig/altera_pll_reconfig_core.v" "lcell_cnt_sel_3" { Text "D:/TL_PACMAN/vpg_source/pll_reconfig/altera_pll_reconfig_core.v" 2093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702192211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "generic_lcell_comb vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_4 " "Elaborating entity \"generic_lcell_comb\" for hierarchy \"vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_4\"" {  } { { "vpg_source/pll_reconfig/altera_pll_reconfig_core.v" "lcell_cnt_sel_4" { Text "D:/TL_PACMAN/vpg_source/pll_reconfig/altera_pll_reconfig_core.v" 2104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702192227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "self_reset vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|self_reset:self_reset_inst " "Elaborating entity \"self_reset\" for hierarchy \"vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|self_reset:self_reset_inst\"" {  } { { "vpg_source/pll_reconfig/altera_pll_reconfig_core.v" "self_reset_inst" { Text "D:/TL_PACMAN/vpg_source/pll_reconfig/altera_pll_reconfig_core.v" 1581 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702192242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dprio_mux vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux:dprio_mux_inst " "Elaborating entity \"dprio_mux\" for hierarchy \"vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_mux:dprio_mux_inst\"" {  } { { "vpg_source/pll_reconfig/altera_pll_reconfig_core.v" "dprio_mux_inst" { Text "D:/TL_PACMAN/vpg_source/pll_reconfig/altera_pll_reconfig_core.v" 1619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702192258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpll_dprio_init vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|fpll_dprio_init:fpll_dprio_init_inst " "Elaborating entity \"fpll_dprio_init\" for hierarchy \"vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|fpll_dprio_init:fpll_dprio_init_inst\"" {  } { { "vpg_source/pll_reconfig/altera_pll_reconfig_core.v" "fpll_dprio_init_inst" { Text "D:/TL_PACMAN/vpg_source/pll_reconfig/altera_pll_reconfig_core.v" 1638 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702192273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll vpg:u_vpg\|pll:u_pll " "Elaborating entity \"pll\" for hierarchy \"vpg:u_vpg\|pll:u_pll\"" {  } { { "vpg_source/vpg.v" "u_pll" { Text "D:/TL_PACMAN/vpg_source/vpg.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702192305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_0002 vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst " "Elaborating entity \"pll_0002\" for hierarchy \"vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\"" {  } { { "vpg_source/pll.v" "pll_inst" { Text "D:/TL_PACMAN/vpg_source/pll.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702192320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "vpg_source/pll/pll_0002.v" "altera_pll_i" { Text "D:/TL_PACMAN/vpg_source/pll/pll_0002.v" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702192336 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lvds_clk altera_pll.v(319) " "Output port \"lvds_clk\" at altera_pll.v(319) has no driver" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_pll.v" 319 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1539702192336 "|C5G_HDMI_VPG|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "loaden altera_pll.v(320) " "Output port \"loaden\" at altera_pll.v(320) has no driver" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_pll.v" 320 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1539702192336 "|C5G_HDMI_VPG|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "extclk_out altera_pll.v(321) " "Output port \"extclk_out\" at altera_pll.v(321) has no driver" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_pll.v" 321 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1539702192336 "|C5G_HDMI_VPG|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1539702192351 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "vpg_source/pll/pll_0002.v" "" { Text "D:/TL_PACMAN/vpg_source/pll/pll_0002.v" 239 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702192351 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fractional_cout 32 " "Parameter \"pll_fractional_cout\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_dsm_out_sel 1st_order " "Parameter \"pll_dsm_out_sel\" = \"1st_order\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 162.000000 MHz " "Parameter \"output_clock_frequency0\" = \"162.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type Cyclone V " "Parameter \"pll_type\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype Reconfigurable " "Parameter \"pll_subtype\" = \"Reconfigurable\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_hi_div 41 " "Parameter \"m_cnt_hi_div\" = \"41\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_lo_div 40 " "Parameter \"m_cnt_lo_div\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_hi_div 3 " "Parameter \"n_cnt_hi_div\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_lo_div 2 " "Parameter \"n_cnt_lo_div\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_bypass_en false " "Parameter \"m_cnt_bypass_en\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_bypass_en false " "Parameter \"n_cnt_bypass_en\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "m_cnt_odd_div_duty_en true " "Parameter \"m_cnt_odd_div_duty_en\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "n_cnt_odd_div_duty_en true " "Parameter \"n_cnt_odd_div_duty_en\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div0 3 " "Parameter \"c_cnt_hi_div0\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div0 2 " "Parameter \"c_cnt_lo_div0\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst0 1 " "Parameter \"c_cnt_prst0\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst0 0 " "Parameter \"c_cnt_ph_mux_prst0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src0 ph_mux_clk " "Parameter \"c_cnt_in_src0\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en0 false " "Parameter \"c_cnt_bypass_en0\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en0 true " "Parameter \"c_cnt_odd_div_duty_en0\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div1 1 " "Parameter \"c_cnt_hi_div1\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div1 1 " "Parameter \"c_cnt_lo_div1\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst1 1 " "Parameter \"c_cnt_prst1\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst1 0 " "Parameter \"c_cnt_ph_mux_prst1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src1 ph_mux_clk " "Parameter \"c_cnt_in_src1\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en1 true " "Parameter \"c_cnt_bypass_en1\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en1 false " "Parameter \"c_cnt_odd_div_duty_en1\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div2 1 " "Parameter \"c_cnt_hi_div2\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div2 1 " "Parameter \"c_cnt_lo_div2\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst2 1 " "Parameter \"c_cnt_prst2\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst2 0 " "Parameter \"c_cnt_ph_mux_prst2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src2 ph_mux_clk " "Parameter \"c_cnt_in_src2\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en2 true " "Parameter \"c_cnt_bypass_en2\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en2 false " "Parameter \"c_cnt_odd_div_duty_en2\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div3 1 " "Parameter \"c_cnt_hi_div3\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div3 1 " "Parameter \"c_cnt_lo_div3\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst3 1 " "Parameter \"c_cnt_prst3\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst3 0 " "Parameter \"c_cnt_ph_mux_prst3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src3 ph_mux_clk " "Parameter \"c_cnt_in_src3\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en3 true " "Parameter \"c_cnt_bypass_en3\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en3 false " "Parameter \"c_cnt_odd_div_duty_en3\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div4 1 " "Parameter \"c_cnt_hi_div4\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div4 1 " "Parameter \"c_cnt_lo_div4\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst4 1 " "Parameter \"c_cnt_prst4\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst4 0 " "Parameter \"c_cnt_ph_mux_prst4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src4 ph_mux_clk " "Parameter \"c_cnt_in_src4\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en4 true " "Parameter \"c_cnt_bypass_en4\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en4 false " "Parameter \"c_cnt_odd_div_duty_en4\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div5 1 " "Parameter \"c_cnt_hi_div5\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div5 1 " "Parameter \"c_cnt_lo_div5\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst5 1 " "Parameter \"c_cnt_prst5\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst5 0 " "Parameter \"c_cnt_ph_mux_prst5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src5 ph_mux_clk " "Parameter \"c_cnt_in_src5\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en5 true " "Parameter \"c_cnt_bypass_en5\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en5 false " "Parameter \"c_cnt_odd_div_duty_en5\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div6 1 " "Parameter \"c_cnt_hi_div6\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div6 1 " "Parameter \"c_cnt_lo_div6\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst6 1 " "Parameter \"c_cnt_prst6\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst6 0 " "Parameter \"c_cnt_ph_mux_prst6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src6 ph_mux_clk " "Parameter \"c_cnt_in_src6\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en6 true " "Parameter \"c_cnt_bypass_en6\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en6 false " "Parameter \"c_cnt_odd_div_duty_en6\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div7 1 " "Parameter \"c_cnt_hi_div7\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div7 1 " "Parameter \"c_cnt_lo_div7\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst7 1 " "Parameter \"c_cnt_prst7\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst7 0 " "Parameter \"c_cnt_ph_mux_prst7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src7 ph_mux_clk " "Parameter \"c_cnt_in_src7\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en7 true " "Parameter \"c_cnt_bypass_en7\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en7 false " "Parameter \"c_cnt_odd_div_duty_en7\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div8 1 " "Parameter \"c_cnt_hi_div8\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div8 1 " "Parameter \"c_cnt_lo_div8\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst8 1 " "Parameter \"c_cnt_prst8\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst8 0 " "Parameter \"c_cnt_ph_mux_prst8\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src8 ph_mux_clk " "Parameter \"c_cnt_in_src8\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en8 true " "Parameter \"c_cnt_bypass_en8\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en8 false " "Parameter \"c_cnt_odd_div_duty_en8\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div9 1 " "Parameter \"c_cnt_hi_div9\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div9 1 " "Parameter \"c_cnt_lo_div9\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst9 1 " "Parameter \"c_cnt_prst9\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst9 0 " "Parameter \"c_cnt_ph_mux_prst9\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src9 ph_mux_clk " "Parameter \"c_cnt_in_src9\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en9 true " "Parameter \"c_cnt_bypass_en9\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en9 false " "Parameter \"c_cnt_odd_div_duty_en9\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div10 1 " "Parameter \"c_cnt_hi_div10\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div10 1 " "Parameter \"c_cnt_lo_div10\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst10 1 " "Parameter \"c_cnt_prst10\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst10 0 " "Parameter \"c_cnt_ph_mux_prst10\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src10 ph_mux_clk " "Parameter \"c_cnt_in_src10\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en10 true " "Parameter \"c_cnt_bypass_en10\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en10 false " "Parameter \"c_cnt_odd_div_duty_en10\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div11 1 " "Parameter \"c_cnt_hi_div11\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div11 1 " "Parameter \"c_cnt_lo_div11\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst11 1 " "Parameter \"c_cnt_prst11\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst11 0 " "Parameter \"c_cnt_ph_mux_prst11\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src11 ph_mux_clk " "Parameter \"c_cnt_in_src11\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en11 true " "Parameter \"c_cnt_bypass_en11\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en11 false " "Parameter \"c_cnt_odd_div_duty_en11\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div12 1 " "Parameter \"c_cnt_hi_div12\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div12 1 " "Parameter \"c_cnt_lo_div12\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst12 1 " "Parameter \"c_cnt_prst12\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst12 0 " "Parameter \"c_cnt_ph_mux_prst12\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src12 ph_mux_clk " "Parameter \"c_cnt_in_src12\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en12 true " "Parameter \"c_cnt_bypass_en12\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en12 false " "Parameter \"c_cnt_odd_div_duty_en12\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div13 1 " "Parameter \"c_cnt_hi_div13\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div13 1 " "Parameter \"c_cnt_lo_div13\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst13 1 " "Parameter \"c_cnt_prst13\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst13 0 " "Parameter \"c_cnt_ph_mux_prst13\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src13 ph_mux_clk " "Parameter \"c_cnt_in_src13\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en13 true " "Parameter \"c_cnt_bypass_en13\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en13 false " "Parameter \"c_cnt_odd_div_duty_en13\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div14 1 " "Parameter \"c_cnt_hi_div14\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div14 1 " "Parameter \"c_cnt_lo_div14\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst14 1 " "Parameter \"c_cnt_prst14\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst14 0 " "Parameter \"c_cnt_ph_mux_prst14\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src14 ph_mux_clk " "Parameter \"c_cnt_in_src14\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en14 true " "Parameter \"c_cnt_bypass_en14\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en14 false " "Parameter \"c_cnt_odd_div_duty_en14\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div15 1 " "Parameter \"c_cnt_hi_div15\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div15 1 " "Parameter \"c_cnt_lo_div15\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst15 1 " "Parameter \"c_cnt_prst15\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst15 0 " "Parameter \"c_cnt_ph_mux_prst15\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src15 ph_mux_clk " "Parameter \"c_cnt_in_src15\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en15 true " "Parameter \"c_cnt_bypass_en15\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en15 false " "Parameter \"c_cnt_odd_div_duty_en15\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div16 1 " "Parameter \"c_cnt_hi_div16\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div16 1 " "Parameter \"c_cnt_lo_div16\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst16 1 " "Parameter \"c_cnt_prst16\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst16 0 " "Parameter \"c_cnt_ph_mux_prst16\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src16 ph_mux_clk " "Parameter \"c_cnt_in_src16\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en16 true " "Parameter \"c_cnt_bypass_en16\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en16 false " "Parameter \"c_cnt_odd_div_duty_en16\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_hi_div17 1 " "Parameter \"c_cnt_hi_div17\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_lo_div17 1 " "Parameter \"c_cnt_lo_div17\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_prst17 1 " "Parameter \"c_cnt_prst17\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_ph_mux_prst17 0 " "Parameter \"c_cnt_ph_mux_prst17\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_in_src17 ph_mux_clk " "Parameter \"c_cnt_in_src17\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_bypass_en17 true " "Parameter \"c_cnt_bypass_en17\" = \"true\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "c_cnt_odd_div_duty_en17 false " "Parameter \"c_cnt_odd_div_duty_en17\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_vco_div 1 " "Parameter \"pll_vco_div\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_cp_current 20 " "Parameter \"pll_cp_current\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_bwctrl 10000 " "Parameter \"pll_bwctrl\" = \"10000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_output_clk_frequency 810.0 MHz " "Parameter \"pll_output_clk_frequency\" = \"810.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fractional_division 1 " "Parameter \"pll_fractional_division\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mimic_fbclk_type gclk " "Parameter \"mimic_fbclk_type\" = \"gclk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fbclk_mux_1 glb " "Parameter \"pll_fbclk_mux_1\" = \"glb\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_fbclk_mux_2 fb_1 " "Parameter \"pll_fbclk_mux_2\" = \"fb_1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_m_cnt_in_src ph_mux_clk " "Parameter \"pll_m_cnt_in_src\" = \"ph_mux_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_slf_rst false " "Parameter \"pll_slf_rst\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192351 ""}  } { { "vpg_source/pll/pll_0002.v" "" { Text "D:/TL_PACMAN/vpg_source/pll/pll_0002.v" 239 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1539702192351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dps_extra_kick vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst " "Elaborating entity \"dps_extra_kick\" for hierarchy \"vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst\"" {  } { { "altera_pll.v" "dps_extra_inst" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_pll.v" 768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702192367 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|dps_extra_kick:dps_extra_inst\", which is child of megafunction instantiation \"vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_pll.v" 768 0 0 } } { "vpg_source/pll/pll_0002.v" "" { Text "D:/TL_PACMAN/vpg_source/pll/pll_0002.v" 239 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702192367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dprio_init vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst " "Elaborating entity \"dprio_init\" for hierarchy \"vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst\"" {  } { { "altera_pll.v" "dprio_init_inst" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_pll.v" 783 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702192367 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|dprio_init:dprio_init_inst\", which is child of megafunction instantiation \"vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_pll.v" 783 0 0 } } { "vpg_source/pll/pll_0002.v" "" { Text "D:/TL_PACMAN/vpg_source/pll/pll_0002.v" 239 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702192367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_0 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_0\"" {  } { { "altera_pll.v" "lcell_cntsel_int_0" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_pll.v" 1960 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702192398 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_0 vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_0\", which is child of megafunction instantiation \"vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_pll.v" 1960 0 0 } } { "vpg_source/pll/pll_0002.v" "" { Text "D:/TL_PACMAN/vpg_source/pll/pll_0002.v" 239 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702192398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_1 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_1\"" {  } { { "altera_pll.v" "lcell_cntsel_int_1" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_pll.v" 1971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702192398 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_1 vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_1\", which is child of megafunction instantiation \"vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_pll.v" 1971 0 0 } } { "vpg_source/pll/pll_0002.v" "" { Text "D:/TL_PACMAN/vpg_source/pll/pll_0002.v" 239 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702192414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_2 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_2\"" {  } { { "altera_pll.v" "lcell_cntsel_int_2" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_pll.v" 1982 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702192414 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_2 vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_2\", which is child of megafunction instantiation \"vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_pll.v" 1982 0 0 } } { "vpg_source/pll/pll_0002.v" "" { Text "D:/TL_PACMAN/vpg_source/pll/pll_0002.v" 239 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702192414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_3 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_3\"" {  } { { "altera_pll.v" "lcell_cntsel_int_3" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_pll.v" 1993 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702192429 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_3 vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_3\", which is child of megafunction instantiation \"vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_pll.v" 1993 0 0 } } { "vpg_source/pll/pll_0002.v" "" { Text "D:/TL_PACMAN/vpg_source/pll/pll_0002.v" 239 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702192429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll_dps_lcell_comb vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_4 " "Elaborating entity \"altera_pll_dps_lcell_comb\" for hierarchy \"vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_4\"" {  } { { "altera_pll.v" "lcell_cntsel_int_4" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_pll.v" 2004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702192429 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_4 vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_pll_dps_lcell_comb:lcell_cntsel_int_4\", which is child of megafunction instantiation \"vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_pll.v" 2004 0 0 } } { "vpg_source/pll/pll_0002.v" "" { Text "D:/TL_PACMAN/vpg_source/pll/pll_0002.v" 239 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702192429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_cyclonev_pll vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll " "Elaborating entity \"altera_cyclonev_pll\" for hierarchy \"vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\"" {  } { { "altera_pll.v" "cyclonev_pll" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_pll.v" 2223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702192461 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "extclk altera_cyclonev_pll.v(631) " "Output port \"extclk\" at altera_cyclonev_pll.v(631) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 631 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1539702192476 "|C5G_HDMI_VPG|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "clkout\[0\] altera_cyclonev_pll.v(636) " "Output port \"clkout\[0\]\" at altera_cyclonev_pll.v(636) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 636 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1539702192476 "|C5G_HDMI_VPG|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "loaden altera_cyclonev_pll.v(640) " "Output port \"loaden\" at altera_cyclonev_pll.v(640) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 640 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1539702192476 "|C5G_HDMI_VPG|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lvdsclk altera_cyclonev_pll.v(641) " "Output port \"lvdsclk\" at altera_cyclonev_pll.v(641) has no driver" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 641 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1539702192476 "|C5G_HDMI_VPG|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\", which is child of megafunction instantiation \"vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_pll.v" 2223 0 0 } } { "vpg_source/pll/pll_0002.v" "" { Text "D:/TL_PACMAN/vpg_source/pll/pll_0002.v" 239 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702192507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_cyclonev_pll_base vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0 " "Elaborating entity \"altera_cyclonev_pll_base\" for hierarchy \"vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0\"" {  } { { "altera_cyclonev_pll.v" "fpll_0" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 1152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702192507 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0 vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0\", which is child of megafunction instantiation \"vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "altera_cyclonev_pll.v" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_cyclonev_pll.v" 1152 0 0 } } { "vpg_source/pll/pll_0002.v" "" { Text "D:/TL_PACMAN/vpg_source/pll/pll_0002.v" 239 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702192570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_controller vpg:u_vpg\|pll_controller:u_pll_controller " "Elaborating entity \"pll_controller\" for hierarchy \"vpg:u_vpg\|pll_controller:u_pll_controller\"" {  } { { "vpg_source/vpg.v" "u_pll_controller" { Text "D:/TL_PACMAN/vpg_source/vpg.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702192570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_generator vpg:u_vpg\|vga_generator:u_vga_generator " "Elaborating entity \"vga_generator\" for hierarchy \"vpg:u_vpg\|vga_generator:u_vga_generator\"" {  } { { "vpg_source/vpg.v" "u_vga_generator" { Text "D:/TL_PACMAN/vpg_source/vpg.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702192585 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "vga_generator.v(197) " "Verilog HDL Case Statement information at vga_generator.v(197): all case item expressions in this case statement are onehot" {  } { { "vpg_source/vga_generator.v" "" { Text "D:/TL_PACMAN/vpg_source/vga_generator.v" 197 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1539702192585 "|C5G_HDMI_VPG|vpg:u_vpg|vga_generator:u_vga_generator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS HDMI_QSYS:u0 " "Elaborating entity \"HDMI_QSYS\" for hierarchy \"HDMI_QSYS:u0\"" {  } { { "c5g_hdmi_vpg.v" "u0" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702192601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_hdmi_tx_int_n HDMI_QSYS:u0\|HDMI_QSYS_hdmi_tx_int_n:hdmi_tx_int_n " "Elaborating entity \"HDMI_QSYS_hdmi_tx_int_n\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_hdmi_tx_int_n:hdmi_tx_int_n\"" {  } { { "HDMI_QSYS/synthesis/HDMI_QSYS.v" "hdmi_tx_int_n" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/HDMI_QSYS.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702192632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_i2c_scl HDMI_QSYS:u0\|HDMI_QSYS_i2c_scl:i2c_scl " "Elaborating entity \"HDMI_QSYS_i2c_scl\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_i2c_scl:i2c_scl\"" {  } { { "HDMI_QSYS/synthesis/HDMI_QSYS.v" "i2c_scl" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/HDMI_QSYS.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702192632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_i2c_sda HDMI_QSYS:u0\|HDMI_QSYS_i2c_sda:i2c_sda " "Elaborating entity \"HDMI_QSYS_i2c_sda\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_i2c_sda:i2c_sda\"" {  } { { "HDMI_QSYS/synthesis/HDMI_QSYS.v" "i2c_sda" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/HDMI_QSYS.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702192648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_jtag_uart HDMI_QSYS:u0\|HDMI_QSYS_jtag_uart:jtag_uart " "Elaborating entity \"HDMI_QSYS_jtag_uart\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_jtag_uart:jtag_uart\"" {  } { { "HDMI_QSYS/synthesis/HDMI_QSYS.v" "jtag_uart" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/HDMI_QSYS.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702192648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_jtag_uart_scfifo_w HDMI_QSYS:u0\|HDMI_QSYS_jtag_uart:jtag_uart\|HDMI_QSYS_jtag_uart_scfifo_w:the_HDMI_QSYS_jtag_uart_scfifo_w " "Elaborating entity \"HDMI_QSYS_jtag_uart_scfifo_w\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_jtag_uart:jtag_uart\|HDMI_QSYS_jtag_uart_scfifo_w:the_HDMI_QSYS_jtag_uart_scfifo_w\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_jtag_uart.v" "the_HDMI_QSYS_jtag_uart_scfifo_w" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702192663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo HDMI_QSYS:u0\|HDMI_QSYS_jtag_uart:jtag_uart\|HDMI_QSYS_jtag_uart_scfifo_w:the_HDMI_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_jtag_uart:jtag_uart\|HDMI_QSYS_jtag_uart_scfifo_w:the_HDMI_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_jtag_uart.v" "wfifo" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702192929 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HDMI_QSYS:u0\|HDMI_QSYS_jtag_uart:jtag_uart\|HDMI_QSYS_jtag_uart_scfifo_w:the_HDMI_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"HDMI_QSYS:u0\|HDMI_QSYS_jtag_uart:jtag_uart\|HDMI_QSYS_jtag_uart_scfifo_w:the_HDMI_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_jtag_uart.v" "" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702192929 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HDMI_QSYS:u0\|HDMI_QSYS_jtag_uart:jtag_uart\|HDMI_QSYS_jtag_uart_scfifo_w:the_HDMI_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"HDMI_QSYS:u0\|HDMI_QSYS_jtag_uart:jtag_uart\|HDMI_QSYS_jtag_uart_scfifo_w:the_HDMI_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702192929 ""}  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_jtag_uart.v" "" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1539702192929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "D:/TL_PACMAN/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702192991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539702192991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 HDMI_QSYS:u0\|HDMI_QSYS_jtag_uart:jtag_uart\|HDMI_QSYS_jtag_uart_scfifo_w:the_HDMI_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_jtag_uart:jtag_uart\|HDMI_QSYS_jtag_uart_scfifo_w:the_HDMI_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702192991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "D:/TL_PACMAN/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702193007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539702193007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 HDMI_QSYS:u0\|HDMI_QSYS_jtag_uart:jtag_uart\|HDMI_QSYS_jtag_uart_scfifo_w:the_HDMI_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_jtag_uart:jtag_uart\|HDMI_QSYS_jtag_uart_scfifo_w:the_HDMI_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "D:/TL_PACMAN/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702193007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/TL_PACMAN/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702193022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539702193022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf HDMI_QSYS:u0\|HDMI_QSYS_jtag_uart:jtag_uart\|HDMI_QSYS_jtag_uart_scfifo_w:the_HDMI_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_jtag_uart:jtag_uart\|HDMI_QSYS_jtag_uart_scfifo_w:the_HDMI_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "D:/TL_PACMAN/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702193022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "D:/TL_PACMAN/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702193069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539702193069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 HDMI_QSYS:u0\|HDMI_QSYS_jtag_uart:jtag_uart\|HDMI_QSYS_jtag_uart_scfifo_w:the_HDMI_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_jtag_uart:jtag_uart\|HDMI_QSYS_jtag_uart_scfifo_w:the_HDMI_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/TL_PACMAN/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702193069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "D:/TL_PACMAN/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702193116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539702193116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 HDMI_QSYS:u0\|HDMI_QSYS_jtag_uart:jtag_uart\|HDMI_QSYS_jtag_uart_scfifo_w:the_HDMI_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_jtag_uart:jtag_uart\|HDMI_QSYS_jtag_uart_scfifo_w:the_HDMI_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "D:/TL_PACMAN/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702193116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "D:/TL_PACMAN/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702193163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539702193163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb HDMI_QSYS:u0\|HDMI_QSYS_jtag_uart:jtag_uart\|HDMI_QSYS_jtag_uart_scfifo_w:the_HDMI_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_jtag_uart:jtag_uart\|HDMI_QSYS_jtag_uart_scfifo_w:the_HDMI_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "D:/TL_PACMAN/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702193163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_jtag_uart_scfifo_r HDMI_QSYS:u0\|HDMI_QSYS_jtag_uart:jtag_uart\|HDMI_QSYS_jtag_uart_scfifo_r:the_HDMI_QSYS_jtag_uart_scfifo_r " "Elaborating entity \"HDMI_QSYS_jtag_uart_scfifo_r\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_jtag_uart:jtag_uart\|HDMI_QSYS_jtag_uart_scfifo_r:the_HDMI_QSYS_jtag_uart_scfifo_r\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_jtag_uart.v" "the_HDMI_QSYS_jtag_uart_scfifo_r" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702193178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic HDMI_QSYS:u0\|HDMI_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:HDMI_QSYS_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:HDMI_QSYS_jtag_uart_alt_jtag_atlantic\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_jtag_uart.v" "HDMI_QSYS_jtag_uart_alt_jtag_atlantic" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702193506 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HDMI_QSYS:u0\|HDMI_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:HDMI_QSYS_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"HDMI_QSYS:u0\|HDMI_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:HDMI_QSYS_jtag_uart_alt_jtag_atlantic\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_jtag_uart.v" "" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702193537 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HDMI_QSYS:u0\|HDMI_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:HDMI_QSYS_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"HDMI_QSYS:u0\|HDMI_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:HDMI_QSYS_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702193537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702193537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702193537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702193537 ""}  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_jtag_uart.v" "" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1539702193537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter HDMI_QSYS:u0\|HDMI_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:HDMI_QSYS_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:HDMI_QSYS_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702194145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl HDMI_QSYS:u0\|HDMI_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:HDMI_QSYS_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:HDMI_QSYS_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702194317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_led HDMI_QSYS:u0\|HDMI_QSYS_led:led " "Elaborating entity \"HDMI_QSYS_led\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_led:led\"" {  } { { "HDMI_QSYS/synthesis/HDMI_QSYS.v" "led" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/HDMI_QSYS.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702194364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_nios2_qsys HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys " "Elaborating entity \"HDMI_QSYS_nios2_qsys\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\"" {  } { { "HDMI_QSYS/synthesis/HDMI_QSYS.v" "nios2_qsys" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/HDMI_QSYS.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702194364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_nios2_qsys_cpu HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu " "Elaborating entity \"HDMI_QSYS_nios2_qsys_cpu\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" "cpu" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702194426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_nios2_qsys_cpu_test_bench HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_test_bench:the_HDMI_QSYS_nios2_qsys_cpu_test_bench " "Elaborating entity \"HDMI_QSYS_nios2_qsys_cpu_test_bench\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_test_bench:the_HDMI_QSYS_nios2_qsys_cpu_test_bench\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" "the_HDMI_QSYS_nios2_qsys_cpu_test_bench" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" 5992 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702194925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_nios2_qsys_cpu_ic_data_module HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_ic_data_module:HDMI_QSYS_nios2_qsys_cpu_ic_data " "Elaborating entity \"HDMI_QSYS_nios2_qsys_cpu_ic_data_module\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_ic_data_module:HDMI_QSYS_nios2_qsys_cpu_ic_data\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" "HDMI_QSYS_nios2_qsys_cpu_ic_data" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" 6994 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702194988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_ic_data_module:HDMI_QSYS_nios2_qsys_cpu_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_ic_data_module:HDMI_QSYS_nios2_qsys_cpu_ic_data\|altsyncram:the_altsyncram\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" "the_altsyncram" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702195050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_spj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_spj1 " "Found entity 1: altsyncram_spj1" {  } { { "db/altsyncram_spj1.tdf" "" { Text "D:/TL_PACMAN/db/altsyncram_spj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702195113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539702195113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_spj1 HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_ic_data_module:HDMI_QSYS_nios2_qsys_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated " "Elaborating entity \"altsyncram_spj1\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_ic_data_module:HDMI_QSYS_nios2_qsys_cpu_ic_data\|altsyncram:the_altsyncram\|altsyncram_spj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702195113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_nios2_qsys_cpu_ic_tag_module HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_ic_tag_module:HDMI_QSYS_nios2_qsys_cpu_ic_tag " "Elaborating entity \"HDMI_QSYS_nios2_qsys_cpu_ic_tag_module\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_ic_tag_module:HDMI_QSYS_nios2_qsys_cpu_ic_tag\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" "HDMI_QSYS_nios2_qsys_cpu_ic_tag" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" 7060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702195175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_ic_tag_module:HDMI_QSYS_nios2_qsys_cpu_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_ic_tag_module:HDMI_QSYS_nios2_qsys_cpu_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" "the_altsyncram" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702195191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vgj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vgj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vgj1 " "Found entity 1: altsyncram_vgj1" {  } { { "db/altsyncram_vgj1.tdf" "" { Text "D:/TL_PACMAN/db/altsyncram_vgj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702195253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539702195253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vgj1 HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_ic_tag_module:HDMI_QSYS_nios2_qsys_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_vgj1:auto_generated " "Elaborating entity \"altsyncram_vgj1\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_ic_tag_module:HDMI_QSYS_nios2_qsys_cpu_ic_tag\|altsyncram:the_altsyncram\|altsyncram_vgj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702195253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_nios2_qsys_cpu_bht_module HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_bht_module:HDMI_QSYS_nios2_qsys_cpu_bht " "Elaborating entity \"HDMI_QSYS_nios2_qsys_cpu_bht_module\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_bht_module:HDMI_QSYS_nios2_qsys_cpu_bht\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" "HDMI_QSYS_nios2_qsys_cpu_bht" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" 7258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702195315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_bht_module:HDMI_QSYS_nios2_qsys_cpu_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_bht_module:HDMI_QSYS_nios2_qsys_cpu_bht\|altsyncram:the_altsyncram\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" "the_altsyncram" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702195331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pdj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pdj1 " "Found entity 1: altsyncram_pdj1" {  } { { "db/altsyncram_pdj1.tdf" "" { Text "D:/TL_PACMAN/db/altsyncram_pdj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702195393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539702195393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pdj1 HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_bht_module:HDMI_QSYS_nios2_qsys_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated " "Elaborating entity \"altsyncram_pdj1\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_bht_module:HDMI_QSYS_nios2_qsys_cpu_bht\|altsyncram:the_altsyncram\|altsyncram_pdj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702195393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_nios2_qsys_cpu_register_bank_a_module HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_register_bank_a_module:HDMI_QSYS_nios2_qsys_cpu_register_bank_a " "Elaborating entity \"HDMI_QSYS_nios2_qsys_cpu_register_bank_a_module\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_register_bank_a_module:HDMI_QSYS_nios2_qsys_cpu_register_bank_a\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" "HDMI_QSYS_nios2_qsys_cpu_register_bank_a" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" 8215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702195440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_register_bank_a_module:HDMI_QSYS_nios2_qsys_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_register_bank_a_module:HDMI_QSYS_nios2_qsys_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" "the_altsyncram" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702195456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_voi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_voi1 " "Found entity 1: altsyncram_voi1" {  } { { "db/altsyncram_voi1.tdf" "" { Text "D:/TL_PACMAN/db/altsyncram_voi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702195518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539702195518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_voi1 HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_register_bank_a_module:HDMI_QSYS_nios2_qsys_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated " "Elaborating entity \"altsyncram_voi1\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_register_bank_a_module:HDMI_QSYS_nios2_qsys_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_voi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702195518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_nios2_qsys_cpu_register_bank_b_module HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_register_bank_b_module:HDMI_QSYS_nios2_qsys_cpu_register_bank_b " "Elaborating entity \"HDMI_QSYS_nios2_qsys_cpu_register_bank_b_module\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_register_bank_b_module:HDMI_QSYS_nios2_qsys_cpu_register_bank_b\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" "HDMI_QSYS_nios2_qsys_cpu_register_bank_b" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" 8233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702195565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_nios2_qsys_cpu_mult_cell HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_mult_cell:the_HDMI_QSYS_nios2_qsys_cpu_mult_cell " "Elaborating entity \"HDMI_QSYS_nios2_qsys_cpu_mult_cell\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_mult_cell:the_HDMI_QSYS_nios2_qsys_cpu_mult_cell\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" "the_HDMI_QSYS_nios2_qsys_cpu_mult_cell" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" 8818 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702195596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_mult_cell:the_HDMI_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_mult_cell:the_HDMI_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu_mult_cell.v" "the_altmult_add_p1" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu_mult_cell.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702195627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_37p2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_37p2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_37p2 " "Found entity 1: altera_mult_add_37p2" {  } { { "db/altera_mult_add_37p2.v" "" { Text "D:/TL_PACMAN/db/altera_mult_add_37p2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702195690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539702195690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_37p2 HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_mult_cell:the_HDMI_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated " "Elaborating entity \"altera_mult_add_37p2\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_mult_cell:the_HDMI_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702195690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_mult_cell:the_HDMI_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_mult_cell:the_HDMI_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_37p2.v" "altera_mult_add_rtl1" { Text "D:/TL_PACMAN/db/altera_mult_add_37p2.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702195752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_mult_cell:the_HDMI_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_mult_cell:the_HDMI_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702195799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_mult_cell:the_HDMI_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_mult_cell:the_HDMI_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702195830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_mult_cell:the_HDMI_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_mult_cell:the_HDMI_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702195846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_mult_cell:the_HDMI_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_mult_cell:the_HDMI_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702195861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_mult_cell:the_HDMI_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_mult_cell:the_HDMI_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702195955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_mult_cell:the_HDMI_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_mult_cell:the_HDMI_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702195971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_mult_cell:the_HDMI_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_mult_cell:the_HDMI_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702196002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_mult_cell:the_HDMI_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_mult_cell:the_HDMI_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702196017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_mult_cell:the_HDMI_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_mult_cell:the_HDMI_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702196049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_mult_cell:the_HDMI_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_mult_cell:the_HDMI_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702196064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_mult_cell:the_HDMI_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_mult_cell:the_HDMI_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702196080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_mult_cell:the_HDMI_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_mult_cell:the_HDMI_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702196298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_mult_cell:the_HDMI_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_mult_cell:the_HDMI_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702196361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_mult_cell:the_HDMI_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_mult_cell:the_HDMI_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702196376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_mult_cell:the_HDMI_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_mult_cell:the_HDMI_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702196392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_mult_cell:the_HDMI_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_mult_cell:the_HDMI_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702196423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_mult_cell:the_HDMI_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_mult_cell:the_HDMI_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702196439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_mult_cell:the_HDMI_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_mult_cell:the_HDMI_QSYS_nios2_qsys_cpu_mult_cell\|altera_mult_add:the_altmult_add_p1\|altera_mult_add_37p2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702196470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_nios2_qsys_cpu_dc_tag_module HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_dc_tag_module:HDMI_QSYS_nios2_qsys_cpu_dc_tag " "Elaborating entity \"HDMI_QSYS_nios2_qsys_cpu_dc_tag_module\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_dc_tag_module:HDMI_QSYS_nios2_qsys_cpu_dc_tag\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" "HDMI_QSYS_nios2_qsys_cpu_dc_tag" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" 9240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702197624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_dc_tag_module:HDMI_QSYS_nios2_qsys_cpu_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_dc_tag_module:HDMI_QSYS_nios2_qsys_cpu_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" "the_altsyncram" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702197640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pi1 " "Found entity 1: altsyncram_7pi1" {  } { { "db/altsyncram_7pi1.tdf" "" { Text "D:/TL_PACMAN/db/altsyncram_7pi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702197702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539702197702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pi1 HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_dc_tag_module:HDMI_QSYS_nios2_qsys_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_7pi1:auto_generated " "Elaborating entity \"altsyncram_7pi1\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_dc_tag_module:HDMI_QSYS_nios2_qsys_cpu_dc_tag\|altsyncram:the_altsyncram\|altsyncram_7pi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702197702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_nios2_qsys_cpu_dc_data_module HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_dc_data_module:HDMI_QSYS_nios2_qsys_cpu_dc_data " "Elaborating entity \"HDMI_QSYS_nios2_qsys_cpu_dc_data_module\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_dc_data_module:HDMI_QSYS_nios2_qsys_cpu_dc_data\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" "HDMI_QSYS_nios2_qsys_cpu_dc_data" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" 9306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702197749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_dc_data_module:HDMI_QSYS_nios2_qsys_cpu_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_dc_data_module:HDMI_QSYS_nios2_qsys_cpu_dc_data\|altsyncram:the_altsyncram\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" "the_altsyncram" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702197765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4kl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4kl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4kl1 " "Found entity 1: altsyncram_4kl1" {  } { { "db/altsyncram_4kl1.tdf" "" { Text "D:/TL_PACMAN/db/altsyncram_4kl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702197827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539702197827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4kl1 HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_dc_data_module:HDMI_QSYS_nios2_qsys_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated " "Elaborating entity \"altsyncram_4kl1\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_dc_data_module:HDMI_QSYS_nios2_qsys_cpu_dc_data\|altsyncram:the_altsyncram\|altsyncram_4kl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702197827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_nios2_qsys_cpu_dc_victim_module HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_dc_victim_module:HDMI_QSYS_nios2_qsys_cpu_dc_victim " "Elaborating entity \"HDMI_QSYS_nios2_qsys_cpu_dc_victim_module\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_dc_victim_module:HDMI_QSYS_nios2_qsys_cpu_dc_victim\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" "HDMI_QSYS_nios2_qsys_cpu_dc_victim" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" 9418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702197889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_dc_victim_module:HDMI_QSYS_nios2_qsys_cpu_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_dc_victim_module:HDMI_QSYS_nios2_qsys_cpu_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" "the_altsyncram" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702197905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_baj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_baj1 " "Found entity 1: altsyncram_baj1" {  } { { "db/altsyncram_baj1.tdf" "" { Text "D:/TL_PACMAN/db/altsyncram_baj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702197967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539702197967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_baj1 HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_dc_victim_module:HDMI_QSYS_nios2_qsys_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated " "Elaborating entity \"altsyncram_baj1\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_dc_victim_module:HDMI_QSYS_nios2_qsys_cpu_dc_victim\|altsyncram:the_altsyncram\|altsyncram_baj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702197967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_nios2_qsys_cpu_nios2_oci HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci " "Elaborating entity \"HDMI_QSYS_nios2_qsys_cpu_nios2_oci\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" "the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" 10223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702198030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_nios2_qsys_cpu_nios2_oci_debug HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci\|HDMI_QSYS_nios2_qsys_cpu_nios2_oci_debug:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_debug " "Elaborating entity \"HDMI_QSYS_nios2_qsys_cpu_nios2_oci_debug\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci\|HDMI_QSYS_nios2_qsys_cpu_nios2_oci_debug:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_debug\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" "the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_debug" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702198092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci\|HDMI_QSYS_nios2_qsys_cpu_nios2_oci_debug:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci\|HDMI_QSYS_nios2_qsys_cpu_nios2_oci_debug:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" "the_altera_std_synchronizer" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" 632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702198108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_nios2_qsys_cpu_nios2_oci_break HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci\|HDMI_QSYS_nios2_qsys_cpu_nios2_oci_break:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_break " "Elaborating entity \"HDMI_QSYS_nios2_qsys_cpu_nios2_oci_break\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci\|HDMI_QSYS_nios2_qsys_cpu_nios2_oci_break:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_break\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" "the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_break" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702198155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_nios2_qsys_cpu_nios2_oci_xbrk HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci\|HDMI_QSYS_nios2_qsys_cpu_nios2_oci_xbrk:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_xbrk " "Elaborating entity \"HDMI_QSYS_nios2_qsys_cpu_nios2_oci_xbrk\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci\|HDMI_QSYS_nios2_qsys_cpu_nios2_oci_xbrk:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_xbrk\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" "the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_xbrk" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702198248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_nios2_qsys_cpu_nios2_oci_dbrk HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci\|HDMI_QSYS_nios2_qsys_cpu_nios2_oci_dbrk:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_dbrk " "Elaborating entity \"HDMI_QSYS_nios2_qsys_cpu_nios2_oci_dbrk\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci\|HDMI_QSYS_nios2_qsys_cpu_nios2_oci_dbrk:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_dbrk\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" "the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_dbrk" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" 3178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702198295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_nios2_qsys_cpu_nios2_oci_itrace HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci\|HDMI_QSYS_nios2_qsys_cpu_nios2_oci_itrace:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_itrace " "Elaborating entity \"HDMI_QSYS_nios2_qsys_cpu_nios2_oci_itrace\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci\|HDMI_QSYS_nios2_qsys_cpu_nios2_oci_itrace:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_itrace\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" "the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_itrace" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" 3216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702198342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_nios2_qsys_cpu_nios2_oci_dtrace HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci\|HDMI_QSYS_nios2_qsys_cpu_nios2_oci_dtrace:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_dtrace " "Elaborating entity \"HDMI_QSYS_nios2_qsys_cpu_nios2_oci_dtrace\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci\|HDMI_QSYS_nios2_qsys_cpu_nios2_oci_dtrace:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_dtrace\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" "the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_dtrace" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" 3231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702198389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_nios2_qsys_cpu_nios2_oci_td_mode HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci\|HDMI_QSYS_nios2_qsys_cpu_nios2_oci_dtrace:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_dtrace\|HDMI_QSYS_nios2_qsys_cpu_nios2_oci_td_mode:HDMI_QSYS_nios2_qsys_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"HDMI_QSYS_nios2_qsys_cpu_nios2_oci_td_mode\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci\|HDMI_QSYS_nios2_qsys_cpu_nios2_oci_dtrace:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_dtrace\|HDMI_QSYS_nios2_qsys_cpu_nios2_oci_td_mode:HDMI_QSYS_nios2_qsys_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" "HDMI_QSYS_nios2_qsys_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702198498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_nios2_qsys_cpu_nios2_oci_fifo HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci\|HDMI_QSYS_nios2_qsys_cpu_nios2_oci_fifo:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_fifo " "Elaborating entity \"HDMI_QSYS_nios2_qsys_cpu_nios2_oci_fifo\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci\|HDMI_QSYS_nios2_qsys_cpu_nios2_oci_fifo:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_fifo\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" "the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_fifo" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" 3246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702198545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_nios2_qsys_cpu_nios2_oci_compute_input_tm_cnt HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci\|HDMI_QSYS_nios2_qsys_cpu_nios2_oci_fifo:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_fifo\|HDMI_QSYS_nios2_qsys_cpu_nios2_oci_compute_input_tm_cnt:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"HDMI_QSYS_nios2_qsys_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci\|HDMI_QSYS_nios2_qsys_cpu_nios2_oci_fifo:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_fifo\|HDMI_QSYS_nios2_qsys_cpu_nios2_oci_compute_input_tm_cnt:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" "the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" 2065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702198607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_nios2_qsys_cpu_nios2_oci_fifo_wrptr_inc HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci\|HDMI_QSYS_nios2_qsys_cpu_nios2_oci_fifo:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_fifo\|HDMI_QSYS_nios2_qsys_cpu_nios2_oci_fifo_wrptr_inc:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"HDMI_QSYS_nios2_qsys_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci\|HDMI_QSYS_nios2_qsys_cpu_nios2_oci_fifo:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_fifo\|HDMI_QSYS_nios2_qsys_cpu_nios2_oci_fifo_wrptr_inc:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" "the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702198654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_nios2_qsys_cpu_nios2_oci_fifo_cnt_inc HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci\|HDMI_QSYS_nios2_qsys_cpu_nios2_oci_fifo:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_fifo\|HDMI_QSYS_nios2_qsys_cpu_nios2_oci_fifo_cnt_inc:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"HDMI_QSYS_nios2_qsys_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci\|HDMI_QSYS_nios2_qsys_cpu_nios2_oci_fifo:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_fifo\|HDMI_QSYS_nios2_qsys_cpu_nios2_oci_fifo_cnt_inc:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" "the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702198701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_nios2_qsys_cpu_nios2_oci_pib HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci\|HDMI_QSYS_nios2_qsys_cpu_nios2_oci_pib:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_pib " "Elaborating entity \"HDMI_QSYS_nios2_qsys_cpu_nios2_oci_pib\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci\|HDMI_QSYS_nios2_qsys_cpu_nios2_oci_pib:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_pib\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" "the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_pib" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" 3251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702198747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_nios2_qsys_cpu_nios2_oci_im HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci\|HDMI_QSYS_nios2_qsys_cpu_nios2_oci_im:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_im " "Elaborating entity \"HDMI_QSYS_nios2_qsys_cpu_nios2_oci_im\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci\|HDMI_QSYS_nios2_qsys_cpu_nios2_oci_im:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_im\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" "the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_im" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" 3265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702198794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci\|HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg " "Elaborating entity \"HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci\|HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg:the_HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" "the_HDMI_QSYS_nios2_qsys_cpu_nios2_avalon_reg" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" 3284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702198841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_nios2_qsys_cpu_nios2_ocimem HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci\|HDMI_QSYS_nios2_qsys_cpu_nios2_ocimem:the_HDMI_QSYS_nios2_qsys_cpu_nios2_ocimem " "Elaborating entity \"HDMI_QSYS_nios2_qsys_cpu_nios2_ocimem\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci\|HDMI_QSYS_nios2_qsys_cpu_nios2_ocimem:the_HDMI_QSYS_nios2_qsys_cpu_nios2_ocimem\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" "the_HDMI_QSYS_nios2_qsys_cpu_nios2_ocimem" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" 3304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702198888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_nios2_qsys_cpu_ociram_sp_ram_module HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci\|HDMI_QSYS_nios2_qsys_cpu_nios2_ocimem:the_HDMI_QSYS_nios2_qsys_cpu_nios2_ocimem\|HDMI_QSYS_nios2_qsys_cpu_ociram_sp_ram_module:HDMI_QSYS_nios2_qsys_cpu_ociram_sp_ram " "Elaborating entity \"HDMI_QSYS_nios2_qsys_cpu_ociram_sp_ram_module\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci\|HDMI_QSYS_nios2_qsys_cpu_nios2_ocimem:the_HDMI_QSYS_nios2_qsys_cpu_nios2_ocimem\|HDMI_QSYS_nios2_qsys_cpu_ociram_sp_ram_module:HDMI_QSYS_nios2_qsys_cpu_ociram_sp_ram\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" "HDMI_QSYS_nios2_qsys_cpu_ociram_sp_ram" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" 2851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702198950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci\|HDMI_QSYS_nios2_qsys_cpu_nios2_ocimem:the_HDMI_QSYS_nios2_qsys_cpu_nios2_ocimem\|HDMI_QSYS_nios2_qsys_cpu_ociram_sp_ram_module:HDMI_QSYS_nios2_qsys_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci\|HDMI_QSYS_nios2_qsys_cpu_nios2_ocimem:the_HDMI_QSYS_nios2_qsys_cpu_nios2_ocimem\|HDMI_QSYS_nios2_qsys_cpu_ociram_sp_ram_module:HDMI_QSYS_nios2_qsys_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" "the_altsyncram" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702198966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "D:/TL_PACMAN/db/altsyncram_qid1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702199028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539702199028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci\|HDMI_QSYS_nios2_qsys_cpu_nios2_ocimem:the_HDMI_QSYS_nios2_qsys_cpu_nios2_ocimem\|HDMI_QSYS_nios2_qsys_cpu_ociram_sp_ram_module:HDMI_QSYS_nios2_qsys_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci\|HDMI_QSYS_nios2_qsys_cpu_nios2_ocimem:the_HDMI_QSYS_nios2_qsys_cpu_nios2_ocimem\|HDMI_QSYS_nios2_qsys_cpu_ociram_sp_ram_module:HDMI_QSYS_nios2_qsys_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702199028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci\|HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper " "Elaborating entity \"HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci\|HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" "the_HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" 3406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702199059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_nios2_qsys_cpu_debug_slave_tck HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci\|HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper\|HDMI_QSYS_nios2_qsys_cpu_debug_slave_tck:the_HDMI_QSYS_nios2_qsys_cpu_debug_slave_tck " "Elaborating entity \"HDMI_QSYS_nios2_qsys_cpu_debug_slave_tck\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci\|HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper\|HDMI_QSYS_nios2_qsys_cpu_debug_slave_tck:the_HDMI_QSYS_nios2_qsys_cpu_debug_slave_tck\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper.v" "the_HDMI_QSYS_nios2_qsys_cpu_debug_slave_tck" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702199059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_nios2_qsys_cpu_debug_slave_sysclk HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci\|HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper\|HDMI_QSYS_nios2_qsys_cpu_debug_slave_sysclk:the_HDMI_QSYS_nios2_qsys_cpu_debug_slave_sysclk " "Elaborating entity \"HDMI_QSYS_nios2_qsys_cpu_debug_slave_sysclk\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci\|HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper\|HDMI_QSYS_nios2_qsys_cpu_debug_slave_sysclk:the_HDMI_QSYS_nios2_qsys_cpu_debug_slave_sysclk\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper.v" "the_HDMI_QSYS_nios2_qsys_cpu_debug_slave_sysclk" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702199122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci\|HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:HDMI_QSYS_nios2_qsys_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci\|HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:HDMI_QSYS_nios2_qsys_cpu_debug_slave_phy\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper.v" "HDMI_QSYS_nios2_qsys_cpu_debug_slave_phy" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702199215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci\|HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:HDMI_QSYS_nios2_qsys_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci\|HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:HDMI_QSYS_nios2_qsys_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702199215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci\|HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:HDMI_QSYS_nios2_qsys_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci\|HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:HDMI_QSYS_nios2_qsys_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702199231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci\|HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:HDMI_QSYS_nios2_qsys_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci\|HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper:the_HDMI_QSYS_nios2_qsys_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:HDMI_QSYS_nios2_qsys_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702199247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_onchip_memory2 HDMI_QSYS:u0\|HDMI_QSYS_onchip_memory2:onchip_memory2 " "Elaborating entity \"HDMI_QSYS_onchip_memory2\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_onchip_memory2:onchip_memory2\"" {  } { { "HDMI_QSYS/synthesis/HDMI_QSYS.v" "onchip_memory2" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/HDMI_QSYS.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702199247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram HDMI_QSYS:u0\|HDMI_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_onchip_memory2.v" "the_altsyncram" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_onchip_memory2.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702199262 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HDMI_QSYS:u0\|HDMI_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"HDMI_QSYS:u0\|HDMI_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_onchip_memory2.v" "" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_onchip_memory2.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702199278 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HDMI_QSYS:u0\|HDMI_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram " "Instantiated megafunction \"HDMI_QSYS:u0\|HDMI_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702199278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file HDMI_QSYS_onchip_memory2.hex " "Parameter \"init_file\" = \"HDMI_QSYS_onchip_memory2.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702199278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702199278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 77500 " "Parameter \"maximum_depth\" = \"77500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702199278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 77500 " "Parameter \"numwords_a\" = \"77500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702199278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702199278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702199278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702199278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702199278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702199278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702199278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702199278 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 17 " "Parameter \"widthad_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702199278 ""}  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_onchip_memory2.v" "" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_onchip_memory2.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1539702199278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nhn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nhn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nhn1 " "Found entity 1: altsyncram_nhn1" {  } { { "db/altsyncram_nhn1.tdf" "" { Text "D:/TL_PACMAN/db/altsyncram_nhn1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702199371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539702199371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nhn1 HDMI_QSYS:u0\|HDMI_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_nhn1:auto_generated " "Elaborating entity \"altsyncram_nhn1\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_nhn1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702199371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_nma.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_nma.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_nma " "Found entity 1: decode_nma" {  } { { "db/decode_nma.tdf" "" { Text "D:/TL_PACMAN/db/decode_nma.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702201056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539702201056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_nma HDMI_QSYS:u0\|HDMI_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_nhn1:auto_generated\|decode_nma:decode3 " "Elaborating entity \"decode_nma\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_nhn1:auto_generated\|decode_nma:decode3\"" {  } { { "db/altsyncram_nhn1.tdf" "decode3" { Text "D:/TL_PACMAN/db/altsyncram_nhn1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702201056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_kib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_kib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_kib " "Found entity 1: mux_kib" {  } { { "db/mux_kib.tdf" "" { Text "D:/TL_PACMAN/db/mux_kib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702201103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539702201103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_kib HDMI_QSYS:u0\|HDMI_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_nhn1:auto_generated\|mux_kib:mux2 " "Elaborating entity \"mux_kib\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_onchip_memory2:onchip_memory2\|altsyncram:the_altsyncram\|altsyncram_nhn1:auto_generated\|mux_kib:mux2\"" {  } { { "db/altsyncram_nhn1.tdf" "mux2" { Text "D:/TL_PACMAN/db/altsyncram_nhn1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702201103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_pll_sys HDMI_QSYS:u0\|HDMI_QSYS_pll_sys:pll_sys " "Elaborating entity \"HDMI_QSYS_pll_sys\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_pll_sys:pll_sys\"" {  } { { "HDMI_QSYS/synthesis/HDMI_QSYS.v" "pll_sys" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/HDMI_QSYS.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702201633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll HDMI_QSYS:u0\|HDMI_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_pll_sys.v" "altera_pll_i" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_pll_sys.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702201649 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1539702201665 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "HDMI_QSYS:u0\|HDMI_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"HDMI_QSYS:u0\|HDMI_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_pll_sys.v" "" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_pll_sys.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702201665 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "HDMI_QSYS:u0\|HDMI_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i " "Instantiated megafunction \"HDMI_QSYS:u0\|HDMI_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702201665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702201665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702201665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702201665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 50.000000 MHz " "Parameter \"output_clock_frequency0\" = \"50.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702201665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702201665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702201665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702201665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702201665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702201665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702201665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702201665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702201665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702201665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702201665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702201665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702201665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702201665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702201665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702201665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702201665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702201665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702201665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702201665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702201665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702201665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702201665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702201665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702201665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702201665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702201665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702201665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702201665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702201665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702201665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702201665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702201665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702201665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702201665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702201665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702201665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702201665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702201665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702201665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702201665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702201665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702201665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702201665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702201665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702201665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702201665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702201665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702201665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702201665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702201665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702201665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702201665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702201665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702201665 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1539702201665 ""}  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_pll_sys.v" "" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_pll_sys.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1539702201665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_sysid_qsys HDMI_QSYS:u0\|HDMI_QSYS_sysid_qsys:sysid_qsys " "Elaborating entity \"HDMI_QSYS_sysid_qsys\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_sysid_qsys:sysid_qsys\"" {  } { { "HDMI_QSYS/synthesis/HDMI_QSYS.v" "sysid_qsys" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/HDMI_QSYS.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702201680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_timer HDMI_QSYS:u0\|HDMI_QSYS_timer:timer " "Elaborating entity \"HDMI_QSYS_timer\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_timer:timer\"" {  } { { "HDMI_QSYS/synthesis/HDMI_QSYS.v" "timer" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/HDMI_QSYS.v" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702201680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_mm_interconnect_0 HDMI_QSYS:u0\|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"HDMI_QSYS_mm_interconnect_0\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0\"" {  } { { "HDMI_QSYS/synthesis/HDMI_QSYS.v" "mm_interconnect_0" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/HDMI_QSYS.v" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702201696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator HDMI_QSYS:u0\|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_data_master_translator\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0.v" "nios2_qsys_data_master_translator" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0.v" 753 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702201992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator HDMI_QSYS:u0\|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_instruction_master_translator\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0.v" "nios2_qsys_instruction_master_translator" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0.v" 813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702201992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator HDMI_QSYS:u0\|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0.v" 877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702202008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator HDMI_QSYS:u0\|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_control_slave_translator\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0.v" "sysid_qsys_control_slave_translator" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0.v" 941 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702202023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator HDMI_QSYS:u0\|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_debug_mem_slave_translator\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0.v" "nios2_qsys_debug_mem_slave_translator" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0.v" 1005 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702202039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator HDMI_QSYS:u0\|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0.v" "timer_s1_translator" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0.v" 1069 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702202055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator HDMI_QSYS:u0\|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_s1_translator\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0.v" "onchip_memory2_s1_translator" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0.v" 1133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702202070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator HDMI_QSYS:u0\|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:i2c_sda_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:i2c_sda_s1_translator\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0.v" "i2c_sda_s1_translator" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0.v" 1197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702202086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent HDMI_QSYS:u0\|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_data_master_agent\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0.v" "nios2_qsys_data_master_agent" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0.v" 1470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702202101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent HDMI_QSYS:u0\|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_instruction_master_agent\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0.v" "nios2_qsys_instruction_master_agent" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0.v" 1551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702202117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent HDMI_QSYS:u0\|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0.v" 1635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702202117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor HDMI_QSYS:u0\|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "HDMI_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702202133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo HDMI_QSYS:u0\|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0.v" 1676 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702202148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_mm_interconnect_0_router HDMI_QSYS:u0\|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0\|HDMI_QSYS_mm_interconnect_0_router:router " "Elaborating entity \"HDMI_QSYS_mm_interconnect_0_router\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0\|HDMI_QSYS_mm_interconnect_0_router:router\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0.v" "router" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702202211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_mm_interconnect_0_router_default_decode HDMI_QSYS:u0\|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0\|HDMI_QSYS_mm_interconnect_0_router:router\|HDMI_QSYS_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"HDMI_QSYS_mm_interconnect_0_router_default_decode\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0\|HDMI_QSYS_mm_interconnect_0_router:router\|HDMI_QSYS_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_router.sv" 192 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702202242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_mm_interconnect_0_router_001 HDMI_QSYS:u0\|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0\|HDMI_QSYS_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"HDMI_QSYS_mm_interconnect_0_router_001\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0\|HDMI_QSYS_mm_interconnect_0_router_001:router_001\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0.v" "router_001" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0.v" 2708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702202242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_mm_interconnect_0_router_001_default_decode HDMI_QSYS:u0\|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0\|HDMI_QSYS_mm_interconnect_0_router_001:router_001\|HDMI_QSYS_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"HDMI_QSYS_mm_interconnect_0_router_001_default_decode\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0\|HDMI_QSYS_mm_interconnect_0_router_001:router_001\|HDMI_QSYS_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702202257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_mm_interconnect_0_router_002 HDMI_QSYS:u0\|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0\|HDMI_QSYS_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"HDMI_QSYS_mm_interconnect_0_router_002\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0\|HDMI_QSYS_mm_interconnect_0_router_002:router_002\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0.v" "router_002" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0.v" 2724 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702202273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_mm_interconnect_0_router_002_default_decode HDMI_QSYS:u0\|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0\|HDMI_QSYS_mm_interconnect_0_router_002:router_002\|HDMI_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"HDMI_QSYS_mm_interconnect_0_router_002_default_decode\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0\|HDMI_QSYS_mm_interconnect_0_router_002:router_002\|HDMI_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702202273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_mm_interconnect_0_router_004 HDMI_QSYS:u0\|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0\|HDMI_QSYS_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"HDMI_QSYS_mm_interconnect_0_router_004\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0\|HDMI_QSYS_mm_interconnect_0_router_004:router_004\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0.v" "router_004" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0.v" 2756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702202289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_mm_interconnect_0_router_004_default_decode HDMI_QSYS:u0\|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0\|HDMI_QSYS_mm_interconnect_0_router_004:router_004\|HDMI_QSYS_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"HDMI_QSYS_mm_interconnect_0_router_004_default_decode\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0\|HDMI_QSYS_mm_interconnect_0_router_004:router_004\|HDMI_QSYS_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702202304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter HDMI_QSYS:u0\|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_qsys_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_qsys_data_master_limiter\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0.v" "nios2_qsys_data_master_limiter" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0.v" 2902 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702202320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_mm_interconnect_0_cmd_demux HDMI_QSYS:u0\|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0\|HDMI_QSYS_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"HDMI_QSYS_mm_interconnect_0_cmd_demux\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0\|HDMI_QSYS_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0.v" "cmd_demux" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0.v" 3017 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702202335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_mm_interconnect_0_cmd_demux_001 HDMI_QSYS:u0\|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0\|HDMI_QSYS_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"HDMI_QSYS_mm_interconnect_0_cmd_demux_001\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0\|HDMI_QSYS_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0.v" 3040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702202351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_mm_interconnect_0_cmd_mux HDMI_QSYS:u0\|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0\|HDMI_QSYS_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"HDMI_QSYS_mm_interconnect_0_cmd_mux\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0\|HDMI_QSYS_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0.v" "cmd_mux" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0.v" 3057 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702202367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_mm_interconnect_0_cmd_mux_002 HDMI_QSYS:u0\|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0\|HDMI_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"HDMI_QSYS_mm_interconnect_0_cmd_mux_002\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0\|HDMI_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0.v" "cmd_mux_002" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0.v" 3097 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702202382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator HDMI_QSYS:u0\|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0\|HDMI_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0\|HDMI_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702202382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder HDMI_QSYS:u0\|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0\|HDMI_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0\|HDMI_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "HDMI_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702202398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_mm_interconnect_0_rsp_demux HDMI_QSYS:u0\|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0\|HDMI_QSYS_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"HDMI_QSYS_mm_interconnect_0_rsp_demux\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0\|HDMI_QSYS_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0.v" "rsp_demux" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0.v" 3222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702202413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_mm_interconnect_0_rsp_demux_002 HDMI_QSYS:u0\|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0\|HDMI_QSYS_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"HDMI_QSYS_mm_interconnect_0_rsp_demux_002\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0\|HDMI_QSYS_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0.v" "rsp_demux_002" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0.v" 3262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702202413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_mm_interconnect_0_rsp_mux HDMI_QSYS:u0\|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0\|HDMI_QSYS_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"HDMI_QSYS_mm_interconnect_0_rsp_mux\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0\|HDMI_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0.v" "rsp_mux" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0.v" 3435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702202429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator HDMI_QSYS:u0\|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0\|HDMI_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0\|HDMI_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_rsp_mux.sv" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702202476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder HDMI_QSYS:u0\|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0\|HDMI_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0\|HDMI_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "HDMI_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702202476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_mm_interconnect_0_rsp_mux_001 HDMI_QSYS:u0\|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0\|HDMI_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"HDMI_QSYS_mm_interconnect_0_rsp_mux_001\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0\|HDMI_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0.v" 3458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702202491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator HDMI_QSYS:u0\|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0\|HDMI_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0\|HDMI_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702202507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_mm_interconnect_0_avalon_st_adapter HDMI_QSYS:u0\|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0\|HDMI_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"HDMI_QSYS_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0\|HDMI_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0.v" 3487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702202507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0 HDMI_QSYS:u0\|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0\|HDMI_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|HDMI_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"HDMI_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_mm_interconnect_0:mm_interconnect_0\|HDMI_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|HDMI_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702202523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HDMI_QSYS_irq_mapper HDMI_QSYS:u0\|HDMI_QSYS_irq_mapper:irq_mapper " "Elaborating entity \"HDMI_QSYS_irq_mapper\" for hierarchy \"HDMI_QSYS:u0\|HDMI_QSYS_irq_mapper:irq_mapper\"" {  } { { "HDMI_QSYS/synthesis/HDMI_QSYS.v" "irq_mapper" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/HDMI_QSYS.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702202538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller HDMI_QSYS:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"HDMI_QSYS:u0\|altera_reset_controller:rst_controller\"" {  } { { "HDMI_QSYS/synthesis/HDMI_QSYS.v" "rst_controller" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/HDMI_QSYS.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702202554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer HDMI_QSYS:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"HDMI_QSYS:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "HDMI_QSYS/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702202554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer HDMI_QSYS:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"HDMI_QSYS:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "HDMI_QSYS/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702202554 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" "the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_itrace" { Text "D:/TL_PACMAN/HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.v" 3216 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1539702204067 "|C5G_HDMI_VPG|HDMI_QSYS:u0|HDMI_QSYS_nios2_qsys:nios2_qsys|HDMI_QSYS_nios2_qsys_cpu:cpu|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci|HDMI_QSYS_nios2_qsys_cpu_nios2_oci_itrace:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci_itrace"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "extclk cyclonev_pll 1 2 " "Port \"extclk\" on the entity instantiation of \"cyclonev_pll\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be left dangling without any fan-out logic." {  } { { "altera_pll.v" "cyclonev_pll" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_pll.v" 2223 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1539702204176 "|C5G_HDMI_VPG|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|altera_cyclonev_pll:cyclonev_pll"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1539702205034 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.10.16.17:03:29 Progress: Loading sld79d0798b/alt_sld_fab_wrapper_hw.tcl " "2018.10.16.17:03:29 Progress: Loading sld79d0798b/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539702209262 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539702211742 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539702212054 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539702213926 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539702214066 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539702214206 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539702214362 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539702214362 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539702214362 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1539702215860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld79d0798b/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld79d0798b/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld79d0798b/alt_sld_fab.v" "" { Text "D:/TL_PACMAN/db/ip/sld79d0798b/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702216156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539702216156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld79d0798b/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld79d0798b/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld79d0798b/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/TL_PACMAN/db/ip/sld79d0798b/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702216406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539702216406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld79d0798b/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld79d0798b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld79d0798b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/TL_PACMAN/db/ip/sld79d0798b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702216437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539702216437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld79d0798b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld79d0798b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld79d0798b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/TL_PACMAN/db/ip/sld79d0798b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702216531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539702216531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld79d0798b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld79d0798b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld79d0798b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/TL_PACMAN/db/ip/sld79d0798b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702216702 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld79d0798b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/TL_PACMAN/db/ip/sld79d0798b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702216702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539702216702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld79d0798b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld79d0798b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld79d0798b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/TL_PACMAN/db/ip/sld79d0798b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539702216796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539702216796 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|cntsel_temp\[4\] " "Synthesized away node \"vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|cntsel_temp\[4\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_pll.v" 424 -1 0 } } { "vpg_source/pll/pll_0002.v" "" { Text "D:/TL_PACMAN/vpg_source/pll/pll_0002.v" 239 0 0 } } { "vpg_source/pll.v" "" { Text "D:/TL_PACMAN/vpg_source/pll.v" 24 0 0 } } { "vpg_source/vpg.v" "" { Text "D:/TL_PACMAN/vpg_source/vpg.v" 102 0 0 } } { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 225 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539702219292 "|C5G_HDMI_VPG|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|cntsel_temp[4]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|cntsel_temp\[3\] " "Synthesized away node \"vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|cntsel_temp\[3\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_pll.v" 424 -1 0 } } { "vpg_source/pll/pll_0002.v" "" { Text "D:/TL_PACMAN/vpg_source/pll/pll_0002.v" 239 0 0 } } { "vpg_source/pll.v" "" { Text "D:/TL_PACMAN/vpg_source/pll.v" 24 0 0 } } { "vpg_source/vpg.v" "" { Text "D:/TL_PACMAN/vpg_source/vpg.v" 102 0 0 } } { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 225 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539702219292 "|C5G_HDMI_VPG|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|cntsel_temp[3]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|cntsel_temp\[2\] " "Synthesized away node \"vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|cntsel_temp\[2\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_pll.v" 424 -1 0 } } { "vpg_source/pll/pll_0002.v" "" { Text "D:/TL_PACMAN/vpg_source/pll/pll_0002.v" 239 0 0 } } { "vpg_source/pll.v" "" { Text "D:/TL_PACMAN/vpg_source/pll.v" 24 0 0 } } { "vpg_source/vpg.v" "" { Text "D:/TL_PACMAN/vpg_source/vpg.v" 102 0 0 } } { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 225 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539702219292 "|C5G_HDMI_VPG|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|cntsel_temp[2]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|cntsel_temp\[1\] " "Synthesized away node \"vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|cntsel_temp\[1\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_pll.v" 424 -1 0 } } { "vpg_source/pll/pll_0002.v" "" { Text "D:/TL_PACMAN/vpg_source/pll/pll_0002.v" 239 0 0 } } { "vpg_source/pll.v" "" { Text "D:/TL_PACMAN/vpg_source/pll.v" 24 0 0 } } { "vpg_source/vpg.v" "" { Text "D:/TL_PACMAN/vpg_source/vpg.v" 102 0 0 } } { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 225 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539702219292 "|C5G_HDMI_VPG|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|cntsel_temp[1]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|cntsel_temp\[0\] " "Synthesized away node \"vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|cntsel_temp\[0\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_pll.v" 424 -1 0 } } { "vpg_source/pll/pll_0002.v" "" { Text "D:/TL_PACMAN/vpg_source/pll/pll_0002.v" 239 0 0 } } { "vpg_source/pll.v" "" { Text "D:/TL_PACMAN/vpg_source/pll.v" 24 0 0 } } { "vpg_source/vpg.v" "" { Text "D:/TL_PACMAN/vpg_source/vpg.v" 102 0 0 } } { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 225 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539702219292 "|C5G_HDMI_VPG|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|cntsel_temp[0]"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|gnd " "Synthesized away node \"vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|gnd\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/18.0/quartus/libraries/megafunctions/altera_pll.v" 426 -1 0 } } { "vpg_source/pll/pll_0002.v" "" { Text "D:/TL_PACMAN/vpg_source/pll/pll_0002.v" 239 0 0 } } { "vpg_source/pll.v" "" { Text "D:/TL_PACMAN/vpg_source/pll.v" 24 0 0 } } { "vpg_source/vpg.v" "" { Text "D:/TL_PACMAN/vpg_source/vpg.v" 102 0 0 } } { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 225 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1539702219292 "|C5G_HDMI_VPG|vpg:u_vpg|pll:u_pll|pll_0002:pll_inst|altera_pll:altera_pll_i|gnd"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1539702219292 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1539702219292 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1539702231242 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1539702231242 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1539702231320 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1539702231320 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1539702231320 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1539702231320 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1539702231320 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1539702231335 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 134 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1539702231554 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 135 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1539702231554 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 137 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1539702231554 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_CMD " "bidirectional pin \"SD_CMD\" has no driver" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 146 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1539702231554 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[0\] " "bidirectional pin \"SD_DAT\[0\]\" has no driver" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1539702231554 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[1\] " "bidirectional pin \"SD_DAT\[1\]\" has no driver" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1539702231554 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[2\] " "bidirectional pin \"SD_DAT\[2\]\" has no driver" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1539702231554 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SD_DAT\[3\] " "bidirectional pin \"SD_DAT\[3\]\" has no driver" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 147 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1539702231554 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_D\[0\] " "bidirectional pin \"SRAM_D\[0\]\" has no driver" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 156 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1539702231554 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_D\[1\] " "bidirectional pin \"SRAM_D\[1\]\" has no driver" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 156 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1539702231554 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_D\[2\] " "bidirectional pin \"SRAM_D\[2\]\" has no driver" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 156 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1539702231554 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_D\[3\] " "bidirectional pin \"SRAM_D\[3\]\" has no driver" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 156 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1539702231554 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_D\[4\] " "bidirectional pin \"SRAM_D\[4\]\" has no driver" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 156 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1539702231554 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_D\[5\] " "bidirectional pin \"SRAM_D\[5\]\" has no driver" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 156 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1539702231554 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_D\[6\] " "bidirectional pin \"SRAM_D\[6\]\" has no driver" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 156 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1539702231554 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_D\[7\] " "bidirectional pin \"SRAM_D\[7\]\" has no driver" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 156 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1539702231554 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_D\[8\] " "bidirectional pin \"SRAM_D\[8\]\" has no driver" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 156 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1539702231554 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_D\[9\] " "bidirectional pin \"SRAM_D\[9\]\" has no driver" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 156 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1539702231554 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_D\[10\] " "bidirectional pin \"SRAM_D\[10\]\" has no driver" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 156 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1539702231554 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_D\[11\] " "bidirectional pin \"SRAM_D\[11\]\" has no driver" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 156 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1539702231554 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_D\[12\] " "bidirectional pin \"SRAM_D\[12\]\" has no driver" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 156 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1539702231554 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_D\[13\] " "bidirectional pin \"SRAM_D\[13\]\" has no driver" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 156 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1539702231554 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_D\[14\] " "bidirectional pin \"SRAM_D\[14\]\" has no driver" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 156 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1539702231554 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_D\[15\] " "bidirectional pin \"SRAM_D\[15\]\" has no driver" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 156 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1539702231554 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1539702231554 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] VCC " "Pin \"LEDR\[4\]\" is stuck at VCC" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1539702241350 "|C5G_HDMI_VPG|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] VCC " "Pin \"LEDR\[5\]\" is stuck at VCC" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1539702241350 "|C5G_HDMI_VPG|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] VCC " "Pin \"LEDR\[6\]\" is stuck at VCC" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1539702241350 "|C5G_HDMI_VPG|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] VCC " "Pin \"LEDR\[7\]\" is stuck at VCC" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1539702241350 "|C5G_HDMI_VPG|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] VCC " "Pin \"LEDR\[8\]\" is stuck at VCC" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1539702241350 "|C5G_HDMI_VPG|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] VCC " "Pin \"LEDR\[9\]\" is stuck at VCC" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 105 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1539702241350 "|C5G_HDMI_VPG|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1539702241350 "|C5G_HDMI_VPG|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1539702241350 "|C5G_HDMI_VPG|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1539702241350 "|C5G_HDMI_VPG|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1539702241350 "|C5G_HDMI_VPG|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1539702241350 "|C5G_HDMI_VPG|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1539702241350 "|C5G_HDMI_VPG|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 115 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1539702241350 "|C5G_HDMI_VPG|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1539702241350 "|C5G_HDMI_VPG|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1539702241350 "|C5G_HDMI_VPG|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1539702241350 "|C5G_HDMI_VPG|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1539702241350 "|C5G_HDMI_VPG|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1539702241350 "|C5G_HDMI_VPG|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1539702241350 "|C5G_HDMI_VPG|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 116 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1539702241350 "|C5G_HDMI_VPG|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CONVST GND " "Pin \"ADC_CONVST\" is stuck at GND" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 127 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1539702241350 "|C5G_HDMI_VPG|ADC_CONVST"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCK GND " "Pin \"ADC_SCK\" is stuck at GND" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 128 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1539702241350 "|C5G_HDMI_VPG|ADC_SCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SDI GND " "Pin \"ADC_SDI\" is stuck at GND" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 129 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1539702241350 "|C5G_HDMI_VPG|ADC_SDI"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 136 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1539702241350 "|C5G_HDMI_VPG|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 138 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1539702241350 "|C5G_HDMI_VPG|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "SD_CLK GND " "Pin \"SD_CLK\" is stuck at GND" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 145 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1539702241350 "|C5G_HDMI_VPG|SD_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TX GND " "Pin \"UART_TX\" is stuck at GND" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 151 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1539702241350 "|C5G_HDMI_VPG|UART_TX"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_A\[0\] GND " "Pin \"SRAM_A\[0\]\" is stuck at GND" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 154 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1539702241350 "|C5G_HDMI_VPG|SRAM_A[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_A\[1\] GND " "Pin \"SRAM_A\[1\]\" is stuck at GND" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 154 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1539702241350 "|C5G_HDMI_VPG|SRAM_A[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_A\[2\] GND " "Pin \"SRAM_A\[2\]\" is stuck at GND" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 154 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1539702241350 "|C5G_HDMI_VPG|SRAM_A[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_A\[3\] GND " "Pin \"SRAM_A\[3\]\" is stuck at GND" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 154 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1539702241350 "|C5G_HDMI_VPG|SRAM_A[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_A\[4\] GND " "Pin \"SRAM_A\[4\]\" is stuck at GND" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 154 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1539702241350 "|C5G_HDMI_VPG|SRAM_A[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_A\[5\] GND " "Pin \"SRAM_A\[5\]\" is stuck at GND" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 154 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1539702241350 "|C5G_HDMI_VPG|SRAM_A[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_A\[6\] GND " "Pin \"SRAM_A\[6\]\" is stuck at GND" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 154 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1539702241350 "|C5G_HDMI_VPG|SRAM_A[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_A\[7\] GND " "Pin \"SRAM_A\[7\]\" is stuck at GND" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 154 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1539702241350 "|C5G_HDMI_VPG|SRAM_A[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_A\[8\] GND " "Pin \"SRAM_A\[8\]\" is stuck at GND" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 154 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1539702241350 "|C5G_HDMI_VPG|SRAM_A[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_A\[9\] GND " "Pin \"SRAM_A\[9\]\" is stuck at GND" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 154 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1539702241350 "|C5G_HDMI_VPG|SRAM_A[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_A\[10\] GND " "Pin \"SRAM_A\[10\]\" is stuck at GND" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 154 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1539702241350 "|C5G_HDMI_VPG|SRAM_A[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_A\[11\] GND " "Pin \"SRAM_A\[11\]\" is stuck at GND" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 154 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1539702241350 "|C5G_HDMI_VPG|SRAM_A[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_A\[12\] GND " "Pin \"SRAM_A\[12\]\" is stuck at GND" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 154 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1539702241350 "|C5G_HDMI_VPG|SRAM_A[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_A\[13\] GND " "Pin \"SRAM_A\[13\]\" is stuck at GND" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 154 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1539702241350 "|C5G_HDMI_VPG|SRAM_A[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_A\[14\] GND " "Pin \"SRAM_A\[14\]\" is stuck at GND" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 154 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1539702241350 "|C5G_HDMI_VPG|SRAM_A[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_A\[15\] GND " "Pin \"SRAM_A\[15\]\" is stuck at GND" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 154 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1539702241350 "|C5G_HDMI_VPG|SRAM_A[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_A\[16\] GND " "Pin \"SRAM_A\[16\]\" is stuck at GND" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 154 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1539702241350 "|C5G_HDMI_VPG|SRAM_A[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_A\[17\] GND " "Pin \"SRAM_A\[17\]\" is stuck at GND" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 154 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1539702241350 "|C5G_HDMI_VPG|SRAM_A[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_CE_n GND " "Pin \"SRAM_CE_n\" is stuck at GND" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 155 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1539702241350 "|C5G_HDMI_VPG|SRAM_CE_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_LB_n GND " "Pin \"SRAM_LB_n\" is stuck at GND" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 157 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1539702241350 "|C5G_HDMI_VPG|SRAM_LB_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_OE_n GND " "Pin \"SRAM_OE_n\" is stuck at GND" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 158 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1539702241350 "|C5G_HDMI_VPG|SRAM_OE_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_UB_n GND " "Pin \"SRAM_UB_n\" is stuck at GND" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 159 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1539702241350 "|C5G_HDMI_VPG|SRAM_UB_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_WE_n GND " "Pin \"SRAM_WE_n\" is stuck at GND" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 160 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1539702241350 "|C5G_HDMI_VPG|SRAM_WE_n"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1539702241350 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702241818 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "130 " "130 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1539702249899 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|generic_lcell_comb:lcell_dprio_read\|combout " "Logic cell \"vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|generic_lcell_comb:lcell_dprio_read\|combout\"" {  } { { "vpg_source/pll_reconfig/altera_pll_reconfig_core.v" "lcell_inst" { Text "D:/TL_PACMAN/vpg_source/pll_reconfig/altera_pll_reconfig_core.v" 2179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1539702249993 ""} { "Info" "ISCL_SCL_CELL_NAME" "vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_0\|combout " "Logic cell \"vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_0\|combout\"" {  } { { "vpg_source/pll_reconfig/altera_pll_reconfig_core.v" "lcell_inst" { Text "D:/TL_PACMAN/vpg_source/pll_reconfig/altera_pll_reconfig_core.v" 2179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1539702249993 ""} { "Info" "ISCL_SCL_CELL_NAME" "vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_1\|combout " "Logic cell \"vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_1\|combout\"" {  } { { "vpg_source/pll_reconfig/altera_pll_reconfig_core.v" "lcell_inst" { Text "D:/TL_PACMAN/vpg_source/pll_reconfig/altera_pll_reconfig_core.v" 2179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1539702249993 ""} { "Info" "ISCL_SCL_CELL_NAME" "vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_2\|combout " "Logic cell \"vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_2\|combout\"" {  } { { "vpg_source/pll_reconfig/altera_pll_reconfig_core.v" "lcell_inst" { Text "D:/TL_PACMAN/vpg_source/pll_reconfig/altera_pll_reconfig_core.v" 2179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1539702249993 ""} { "Info" "ISCL_SCL_CELL_NAME" "vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_3\|combout " "Logic cell \"vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_3\|combout\"" {  } { { "vpg_source/pll_reconfig/altera_pll_reconfig_core.v" "lcell_inst" { Text "D:/TL_PACMAN/vpg_source/pll_reconfig/altera_pll_reconfig_core.v" 2179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1539702249993 ""} { "Info" "ISCL_SCL_CELL_NAME" "vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_4\|combout " "Logic cell \"vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|generic_lcell_comb:lcell_cnt_sel_4\|combout\"" {  } { { "vpg_source/pll_reconfig/altera_pll_reconfig_core.v" "lcell_inst" { Text "D:/TL_PACMAN/vpg_source/pll_reconfig/altera_pll_reconfig_core.v" 2179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1539702249993 ""} { "Info" "ISCL_SCL_CELL_NAME" "vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|generic_lcell_comb:lcell_fpll_0_1\|combout " "Logic cell \"vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|generic_lcell_comb:lcell_fpll_0_1\|combout\"" {  } { { "vpg_source/pll_reconfig/altera_pll_reconfig_core.v" "lcell_inst" { Text "D:/TL_PACMAN/vpg_source/pll_reconfig/altera_pll_reconfig_core.v" 2179 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1539702249993 ""} { "Info" "ISCL_SCL_CELL_NAME" "vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|up_dn " "Logic cell \"vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|up_dn\"" {  } { { "vpg_source/pll_reconfig/altera_pll_reconfig_core.v" "up_dn" { Text "D:/TL_PACMAN/vpg_source/pll_reconfig/altera_pll_reconfig_core.v" 196 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1539702249993 ""} { "Info" "ISCL_SCL_CELL_NAME" "vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_ser_shift_load " "Logic cell \"vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dprio_ser_shift_load\"" {  } { { "vpg_source/pll_reconfig/altera_pll_reconfig_core.v" "dprio_ser_shift_load" { Text "D:/TL_PACMAN/vpg_source/pll_reconfig/altera_pll_reconfig_core.v" 188 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1539702249993 ""} { "Info" "ISCL_SCL_CELL_NAME" "vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|gnd " "Logic cell \"vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|dyn_phase_shift:dyn_phase_shift_inst\|gnd\"" {  } { { "vpg_source/pll_reconfig/altera_pll_reconfig_core.v" "gnd" { Text "D:/TL_PACMAN/vpg_source/pll_reconfig/altera_pll_reconfig_core.v" 1919 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1539702249993 ""} { "Info" "ISCL_SCL_CELL_NAME" "vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|phase_done " "Logic cell \"vpg:u_vpg\|pll_reconfig:u_pll_reconfig\|altera_pll_reconfig_top:pll_reconfig_inst\|altera_pll_reconfig_core:NM28_reconfig.reconfig_core.altera_pll_reconfig_core_inst0\|phase_done\"" {  } { { "vpg_source/pll_reconfig/altera_pll_reconfig_core.v" "phase_done" { Text "D:/TL_PACMAN/vpg_source/pll_reconfig/altera_pll_reconfig_core.v" 194 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1539702249993 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1539702249993 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702250320 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/TL_PACMAN/C5G_HDMI_VPG.map.smsg " "Generated suppressed messages file D:/TL_PACMAN/C5G_HDMI_VPG.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539702251132 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "21 0 2 0 0 " "Adding 21 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1539702254720 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1539702254720 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "20 " "Design contains 20 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_125_p " "No output dependent on input pin \"CLOCK_125_p\"" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 97 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1539702255640 "|C5G_HDMI_VPG|CLOCK_125_p"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50_B5B " "No output dependent on input pin \"CLOCK_50_B5B\"" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 98 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1539702255640 "|C5G_HDMI_VPG|CLOCK_50_B5B"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50_B6A " "No output dependent on input pin \"CLOCK_50_B6A\"" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 99 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1539702255640 "|C5G_HDMI_VPG|CLOCK_50_B6A"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50_B8A " "No output dependent on input pin \"CLOCK_50_B8A\"" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 101 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1539702255640 "|C5G_HDMI_VPG|CLOCK_50_B8A"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CPU_RESET_n " "No output dependent on input pin \"CPU_RESET_n\"" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 108 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1539702255640 "|C5G_HDMI_VPG|CPU_RESET_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 109 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1539702255640 "|C5G_HDMI_VPG|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 109 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1539702255640 "|C5G_HDMI_VPG|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1539702255640 "|C5G_HDMI_VPG|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1539702255640 "|C5G_HDMI_VPG|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1539702255640 "|C5G_HDMI_VPG|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1539702255640 "|C5G_HDMI_VPG|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1539702255640 "|C5G_HDMI_VPG|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1539702255640 "|C5G_HDMI_VPG|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1539702255640 "|C5G_HDMI_VPG|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1539702255640 "|C5G_HDMI_VPG|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1539702255640 "|C5G_HDMI_VPG|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 112 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1539702255640 "|C5G_HDMI_VPG|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_SDO " "No output dependent on input pin \"ADC_SDO\"" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 130 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1539702255640 "|C5G_HDMI_VPG|ADC_SDO"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 133 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1539702255640 "|C5G_HDMI_VPG|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RX " "No output dependent on input pin \"UART_RX\"" {  } { { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 150 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1539702255640 "|C5G_HDMI_VPG|UART_RX"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1539702255640 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5990 " "Implemented 5990 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Implemented 27 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1539702255671 ""} { "Info" "ICUT_CUT_TM_OPINS" "92 " "Implemented 92 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1539702255671 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "25 " "Implemented 25 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1539702255671 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5277 " "Implemented 5277 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1539702255671 ""} { "Info" "ICUT_CUT_TM_RAMS" "559 " "Implemented 559 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1539702255671 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1539702255671 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "3 " "Implemented 3 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1539702255671 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1539702255671 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 144 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 144 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "952 " "Peak virtual memory: 952 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1539702255734 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 16 17:04:15 2018 " "Processing ended: Tue Oct 16 17:04:15 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1539702255734 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:16 " "Elapsed time: 00:01:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1539702255734 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:35 " "Total CPU time (on all processors): 00:01:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1539702255734 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1539702255734 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1539702257791 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1539702257807 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 16 17:04:16 2018 " "Processing started: Tue Oct 16 17:04:16 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1539702257807 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1539702257807 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off pacman -c C5G_HDMI_VPG " "Command: quartus_fit --read_settings_files=off --write_settings_files=off pacman -c C5G_HDMI_VPG" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1539702257807 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1539702257978 ""}
{ "Info" "0" "" "Project  = pacman" {  } {  } 0 0 "Project  = pacman" 0 0 "Fitter" 0 0 1539702257978 ""}
{ "Info" "0" "" "Revision = C5G_HDMI_VPG" {  } {  } 0 0 "Revision = C5G_HDMI_VPG" 0 0 "Fitter" 0 0 1539702257978 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1539702258275 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1539702258275 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "C5G_HDMI_VPG 5CGXFC5C6F27C7 " "Selected device 5CGXFC5C6F27C7 for design \"C5G_HDMI_VPG\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1539702258571 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1539702258649 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1539702258649 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK HDMI_QSYS:u0\|HDMI_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"HDMI_QSYS:u0\|HDMI_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1539702258774 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1539702259255 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1539702260440 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1539702260721 ""}
{ "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED_GROUP" "1 " "1 differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." { { "Info" "IFSV_FSV_COMPLEMENT_PIN_CREATED" "CLOCK_125_p CLOCK_125_p(n) " "differential I/O pin \"CLOCK_125_p\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"CLOCK_125_p(n)\"." {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { CLOCK_125_p } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_125_p" } } } } { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 97 0 0 } } { "temporary_test_loc" "" { Generic "D:/TL_PACMAN/" { { 0 { 0 ""} 0 643 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 24146 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { CLOCK_125_p(n) } } }  } 0 184026 "differential I/O pin \"%1!s!\" does not have a complementary pin. As a result, the Fitter automatically creates the complementary pin \"%2!s!\"." 0 0 "Design Software" 0 -1 1539702267008 ""}  } {  } 0 184025 "%1!d! differential I/O pins do not have complementary pins. As a result, the Fitter automatically creates the complementary pins." 0 0 "Fitter" 0 -1 1539702267008 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1539702267273 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X0_Y54_N0 " "PLL(s) placed in location FRACTIONALPLL_X0_Y54_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0\|fpll " "PLL vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0\|fpll" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1539702267538 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1539702267538 ""}
{ "Warning" "WCCLK_PLL_FEEDBACK_CLOCK_RETURN_PATH_WARNING" "FRACTIONALPLL_X0_Y54_N0 " "Feedback return path used by PLL(s) in location FRACTIONALPLL_X0_Y54_N0 is not of the recommended type" { { "Info" "ICCLK_PLL_NAME" "vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0\|fpll " "PLL vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0\|fpll" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1539702267538 ""}  } {  } 0 12392 "Feedback return path used by PLL(s) in location %1!s! is not of the recommended type" 0 0 "Fitter" 0 -1 1539702267538 ""}
{ "Warning" "WCCLK_PLL_FEEDBACK_CLOCK_TYPE_WARNING" "FRACTIONALPLL_X0_Y54_N0 regional global " "Feedback path used by PLL(s) in location FRACTIONALPLL_X0_Y54_N0 was routed for regional clock compensation but the clock targeted for compensation was routed as a global clock" { { "Info" "ICCLK_PLL_NAME" "vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0\|fpll " "PLL vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|altera_cyclonev_pll_base:fpll_0\|fpll" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1539702267538 ""}  } {  } 0 16305 "Feedback path used by PLL(s) in location %1!s! was routed for %2!s! clock compensation but the clock targeted for compensation was routed as a %3!s! clock" 0 0 "Fitter" 0 -1 1539702267538 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X68_Y54_N0 " "PLL(s) placed in location FRACTIONALPLL_X68_Y54_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "HDMI_QSYS:u0\|HDMI_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL " "PLL HDMI_QSYS:u0\|HDMI_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1539702267538 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1539702267538 ""}
{ "Warning" "WCCLK_PLL_FEEDBACK_CLOCK_RETURN_PATH_WARNING" "FRACTIONALPLL_X68_Y54_N0 " "Feedback return path used by PLL(s) in location FRACTIONALPLL_X68_Y54_N0 is not of the recommended type" { { "Info" "ICCLK_PLL_NAME" "HDMI_QSYS:u0\|HDMI_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL " "PLL HDMI_QSYS:u0\|HDMI_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1539702267538 ""}  } {  } 0 12392 "Feedback return path used by PLL(s) in location %1!s! is not of the recommended type" 0 0 "Fitter" 0 -1 1539702267538 ""}
{ "Warning" "WCCLK_PLL_FEEDBACK_CLOCK_TYPE_WARNING" "FRACTIONALPLL_X68_Y54_N0 regional global " "Feedback path used by PLL(s) in location FRACTIONALPLL_X68_Y54_N0 was routed for regional clock compensation but the clock targeted for compensation was routed as a global clock" { { "Info" "ICCLK_PLL_NAME" "HDMI_QSYS:u0\|HDMI_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL " "PLL HDMI_QSYS:u0\|HDMI_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1539702267538 ""}  } {  } 0 16305 "Feedback path used by PLL(s) in location %1!s! was routed for %2!s! clock compensation but the clock targeted for compensation was routed as a %3!s! clock" 0 0 "Fitter" 0 -1 1539702267538 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X0_Y30_N0 " "PLL(s) placed in location FRACTIONALPLL_X0_Y30_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "sys_pll:u_sys_pll\|sys_pll_0002:sys_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL " "PLL sys_pll:u_sys_pll\|sys_pll_0002:sys_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1539702267538 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1539702267538 ""}
{ "Warning" "WCCLK_PLL_FEEDBACK_CLOCK_RETURN_PATH_WARNING" "FRACTIONALPLL_X0_Y30_N0 " "Feedback return path used by PLL(s) in location FRACTIONALPLL_X0_Y30_N0 is not of the recommended type" { { "Info" "ICCLK_PLL_NAME" "sys_pll:u_sys_pll\|sys_pll_0002:sys_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL " "PLL sys_pll:u_sys_pll\|sys_pll_0002:sys_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1539702267538 ""}  } {  } 0 12392 "Feedback return path used by PLL(s) in location %1!s! is not of the recommended type" 0 0 "Fitter" 0 -1 1539702267538 ""}
{ "Warning" "WCCLK_PLL_FEEDBACK_CLOCK_TYPE_WARNING" "FRACTIONALPLL_X0_Y30_N0 regional global " "Feedback path used by PLL(s) in location FRACTIONALPLL_X0_Y30_N0 was routed for regional clock compensation but the clock targeted for compensation was routed as a global clock" { { "Info" "ICCLK_PLL_NAME" "sys_pll:u_sys_pll\|sys_pll_0002:sys_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL " "PLL sys_pll:u_sys_pll\|sys_pll_0002:sys_pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1539702267538 ""}  } {  } 0 16305 "Feedback path used by PLL(s) in location %1!s! was routed for %2!s! clock compensation but the clock targeted for compensation was routed as a %3!s! clock" 0 0 "Fitter" 0 -1 1539702267538 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "3 s (3 global) " "Promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|divclk\[0\]~CLKENA0 70 global CLKCTRL_G15 " "vpg:u_vpg\|pll:u_pll\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|altera_cyclonev_pll:cyclonev_pll\|divclk\[0\]~CLKENA0 with 70 fanout uses global clock CLKCTRL_G15" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1539702267725 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "HDMI_QSYS:u0\|HDMI_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 2629 global CLKCTRL_G14 " "HDMI_QSYS:u0\|HDMI_QSYS_pll_sys:pll_sys\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 2629 fanout uses global clock CLKCTRL_G14" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1539702267725 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "sys_pll:u_sys_pll\|sys_pll_0002:sys_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 30 global CLKCTRL_G0 " "sys_pll:u_sys_pll\|sys_pll_0002:sys_pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 30 fanout uses global clock CLKCTRL_G0" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1539702267725 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1539702267725 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50_B7A~inputCLKENA0 498 global CLKCTRL_G1 " "CLOCK_50_B7A~inputCLKENA0 with 498 fanout uses global clock CLKCTRL_G1" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1539702267725 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1539702267725 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1539702267725 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539702270003 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539702270003 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539702270003 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539702270003 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539702270003 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539702270003 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539702270003 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539702270003 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539702270003 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539702270003 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1539702270003 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539702270003 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539702270003 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539702270003 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539702270003 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539702270003 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539702270003 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539702270003 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539702270003 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539702270003 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539702270003 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539702270003 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539702270003 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539702270003 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539702270003 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539702270003 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539702270003 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539702270003 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539702270003 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539702270003 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539702270003 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539702270003 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539702270003 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539702270003 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539702270003 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539702270003 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539702270003 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1539702270003 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539702270003 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1539702270003 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539702270003 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1539702270003 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539702270003 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539702270003 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539702270003 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1539702270003 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1539702270003 ""}
{ "Info" "ISTA_SDC_FOUND" "HDMI_QSYS/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'HDMI_QSYS/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1539702270081 ""}
{ "Info" "ISTA_SDC_FOUND" "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.sdc " "Reading SDC File: 'HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1539702270097 ""}
{ "Info" "ISTA_SDC_FOUND" "C5G_HDMI_VPG.SDC " "Reading SDC File: 'C5G_HDMI_VPG.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1539702270097 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} " "create_generated_clock -source \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1539702270112 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -divide_by 5 -multiply_by 81 -duty_cycle 50.00 -name \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} " "create_generated_clock -source \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -divide_by 5 -multiply_by 81 -duty_cycle 50.00 -name \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1539702270112 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1539702270112 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -duty_cycle 50.00 -name \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -duty_cycle 50.00 -name \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1539702270112 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1539702270112 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 250 -duty_cycle 50.00 -name \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 250 -duty_cycle 50.00 -name \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1539702270112 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1539702270112 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1539702270112 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1539702270159 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1539702270159 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1539702270159 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1539702270159 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1539702270159 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1539702270159 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1539702270159 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1539702270159 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1539702270159 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1539702270159 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1539702270268 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1539702270268 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 12 clocks " "Found 12 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1539702270268 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1539702270268 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1539702270268 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   clock_50_1 " "  20.000   clock_50_1" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1539702270268 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   clock_50_2 " "  20.000   clock_50_2" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1539702270268 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   clock_50_3 " "  20.000   clock_50_3" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1539702270268 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   clock_50_4 " "  20.000   clock_50_4" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1539702270268 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000    clock_125 " "   8.000    clock_125" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1539702270268 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   3.333 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1539702270268 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  20.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1539702270268 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   3.333 u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1539702270268 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 833.333 u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " " 833.333 u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1539702270268 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.172 u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " "   6.172 u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1539702270268 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.234 u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " "   1.234 u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1539702270268 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1539702270268 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1539702270736 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1539702270752 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1539702270783 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1539702270799 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1539702270830 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1539702270845 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1539702271766 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "10 Block RAM " "Packed 10 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1539702271766 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "80 DSP block " "Packed 80 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1539702271766 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "16 " "Created 16 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1539702271766 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1539702271766 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_CA\[0\] " "Node \"DDR2LP_CA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1539702272281 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_CA\[1\] " "Node \"DDR2LP_CA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1539702272281 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_CA\[2\] " "Node \"DDR2LP_CA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1539702272281 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_CA\[3\] " "Node \"DDR2LP_CA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1539702272281 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_CA\[4\] " "Node \"DDR2LP_CA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1539702272281 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_CA\[5\] " "Node \"DDR2LP_CA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1539702272281 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_CA\[6\] " "Node \"DDR2LP_CA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1539702272281 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_CA\[7\] " "Node \"DDR2LP_CA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1539702272281 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_CA\[8\] " "Node \"DDR2LP_CA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1539702272281 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_CA\[9\] " "Node \"DDR2LP_CA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1539702272281 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_CKE\[0\] " "Node \"DDR2LP_CKE\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CKE\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1539702272281 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_CKE\[1\] " "Node \"DDR2LP_CKE\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CKE\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1539702272281 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_CK_n " "Node \"DDR2LP_CK_n\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CK_n" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1539702272281 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_CK_p " "Node \"DDR2LP_CK_p\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CK_p" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1539702272281 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_CS_n\[0\] " "Node \"DDR2LP_CS_n\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CS_n\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1539702272281 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_CS_n\[1\] " "Node \"DDR2LP_CS_n\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_CS_n\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1539702272281 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DM\[0\] " "Node \"DDR2LP_DM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DM\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1539702272281 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DM\[1\] " "Node \"DDR2LP_DM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DM\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1539702272281 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DM\[2\] " "Node \"DDR2LP_DM\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DM\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1539702272281 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DM\[3\] " "Node \"DDR2LP_DM\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DM\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1539702272281 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQS_n\[0\] " "Node \"DDR2LP_DQS_n\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQS_n\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1539702272281 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQS_n\[1\] " "Node \"DDR2LP_DQS_n\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQS_n\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1539702272281 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQS_n\[2\] " "Node \"DDR2LP_DQS_n\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQS_n\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1539702272281 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQS_n\[3\] " "Node \"DDR2LP_DQS_n\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQS_n\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1539702272281 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQS_p\[0\] " "Node \"DDR2LP_DQS_p\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQS_p\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1539702272281 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQS_p\[1\] " "Node \"DDR2LP_DQS_p\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQS_p\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1539702272281 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQS_p\[2\] " "Node \"DDR2LP_DQS_p\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQS_p\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1539702272281 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQS_p\[3\] " "Node \"DDR2LP_DQS_p\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQS_p\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1539702272281 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[0\] " "Node \"DDR2LP_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1539702272281 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[10\] " "Node \"DDR2LP_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1539702272281 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[11\] " "Node \"DDR2LP_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1539702272281 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[12\] " "Node \"DDR2LP_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1539702272281 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[13\] " "Node \"DDR2LP_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1539702272281 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[14\] " "Node \"DDR2LP_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1539702272281 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[15\] " "Node \"DDR2LP_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1539702272281 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[16\] " "Node \"DDR2LP_DQ\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1539702272281 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[17\] " "Node \"DDR2LP_DQ\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1539702272281 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[18\] " "Node \"DDR2LP_DQ\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1539702272281 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[19\] " "Node \"DDR2LP_DQ\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1539702272281 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[1\] " "Node \"DDR2LP_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1539702272281 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[20\] " "Node \"DDR2LP_DQ\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1539702272281 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[21\] " "Node \"DDR2LP_DQ\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1539702272281 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[22\] " "Node \"DDR2LP_DQ\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1539702272281 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[23\] " "Node \"DDR2LP_DQ\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1539702272281 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[24\] " "Node \"DDR2LP_DQ\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1539702272281 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[25\] " "Node \"DDR2LP_DQ\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1539702272281 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[26\] " "Node \"DDR2LP_DQ\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1539702272281 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[27\] " "Node \"DDR2LP_DQ\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1539702272281 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[28\] " "Node \"DDR2LP_DQ\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1539702272281 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[29\] " "Node \"DDR2LP_DQ\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1539702272281 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[2\] " "Node \"DDR2LP_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1539702272281 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[30\] " "Node \"DDR2LP_DQ\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1539702272281 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[31\] " "Node \"DDR2LP_DQ\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1539702272281 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[3\] " "Node \"DDR2LP_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1539702272281 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[4\] " "Node \"DDR2LP_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1539702272281 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[5\] " "Node \"DDR2LP_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1539702272281 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[6\] " "Node \"DDR2LP_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1539702272281 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[7\] " "Node \"DDR2LP_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1539702272281 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[8\] " "Node \"DDR2LP_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1539702272281 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_DQ\[9\] " "Node \"DDR2LP_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1539702272281 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DDR2LP_OCT_RZQ " "Node \"DDR2LP_OCT_RZQ\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DDR2LP_OCT_RZQ" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1539702272281 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1539702272281 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:12 " "Fitter preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1539702272281 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1539702276009 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1539702277928 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:22 " "Fitter placement preparation operations ending: elapsed time is 00:00:22" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1539702298177 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1539702314480 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1539702324432 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:10 " "Fitter placement operations ending: elapsed time is 00:00:10" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1539702324432 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1539702327412 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "25 X23_Y12 X33_Y23 " "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X23_Y12 to location X33_Y23" {  } { { "loc" "" { Generic "D:/TL_PACMAN/" { { 1 { 0 "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X23_Y12 to location X33_Y23"} { { 12 { 0 ""} 23 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1539702343355 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1539702343355 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1539702358066 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1539702358066 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:27 " "Fitter routing operations ending: elapsed time is 00:00:27" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1539702358066 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 22.37 " "Total time spent on timing analysis during the Fitter is 22.37 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1539702366865 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1539702367037 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1539702370703 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1539702370703 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1539702375601 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:22 " "Fitter post-fit operations ending: elapsed time is 00:00:22" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1539702388878 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1539702389408 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "24 " "Following 24 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 134 0 0 } } { "temporary_test_loc" "" { Generic "D:/TL_PACMAN/" { { 0 { 0 ""} 0 659 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539702389471 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 135 0 0 } } { "temporary_test_loc" "" { Generic "D:/TL_PACMAN/" { { 0 { 0 ""} 0 660 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539702389471 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 137 0 0 } } { "temporary_test_loc" "" { Generic "D:/TL_PACMAN/" { { 0 { 0 ""} 0 662 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539702389471 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_CMD a permanently disabled " "Pin SD_CMD has a permanently disabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { SD_CMD } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } } { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 146 0 0 } } { "temporary_test_loc" "" { Generic "D:/TL_PACMAN/" { { 0 { 0 ""} 0 667 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539702389471 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[0\] a permanently disabled " "Pin SD_DAT\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { SD_DAT[0] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } } { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 147 0 0 } } { "temporary_test_loc" "" { Generic "D:/TL_PACMAN/" { { 0 { 0 ""} 0 605 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539702389471 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[1\] a permanently disabled " "Pin SD_DAT\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { SD_DAT[1] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } } { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 147 0 0 } } { "temporary_test_loc" "" { Generic "D:/TL_PACMAN/" { { 0 { 0 ""} 0 606 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539702389471 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[2\] a permanently disabled " "Pin SD_DAT\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { SD_DAT[2] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } } { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 147 0 0 } } { "temporary_test_loc" "" { Generic "D:/TL_PACMAN/" { { 0 { 0 ""} 0 607 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539702389471 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT\[3\] a permanently disabled " "Pin SD_DAT\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { SD_DAT[3] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } } { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 147 0 0 } } { "temporary_test_loc" "" { Generic "D:/TL_PACMAN/" { { 0 { 0 ""} 0 608 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539702389471 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_D\[0\] a permanently disabled " "Pin SRAM_D\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { SRAM_D[0] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_D\[0\]" } } } } { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "D:/TL_PACMAN/" { { 0 { 0 ""} 0 627 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539702389471 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_D\[1\] a permanently disabled " "Pin SRAM_D\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { SRAM_D[1] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_D\[1\]" } } } } { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "D:/TL_PACMAN/" { { 0 { 0 ""} 0 628 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539702389471 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_D\[2\] a permanently disabled " "Pin SRAM_D\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { SRAM_D[2] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_D\[2\]" } } } } { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "D:/TL_PACMAN/" { { 0 { 0 ""} 0 629 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539702389471 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_D\[3\] a permanently disabled " "Pin SRAM_D\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { SRAM_D[3] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_D\[3\]" } } } } { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "D:/TL_PACMAN/" { { 0 { 0 ""} 0 630 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539702389471 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_D\[4\] a permanently disabled " "Pin SRAM_D\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { SRAM_D[4] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_D\[4\]" } } } } { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "D:/TL_PACMAN/" { { 0 { 0 ""} 0 631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539702389471 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_D\[5\] a permanently disabled " "Pin SRAM_D\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { SRAM_D[5] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_D\[5\]" } } } } { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "D:/TL_PACMAN/" { { 0 { 0 ""} 0 632 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539702389471 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_D\[6\] a permanently disabled " "Pin SRAM_D\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { SRAM_D[6] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_D\[6\]" } } } } { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "D:/TL_PACMAN/" { { 0 { 0 ""} 0 633 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539702389471 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_D\[7\] a permanently disabled " "Pin SRAM_D\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { SRAM_D[7] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_D\[7\]" } } } } { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "D:/TL_PACMAN/" { { 0 { 0 ""} 0 634 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539702389471 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_D\[8\] a permanently disabled " "Pin SRAM_D\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { SRAM_D[8] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_D\[8\]" } } } } { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "D:/TL_PACMAN/" { { 0 { 0 ""} 0 635 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539702389471 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_D\[9\] a permanently disabled " "Pin SRAM_D\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { SRAM_D[9] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_D\[9\]" } } } } { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "D:/TL_PACMAN/" { { 0 { 0 ""} 0 636 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539702389471 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_D\[10\] a permanently disabled " "Pin SRAM_D\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { SRAM_D[10] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_D\[10\]" } } } } { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "D:/TL_PACMAN/" { { 0 { 0 ""} 0 637 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539702389471 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_D\[11\] a permanently disabled " "Pin SRAM_D\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { SRAM_D[11] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_D\[11\]" } } } } { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "D:/TL_PACMAN/" { { 0 { 0 ""} 0 638 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539702389471 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_D\[12\] a permanently disabled " "Pin SRAM_D\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { SRAM_D[12] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_D\[12\]" } } } } { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "D:/TL_PACMAN/" { { 0 { 0 ""} 0 639 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539702389471 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_D\[13\] a permanently disabled " "Pin SRAM_D\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { SRAM_D[13] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_D\[13\]" } } } } { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "D:/TL_PACMAN/" { { 0 { 0 ""} 0 640 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539702389471 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_D\[14\] a permanently disabled " "Pin SRAM_D\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { SRAM_D[14] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_D\[14\]" } } } } { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "D:/TL_PACMAN/" { { 0 { 0 ""} 0 641 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539702389471 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SRAM_D\[15\] a permanently disabled " "Pin SRAM_D\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { SRAM_D[15] } } } { "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SRAM_D\[15\]" } } } } { "c5g_hdmi_vpg.v" "" { Text "D:/TL_PACMAN/c5g_hdmi_vpg.v" 156 0 0 } } { "temporary_test_loc" "" { Generic "D:/TL_PACMAN/" { { 0 { 0 ""} 0 642 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1539702389471 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1539702389471 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/TL_PACMAN/C5G_HDMI_VPG.fit.smsg " "Generated suppressed messages file D:/TL_PACMAN/C5G_HDMI_VPG.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1539702389954 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 76 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 76 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2609 " "Peak virtual memory: 2609 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1539702392856 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 16 17:06:32 2018 " "Processing ended: Tue Oct 16 17:06:32 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1539702392856 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:16 " "Elapsed time: 00:02:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1539702392856 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:45 " "Total CPU time (on all processors): 00:04:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1539702392856 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1539702392856 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1539702395335 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1539702395335 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 16 17:06:34 2018 " "Processing started: Tue Oct 16 17:06:34 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1539702395335 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1539702395335 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off pacman -c C5G_HDMI_VPG " "Command: quartus_asm --read_settings_files=off --write_settings_files=off pacman -c C5G_HDMI_VPG" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1539702395335 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1539702396879 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1539702405612 ""}
{ "Info" "IASM_ASM_USED_TIME_LIMITED_CORE" "" "Design contains a time-limited core -- only a single, time-limited programming file can be generated" {  } {  } 0 115017 "Design contains a time-limited core -- only a single, time-limited programming file can be generated" 0 0 "Assembler" 0 -1 1539702405628 ""}
{ "Warning" "WPGMIO_CAN_NOT_CONVERT_TIME_LIMITED_SOF" "" "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" {  } {  } 0 210042 "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" 0 0 "Assembler" 0 -1 1539702405971 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 2 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "785 " "Peak virtual memory: 785 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1539702406111 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 16 17:06:46 2018 " "Processing ended: Tue Oct 16 17:06:46 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1539702406111 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1539702406111 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1539702406111 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1539702406111 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1539702406923 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1539702407871 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1539702407887 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 16 17:06:47 2018 " "Processing started: Tue Oct 16 17:06:47 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1539702407887 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1539702407887 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta pacman -c C5G_HDMI_VPG " "Command: quartus_sta pacman -c C5G_HDMI_VPG" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1539702407887 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1539702408043 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1539702409478 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1539702409478 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1539702409525 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1539702409525 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539702410523 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539702410523 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539702410523 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539702410523 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539702410523 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539702410523 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539702410523 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539702410523 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539702410523 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539702410523 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1539702410523 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539702410523 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539702410523 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539702410523 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539702410523 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539702410523 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539702410523 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539702410523 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539702410523 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539702410523 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539702410523 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539702410523 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539702410523 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539702410523 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539702410523 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539702410523 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539702410523 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539702410523 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539702410523 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539702410523 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539702410523 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539702410523 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539702410523 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539702410523 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539702410523 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539702410523 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539702410523 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1539702410523 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539702410523 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1539702410523 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539702410523 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1539702410523 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539702410523 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539702410523 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1539702410523 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1539702410523 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1539702410523 ""}
{ "Info" "ISTA_SDC_FOUND" "HDMI_QSYS/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'HDMI_QSYS/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1539702410633 ""}
{ "Info" "ISTA_SDC_FOUND" "HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.sdc " "Reading SDC File: 'HDMI_QSYS/synthesis/submodules/HDMI_QSYS_nios2_qsys_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1539702410648 ""}
{ "Info" "ISTA_SDC_FOUND" "C5G_HDMI_VPG.SDC " "Reading SDC File: 'C5G_HDMI_VPG.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1539702410648 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} " "create_generated_clock -source \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\} \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1539702410648 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -divide_by 5 -multiply_by 81 -duty_cycle 50.00 -name \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} " "create_generated_clock -source \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|refclkin\} -divide_by 5 -multiply_by 81 -duty_cycle 50.00 -name \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\} \{u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1539702410648 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1539702410648 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -duty_cycle 50.00 -name \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 6 -duty_cycle 50.00 -name \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1539702410648 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1539702410648 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 250 -duty_cycle 50.00 -name \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 250 -duty_cycle 50.00 -name \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1539702410648 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1539702410648 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1539702410648 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|nios2_qsys\|cpu\|the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci\|the_HDMI_QSYS_nios2_qsys_cpu_nios2_ocimem\|HDMI_QSYS_nios2_qsys_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci\|HDMI_QSYS_nios2_qsys_cpu_nios2_ocimem:the_HDMI_QSYS_nios2_qsys_cpu_nios2_ocimem\|HDMI_QSYS_nios2_qsys_cpu_ociram_sp_ram_module:HDMI_QSYS_nios2_qsys_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: u0\|nios2_qsys\|cpu\|the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci\|the_HDMI_QSYS_nios2_qsys_cpu_nios2_ocimem\|HDMI_QSYS_nios2_qsys_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci\|HDMI_QSYS_nios2_qsys_cpu_nios2_ocimem:the_HDMI_QSYS_nios2_qsys_cpu_nios2_ocimem\|HDMI_QSYS_nios2_qsys_cpu_ociram_sp_ram_module:HDMI_QSYS_nios2_qsys_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1539702410711 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1539702410711 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1539702410711 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1539702410711 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1539702410711 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1539702410711 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1539702410711 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1539702410711 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1539702410711 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1539702410711 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1539702410711 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1539702410976 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1539702410976 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1539702410991 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.195 " "Worst-case setup slack is 0.195" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702411350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702411350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.195               0.000 u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    0.195               0.000 u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702411350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.506               0.000 clock_50_3  " "    0.506               0.000 clock_50_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702411350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.462               0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    7.462               0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702411350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.003               0.000 altera_reserved_tck  " "   11.003               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702411350 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  828.306               0.000 u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  828.306               0.000 u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702411350 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1539702411350 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.290 " "Worst-case hold slack is 0.290" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702411428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702411428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.290               0.000 u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    0.290               0.000 u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702411428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.321               0.000 clock_50_3  " "    0.321               0.000 clock_50_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702411428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.324               0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.324               0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702411428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.360               0.000 u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.360               0.000 u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702411428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 altera_reserved_tck  " "    0.430               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702411428 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1539702411428 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 13.049 " "Worst-case recovery slack is 13.049" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702411444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702411444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.049               0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   13.049               0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702411444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.328               0.000 clock_50_3  " "   14.328               0.000 clock_50_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702411444 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.485               0.000 altera_reserved_tck  " "   14.485               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702411444 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1539702411444 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.088 " "Worst-case removal slack is 1.088" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702411475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702411475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.088               0.000 altera_reserved_tck  " "    1.088               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702411475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.226               0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.226               0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702411475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.573               0.000 clock_50_3  " "    1.573               0.000 clock_50_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702411475 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1539702411475 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.617 " "Worst-case minimum pulse width slack is 0.617" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702411475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702411475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.617               0.000 u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    0.617               0.000 u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702411475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702411475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702411475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.324               0.000 u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    2.324               0.000 u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702411475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.561               0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.561               0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702411475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.232               0.000 clock_50_3  " "    9.232               0.000 clock_50_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702411475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.492               0.000 altera_reserved_tck  " "   15.492               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702411475 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  415.891               0.000 u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  415.891               0.000 u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702411475 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1539702411475 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1539702411475 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 12 synchronizer chains. " "Report Metastability: Found 12 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1539702411553 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1539702411553 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 12 " "Number of Synchronizer Chains Found: 12" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1539702411553 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1539702411553 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1539702411553 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.854 ns " "Worst Case Available Settling Time: 18.854 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1539702411553 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1539702411553 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1539702411553 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1539702411553 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1539702411553 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1539702411553 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1539702411553 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1539702411569 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1539702411631 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1539702417653 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|nios2_qsys\|cpu\|the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci\|the_HDMI_QSYS_nios2_qsys_cpu_nios2_ocimem\|HDMI_QSYS_nios2_qsys_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci\|HDMI_QSYS_nios2_qsys_cpu_nios2_ocimem:the_HDMI_QSYS_nios2_qsys_cpu_nios2_ocimem\|HDMI_QSYS_nios2_qsys_cpu_ociram_sp_ram_module:HDMI_QSYS_nios2_qsys_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: u0\|nios2_qsys\|cpu\|the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci\|the_HDMI_QSYS_nios2_qsys_cpu_nios2_ocimem\|HDMI_QSYS_nios2_qsys_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci\|HDMI_QSYS_nios2_qsys_cpu_nios2_ocimem:the_HDMI_QSYS_nios2_qsys_cpu_nios2_ocimem\|HDMI_QSYS_nios2_qsys_cpu_ociram_sp_ram_module:HDMI_QSYS_nios2_qsys_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1539702418261 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1539702418261 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1539702418261 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1539702418261 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1539702418261 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1539702418261 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1539702418261 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1539702418261 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1539702418261 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1539702418261 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1539702418261 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1539702418417 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.281 " "Worst-case setup slack is 0.281" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702418620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702418620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.281               0.000 u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    0.281               0.000 u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702418620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.900               0.000 clock_50_3  " "    0.900               0.000 clock_50_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702418620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.014               0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.014               0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702418620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.128               0.000 altera_reserved_tck  " "   11.128               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702418620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  828.393               0.000 u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  828.393               0.000 u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702418620 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1539702418620 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.281 " "Worst-case hold slack is 0.281" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702418682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702418682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.281               0.000 u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    0.281               0.000 u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702418682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.301               0.000 clock_50_3  " "    0.301               0.000 clock_50_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702418682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.310               0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.310               0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702418682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.341               0.000 u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702418682 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 altera_reserved_tck  " "    0.403               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702418682 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1539702418682 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 13.325 " "Worst-case recovery slack is 13.325" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702418713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702418713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.325               0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   13.325               0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702418713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.593               0.000 clock_50_3  " "   14.593               0.000 clock_50_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702418713 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.653               0.000 altera_reserved_tck  " "   14.653               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702418713 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1539702418713 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.013 " "Worst-case removal slack is 1.013" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702418729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702418729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.013               0.000 altera_reserved_tck  " "    1.013               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702418729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.149               0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.149               0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702418729 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.503               0.000 clock_50_3  " "    1.503               0.000 clock_50_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702418729 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1539702418729 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.617 " "Worst-case minimum pulse width slack is 0.617" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702418745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702418745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.617               0.000 u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    0.617               0.000 u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702418745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702418745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702418745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.236               0.000 u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    2.236               0.000 u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702418745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.525               0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.525               0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702418745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.104               0.000 clock_50_3  " "    9.104               0.000 clock_50_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702418745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.490               0.000 altera_reserved_tck  " "   15.490               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702418745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  415.797               0.000 u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  415.797               0.000 u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702418745 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1539702418745 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1539702418745 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 12 synchronizer chains. " "Report Metastability: Found 12 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1539702418807 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1539702418807 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 12 " "Number of Synchronizer Chains Found: 12" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1539702418807 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1539702418807 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1539702418807 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.865 ns " "Worst Case Available Settling Time: 18.865 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1539702418807 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1539702418807 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1539702418807 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1539702418807 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1539702418807 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1539702418807 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1539702418807 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1539702418807 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1539702419150 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1539702423659 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|nios2_qsys\|cpu\|the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci\|the_HDMI_QSYS_nios2_qsys_cpu_nios2_ocimem\|HDMI_QSYS_nios2_qsys_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci\|HDMI_QSYS_nios2_qsys_cpu_nios2_ocimem:the_HDMI_QSYS_nios2_qsys_cpu_nios2_ocimem\|HDMI_QSYS_nios2_qsys_cpu_ociram_sp_ram_module:HDMI_QSYS_nios2_qsys_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: u0\|nios2_qsys\|cpu\|the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci\|the_HDMI_QSYS_nios2_qsys_cpu_nios2_ocimem\|HDMI_QSYS_nios2_qsys_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci\|HDMI_QSYS_nios2_qsys_cpu_nios2_ocimem:the_HDMI_QSYS_nios2_qsys_cpu_nios2_ocimem\|HDMI_QSYS_nios2_qsys_cpu_ociram_sp_ram_module:HDMI_QSYS_nios2_qsys_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1539702424158 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1539702424158 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1539702424158 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1539702424158 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1539702424158 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1539702424158 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1539702424158 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1539702424158 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1539702424158 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1539702424158 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1539702424158 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1539702424314 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 2.898 " "Worst-case setup slack is 2.898" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702424392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702424392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.898               0.000 u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    2.898               0.000 u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702424392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.016               0.000 clock_50_3  " "    3.016               0.000 clock_50_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702424392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.946               0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   11.946               0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702424392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.071               0.000 altera_reserved_tck  " "   14.071               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702424392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  830.422               0.000 u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  830.422               0.000 u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702424392 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1539702424392 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.149 " "Worst-case hold slack is 0.149" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702424485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702424485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.149               0.000 altera_reserved_tck  " "    0.149               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702424485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.158               0.000 u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    0.158               0.000 u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702424485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.161               0.000 clock_50_3  " "    0.161               0.000 clock_50_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702424485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.165               0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.165               0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702424485 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.187               0.000 u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702424485 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1539702424485 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.701 " "Worst-case recovery slack is 15.701" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702424501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702424501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.701               0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   15.701               0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702424501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.024               0.000 altera_reserved_tck  " "   16.024               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702424501 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.752               0.000 clock_50_3  " "   16.752               0.000 clock_50_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702424501 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1539702424501 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.423 " "Worst-case removal slack is 0.423" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702424517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702424517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.423               0.000 altera_reserved_tck  " "    0.423               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702424517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.576               0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.576               0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702424517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.812               0.000 clock_50_3  " "    0.812               0.000 clock_50_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702424517 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1539702424517 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.617 " "Worst-case minimum pulse width slack is 0.617" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702424532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702424532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.617               0.000 u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    0.617               0.000 u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702424532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702424532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702424532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.619               0.000 u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    2.619               0.000 u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702424532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.870               0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.870               0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702424532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.434               0.000 clock_50_3  " "    9.434               0.000 clock_50_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702424532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.436               0.000 altera_reserved_tck  " "   15.436               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702424532 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  416.210               0.000 u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  416.210               0.000 u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702424532 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1539702424532 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1539702424532 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 12 synchronizer chains. " "Report Metastability: Found 12 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1539702424595 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1539702424595 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 12 " "Number of Synchronizer Chains Found: 12" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1539702424595 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1539702424595 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1539702424595 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 19.451 ns " "Worst Case Available Settling Time: 19.451 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1539702424595 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1539702424595 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1539702424595 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 7.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1539702424595 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1539702424595 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1539702424595 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1539702424595 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1539702424595 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|nios2_qsys\|cpu\|the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci\|the_HDMI_QSYS_nios2_qsys_cpu_nios2_ocimem\|HDMI_QSYS_nios2_qsys_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci\|HDMI_QSYS_nios2_qsys_cpu_nios2_ocimem:the_HDMI_QSYS_nios2_qsys_cpu_nios2_ocimem\|HDMI_QSYS_nios2_qsys_cpu_ociram_sp_ram_module:HDMI_QSYS_nios2_qsys_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: u0\|nios2_qsys\|cpu\|the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci\|the_HDMI_QSYS_nios2_qsys_cpu_nios2_ocimem\|HDMI_QSYS_nios2_qsys_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: HDMI_QSYS:u0\|HDMI_QSYS_nios2_qsys:nios2_qsys\|HDMI_QSYS_nios2_qsys_cpu:cpu\|HDMI_QSYS_nios2_qsys_cpu_nios2_oci:the_HDMI_QSYS_nios2_qsys_cpu_nios2_oci\|HDMI_QSYS_nios2_qsys_cpu_nios2_ocimem:the_HDMI_QSYS_nios2_qsys_cpu_nios2_ocimem\|HDMI_QSYS_nios2_qsys_cpu_ociram_sp_ram_module:HDMI_QSYS_nios2_qsys_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1539702425063 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1539702425063 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1539702425063 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1539702425063 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1539702425063 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1539702425063 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1539702425063 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk " "Cell: u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1539702425063 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1539702425063 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk " "Cell: u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1539702425063 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1539702425063 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1539702425219 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.283 " "Worst-case setup slack is 3.283" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702425297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702425297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.283               0.000 u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    3.283               0.000 u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702425297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.539               0.000 clock_50_3  " "    3.539               0.000 clock_50_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702425297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.034               0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   13.034               0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702425297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.428               0.000 altera_reserved_tck  " "   14.428               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702425297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  830.739               0.000 u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  830.739               0.000 u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702425297 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1539702425297 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.088 " "Worst-case hold slack is 0.088" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702425375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702425375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.088               0.000 u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    0.088               0.000 u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702425375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.093               0.000 clock_50_3  " "    0.093               0.000 clock_50_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702425375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.122               0.000 altera_reserved_tck  " "    0.122               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702425375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.147               0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702425375 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.169               0.000 u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.169               0.000 u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702425375 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1539702425375 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.200 " "Worst-case recovery slack is 16.200" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702425390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702425390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.200               0.000 altera_reserved_tck  " "   16.200               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702425390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.249               0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   16.249               0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702425390 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.123               0.000 clock_50_3  " "   17.123               0.000 clock_50_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702425390 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1539702425390 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.368 " "Worst-case removal slack is 0.368" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702425421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702425421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.368               0.000 altera_reserved_tck  " "    0.368               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702425421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.515               0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.515               0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702425421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.742               0.000 clock_50_3  " "    0.742               0.000 clock_50_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702425421 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1539702425421 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.617 " "Worst-case minimum pulse width slack is 0.617" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702425421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702425421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.617               0.000 u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\]  " "    0.617               0.000 u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|fpll_0\|fpll\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702425421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702425421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702425421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.610               0.000 u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk  " "    2.610               0.000 u_vpg\|u_pll\|pll_inst\|altera_pll_i\|cyclonev_pll\|counter\[0\].output_counter\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702425421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.873               0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    8.873               0.000 u0\|pll_sys\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702425421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.434               0.000 clock_50_3  " "    9.434               0.000 clock_50_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702425421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.427               0.000 altera_reserved_tck  " "   15.427               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702425421 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  416.204               0.000 u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "  416.204               0.000 u_sys_pll\|sys_pll_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1539702425421 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1539702425421 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "Timing Analyzer" 0 -1 1539702425421 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 12 synchronizer chains. " "Report Metastability: Found 12 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1539702425485 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1539702425485 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 12 " "Number of Synchronizer Chains Found: 12" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1539702425485 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1539702425485 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.500" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1539702425485 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 19.481 ns " "Worst Case Available Settling Time: 19.481 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1539702425485 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1539702425485 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1539702425485 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 2.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1539702425485 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1539702425485 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1539702425485 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1539702425485 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1539702427872 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1539702427872 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1251 " "Peak virtual memory: 1251 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1539702428028 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 16 17:07:08 2018 " "Processing ended: Tue Oct 16 17:07:08 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1539702428028 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1539702428028 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1539702428028 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1539702428028 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 227 s " "Quartus Prime Full Compilation was successful. 0 errors, 227 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1539702428932 ""}
