EESchema-LIBRARY Version 2.3  Date: 21-02-2013 11:13:20
#encoding utf-8
#
# AM3358BZCZ100
#
DEF AM3358BZCZ100 U 0 10 Y Y 4 F N
F0 "U" 2300 400 60 H V C CNN
F1 "AM3358BZCZ100" 2300 300 60 H V C CNN
F2 "ZCZ324" 2300 240 60 H I C CNN
F3 "~" 0 0 60 H V C CNN
$FPLIST
 ZCZ324
$ENDFPLIST
DRAW
X VSS A1 0 0 300 R 59 59 1 1 W
X VDD_MPU_MON A2 0 -100 300 R 59 59 1 1 W
X RESERVED A3 0 -200 300 R 59 59 1 1 O
X RTC_XTALOUT A4 0 -300 300 R 59 59 1 1 O
X VSS_RTC A5 0 -400 300 R 59 59 1 1 W
X RTC_XTALIN A6 0 -500 300 R 59 59 1 1 I
X AIN3 A7 0 -600 300 R 59 59 1 1 U
X AIN6 A8 0 -700 300 R 59 59 1 1 U
X VREFN A9 0 -800 300 R 59 59 1 1 W
X DDR_A5 B1 0 -900 300 R 59 59 1 1 O
X DDR_WEN B2 0 -1000 300 R 59 59 1 1 B
X DDR_BA2 B3 0 -1100 300 R 59 59 1 1 B
X RTC_KALDO_ENN B4 0 -1200 300 R 59 59 1 1 B
X RTC_PWRONRSTN B5 0 -1300 300 R 59 59 1 1 B
X AIN0 B6 0 -1400 300 R 59 59 1 1 U
X AIN2 B7 0 -1500 300 R 59 59 1 1 U
X AIN5 B8 0 -1600 300 R 59 59 1 1 U
X VREFP B9 0 -1700 300 R 59 59 1 1 W
X DDR_A9 C1 0 -1800 300 R 59 59 1 1 O
X DDR_A4 C2 0 -1900 300 R 59 59 1 1 O
X DDR_A3 C3 0 -2000 300 R 59 59 1 1 O
X DDR_BA0 C4 0 -2100 300 R 59 59 1 1 O
X EXT_WAKEUP C5 0 -2200 300 R 59 59 1 1 I
X PMIC_POWER_EN C6 0 -2300 300 R 59 59 1 1 O
X AIN1 C7 0 -2400 300 R 59 59 1 1 U
X AIN4 C8 0 -2500 300 R 59 59 1 1 U
X AIN7 C9 0 -2600 300 R 59 59 1 1 U
X DDR_CKN D1 0 -2700 300 R 59 59 1 1 O
X DDR_CK D2 0 -2800 300 R 59 59 1 1 O
X DDR_A15 D3 0 -2900 300 R 59 59 1 1 O
X DDR_A8 D4 0 -3000 300 R 59 59 1 1 O
X DDR_A6 D5 0 -3100 300 R 59 59 1 1 O
X CAP_VDD_RTC D6 0 -3200 300 R 59 59 1 1 U
X VDDS_RTC D7 0 -3300 300 R 59 59 1 1 W
X VDDA_ADC D8 0 -3400 300 R 59 59 1 1 W
X CAP_VDD_SRAM_CORE D9 0 -3500 300 R 59 59 1 1 B
X DDR_BA1 E1 0 -3600 300 R 59 59 1 1 O
X DDR_A7 E2 0 -3700 300 R 59 59 1 1 O
X DDR_A12 E3 0 -3800 300 R 59 59 1 1 O
X DDR_A2 E4 0 -3900 300 R 59 59 1 1 O
X VDDS_DDR E5 4600 -4000 300 L 59 59 1 1 W
X VDDS E6 4600 -3900 300 L 59 59 1 1 W
X VDDS_PLL_DDR E7 4600 -3800 300 L 59 59 1 1 W
X VSSA_ADC E8 4600 -3700 300 L 59 59 1 1 W
X VDDS_SRAM_CORE_BG E9 4600 -3600 300 L 59 59 1 1 W
X DDR_CASN F1 4600 -3500 300 L 59 59 1 1 O
X DDR_A11 F2 4600 -3400 300 L 59 59 1 1 O
X DDR_A0 F3 4600 -3300 300 L 59 59 1 1 O
X DDR_A10 F4 4600 -3200 300 L 59 59 1 1 O
X VDDS_DDR F5 4600 -3100 300 L 59 59 1 1 W
X VDD_CORE F6 4600 -3000 300 L 59 59 1 1 W
X VDD_CORE F7 4600 -2900 300 L 59 59 1 1 W
X VSS F8 4600 -2800 300 L 59 59 1 1 W
X VDDS F9 4600 -2700 300 L 59 59 1 1 W
X DDR_ODT G1 4600 -2600 300 L 59 59 1 1 O
X DDR_RESETN G2 4600 -2500 300 L 59 59 1 1 O
X DDR_CKE G3 4600 -2400 300 L 59 59 1 1 O
X DDR_RASN G4 4600 -2300 300 L 59 59 1 1 O
X VDDS_DDR G5 4600 -2200 300 L 59 59 1 1 W
X VDD_CORE G6 4600 -2100 300 L 59 59 1 1 W
X VDD_CORE G7 4600 -2000 300 L 59 59 1 1 W
X VSS G8 4600 -1900 300 L 59 59 1 1 W
X VSS G9 4600 -1800 300 L 59 59 1 1 W
X DDR_A1 H1 4600 -1700 300 L 59 59 1 1 O
X DDR_CSN0 H2 4600 -1600 300 L 59 59 1 1 O
X DDR_A13 H3 4600 -1500 300 L 59 59 1 1 O
X DDR_A14 H4 4600 -1400 300 L 59 59 1 1 O
X VDDS_DDR H5 4600 -1300 300 L 59 59 1 1 W
X VSS H6 4600 -1200 300 L 59 59 1 1 W
X VSS H7 4600 -1100 300 L 59 59 1 1 W
X VSS H8 4600 -1000 300 L 59 59 1 1 W
X VSS H9 4600 -900 300 L 59 59 1 1 W
X DDR_D8 J1 4600 -800 300 L 59 59 1 1 B
X DDR_DQM1 J2 4600 -700 300 L 59 59 1 1 O
X DDR_VTP J3 4600 -600 300 L 59 59 1 1 I
X DDR_VREF J4 4600 -500 300 L 59 59 1 1 U
X VDDS_DDR J5 4600 -400 300 L 59 59 1 1 W
X VSS J6 4600 -300 300 L 59 59 1 1 W
X VSS J7 4600 -200 300 L 59 59 1 1 W
X VSS J8 4600 -100 300 L 59 59 1 1 W
X VSS J9 4600 0 300 L 59 59 1 1 W
X DDR_D9 K1 0 0 300 R 59 59 2 1 B
X DDR_D10 K2 0 -100 300 R 59 59 2 1 B
X DDR_D11 K3 0 -200 300 R 59 59 2 1 B
X DDR_D12 K4 0 -300 300 R 59 59 2 1 B
X VDDS_DDR K5 0 -400 300 R 59 59 2 1 W
X VDD_CORE K6 0 -500 300 R 59 59 2 1 W
X VSS K7 0 -600 300 R 59 59 2 1 W
X VDD_CORE K8 0 -700 300 R 59 59 2 1 W
X VSS K9 0 -800 300 R 59 59 2 1 W
X DDR_DQS1 L1 0 -900 300 R 59 59 2 1 B
X DDR_DQSN1 L2 0 -1000 300 R 59 59 2 1 B
X DDR_D13 L3 0 -1100 300 R 59 59 2 1 B
X DDR_D14 L4 0 -1200 300 R 59 59 2 1 B
X VDDS_DDR L5 0 -1300 300 R 59 59 2 1 W
X VDD_CORE L6 0 -1400 300 R 59 59 2 1 W
X VDD_CORE L7 0 -1500 300 R 59 59 2 1 W
X VDD_CORE L8 0 -1600 300 R 59 59 2 1 W
X VDD_CORE L9 0 -1700 300 R 59 59 2 1 W
X DDR_D15 M1 0 -1800 300 R 59 59 2 1 B
X DDR_DQM0 M2 0 -1900 300 R 59 59 2 1 O
X DDR_D0 M3 0 -2000 300 R 59 59 2 1 B
X DDR_D1 M4 0 -2100 300 R 59 59 2 1 B
X VPP M5 0 -2200 300 R 59 59 2 1 W
X VSS M6 0 -2300 300 R 59 59 2 1 W
X VSS M7 0 -2400 300 R 59 59 2 1 W
X VSS M8 0 -2500 300 R 59 59 2 1 W
X VSS M9 0 -2600 300 R 59 59 2 1 W
X DDR_D2 N1 0 -2700 300 R 59 59 2 1 B
X DDR_D3 N2 0 -2800 300 R 59 59 2 1 B
X DDR_D4 N3 0 -2900 300 R 59 59 2 1 B
X DDR_D5 N4 0 -3000 300 R 59 59 2 1 B
X VDDSHV6 N5 0 -3100 300 R 59 59 2 1 W
X VDDS N6 0 -3200 300 R 59 59 2 1 W
X VSS N7 0 -3300 300 R 59 59 2 1 W
X VDD_CORE N8 0 -3400 300 R 59 59 2 1 W
X VDD_CORE N9 0 -3500 300 R 59 59 2 1 W
X DDR_DQS0 P1 0 -3600 300 R 59 59 2 1 B
X DDR_DQSN0 P2 0 -3700 300 R 59 59 2 1 B
X DDR_D6 P3 0 -3800 300 R 59 59 2 1 B
X DDR_D7 P4 0 -3900 300 R 59 59 2 1 B
X VDDSHV6 P5 3600 -4000 300 L 59 59 2 1 W
X VDDSHV6 P6 3600 -3900 300 L 59 59 2 1 W
X VDDSHV1 P7 3600 -3800 300 L 59 59 2 1 W
X VDDSHV1 P8 3600 -3700 300 L 59 59 2 1 W
X VDDS P9 3600 -3600 300 L 59 59 2 1 W
X LCD_DATA0 R1 3600 -3500 300 L 59 59 2 1 B
X LCD_DATA1 R2 3600 -3400 300 L 59 59 2 1 B
X LCD_DATA2 R3 3600 -3300 300 L 59 59 2 1 B
X LCD_DATA3 R4 3600 -3200 300 L 59 59 2 1 B
X LCD_HSYNC R5 3600 -3100 300 L 59 59 2 1 B
X LCD_AC_BIAS_EN R6 3600 -3000 300 L 59 59 2 1 B
X GPMC_ADVN_ALE R7 3600 -2900 300 L 59 59 2 1 B
X GPMC_AD2 R8 3600 -2800 300 L 59 59 2 1 B
X GPMC_AD6 R9 3600 -2700 300 L 59 59 2 1 B
X LCD_DATA4 T1 3600 -2600 300 L 59 59 2 1 B
X LCD_DATA5 T2 3600 -2500 300 L 59 59 2 1 B
X LCD_DATA6 T3 3600 -2400 300 L 59 59 2 1 B
X LCD_DATA7 T4 3600 -2300 300 L 59 59 2 1 B
X LCD_DATA15 T5 3600 -2200 300 L 59 59 2 1 B
X GPMC_BEN0_CLE T6 3600 -2100 300 L 59 59 2 1 B
X GPMC_OEN_REN T7 3600 -2000 300 L 59 59 2 1 B
X GPMC_AD3 T8 3600 -1900 300 L 59 59 2 1 B
X GPMC_AD7 T9 3600 -1800 300 L 59 59 2 1 B
X LCD_DATA8 U1 3600 -1700 300 L 59 59 2 1 B
X LCD_DATA9 U2 3600 -1600 300 L 59 59 2 1 B
X LCD_DATA10 U3 3600 -1500 300 L 59 59 2 1 B
X LCD_DATA11 U4 3600 -1400 300 L 59 59 2 1 B
X LCD_VSYNC U5 3600 -1300 300 L 59 59 2 1 B
X GPMC_WEN U6 3600 -1200 300 L 59 59 2 1 B
X GPMC_AD0 U7 3600 -1100 300 L 59 59 2 1 B
X GPMC_AD4 U8 3600 -1000 300 L 59 59 2 1 B
X GPMC_CSN1 U9 3600 -900 300 L 59 59 2 1 B
X VSS V1 3600 -800 300 L 59 59 2 1 W
X LCD_DATA12 V2 3600 -700 300 L 59 59 2 1 B
X LCD_DATA13 V3 3600 -600 300 L 59 59 2 1 B
X LCD_DATA14 V4 3600 -500 300 L 59 59 2 1 B
X LCD_PCLK V5 3600 -400 300 L 59 59 2 1 B
X GPMC_CSN0 V6 3600 -300 300 L 59 59 2 1 B
X GPMC_AD1 V7 3600 -200 300 L 59 59 2 1 B
X GPMC_AD5 V8 3600 -100 300 L 59 59 2 1 B
X GPMC_CSN2 V9 3600 0 300 L 59 59 2 1 B
X WARMRSTN A10 0 0 300 R 59 59 3 1 B
X TCO A11 0 -100 300 R 59 59 3 1 O
X TCK A12 0 -200 300 R 59 59 3 1 I
X MCASP0_ACLKX A13 0 -300 300 R 59 59 3 1 B
X MCASP0_AHCLKX A14 0 -400 300 R 59 59 3 1 B
X XDMA_EVENT_INTR0 A15 0 -500 300 R 59 59 3 1 B
X SPI0_CS0 A16 0 -600 300 R 59 59 3 1 B
X SPI0_SCLK A17 0 -700 300 R 59 59 3 1 B
X VSS A18 0 -800 300 R 59 59 3 1 W
X TRSTN B10 0 -900 300 R 59 59 3 1 I
X TDI B11 0 -1000 300 R 59 59 3 1 I
X MCASP0_ACLKR B12 0 -1100 300 R 59 59 3 1 B
X MCASP0_FSX B13 0 -1200 300 R 59 59 3 1 B
X EMU1 B14 0 -1300 300 R 59 59 3 1 B
X PWRONRSTN B15 0 -1400 300 R 59 59 3 1 I
X SPI0_D1 B16 0 -1500 300 R 59 59 3 1 B
X SPI0_D0 B17 0 -1600 300 R 59 59 3 1 B
X EXTINTN B18 0 -1700 300 R 59 59 3 1 I
X CAP_VBB_MPU C10 0 -1800 300 R 59 59 3 1 U
X TMS C11 0 -1900 300 R 59 59 3 1 I
X MCASP0_AHCLKR C12 0 -2000 300 R 59 59 3 1 B
X MCASP0_FSR C13 0 -2100 300 R 59 59 3 1 B
X EMU0 C14 0 -2200 300 R 59 59 3 1 B
X SPI0_CS1 C15 0 -2300 300 R 59 59 3 1 B
X I2C0_SCL C16 0 -2400 300 R 59 59 3 1 B
X I2C0_SDA C17 0 -2500 300 R 59 59 3 1 B
X ECAP0_IN_PWM0_OUT C18 0 -2600 300 R 59 59 3 1 B
X VDDS_SRAM_MPU_BB D10 0 -2700 300 R 59 59 3 1 B
X CAP_VDD_SRAM_MPU D11 0 -2800 300 R 59 59 3 1 B
X MCASP0_AXR0 D12 0 -2900 300 R 59 59 3 1 B
X MCASP0_AXR1 D13 0 -3000 300 R 59 59 3 1 B
X XDMA_EVENT_INTR1 D14 0 -3100 300 R 59 59 3 1 B
X UART1_TXD D15 0 -3200 300 R 59 59 3 1 B
X UART1_RXD D16 0 -3300 300 R 59 59 3 1 B
X UART1_RTSN D17 0 -3400 300 R 59 59 3 1 B
X UART1_CTSN D18 0 -3500 300 R 59 59 3 1 B
X VDDSHV6 E10 0 -3600 300 R 59 59 3 1 W
X VDDSHV6 E11 0 -3700 300 R 59 59 3 1 W
X VDDSHV6 E12 0 -3800 300 R 59 59 3 1 W
X VDDSHV6 E13 0 -3900 300 R 59 59 3 1 W
X VDDS E14 4200 -4000 300 L 59 59 3 1 W
X UART0_RXD E15 4200 -3900 300 L 59 59 3 1 B
X UART0_TXD E16 4200 -3800 300 L 59 59 3 1 B
X UART0_RTSN E17 4200 -3700 300 L 59 59 3 1 B
X UART0_CTSN E18 4200 -3600 300 L 59 59 3 1 B
X VDD_MPU F10 4200 -3500 300 L 59 59 3 1 W
X VDD_MPU F11 4200 -3400 300 L 59 59 3 1 W
X VDD_MPU F12 4200 -3300 300 L 59 59 3 1 W
X VDD_MPU F13 4200 -3200 300 L 59 59 3 1 W
X VDDSHV6 F14 4200 -3100 300 L 59 59 3 1 W
X USB1_DRVVBUS F15 4200 -3000 300 L 59 59 3 1 B
X USB0_DRVVBUS F16 4200 -2900 300 L 59 59 3 1 B
X MMC0_DAT3 F17 4200 -2800 300 L 59 59 3 1 B
X MMC0_DAT2 F18 4200 -2700 300 L 59 59 3 1 B
X VDD_CORE G10 4200 -2600 300 L 59 59 3 1 W
X VSS G11 4200 -2500 300 L 59 59 3 1 W
X VSS G12 4200 -2400 300 L 59 59 3 1 W
X VDD_MPU G13 4200 -2300 300 L 59 59 3 1 W
X VDDSHV6 G14 4200 -2200 300 L 59 59 3 1 W
X MMC0_DAT1 G15 4200 -2100 300 L 59 59 3 1 B
X MMC0_DAT0 G16 4200 -2000 300 L 59 59 3 1 B
X MMC0_CLK G17 4200 -1900 300 L 59 59 3 1 B
X MMC0_CMD G18 4200 -1800 300 L 59 59 3 1 B
X VSS H10 4200 -1700 300 L 59 59 3 1 W
X VDD_CORE H11 4200 -1600 300 L 59 59 3 1 W
X VSS H12 4200 -1500 300 L 59 59 3 1 W
X VDD_MPU H13 4200 -1400 300 L 59 59 3 1 W
X VDDSHV4 H14 4200 -1300 300 L 59 59 3 1 W
X VDDS_PLL_MPU H15 4200 -1200 300 L 59 59 3 1 W
X MII1_COL H16 4200 -1100 300 L 59 59 3 1 B
X MII1_CRS H17 4200 -1000 300 L 59 59 3 1 B
X RMII1_REF_CLK H18 4200 -900 300 L 59 59 3 1 B
X VSS J10 4200 -800 300 L 59 59 3 1 W
X VSS J11 4200 -700 300 L 59 59 3 1 W
X VDD_CORE J12 4200 -600 300 L 59 59 3 1 W
X VDD_MPU J13 4200 -500 300 L 59 59 3 1 W
X VDDSHV4 J14 4200 -400 300 L 59 59 3 1 W
X MII1_RX_ER J15 4200 -300 300 L 59 59 3 1 B
X MII1_TX_EN J16 4200 -200 300 L 59 59 3 1 B
X MII1_RX_DV J17 4200 -100 300 L 59 59 3 1 B
X MII1_TXD3 J18 4200 0 300 L 59 59 3 1 B
X VSS K10 0 0 300 R 59 59 4 1 W
X VSS K11 0 -100 300 R 59 59 4 1 W
X VDD_CORE K12 0 -200 300 R 59 59 4 1 W
X VDDS K13 0 -300 300 R 59 59 4 1 W
X VDDSHV5 K14 0 -400 300 R 59 59 4 1 W
X MII1_TXD2 K15 0 -500 300 R 59 59 4 1 B
X MII1_TXD1 K16 0 -600 300 R 59 59 4 1 B
X MII1_TXD0 K17 0 -700 300 R 59 59 4 1 B
X MII1_TX_CLK K18 0 -800 300 R 59 59 4 1 B
X VSS L10 0 -900 300 R 59 59 4 1 W
X VSS L11 0 -1000 300 R 59 59 4 1 W
X VSS L12 0 -1100 300 R 59 59 4 1 W
X VSS L13 0 -1200 300 R 59 59 4 1 W
X VDDSHV5 L14 0 -1300 300 R 59 59 4 1 W
X MII1_RXD1 L15 0 -1400 300 R 59 59 4 1 B
X MII1_RXD2 L16 0 -1500 300 R 59 59 4 1 B
X MII1_RXD3 L17 0 -1600 300 R 59 59 4 1 B
X MII1_RX_CLK L18 0 -1700 300 R 59 59 4 1 B
X VSS M10 0 -1800 300 R 59 59 4 1 W
X VDD_CORE M11 0 -1900 300 R 59 59 4 1 W
X VSS M12 0 -2000 300 R 59 59 4 1 W
X VDD_CORE M13 0 -2100 300 R 59 59 4 1 W
X VSSA_USB M14 0 -2200 300 R 59 59 4 1 W
X USB0_CE M15 0 -2300 300 R 59 59 4 1 B
X MII1_RXD0 M16 0 -2400 300 R 59 59 4 1 B
X MDIO M17 0 -2500 300 R 59 59 4 1 B
X MDC M18 0 -2600 300 R 59 59 4 1 B
X VSS N10 0 -2700 300 R 59 59 4 1 W
X VSS N11 0 -2800 300 R 59 59 4 1 W
X VDD_CORE N12 0 -2900 300 R 59 59 4 1 W
X VDD_CORE N13 0 -3000 300 R 59 59 4 1 W
X VSSA_USB N14 0 -3100 300 R 59 59 4 1 W
X VDDA3P3V_USB0 N15 0 -3200 300 R 59 59 4 1 W
X VDDA1P8V_USB0 N16 0 -3300 300 R 59 59 4 1 W
X USB0_DP N17 0 -3400 300 R 59 59 4 1 B
X USB0_DM N18 0 -3500 300 R 59 59 4 1 B
X VDDSHV2 P10 0 -3600 300 R 59 59 4 1 W
X VDDSHV2 P11 0 -3700 300 R 59 59 4 1 W
X VDDSHV3 P12 0 -3800 300 R 59 59 4 1 W
X VDDSHV3 P13 0 -3900 300 R 59 59 4 1 W
X VDDS P14 4200 -4000 300 L 59 59 4 1 W
X USB0_VBUS P15 4200 -3900 300 L 59 59 4 1 B
X USB0_ID P16 4200 -3800 300 L 59 59 4 1 B
X USB1_ID P17 4200 -3700 300 L 59 59 4 1 B
X USB1_CE P18 4200 -3600 300 L 59 59 4 1 B
X VDDS_PLL_CORE_LCD R10 4200 -3500 300 L 59 59 4 1 W
X VDDS_OSC R11 4200 -3400 300 L 59 59 4 1 W
X GPMC_AD13 R12 4200 -3300 300 L 59 59 4 1 B
X GPMC_A0 R13 4200 -3200 300 L 59 59 4 1 B
X GPMC_A4 R14 4200 -3100 300 L 59 59 4 1 B
X VDDA3P3V_USB1 R15 4200 -3000 300 L 59 59 4 1 W
X VDDA1P8V_USB1 R16 4200 -2900 300 L 59 59 4 1 W
X USB1_DP R17 4200 -2800 300 L 59 59 4 1 B
X USB1_DM R18 4200 -2700 300 L 59 59 4 1 B
X GPMC_AD9 T10 4200 -2600 300 L 59 59 4 1 B
X GPMC_AD10 T11 4200 -2500 300 L 59 59 4 1 B
X GPMC_AD12 T12 4200 -2400 300 L 59 59 4 1 B
X GPMC_CSN3 T13 4200 -2300 300 L 59 59 4 1 B
X GPMC_A3 T14 4200 -2200 300 L 59 59 4 1 B
X GPMC_A7 T15 4200 -2100 300 L 59 59 4 1 B
X GPMC_A10 T16 4200 -2000 300 L 59 59 4 1 B
X GPMC_WAIT0 T17 4200 -1900 300 L 59 59 4 1 B
X USB1_VBUS T18 4200 -1800 300 L 59 59 4 1 B
X GPMC_AD8 U10 4200 -1700 300 L 59 59 4 1 B
X XTALOUT U11 4200 -1600 300 L 59 59 4 1 O
X GPMC_AD11 U12 4200 -1500 300 L 59 59 4 1 B
X GPMC_AD15 U13 4200 -1400 300 L 59 59 4 1 B
X GPMC_A2 U14 4200 -1300 300 L 59 59 4 1 B
X GPMC_A6 U15 4200 -1200 300 L 59 59 4 1 B
X GPMC_A9 U16 4200 -1100 300 L 59 59 4 1 B
X GPMC_WPN U17 4200 -1000 300 L 59 59 4 1 B
X GPMC_BEN1 U18 4200 -900 300 L 59 59 4 1 B
X XTALIN V10 4200 -800 300 L 59 59 4 1 I
X VSS_OSC V11 4200 -700 300 L 59 59 4 1 W
X GPMC_CLK V12 4200 -600 300 L 59 59 4 1 B
X GPMC_AD14 V13 4200 -500 300 L 59 59 4 1 B
X GPMC_A1 V14 4200 -400 300 L 59 59 4 1 B
X GPMC_A5 V15 4200 -300 300 L 59 59 4 1 B
X GPMC_A8 V16 4200 -200 300 L 59 59 4 1 B
X GPMC_A11 V17 4200 -100 300 L 59 59 4 1 B
X VSS V18 4200 0 300 L 59 59 4 1 W
P 2 1 1 5 300 200 300 -4200 N
P 2 1 1 5 300 -4200 4300 -4200 N
P 2 1 1 5 4300 -4200 4300 200 N
P 2 1 1 5 4300 200 300 200 N
P 2 2 1 5 300 200 300 -4200 N
P 2 2 1 5 300 -4200 3300 -4200 N
P 2 2 1 5 3300 -4200 3300 200 N
P 2 2 1 5 3300 200 300 200 N
P 2 3 1 5 300 200 300 -4200 N
P 2 3 1 5 300 -4200 3900 -4200 N
P 2 3 1 5 3900 -4200 3900 200 N
P 2 3 1 5 3900 200 300 200 N
P 2 4 1 5 300 200 300 -4200 N
P 2 4 1 5 300 -4200 3900 -4200 N
P 2 4 1 5 3900 -4200 3900 200 N
P 2 4 1 5 3900 200 300 200 N
ENDDRAW
ENDDEF



#
#End Library
