
ubuntu-preinstalled/sg_zone:     file format elf32-littlearm


Disassembly of section .init:

00000850 <.init>:
 850:	push	{r3, lr}
 854:	bl	ed0 <set_scsi_pt_cdb@plt+0x558>
 858:	pop	{r3, pc}

Disassembly of section .plt:

0000085c <get_scsi_pt_os_err@plt-0x14>:
 85c:	push	{lr}		; (str lr, [sp, #-4]!)
 860:	ldr	lr, [pc, #4]	; 86c <get_scsi_pt_os_err@plt-0x4>
 864:	add	lr, pc, lr
 868:	ldr	pc, [lr, #8]!
 86c:	andeq	r1, r1, r4, lsl #14

00000870 <get_scsi_pt_os_err@plt>:
 870:	add	ip, pc, #0, 12
 874:	add	ip, ip, #69632	; 0x11000
 878:	ldr	pc, [ip, #1796]!	; 0x704

0000087c <__cxa_finalize@plt>:
 87c:	add	ip, pc, #0, 12
 880:	add	ip, ip, #69632	; 0x11000
 884:	ldr	pc, [ip, #1788]!	; 0x6fc

00000888 <construct_scsi_pt_obj@plt>:
 888:	add	ip, pc, #0, 12
 88c:	add	ip, ip, #69632	; 0x11000
 890:	ldr	pc, [ip, #1780]!	; 0x6f4

00000894 <sg_cmds_close_device@plt>:
 894:	add	ip, pc, #0, 12
 898:	add	ip, ip, #69632	; 0x11000
 89c:	ldr	pc, [ip, #1772]!	; 0x6ec

000008a0 <__stack_chk_fail@plt>:
 8a0:	add	ip, pc, #0, 12
 8a4:	add	ip, ip, #69632	; 0x11000
 8a8:	ldr	pc, [ip, #1764]!	; 0x6e4

000008ac <pr2serr@plt>:
 8ac:	add	ip, pc, #0, 12
 8b0:	add	ip, ip, #69632	; 0x11000
 8b4:	ldr	pc, [ip, #1756]!	; 0x6dc

000008b8 <__libc_start_main@plt>:
 8b8:	add	ip, pc, #0, 12
 8bc:	add	ip, ip, #69632	; 0x11000
 8c0:	ldr	pc, [ip, #1748]!	; 0x6d4

000008c4 <__gmon_start__@plt>:
 8c4:	add	ip, pc, #0, 12
 8c8:	add	ip, ip, #69632	; 0x11000
 8cc:	ldr	pc, [ip, #1740]!	; 0x6cc

000008d0 <getopt_long@plt>:
 8d0:	add	ip, pc, #0, 12
 8d4:	add	ip, ip, #69632	; 0x11000
 8d8:	ldr	pc, [ip, #1732]!	; 0x6c4

000008dc <sg_if_can2stderr@plt>:
 8dc:	add	ip, pc, #0, 12
 8e0:	add	ip, ip, #69632	; 0x11000
 8e4:	ldr	pc, [ip, #1724]!	; 0x6bc

000008e8 <do_scsi_pt@plt>:
 8e8:	add	ip, pc, #0, 12
 8ec:	add	ip, ip, #69632	; 0x11000
 8f0:	ldr	pc, [ip, #1716]!	; 0x6b4

000008f4 <destruct_scsi_pt_obj@plt>:
 8f4:	add	ip, pc, #0, 12
 8f8:	add	ip, ip, #69632	; 0x11000
 8fc:	ldr	pc, [ip, #1708]!	; 0x6ac

00000900 <sg_get_llnum@plt>:
 900:	add	ip, pc, #0, 12
 904:	add	ip, ip, #69632	; 0x11000
 908:	ldr	pc, [ip, #1700]!	; 0x6a4

0000090c <sg_convert_errno@plt>:
 90c:	add	ip, pc, #0, 12
 910:	add	ip, ip, #69632	; 0x11000
 914:	ldr	pc, [ip, #1692]!	; 0x69c

00000918 <set_scsi_pt_sense@plt>:
 918:	add	ip, pc, #0, 12
 91c:	add	ip, ip, #69632	; 0x11000
 920:	ldr	pc, [ip, #1684]!	; 0x694

00000924 <safe_strerror@plt>:
 924:	add	ip, pc, #0, 12
 928:	add	ip, ip, #69632	; 0x11000
 92c:	ldr	pc, [ip, #1676]!	; 0x68c

00000930 <sg_cmds_process_resp@plt>:
 930:	add	ip, pc, #0, 12
 934:	add	ip, ip, #69632	; 0x11000
 938:	ldr	pc, [ip, #1668]!	; 0x684

0000093c <sg_get_opcode_sa_name@plt>:
 93c:	add	ip, pc, #0, 12
 940:	add	ip, ip, #69632	; 0x11000
 944:	ldr	pc, [ip, #1660]!	; 0x67c

00000948 <sg_get_category_sense_str@plt>:
 948:	add	ip, pc, #0, 12
 94c:	add	ip, ip, #69632	; 0x11000
 950:	ldr	pc, [ip, #1652]!	; 0x674

00000954 <sg_get_num@plt>:
 954:	add	ip, pc, #0, 12
 958:	add	ip, ip, #69632	; 0x11000
 95c:	ldr	pc, [ip, #1644]!	; 0x66c

00000960 <sg_cmds_open_device@plt>:
 960:	add	ip, pc, #0, 12
 964:	add	ip, ip, #69632	; 0x11000
 968:	ldr	pc, [ip, #1636]!	; 0x664

0000096c <abort@plt>:
 96c:	add	ip, pc, #0, 12
 970:	add	ip, ip, #69632	; 0x11000
 974:	ldr	pc, [ip, #1628]!	; 0x65c

00000978 <set_scsi_pt_cdb@plt>:
 978:	add	ip, pc, #0, 12
 97c:	add	ip, ip, #69632	; 0x11000
 980:	ldr	pc, [ip, #1620]!	; 0x654

Disassembly of section .text:

00000984 <.text>:
 984:	svcmi	0x00f0e92d
 988:			; <UNDEFINED> instruction: 0xf8df4607
 98c:	pkhtbmi	r0, r8, r8, asr #8
 990:	ldrbne	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
 994:	ldrbtmi	fp, [r8], #-189	; 0xffffff43
 998:	ldrbcc	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
 99c:	ldcge	6, cr2, [r0], {-0}
 9a0:	strvs	lr, [lr], -sp, asr #19
 9a4:	strls	r4, [r6], #-1147	; 0xfffffb85
 9a8:			; <UNDEFINED> instruction: 0x96074635
 9ac:	stmib	sp, {r1, r4, r5, r7, r9, sl, lr}^
 9b0:	ldrtmi	r6, [r1], r9, lsl #12
 9b4:	strvs	lr, [fp], -sp, asr #19
 9b8:			; <UNDEFINED> instruction: 0x960d46b3
 9bc:	stmdapl	r1, {r2, r3, r4, r9, sl, lr}^
 9c0:	strtcs	pc, [ip], #-2271	; 0xfffff721
 9c4:	teqls	fp, r9, lsl #16
 9c8:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
 9cc:	strtne	pc, [r4], #-2271	; 0xfffff721
 9d0:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
 9d4:	blls	1a4dfc <set_scsi_pt_cdb@plt+0x1a4484>
 9d8:	ldrtmi	r4, [r8], -r1, asr #12
 9dc:			; <UNDEFINED> instruction: 0xf8cd9205
 9e0:	movwls	fp, #64	; 0x40
 9e4:			; <UNDEFINED> instruction: 0xf7ff4623
 9e8:	mcrrne	15, 7, lr, r1, cr4
 9ec:	addhi	pc, r5, r0
 9f0:	teqeq	pc, r0, lsr #3	; <UNPREDICTABLE>
 9f4:	ldmdbcs	fp!, {r0, r2, r9, fp, ip, pc}
 9f8:	ldm	pc, {r4, r5, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
 9fc:	svcvs	0x0059f001
 a00:	svcvs	0x004a6f6f
 a04:	svcvs	0x006f6f6f
 a08:	svcvs	0x006f6f6f
 a0c:	svcvs	0x006f6f6f
 a10:	svcvs	0x0043476f
 a14:	svcvs	0x006f406f
 a18:	svcvs	0x006f6f6f
 a1c:	svcvs	0x006f6f6f
 a20:	svcvs	0x00226f47
 a24:	stmdbpl	pc!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, ip}^	; <UNPREDICTABLE>
 a28:	svcvs	0x006f6f6f
 a2c:	svcvs	0x003c6f6f
 a30:	svcvs	0x006f6f6f
 a34:	svcvs	0x006f366f
 a38:	strcs	r2, [r2, #-1391]	; 0xfffffa91
 a3c:	beq	7cb80 <set_scsi_pt_cdb@plt+0x7c208>
 a40:	strcs	lr, [r1, #-1993]	; 0xfffff837
 a44:	strb	r4, [r6, r9, lsr #13]
 a48:	stmibmi	fp!, {r3, r8, r9, fp, ip, pc}^
 a4c:	ldmdapl	r9, {r0, r2, r9, ip, pc}^
 a50:			; <UNDEFINED> instruction: 0xf7ff6808
 a54:	mcrrne	15, 5, lr, sl, cr6
 a58:	svclt	0x00084606
 a5c:	svccc	0x00fff1b0
 a60:			; <UNDEFINED> instruction: 0xf0009a05
 a64:	tstls	pc, r7, asr #2
 a68:	blls	1fa944 <set_scsi_pt_cdb@plt+0x1f9fcc>
 a6c:	movwls	r3, #29441	; 0x7301
 a70:	movwls	r2, #41729	; 0xa301
 a74:	movwcs	lr, #6063	; 0x17af
 a78:	movwls	r2, #46339	; 0xb503
 a7c:	movwcs	lr, #6059	; 0x17ab
 a80:	str	r9, [r8, r9, lsl #6]!
 a84:	ldrcs	r2, [r0, #-769]	; 0xfffffcff
 a88:	str	r9, [r4, ip, lsl #6]!
 a8c:	movwls	r2, #54017	; 0xd301
 a90:	blls	23a91c <set_scsi_pt_cdb@plt+0x239fa4>
 a94:	andls	r4, r5, #216, 18	; 0x360000
 a98:	stmdavs	r8, {r0, r3, r4, r6, fp, ip, lr}
 a9c:	svc	0x005af7ff
 aa0:			; <UNDEFINED> instruction: 0xf5b09a05
 aa4:			; <UNDEFINED> instruction: 0xf0803f80
 aa8:	addlt	r8, r3, #-1073741814	; 0xc000000a
 aac:	ldr	r9, [r2, lr, lsl #6]
 ab0:	strcs	r4, [r0], #-2258	; 0xfffff72e
 ab4:			; <UNDEFINED> instruction: 0xf7ff4478
 ab8:	ldmmi	r1, {r1, r3, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}^
 abc:			; <UNDEFINED> instruction: 0xf7ff4478
 ac0:	bmi	ff43c6a0 <set_scsi_pt_cdb@plt+0xff43bd28>
 ac4:	ldrbtmi	r4, [sl], #-3016	; 0xfffff438
 ac8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
 acc:	subsmi	r9, sl, fp, lsr fp
 ad0:	orrhi	pc, r0, r0, asr #32
 ad4:	eorslt	r4, sp, r0, lsr #12
 ad8:	svchi	0x00f0e8bd
 adc:	stmiami	sl, {r0, r9, sl, lr}^
 ae0:	ldrbtmi	r2, [r8], #-1025	; 0xfffffbff
 ae4:	mcr	7, 7, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
 ae8:	ldrbtmi	r4, [r8], #-2248	; 0xfffff738
 aec:	mrc	7, 6, APSR_nzcv, cr14, cr15, {7}
 af0:	ldrbtmi	r4, [r8], #-2247	; 0xfffff739
 af4:	mrc	7, 6, APSR_nzcv, cr10, cr15, {7}
 af8:	blmi	ff1baa8c <set_scsi_pt_cdb@plt+0xff1ba114>
 afc:	bls	212314 <set_scsi_pt_cdb@plt+0x21199c>
 b00:	andlt	pc, r3, r2, asr r8	; <UNPREDICTABLE>
 b04:	ldrdne	pc, [r0], -fp
 b08:	vrshr.s64	d20, d25, #64
 b0c:	movwcs	r8, #143	; 0x8f
 b10:	blls	2a572c <set_scsi_pt_cdb@plt+0x2a4db4>
 b14:			; <UNDEFINED> instruction: 0xf0002b00
 b18:	blls	260e30 <set_scsi_pt_cdb@plt+0x2604b8>
 b1c:			; <UNDEFINED> instruction: 0xf0402b00
 b20:	blls	2e0dc0 <set_scsi_pt_cdb@plt+0x2e0448>
 b24:	streq	lr, [sl, -r9, lsl #22]
 b28:	blls	311bac <set_scsi_pt_cdb@plt+0x311234>
 b2c:	svccs	0x0001441f
 b30:	sbchi	pc, r6, r0, asr #32
 b34:	blcs	27750 <set_scsi_pt_cdb@plt+0x26dd8>
 b38:	adchi	pc, r5, r0
 b3c:			; <UNDEFINED> instruction: 0x901cf8dd
 b40:	blmi	fed48f48 <set_scsi_pt_cdb@plt+0xfed485d0>
 b44:	ldrbtmi	r9, [fp], #-2053	; 0xfffff7fb
 b48:			; <UNDEFINED> instruction: 0xf853464a
 b4c:			; <UNDEFINED> instruction: 0xf7ffa025
 b50:			; <UNDEFINED> instruction: 0xf1b0ef08
 b54:	vmlal.s8	q8, d0, d0
 b58:	bmi	fec20e04 <set_scsi_pt_cdb@plt+0xfec2048c>
 b5c:	stmdbls	pc, {r0, r1, r4, r5, r9, fp, ip, sp, pc}	; <UNPREDICTABLE>
 b60:	stmdbeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}^
 b64:	tstls	r1, #2046820352	; 0x7a000000
 b68:	blx	fe07f5b6 <set_scsi_pt_cdb@plt+0xfe07ec3e>
 b6c:			; <UNDEFINED> instruction: 0xc018f8dd
 b70:			; <UNDEFINED> instruction: 0xf8cdca0f
 b74:	cdpls	0, 0, cr11, cr14, cr0, {2}
 b78:	andeq	lr, pc, r9, lsl #17
 b7c:	mrc2	10, 4, pc, cr6, cr6, {4}	; <UNPREDICTABLE>
 b80:			; <UNDEFINED> instruction: 0x0003e8bc
 b84:			; <UNDEFINED> instruction: 0xf8ad9b0d
 b88:			; <UNDEFINED> instruction: 0xf88de058
 b8c:			; <UNDEFINED> instruction: 0xf8cd504d
 b90:			; <UNDEFINED> instruction: 0xf8cd004e
 b94:	qaddlt	r1, r2, fp
 b98:	subsvc	pc, sl, sp, lsl #17
 b9c:	cdpge	3, 2, cr2, cr7, cr0, {2}
 ba0:			; <UNDEFINED> instruction: 0xf04f4629
 ba4:			; <UNDEFINED> instruction: 0x209432ff
 ba8:			; <UNDEFINED> instruction: 0xf7ff9600
 bac:	blls	1fc6d4 <set_scsi_pt_cdb@plt+0x1fbd5c>
 bb0:			; <UNDEFINED> instruction: 0xf0402b00
 bb4:			; <UNDEFINED> instruction: 0xf7ff80ab
 bb8:	strmi	lr, [r5], -r8, ror #28
 bbc:			; <UNDEFINED> instruction: 0xf0002800
 bc0:	ldfged	f0, [r7], {11}
 bc4:	andscs	r4, r0, #76546048	; 0x4900000
 bc8:	mrc	7, 6, APSR_nzcv, cr6, cr15, {7}
 bcc:	subcs	r4, r0, #34603008	; 0x2100000
 bd0:			; <UNDEFINED> instruction: 0xf7ff4628
 bd4:	svcls	0x0007eea2
 bd8:			; <UNDEFINED> instruction: 0x4641223c
 bdc:	ldrtmi	r4, [fp], -r8, lsr #12
 be0:	mcr	7, 4, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
 be4:	movwcs	r9, #2310	; 0x906
 be8:	strls	r9, [r2, -r0, lsl #8]
 bec:	tstcs	r1, r3, lsl #2
 bf0:	stmibmi	fp, {r0, r8, ip, pc}
 bf4:			; <UNDEFINED> instruction: 0x46024479
 bf8:			; <UNDEFINED> instruction: 0xf7ff4628
 bfc:	mcrrne	14, 9, lr, r3, cr10
 c00:	sbchi	pc, sp, r0
 c04:			; <UNDEFINED> instruction: 0xf0003002
 c08:			; <UNDEFINED> instruction: 0x46288097
 c0c:	mrc	7, 3, APSR_nzcv, cr2, cr15, {7}
 c10:			; <UNDEFINED> instruction: 0xf7ff4640
 c14:	stmdacs	r0, {r6, r9, sl, fp, sp, lr, pc}
 c18:	sbchi	pc, lr, r0, asr #5
 c1c:	blls	1c9c24 <set_scsi_pt_cdb@plt+0x1c92ac>
 c20:	subsle	r2, fp, r0, lsl #22
 c24:	svclt	0x00b82c00
 c28:	strb	r2, [sl, -r3, ror #8]
 c2c:	eorcc	pc, r1, r8, asr r8	; <UNPREDICTABLE>
 c30:	adcsmi	r1, sl, #18944	; 0x4a00
 c34:	andcs	pc, r0, fp, asr #17
 c38:			; <UNDEFINED> instruction: 0xf6bf9305
 c3c:	ldclmi	15, cr10, [r9], #-424	; 0xfffffe58
 c40:			; <UNDEFINED> instruction: 0xf858447c
 c44:	strtmi	r1, [r0], -r2, lsr #32
 c48:	mrc	7, 1, APSR_nzcv, cr0, cr15, {7}
 c4c:	ldrdcs	pc, [r0], -fp
 c50:			; <UNDEFINED> instruction: 0xf8cb3201
 c54:	adcsmi	r2, sl, #0
 c58:	ldmdami	r3!, {r0, r1, r4, r5, r6, r7, r8, r9, fp, ip, lr, pc}^
 c5c:	ldrbtmi	r2, [r8], #-1025	; 0xfffffbff
 c60:	mcr	7, 1, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
 c64:	ldrbtmi	r4, [r8], #-2161	; 0xfffff78f
 c68:	mcr	7, 1, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
 c6c:	ldmdami	r0!, {r0, r3, r5, r8, r9, sl, sp, lr, pc}^
 c70:			; <UNDEFINED> instruction: 0xf7ff4478
 c74:	stmdbmi	pc!, {r2, r3, r4, r9, sl, fp, sp, lr, pc}^	; <UNPREDICTABLE>
 c78:	stmdami	pc!, {sl, sp}^	; <UNPREDICTABLE>
 c7c:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
 c80:	mrc	7, 0, APSR_nzcv, cr4, cr15, {7}
 c84:	stmdami	sp!, {r0, r2, r3, r4, r8, r9, sl, sp, lr, pc}^
 c88:	ldrbtmi	r4, [r8], #-1596	; 0xfffff9c4
 c8c:	mcr	7, 0, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
 c90:	ldrbtmi	r4, [r8], #-2155	; 0xfffff795
 c94:	mcr	7, 0, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
 c98:	ldrbtmi	r4, [r8], #-2154	; 0xfffff796
 c9c:	mcr	7, 0, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
 ca0:	blls	27a8e4 <set_scsi_pt_cdb@plt+0x279f6c>
 ca4:			; <UNDEFINED> instruction: 0xf43f2b00
 ca8:			; <UNDEFINED> instruction: 0xe7e4af3c
 cac:			; <UNDEFINED> instruction: 0xf1c8464b
 cb0:	blcs	2cb8 <set_scsi_pt_cdb@plt+0x2340>
 cb4:	strbmi	sp, [r0], -r9, ror #2
 cb8:	mcr	7, 1, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
 cbc:	str	r4, [lr, r4, lsl #12]!
 cc0:	ldrcs	r4, [pc], #-2145	; cc8 <set_scsi_pt_cdb@plt+0x350>
 cc4:			; <UNDEFINED> instruction: 0xf7ff4478
 cc8:	stmdami	r0!, {r1, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}^
 ccc:			; <UNDEFINED> instruction: 0xf7ff4478
 cd0:	ldmdami	pc, {r1, r2, r3, r5, r6, r7, r8, sl, fp, sp, lr, pc}^	; <UNPREDICTABLE>
 cd4:			; <UNDEFINED> instruction: 0xf7ff4478
 cd8:	ldrbt	lr, [r2], sl, ror #27
 cdc:			; <UNDEFINED> instruction: 0x4621485d
 ce0:			; <UNDEFINED> instruction: 0xf7ff4478
 ce4:	stmdacs	r0, {r2, r3, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
 ce8:	ldmdami	fp, {r2, r3, r4, r7, r8, ip, lr, pc}^
 cec:			; <UNDEFINED> instruction: 0xf7ff4478
 cf0:			; <UNDEFINED> instruction: 0xe797edde
 cf4:	strcs	r4, [r1], #-2137	; 0xfffff7a7
 cf8:			; <UNDEFINED> instruction: 0xf7ff4478
 cfc:	usat	lr, #0, r8, asr #27
 d00:	strcs	r4, [r1], #-2135	; 0xfffff7a9
 d04:			; <UNDEFINED> instruction: 0xf7ff4478
 d08:			; <UNDEFINED> instruction: 0xe6daedd2
 d0c:			; <UNDEFINED> instruction: 0x46314855
 d10:			; <UNDEFINED> instruction: 0x46cb4d55
 d14:	smlsdxcs	r0, r8, r4, r4
 d18:	stcl	7, cr15, [r8, #1020]	; 0x3fc
 d1c:			; <UNDEFINED> instruction: 0xf81b447d
 d20:	strcc	r1, [r1, -r1, lsl #22]
 d24:			; <UNDEFINED> instruction: 0xf7ff4628
 d28:	svccs	0x0010edc2
 d2c:	stmdami	pc, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^	; <UNPREDICTABLE>
 d30:			; <UNDEFINED> instruction: 0xf7ff4478
 d34:			; <UNDEFINED> instruction: 0xe73eedbc
 d38:			; <UNDEFINED> instruction: 0xf1a49c10
 d3c:	blcs	41994 <set_scsi_pt_cdb@plt+0x4101c>
 d40:	svcge	0x0063f67f
 d44:			; <UNDEFINED> instruction: 0xf7ff4628
 d48:	stccs	13, cr14, [r0], {214}	; 0xd6
 d4c:	svcge	0x0060f43f
 d50:	eorle	r2, fp, r9, lsl #24
 d54:	cmpcs	r0, r2, lsr r6
 d58:	strtmi	r9, [r0], -r7, lsl #22
 d5c:	ldcl	7, cr15, [r4, #1020]!	; 0x3fc
 d60:	ldrtmi	r4, [r2], -r3, asr #16
 d64:	ldrbtmi	r4, [r8], #-1617	; 0xfffff9af
 d68:	stc	7, cr15, [r0, #1020]!	; 0x3fc
 d6c:			; <UNDEFINED> instruction: 0xf7ff4640
 d70:	stmdacs	r0, {r1, r4, r7, r8, sl, fp, sp, lr, pc}
 d74:	svcge	0x0053f6bf
 d78:			; <UNDEFINED> instruction: 0xf7ff4240
 d7c:			; <UNDEFINED> instruction: 0x4601edd4
 d80:	ldrbtmi	r4, [r8], #-2108	; 0xfffff7c4
 d84:	ldc	7, cr15, [r2, #1020]	; 0x3fc
 d88:	strbmi	lr, [r0], -r9, asr #14
 d8c:	stcl	7, cr15, [sl, #1020]	; 0x3fc
 d90:	strmi	r9, [r2], -r5, lsl #18
 d94:	ldrbtmi	r4, [r8], #-2104	; 0xfffff7c8
 d98:	stc	7, cr15, [r8, #1020]	; 0x3fc
 d9c:	strtmi	lr, [r8], -fp, lsl #15
 da0:	stcl	7, cr15, [r6, #-1020]!	; 0xfffffc04
 da4:	ldc	7, cr15, [r2, #1020]!	; 0x3fc
 da8:	strb	r4, [fp, r4, lsl #12]
 dac:			; <UNDEFINED> instruction: 0x46514833
 db0:			; <UNDEFINED> instruction: 0xf7ff4478
 db4:			; <UNDEFINED> instruction: 0xe7d9ed7c
 db8:	strtmi	r4, [r0], -r4, asr #4
 dbc:	ldc	7, cr15, [r2, #1020]!	; 0x3fc
 dc0:	stmdami	pc!, {r0, r9, sl, lr}	; <UNPREDICTABLE>
 dc4:			; <UNDEFINED> instruction: 0xf7ff4478
 dc8:			; <UNDEFINED> instruction: 0x4620ed72
 dcc:	ldc	7, cr15, [lr, #1020]	; 0x3fc
 dd0:	str	r4, [r4, -r4, lsl #12]!
 dd4:	stcl	7, cr15, [r4, #-1020]!	; 0xfffffc04
 dd8:	ldrtmi	r4, [r1], -sl, lsr #16
 ddc:			; <UNDEFINED> instruction: 0xf7ff4478
 de0:	ldr	lr, [r7, r6, ror #26]!
 de4:	ldrdeq	r1, [r1], -r6
 de8:	andeq	r0, r0, r4, ror r0
 dec:	andeq	r1, r1, r0, ror #12
 df0:	andeq	r0, r0, r4, lsl r6
 df4:	muleq	r1, sl, r5
 df8:	andeq	r0, r0, ip, lsl #1
 dfc:	andeq	r0, r0, r0, lsl #11
 e00:	andeq	r0, r0, r4, lsr #12
 e04:	andeq	r1, r1, r6, lsr #9
 e08:	andeq	r0, r0, sl, lsl r9
 e0c:	andeq	r0, r0, sl, asr #10
 e10:	andeq	r0, r0, lr, ror #11
 e14:	andeq	r0, r0, r8, ror r0
 e18:	ldrdeq	r1, [r1], -sl
 e1c:	andeq	r0, r0, ip, lsr fp
 e20:	andeq	r0, r0, ip, asr #18
 e24:	andeq	r0, r0, r0, ror #15
 e28:	ldrdeq	r0, [r0], -r6
 e2c:	andeq	r0, r0, sl, ror r4
 e30:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 e34:	strdeq	r0, [r0], -r8
 e38:	andeq	r0, r0, r6, lsl #16
 e3c:	andeq	r0, r0, lr, asr r8
 e40:	andeq	r0, r0, r2, lsr #7
 e44:	andeq	r0, r0, r6, asr #8
 e48:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 e4c:	andeq	r0, r0, r8, ror #6
 e50:	andeq	r0, r0, ip, lsl #8
 e54:			; <UNDEFINED> instruction: 0x000008b4
 e58:			; <UNDEFINED> instruction: 0x000008bc
 e5c:	andeq	r0, r0, r4, ror #13
 e60:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
 e64:	andeq	r0, r0, r0, lsl #16
 e68:	andeq	r0, r0, r8, lsl #16
 e6c:	andeq	r0, r0, ip, asr #15
 e70:	andeq	r0, r0, sl, lsl #16
 e74:	strdeq	r0, [r0], -lr
 e78:	andeq	r0, r0, sl, ror #14
 e7c:	andeq	r0, r0, r4, lsr #15
 e80:			; <UNDEFINED> instruction: 0x000007bc
 e84:	andeq	r0, r0, r0, asr r7
 e88:	bleq	3cfcc <set_scsi_pt_cdb@plt+0x3c654>
 e8c:	cdpeq	0, 0, cr15, cr0, cr15, {2}
 e90:	strbtmi	fp, [sl], -r2, lsl #24
 e94:	strlt	fp, [r1], #-1028	; 0xfffffbfc
 e98:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
 e9c:	ldrmi	sl, [sl], #776	; 0x308
 ea0:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
 ea4:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
 ea8:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
 eac:			; <UNDEFINED> instruction: 0xf85a4b06
 eb0:	stmdami	r6, {r0, r1, ip, sp}
 eb4:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
 eb8:	ldcl	7, cr15, [lr], #1020	; 0x3fc
 ebc:	ldcl	7, cr15, [r6, #-1020]	; 0xfffffc04
 ec0:	strheq	r1, [r1], -r0
 ec4:	andeq	r0, r0, r8, rrx
 ec8:	andeq	r0, r0, r0, lsl #1
 ecc:	andeq	r0, r0, r4, lsl #1
 ed0:	ldr	r3, [pc, #20]	; eec <set_scsi_pt_cdb@plt+0x574>
 ed4:	ldr	r2, [pc, #20]	; ef0 <set_scsi_pt_cdb@plt+0x578>
 ed8:	add	r3, pc, r3
 edc:	ldr	r2, [r3, r2]
 ee0:	cmp	r2, #0
 ee4:	bxeq	lr
 ee8:	b	8c4 <__gmon_start__@plt>
 eec:	muleq	r1, r0, r0
 ef0:	andeq	r0, r0, ip, ror r0
 ef4:	blmi	1d2f14 <set_scsi_pt_cdb@plt+0x1d259c>
 ef8:	bmi	1d20e0 <set_scsi_pt_cdb@plt+0x1d1768>
 efc:	addmi	r4, r3, #2063597568	; 0x7b000000
 f00:	andle	r4, r3, sl, ror r4
 f04:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
 f08:	ldrmi	fp, [r8, -r3, lsl #2]
 f0c:	svclt	0x00004770
 f10:	ldrdeq	r1, [r1], -ip
 f14:	ldrdeq	r1, [r1], -r8
 f18:	andeq	r1, r1, ip, rrx
 f1c:	andeq	r0, r0, r0, ror r0
 f20:	stmdbmi	r9, {r3, fp, lr}
 f24:	bmi	25210c <set_scsi_pt_cdb@plt+0x251794>
 f28:	bne	252114 <set_scsi_pt_cdb@plt+0x25179c>
 f2c:	svceq	0x00cb447a
 f30:			; <UNDEFINED> instruction: 0x01a1eb03
 f34:	andle	r1, r3, r9, asr #32
 f38:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
 f3c:	ldrmi	fp, [r8, -r3, lsl #2]
 f40:	svclt	0x00004770
 f44:			; <UNDEFINED> instruction: 0x000111b0
 f48:	andeq	r1, r1, ip, lsr #3
 f4c:	andeq	r1, r1, r0, asr #32
 f50:	andeq	r0, r0, r8, lsl #1
 f54:	blmi	2ae37c <set_scsi_pt_cdb@plt+0x2ada04>
 f58:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
 f5c:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
 f60:	blmi	26f514 <set_scsi_pt_cdb@plt+0x26eb9c>
 f64:	ldrdlt	r5, [r3, -r3]!
 f68:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
 f6c:			; <UNDEFINED> instruction: 0xf7ff6818
 f70:			; <UNDEFINED> instruction: 0xf7ffec86
 f74:	blmi	1c0e78 <set_scsi_pt_cdb@plt+0x1c0500>
 f78:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
 f7c:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
 f80:	andeq	r1, r1, sl, ror r1
 f84:	andeq	r1, r1, r0, lsl r0
 f88:	andeq	r0, r0, ip, rrx
 f8c:	muleq	r1, r6, r0
 f90:	andeq	r1, r1, sl, asr r1
 f94:	svclt	0x0000e7c4
 f98:	mvnsmi	lr, #737280	; 0xb4000
 f9c:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
 fa0:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
 fa4:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
 fa8:	mrrc	7, 15, pc, r2, cr15	; <UNPREDICTABLE>
 fac:	blne	1d921a8 <set_scsi_pt_cdb@plt+0x1d91830>
 fb0:	strhle	r1, [sl], -r6
 fb4:	strcs	r3, [r0], #-3332	; 0xfffff2fc
 fb8:	svccc	0x0004f855
 fbc:	strbmi	r3, [sl], -r1, lsl #8
 fc0:	ldrtmi	r4, [r8], -r1, asr #12
 fc4:	adcmi	r4, r6, #152, 14	; 0x2600000
 fc8:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
 fcc:	svclt	0x000083f8
 fd0:	andeq	r0, r1, r6, ror lr
 fd4:	andeq	r0, r1, ip, ror #28
 fd8:	svclt	0x00004770

Disassembly of section .fini:

00000fdc <.fini>:
 fdc:	push	{r3, lr}
 fe0:	pop	{r3, pc}
