set ::env(PROJECT_NAME) simple_pic
set ::env(DESIGN_TOP) simple_pic
set ::env(DESIGN_DIR) RTL_Benchmark/Verilog/OpenCores_designs/simple_pic/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/Verilog/OpenCores_designs/simple_pic/rtl/simple_pic.v
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) controller
