# four_bit_adder_verilog
# 4-Bit Adder using Verilog

## Description
This project implements a 4-bit adder using Verilog HDL.

## Features
- RTL design of 4-bit adder
- Simulation using testbench
- Carry-out and overflow behavior verified

## Tools Used
- Verilog
- Icarus Verilog (EDA Playground)

## Author
Nayasa Seth
