<html><body><samp><pre>
<!@TC:1651685453>
#Build: Synplify Pro (R) Q-2020.03L-SP1, Build 182R, Oct 29 2020
#install: C:\lscc\diamond\3.12\synpbase
#OS: Windows 8 6.2
#Hostname: DAYALAN1

# Wed May  4 19:30:53 2022

#Implementation: impl1


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: DAYALAN1

Implementation : impl1
<a name=compilerReport1></a>Synopsys HDL Compiler, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @</a>

@N: : <!@TM:1651685455> | Running in 64-bit mode 
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: C:\lscc\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: DAYALAN1

Implementation : impl1
<a name=compilerReport2></a>Synopsys Verilog Compiler, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @</a>

@N: : <!@TM:1651685455> | Running in 64-bit mode 
@N:<a href="@N:CG1349:@XP_HELP">CG1349</a> : <!@TM:1651685455> | Running Verilog Compiler in System Verilog mode 

@N:<a href="@N:CG1350:@XP_HELP">CG1350</a> : <!@TM:1651685455> | Running Verilog Compiler in Multiple File Compilation Unit mode 

@I::"C:\lscc\diamond\3.12\synpbase\lib\lucent\xp2.v" (library work)
@I::"C:\lscc\diamond\3.12\synpbase\lib\lucent\pmi_def.v" (library work)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\diamond\3.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\Structures.v" (library work)
@I::"C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\UART_wrapper.v" (library work)
@I::"C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\Registers.v" (library work)
@I::"C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\Control.v" (library work)
@I::"C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\UART_Packets.v" (library work)
@I::"C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\UART.v" (library work)
Verilog syntax check successful!
File C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\UART_Packets.v changed - recompiling
Error reading file dependency information in file C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\impl1\synwork\layer0.fdep@N: CG364 :"C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\Structures.v":1:8:1:17|Synthesizing module Structures in library work.
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\UART_wrapper.v:10:0:10:6:@N:CG364:@XP_MSG">UART_wrapper.v(10)</a><!@TM:1651685455> | Synthesizing module work_C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\Structures.v_unit in library work.
Selecting top level module UART_wrapper
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\UART.v:19:7:19:11:@N:CG364:@XP_MSG">UART.v(19)</a><!@TM:1651685455> | Synthesizing module UART in library work.
Running optimization stage 1 on UART .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\UART_Packets.v:19:7:19:19:@N:CG364:@XP_MSG">UART_Packets.v(19)</a><!@TM:1651685455> | Synthesizing module UART_Packets in library work.
<a name=error3></a><font color=red>@E:<a href="@E:CS153:@XP_HELP">CS153</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\UART_Packets.v:163:31:163:32:@E:CS153:@XP_MSG">UART_Packets.v(163)</a><!@TM:1651685455> | Can't mix blocking and non-blocking assignments to a variable</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\Structures.v:18:13:18:16:@W:CG133:@XP_MSG">Structures.v(18)</a><!@TM:1651685455> | Object opRxStream.SoP is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\Structures.v:19:13:19:16:@W:CG133:@XP_MSG">Structures.v(19)</a><!@TM:1651685455> | Object opRxStream.EoP is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\UART_Packets.v:33:9:33:15:@W:CG133:@XP_MSG">UART_Packets.v(33)</a><!@TM:1651685455> | Object rx_src is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\UART_Packets.v:34:9:34:16:@W:CG133:@XP_MSG">UART_Packets.v(34)</a><!@TM:1651685455> | Object rx_dest is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on UART_Packets .......
<font color=#A52A2A>@W:<a href="@W:CL169:@XP_HELP">CL169</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\UART_Packets.v:91:0:91:6:@W:CL169:@XP_MSG">UART_Packets.v(91)</a><!@TM:1651685455> | Pruning unused register tx_len2[7:0]. Make sure that there are no unused intermediate registers.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\Control.v:3:7:3:14:@N:CG364:@XP_MSG">Control.v(3)</a><!@TM:1651685455> | Synthesizing module Control in library work.
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\Structures.v:19:13:19:16:@W:CG133:@XP_MSG">Structures.v(19)</a><!@TM:1651685455> | Object opTxPkt.EoP is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on Control .......
<font color=#A52A2A>@W:<a href="@W:CL271:@XP_HELP">CL271</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\Control.v:40:0:40:6:@W:CL271:@XP_MSG">Control.v(40)</a><!@TM:1651685455> | Pruning unused bits 7 to 0 of rd_data[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\Registers.v:9:7:9:16:@N:CG364:@XP_MSG">Registers.v(9)</a><!@TM:1651685455> | Synthesizing module Registers in library work.
Running optimization stage 1 on Registers .......
@N:<a href="@N:CG364:@XP_HELP">CG364</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\UART_wrapper.v:12:7:12:19:@N:CG364:@XP_MSG">UART_wrapper.v(12)</a><!@TM:1651685455> | Synthesizing module UART_wrapper in library work.
<font color=#A52A2A>@W:<a href="@W:CG360:@XP_HELP">CG360</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\UART_wrapper.v:16:9:16:13:@W:CG360:@XP_MSG">UART_wrapper.v(16)</a><!@TM:1651685455> | Removing wire opRx, as there is no assignment to it.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\Structures.v:5:14:5:24:@W:CG133:@XP_MSG">Structures.v(5)</a><!@TM:1651685455> | Object RdRegisters.ClockTicks is declared but not assigned. Either assign a value or remove the declaration.</font>
<font color=#A52A2A>@W:<a href="@W:CG133:@XP_HELP">CG133</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\Structures.v:6:14:6:21:@W:CG133:@XP_MSG">Structures.v(6)</a><!@TM:1651685455> | Object RdRegisters.Buttons is declared but not assigned. Either assign a value or remove the declaration.</font>
Running optimization stage 1 on UART_wrapper .......
<font color=#A52A2A>@W:<a href="@W:CL318:@XP_HELP">CL318</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\UART_wrapper.v:16:9:16:13:@W:CL318:@XP_MSG">UART_wrapper.v(16)</a><!@TM:1651685455> | *Output opRx has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.</font>
Error reading file dependency information in file C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\impl1\synwork\layer0.fdepRunning optimization stage 2 on UART_wrapper .......
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\Structures.v:5:14:5:24:@A:CL153:@XP_MSG">Structures.v(5)</a><!@TM:1651685455> | *Unassigned bits of RdRegisters.ClockTicks[31:0] are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\Structures.v:6:14:6:21:@A:CL153:@XP_MSG">Structures.v(6)</a><!@TM:1651685455> | *Unassigned bits of RdRegisters.Buttons[3:0] are referenced and tied to 0 -- simulation mismatch possible.
Running optimization stage 2 on Registers .......
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\Registers.v:17:22:17:30:@W:CL246:@XP_MSG">Registers.v(17)</a><!@TM:1651685455> | Input port bits 31 to 8 of ipWrData[31:0] are unused. Assign logic for all port bits or change the input port size.</font>
Running optimization stage 2 on Control .......
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\Control.v:40:0:40:6:@N:CL189:@XP_MSG">Control.v(40)</a><!@TM:1651685455> | Register bit opTxPkt.Length[0] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\Control.v:40:0:40:6:@N:CL189:@XP_MSG">Control.v(40)</a><!@TM:1651685455> | Register bit opTxPkt.Length[1] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\Control.v:40:0:40:6:@N:CL189:@XP_MSG">Control.v(40)</a><!@TM:1651685455> | Register bit opTxPkt.Length[2] is always 1.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\Control.v:40:0:40:6:@N:CL189:@XP_MSG">Control.v(40)</a><!@TM:1651685455> | Register bit opTxPkt.Length[3] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\Control.v:40:0:40:6:@N:CL189:@XP_MSG">Control.v(40)</a><!@TM:1651685455> | Register bit opTxPkt.Length[4] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\Control.v:40:0:40:6:@N:CL189:@XP_MSG">Control.v(40)</a><!@TM:1651685455> | Register bit opTxPkt.Length[5] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\Control.v:40:0:40:6:@N:CL189:@XP_MSG">Control.v(40)</a><!@TM:1651685455> | Register bit opTxPkt.Length[6] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\Control.v:40:0:40:6:@N:CL189:@XP_MSG">Control.v(40)</a><!@TM:1651685455> | Register bit opTxPkt.Length[7] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\Control.v:40:0:40:6:@N:CL189:@XP_MSG">Control.v(40)</a><!@TM:1651685455> | Register bit rd_byte_cnt[3] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\Control.v:40:0:40:6:@W:CL260:@XP_MSG">Control.v(40)</a><!@TM:1651685455> | Pruning register bit 3 of rd_byte_cnt[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\Control.v:40:0:40:6:@N:CL201:@XP_MSG">Control.v(40)</a><!@TM:1651685455> | Trying to extract state machine for register state.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\Control.v:40:0:40:6:@N:CL189:@XP_MSG">Control.v(40)</a><!@TM:1651685455> | Register bit state[2] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\Control.v:40:0:40:6:@N:CL189:@XP_MSG">Control.v(40)</a><!@TM:1651685455> | Register bit state[3] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\Control.v:40:0:40:6:@N:CL189:@XP_MSG">Control.v(40)</a><!@TM:1651685455> | Register bit state[4] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\Control.v:40:0:40:6:@N:CL189:@XP_MSG">Control.v(40)</a><!@TM:1651685455> | Register bit state[5] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\Control.v:40:0:40:6:@N:CL189:@XP_MSG">Control.v(40)</a><!@TM:1651685455> | Register bit state[6] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\Control.v:40:0:40:6:@N:CL189:@XP_MSG">Control.v(40)</a><!@TM:1651685455> | Register bit state[7] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\Control.v:40:0:40:6:@N:CL189:@XP_MSG">Control.v(40)</a><!@TM:1651685455> | Register bit state[8] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\Control.v:40:0:40:6:@N:CL189:@XP_MSG">Control.v(40)</a><!@TM:1651685455> | Register bit state[9] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\Control.v:40:0:40:6:@N:CL189:@XP_MSG">Control.v(40)</a><!@TM:1651685455> | Register bit state[10] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\Control.v:40:0:40:6:@N:CL189:@XP_MSG">Control.v(40)</a><!@TM:1651685455> | Register bit state[11] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\Control.v:40:0:40:6:@N:CL189:@XP_MSG">Control.v(40)</a><!@TM:1651685455> | Register bit state[12] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\Control.v:40:0:40:6:@N:CL189:@XP_MSG">Control.v(40)</a><!@TM:1651685455> | Register bit state[13] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\Control.v:40:0:40:6:@N:CL189:@XP_MSG">Control.v(40)</a><!@TM:1651685455> | Register bit state[14] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\Control.v:40:0:40:6:@N:CL189:@XP_MSG">Control.v(40)</a><!@TM:1651685455> | Register bit state[15] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\Control.v:40:0:40:6:@N:CL189:@XP_MSG">Control.v(40)</a><!@TM:1651685455> | Register bit state[16] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\Control.v:40:0:40:6:@N:CL189:@XP_MSG">Control.v(40)</a><!@TM:1651685455> | Register bit state[17] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\Control.v:40:0:40:6:@N:CL189:@XP_MSG">Control.v(40)</a><!@TM:1651685455> | Register bit state[18] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\Control.v:40:0:40:6:@N:CL189:@XP_MSG">Control.v(40)</a><!@TM:1651685455> | Register bit state[19] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\Control.v:40:0:40:6:@N:CL189:@XP_MSG">Control.v(40)</a><!@TM:1651685455> | Register bit state[20] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\Control.v:40:0:40:6:@N:CL189:@XP_MSG">Control.v(40)</a><!@TM:1651685455> | Register bit state[21] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\Control.v:40:0:40:6:@N:CL189:@XP_MSG">Control.v(40)</a><!@TM:1651685455> | Register bit state[22] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\Control.v:40:0:40:6:@N:CL189:@XP_MSG">Control.v(40)</a><!@TM:1651685455> | Register bit state[23] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\Control.v:40:0:40:6:@N:CL189:@XP_MSG">Control.v(40)</a><!@TM:1651685455> | Register bit state[24] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\Control.v:40:0:40:6:@N:CL189:@XP_MSG">Control.v(40)</a><!@TM:1651685455> | Register bit state[25] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\Control.v:40:0:40:6:@N:CL189:@XP_MSG">Control.v(40)</a><!@TM:1651685455> | Register bit state[26] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\Control.v:40:0:40:6:@N:CL189:@XP_MSG">Control.v(40)</a><!@TM:1651685455> | Register bit state[27] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\Control.v:40:0:40:6:@N:CL189:@XP_MSG">Control.v(40)</a><!@TM:1651685455> | Register bit state[28] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\Control.v:40:0:40:6:@N:CL189:@XP_MSG">Control.v(40)</a><!@TM:1651685455> | Register bit state[29] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\Control.v:40:0:40:6:@N:CL189:@XP_MSG">Control.v(40)</a><!@TM:1651685455> | Register bit state[30] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\Control.v:40:0:40:6:@N:CL189:@XP_MSG">Control.v(40)</a><!@TM:1651685455> | Register bit state[31] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\Control.v:40:0:40:6:@W:CL279:@XP_MSG">Control.v(40)</a><!@TM:1651685455> | Pruning register bits 31 to 2 of state[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
<font color=#A52A2A>@W:<a href="@W:CL246:@XP_HELP">CL246</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\Control.v:10:22:10:29:@W:CL246:@XP_MSG">Control.v(10)</a><!@TM:1651685455> | Input port bits 10 to 9 of ipRxPkt[34:0] are unused. Assign logic for all port bits or change the input port size.</font>
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\Structures.v:19:13:19:16:@A:CL153:@XP_MSG">Structures.v(19)</a><!@TM:1651685455> | *Unassigned bits of opTxPkt.EoP are referenced and tied to 0 -- simulation mismatch possible.
Running optimization stage 2 on UART_Packets .......
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\UART_Packets.v:91:0:91:6:@N:CL189:@XP_MSG">UART_Packets.v(91)</a><!@TM:1651685455> | Register bit rx_state[1] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\UART_Packets.v:91:0:91:6:@N:CL189:@XP_MSG">UART_Packets.v(91)</a><!@TM:1651685455> | Register bit rx_state[2] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\UART_Packets.v:91:0:91:6:@N:CL189:@XP_MSG">UART_Packets.v(91)</a><!@TM:1651685455> | Register bit rx_state[3] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\UART_Packets.v:91:0:91:6:@N:CL189:@XP_MSG">UART_Packets.v(91)</a><!@TM:1651685455> | Register bit rx_state[4] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\UART_Packets.v:91:0:91:6:@N:CL189:@XP_MSG">UART_Packets.v(91)</a><!@TM:1651685455> | Register bit rx_state[5] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\UART_Packets.v:91:0:91:6:@N:CL189:@XP_MSG">UART_Packets.v(91)</a><!@TM:1651685455> | Register bit rx_state[6] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\UART_Packets.v:91:0:91:6:@N:CL189:@XP_MSG">UART_Packets.v(91)</a><!@TM:1651685455> | Register bit rx_state[7] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\UART_Packets.v:91:0:91:6:@N:CL189:@XP_MSG">UART_Packets.v(91)</a><!@TM:1651685455> | Register bit rx_state[8] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\UART_Packets.v:91:0:91:6:@N:CL189:@XP_MSG">UART_Packets.v(91)</a><!@TM:1651685455> | Register bit rx_state[9] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\UART_Packets.v:91:0:91:6:@N:CL189:@XP_MSG">UART_Packets.v(91)</a><!@TM:1651685455> | Register bit rx_state[10] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\UART_Packets.v:91:0:91:6:@N:CL189:@XP_MSG">UART_Packets.v(91)</a><!@TM:1651685455> | Register bit rx_state[11] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\UART_Packets.v:91:0:91:6:@N:CL189:@XP_MSG">UART_Packets.v(91)</a><!@TM:1651685455> | Register bit rx_state[12] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\UART_Packets.v:91:0:91:6:@N:CL189:@XP_MSG">UART_Packets.v(91)</a><!@TM:1651685455> | Register bit rx_state[13] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\UART_Packets.v:91:0:91:6:@N:CL189:@XP_MSG">UART_Packets.v(91)</a><!@TM:1651685455> | Register bit rx_state[14] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\UART_Packets.v:91:0:91:6:@N:CL189:@XP_MSG">UART_Packets.v(91)</a><!@TM:1651685455> | Register bit rx_state[15] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\UART_Packets.v:91:0:91:6:@N:CL189:@XP_MSG">UART_Packets.v(91)</a><!@TM:1651685455> | Register bit rx_state[16] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\UART_Packets.v:91:0:91:6:@N:CL189:@XP_MSG">UART_Packets.v(91)</a><!@TM:1651685455> | Register bit rx_state[17] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\UART_Packets.v:91:0:91:6:@N:CL189:@XP_MSG">UART_Packets.v(91)</a><!@TM:1651685455> | Register bit rx_state[18] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\UART_Packets.v:91:0:91:6:@N:CL189:@XP_MSG">UART_Packets.v(91)</a><!@TM:1651685455> | Register bit rx_state[19] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\UART_Packets.v:91:0:91:6:@N:CL189:@XP_MSG">UART_Packets.v(91)</a><!@TM:1651685455> | Register bit rx_state[20] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\UART_Packets.v:91:0:91:6:@N:CL189:@XP_MSG">UART_Packets.v(91)</a><!@TM:1651685455> | Register bit rx_state[21] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\UART_Packets.v:91:0:91:6:@N:CL189:@XP_MSG">UART_Packets.v(91)</a><!@TM:1651685455> | Register bit rx_state[22] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\UART_Packets.v:91:0:91:6:@N:CL189:@XP_MSG">UART_Packets.v(91)</a><!@TM:1651685455> | Register bit rx_state[23] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\UART_Packets.v:91:0:91:6:@N:CL189:@XP_MSG">UART_Packets.v(91)</a><!@TM:1651685455> | Register bit rx_state[24] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\UART_Packets.v:91:0:91:6:@N:CL189:@XP_MSG">UART_Packets.v(91)</a><!@TM:1651685455> | Register bit rx_state[25] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\UART_Packets.v:91:0:91:6:@N:CL189:@XP_MSG">UART_Packets.v(91)</a><!@TM:1651685455> | Register bit rx_state[26] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\UART_Packets.v:91:0:91:6:@N:CL189:@XP_MSG">UART_Packets.v(91)</a><!@TM:1651685455> | Register bit rx_state[27] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\UART_Packets.v:91:0:91:6:@N:CL189:@XP_MSG">UART_Packets.v(91)</a><!@TM:1651685455> | Register bit rx_state[28] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\UART_Packets.v:91:0:91:6:@N:CL189:@XP_MSG">UART_Packets.v(91)</a><!@TM:1651685455> | Register bit rx_state[29] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\UART_Packets.v:91:0:91:6:@N:CL189:@XP_MSG">UART_Packets.v(91)</a><!@TM:1651685455> | Register bit rx_state[30] is always 0.
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\UART_Packets.v:91:0:91:6:@N:CL189:@XP_MSG">UART_Packets.v(91)</a><!@TM:1651685455> | Register bit rx_state[31] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL279:@XP_HELP">CL279</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\UART_Packets.v:91:0:91:6:@W:CL279:@XP_MSG">UART_Packets.v(91)</a><!@TM:1651685455> | Pruning register bits 31 to 1 of rx_state[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\UART_Packets.v:91:0:91:6:@N:CL201:@XP_MSG">UART_Packets.v(91)</a><!@TM:1651685455> | Trying to extract state machine for register tx_packet.
Extracted state machine for register tx_packet
State machine has 4 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
   00000000000000000000000000000010
   00000000000000000000000000000011
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\UART_Packets.v:91:0:91:6:@N:CL201:@XP_MSG">UART_Packets.v(91)</a><!@TM:1651685455> | Trying to extract state machine for register rx_packet.
Extracted state machine for register rx_packet
State machine has 4 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
   00000000000000000000000000000010
   00000000000000000000000000000011
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\UART_Packets.v:91:0:91:6:@N:CL201:@XP_MSG">UART_Packets.v(91)</a><!@TM:1651685455> | Trying to extract state machine for register tx_state.
Extracted state machine for register tx_state
State machine has 2 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
<font color=#A52A2A>@W:<a href="@W:CL247:@XP_HELP">CL247</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\UART_Packets.v:23:21:23:31:@W:CL247:@XP_MSG">UART_Packets.v(23)</a><!@TM:1651685455> | Input port bit 9 of ipTxStream[34:0] is unused</font>

@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\Structures.v:18:13:18:16:@A:CL153:@XP_MSG">Structures.v(18)</a><!@TM:1651685455> | *Unassigned bits of opRxStream.SoP are referenced and tied to 0 -- simulation mismatch possible.
@A:<a href="@A:CL153:@XP_HELP">CL153</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\Structures.v:19:13:19:16:@A:CL153:@XP_MSG">Structures.v(19)</a><!@TM:1651685455> | *Unassigned bits of opRxStream.EoP are referenced and tied to 0 -- simulation mismatch possible.
Running optimization stage 2 on UART .......
@N:<a href="@N:CL189:@XP_HELP">CL189</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\UART.v:51:0:51:6:@N:CL189:@XP_MSG">UART.v(51)</a><!@TM:1651685455> | Register bit clk_cnt[9] is always 0.
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\UART.v:51:0:51:6:@W:CL260:@XP_MSG">UART.v(51)</a><!@TM:1651685455> | Pruning register bit 9 of clk_cnt[9:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\UART.v:51:0:51:6:@N:CL201:@XP_MSG">UART.v(51)</a><!@TM:1651685455> | Trying to extract state machine for register rx_state.
Extracted state machine for register rx_state
State machine has 3 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
   00000000000000000000000000000010
@N:<a href="@N:CL201:@XP_HELP">CL201</a> : <a href="C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\UART.v:51:0:51:6:@N:CL201:@XP_MSG">UART.v(51)</a><!@TM:1651685455> | Trying to extract state machine for register tx_state.
Extracted state machine for register tx_state
State machine has 4 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
   00000000000000000000000000000010
   00000000000000000000000000000011

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: C:\Users\Dayalan Nair\Desktop\UCT-FPGA-Course-2022\dnair_practicals\Counter\impl1\synwork\layer0.rt.csv

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Wed May  4 19:30:55 2022

###########################################################]
@END
Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Wed May  4 19:30:55 2022

###########################################################]

</pre></samp></body></html>
