Analysis & Synthesis report for bitcoin_hash
Fri Jun 09 01:40:20 2023
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+-----------------------------------+---------------------------------------------+
; Analysis & Synthesis Status       ; Failed - Fri Jun 09 01:40:20 2023           ;
; Quartus Prime Version             ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                     ; bitcoin_hash                                ;
; Top-level Entity Name             ; bitcoin_hash                                ;
; Family                            ; Arria II GX                                 ;
; Logic utilization                 ; N/A until Partition Merge                   ;
;     Combinational ALUTs           ; N/A until Partition Merge                   ;
;     Memory ALUTs                  ; N/A until Partition Merge                   ;
;     Dedicated logic registers     ; N/A until Partition Merge                   ;
; Total registers                   ; N/A until Partition Merge                   ;
; Total pins                        ; N/A until Partition Merge                   ;
; Total virtual pins                ; N/A until Partition Merge                   ;
; Total block memory bits           ; N/A until Partition Merge                   ;
; DSP block 18-bit elements         ; N/A until Partition Merge                   ;
; Total GXB Receiver Channel PCS    ; N/A until Partition Merge                   ;
; Total GXB Receiver Channel PMA    ; N/A until Partition Merge                   ;
; Total GXB Transmitter Channel PCS ; N/A until Partition Merge                   ;
; Total GXB Transmitter Channel PMA ; N/A until Partition Merge                   ;
; Total PLLs                        ; N/A until Partition Merge                   ;
; Total DLLs                        ; N/A until Partition Merge                   ;
+-----------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; EP2AGX45DF29I5     ;                    ;
; Top-level entity name                                                           ; bitcoin_hash       ; bitcoin_hash       ;
; Family name                                                                     ; Arria II GX        ; Cyclone V          ;
; Verilog Show LMF Mapping Messages                                               ; Off                ;                    ;
; Verilog Version                                                                 ; SystemVerilog_2005 ; Verilog_2001       ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto RAM Block Balancing                                                        ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                               ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 10          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Fri Jun 09 01:40:15 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off bitcoin_hash -c bitcoin_hash
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 10 of the 10 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file tb_bitcoin_hash.sv
    Info (12023): Found entity 1: tb_bitcoin_hash File: C:/Users/jacob/Documents/GitHub/ECE 111/ECE_111_Bitcoin_Miner/bitcoin_hash/tb_bitcoin_hash.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bitcoin_hash.sv
    Info (12023): Found entity 1: bitcoin_hash File: C:/Users/jacob/Documents/GitHub/ECE 111/ECE_111_Bitcoin_Miner/bitcoin_hash/bitcoin_hash.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file simplified_sha256.sv
    Info (12023): Found entity 1: simplified_sha256 File: C:/Users/jacob/Documents/GitHub/ECE 111/ECE_111_Bitcoin_Miner/bitcoin_hash/simplified_sha256.sv Line: 1
Warning (10222): Verilog HDL Parameter Declaration warning at simplified_sha256.sv(34): Parameter Declaration in module "simplified_sha256" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/jacob/Documents/GitHub/ECE 111/ECE_111_Bitcoin_Miner/bitcoin_hash/simplified_sha256.sv Line: 34
Info (12127): Elaborating entity "bitcoin_hash" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at bitcoin_hash.sv(29): object "H_B1" assigned a value but never read File: C:/Users/jacob/Documents/GitHub/ECE 111/ECE_111_Bitcoin_Miner/bitcoin_hash/bitcoin_hash.sv Line: 29
Info (12128): Elaborating entity "simplified_sha256" for hierarchy "simplified_sha256:sha_inst" File: C:/Users/jacob/Documents/GitHub/ECE 111/ECE_111_Bitcoin_Miner/bitcoin_hash/bitcoin_hash.sv Line: 60
Warning (10858): Verilog HDL warning at simplified_sha256.sv(18): object message used but never assigned File: C:/Users/jacob/Documents/GitHub/ECE 111/ECE_111_Bitcoin_Miner/bitcoin_hash/simplified_sha256.sv Line: 18
Warning (10858): Verilog HDL warning at simplified_sha256.sv(22): object j used but never assigned File: C:/Users/jacob/Documents/GitHub/ECE 111/ECE_111_Bitcoin_Miner/bitcoin_hash/simplified_sha256.sv Line: 22
Warning (10858): Verilog HDL warning at simplified_sha256.sv(23): object offset used but never assigned File: C:/Users/jacob/Documents/GitHub/ECE 111/ECE_111_Bitcoin_Miner/bitcoin_hash/simplified_sha256.sv Line: 23
Warning (10858): Verilog HDL warning at simplified_sha256.sv(26): object cur_addr used but never assigned File: C:/Users/jacob/Documents/GitHub/ECE 111/ECE_111_Bitcoin_Miner/bitcoin_hash/simplified_sha256.sv Line: 26
Warning (10858): Verilog HDL warning at simplified_sha256.sv(27): object cur_write_data used but never assigned File: C:/Users/jacob/Documents/GitHub/ECE 111/ECE_111_Bitcoin_Miner/bitcoin_hash/simplified_sha256.sv Line: 27
Warning (10036): Verilog HDL or VHDL warning at simplified_sha256.sv(29): object "tstep" assigned a value but never read File: C:/Users/jacob/Documents/GitHub/ECE 111/ECE_111_Bitcoin_Miner/bitcoin_hash/simplified_sha256.sv Line: 29
Warning (10241): Verilog HDL Function Declaration warning at simplified_sha256.sv(51): function "determine_num_blocks" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function File: C:/Users/jacob/Documents/GitHub/ECE 111/ECE_111_Bitcoin_Miner/bitcoin_hash/simplified_sha256.sv Line: 51
Warning (10230): Verilog HDL assignment warning at simplified_sha256.sv(46): truncated value with size 16 to match size of target (8) File: C:/Users/jacob/Documents/GitHub/ECE 111/ECE_111_Bitcoin_Miner/bitcoin_hash/simplified_sha256.sv Line: 46
Warning (10230): Verilog HDL assignment warning at simplified_sha256.sv(47): truncated value with size 32 to match size of target (8) File: C:/Users/jacob/Documents/GitHub/ECE 111/ECE_111_Bitcoin_Miner/bitcoin_hash/simplified_sha256.sv Line: 47
Warning (10230): Verilog HDL assignment warning at simplified_sha256.sv(131): truncated value with size 32 to match size of target (8) File: C:/Users/jacob/Documents/GitHub/ECE 111/ECE_111_Bitcoin_Miner/bitcoin_hash/simplified_sha256.sv Line: 131
Warning (10242): Verilog HDL Function Declaration warning at simplified_sha256.sv(71): variable "t1" may have a Don't Care value because it may not be assigned a value in every possible path through the statements preceding its use File: C:/Users/jacob/Documents/GitHub/ECE 111/ECE_111_Bitcoin_Miner/bitcoin_hash/simplified_sha256.sv Line: 71
Warning (10230): Verilog HDL assignment warning at simplified_sha256.sv(155): truncated value with size 32 to match size of target (8) File: C:/Users/jacob/Documents/GitHub/ECE 111/ECE_111_Bitcoin_Miner/bitcoin_hash/simplified_sha256.sv Line: 155
Warning (10230): Verilog HDL assignment warning at simplified_sha256.sv(196): truncated value with size 32 to match size of target (16) File: C:/Users/jacob/Documents/GitHub/ECE 111/ECE_111_Bitcoin_Miner/bitcoin_hash/simplified_sha256.sv Line: 196
Warning (10230): Verilog HDL assignment warning at simplified_sha256.sv(199): truncated value with size 32 to match size of target (16) File: C:/Users/jacob/Documents/GitHub/ECE 111/ECE_111_Bitcoin_Miner/bitcoin_hash/simplified_sha256.sv Line: 199
Warning (10230): Verilog HDL assignment warning at simplified_sha256.sv(202): truncated value with size 32 to match size of target (16) File: C:/Users/jacob/Documents/GitHub/ECE 111/ECE_111_Bitcoin_Miner/bitcoin_hash/simplified_sha256.sv Line: 202
Warning (10230): Verilog HDL assignment warning at simplified_sha256.sv(205): truncated value with size 32 to match size of target (16) File: C:/Users/jacob/Documents/GitHub/ECE 111/ECE_111_Bitcoin_Miner/bitcoin_hash/simplified_sha256.sv Line: 205
Warning (10230): Verilog HDL assignment warning at simplified_sha256.sv(208): truncated value with size 32 to match size of target (16) File: C:/Users/jacob/Documents/GitHub/ECE 111/ECE_111_Bitcoin_Miner/bitcoin_hash/simplified_sha256.sv Line: 208
Warning (10230): Verilog HDL assignment warning at simplified_sha256.sv(211): truncated value with size 32 to match size of target (16) File: C:/Users/jacob/Documents/GitHub/ECE 111/ECE_111_Bitcoin_Miner/bitcoin_hash/simplified_sha256.sv Line: 211
Warning (10230): Verilog HDL assignment warning at simplified_sha256.sv(214): truncated value with size 32 to match size of target (16) File: C:/Users/jacob/Documents/GitHub/ECE 111/ECE_111_Bitcoin_Miner/bitcoin_hash/simplified_sha256.sv Line: 214
Warning (10240): Verilog HDL Always Construct warning at simplified_sha256.sv(103): inferring latch(es) for variable "cur_we", which holds its previous value in one or more paths through the always construct File: C:/Users/jacob/Documents/GitHub/ECE 111/ECE_111_Bitcoin_Miner/bitcoin_hash/simplified_sha256.sv Line: 103
Warning (10030): Net "determine_num_blocks[7..0]" at simplified_sha256.sv(51) has no driver or initial value, using a default initial value '0' File: C:/Users/jacob/Documents/GitHub/ECE 111/ECE_111_Bitcoin_Miner/bitcoin_hash/simplified_sha256.sv Line: 51
Warning (10030): Net "sha256_op.t1" at simplified_sha256.sv(61) has no driver or initial value, using a default initial value '0' File: C:/Users/jacob/Documents/GitHub/ECE 111/ECE_111_Bitcoin_Miner/bitcoin_hash/simplified_sha256.sv Line: 61
Warning (10030): Net "j" at simplified_sha256.sv(22) has no driver or initial value, using a default initial value '0' File: C:/Users/jacob/Documents/GitHub/ECE 111/ECE_111_Bitcoin_Miner/bitcoin_hash/simplified_sha256.sv Line: 22
Warning (10030): Net "offset" at simplified_sha256.sv(23) has no driver or initial value, using a default initial value '0' File: C:/Users/jacob/Documents/GitHub/ECE 111/ECE_111_Bitcoin_Miner/bitcoin_hash/simplified_sha256.sv Line: 23
Warning (10030): Net "cur_addr" at simplified_sha256.sv(26) has no driver or initial value, using a default initial value '0' File: C:/Users/jacob/Documents/GitHub/ECE 111/ECE_111_Bitcoin_Miner/bitcoin_hash/simplified_sha256.sv Line: 26
Warning (10030): Net "cur_write_data" at simplified_sha256.sv(27) has no driver or initial value, using a default initial value '0' File: C:/Users/jacob/Documents/GitHub/ECE 111/ECE_111_Bitcoin_Miner/bitcoin_hash/simplified_sha256.sv Line: 27
Info (10041): Inferred latch for "cur_we" at simplified_sha256.sv(103) File: C:/Users/jacob/Documents/GitHub/ECE 111/ECE_111_Bitcoin_Miner/bitcoin_hash/simplified_sha256.sv Line: 103
Error (10028): Can't resolve multiple constant drivers for net "mem_addr[15]" at simplified_sha256.sv(80) File: C:/Users/jacob/Documents/GitHub/ECE 111/ECE_111_Bitcoin_Miner/bitcoin_hash/simplified_sha256.sv Line: 80
Error (10029): Constant driver at simplified_sha256.sv(109) File: C:/Users/jacob/Documents/GitHub/ECE 111/ECE_111_Bitcoin_Miner/bitcoin_hash/simplified_sha256.sv Line: 109
Error (10028): Can't resolve multiple constant drivers for net "mem_addr[14]" at simplified_sha256.sv(80) File: C:/Users/jacob/Documents/GitHub/ECE 111/ECE_111_Bitcoin_Miner/bitcoin_hash/simplified_sha256.sv Line: 80
Error (10028): Can't resolve multiple constant drivers for net "mem_addr[13]" at simplified_sha256.sv(80) File: C:/Users/jacob/Documents/GitHub/ECE 111/ECE_111_Bitcoin_Miner/bitcoin_hash/simplified_sha256.sv Line: 80
Error (10028): Can't resolve multiple constant drivers for net "mem_addr[12]" at simplified_sha256.sv(80) File: C:/Users/jacob/Documents/GitHub/ECE 111/ECE_111_Bitcoin_Miner/bitcoin_hash/simplified_sha256.sv Line: 80
Error (10028): Can't resolve multiple constant drivers for net "mem_addr[11]" at simplified_sha256.sv(80) File: C:/Users/jacob/Documents/GitHub/ECE 111/ECE_111_Bitcoin_Miner/bitcoin_hash/simplified_sha256.sv Line: 80
Error (10028): Can't resolve multiple constant drivers for net "mem_addr[10]" at simplified_sha256.sv(80) File: C:/Users/jacob/Documents/GitHub/ECE 111/ECE_111_Bitcoin_Miner/bitcoin_hash/simplified_sha256.sv Line: 80
Error (10028): Can't resolve multiple constant drivers for net "mem_addr[9]" at simplified_sha256.sv(80) File: C:/Users/jacob/Documents/GitHub/ECE 111/ECE_111_Bitcoin_Miner/bitcoin_hash/simplified_sha256.sv Line: 80
Error (10028): Can't resolve multiple constant drivers for net "mem_addr[8]" at simplified_sha256.sv(80) File: C:/Users/jacob/Documents/GitHub/ECE 111/ECE_111_Bitcoin_Miner/bitcoin_hash/simplified_sha256.sv Line: 80
Error (10028): Can't resolve multiple constant drivers for net "mem_addr[7]" at simplified_sha256.sv(80) File: C:/Users/jacob/Documents/GitHub/ECE 111/ECE_111_Bitcoin_Miner/bitcoin_hash/simplified_sha256.sv Line: 80
Error (10028): Can't resolve multiple constant drivers for net "mem_addr[6]" at simplified_sha256.sv(80) File: C:/Users/jacob/Documents/GitHub/ECE 111/ECE_111_Bitcoin_Miner/bitcoin_hash/simplified_sha256.sv Line: 80
Error (10028): Can't resolve multiple constant drivers for net "mem_addr[5]" at simplified_sha256.sv(80) File: C:/Users/jacob/Documents/GitHub/ECE 111/ECE_111_Bitcoin_Miner/bitcoin_hash/simplified_sha256.sv Line: 80
Error (10028): Can't resolve multiple constant drivers for net "mem_addr[4]" at simplified_sha256.sv(80) File: C:/Users/jacob/Documents/GitHub/ECE 111/ECE_111_Bitcoin_Miner/bitcoin_hash/simplified_sha256.sv Line: 80
Error (10028): Can't resolve multiple constant drivers for net "mem_addr[3]" at simplified_sha256.sv(80) File: C:/Users/jacob/Documents/GitHub/ECE 111/ECE_111_Bitcoin_Miner/bitcoin_hash/simplified_sha256.sv Line: 80
Error (10028): Can't resolve multiple constant drivers for net "mem_addr[2]" at simplified_sha256.sv(80) File: C:/Users/jacob/Documents/GitHub/ECE 111/ECE_111_Bitcoin_Miner/bitcoin_hash/simplified_sha256.sv Line: 80
Error (10028): Can't resolve multiple constant drivers for net "mem_addr[1]" at simplified_sha256.sv(80) File: C:/Users/jacob/Documents/GitHub/ECE 111/ECE_111_Bitcoin_Miner/bitcoin_hash/simplified_sha256.sv Line: 80
Error (10028): Can't resolve multiple constant drivers for net "mem_addr[0]" at simplified_sha256.sv(80) File: C:/Users/jacob/Documents/GitHub/ECE 111/ECE_111_Bitcoin_Miner/bitcoin_hash/simplified_sha256.sv Line: 80
Error (10028): Can't resolve multiple constant drivers for net "mem_write_data[31]" at simplified_sha256.sv(82) File: C:/Users/jacob/Documents/GitHub/ECE 111/ECE_111_Bitcoin_Miner/bitcoin_hash/simplified_sha256.sv Line: 82
Error (10028): Can't resolve multiple constant drivers for net "mem_write_data[30]" at simplified_sha256.sv(82) File: C:/Users/jacob/Documents/GitHub/ECE 111/ECE_111_Bitcoin_Miner/bitcoin_hash/simplified_sha256.sv Line: 82
Error (12152): Can't elaborate user hierarchy "simplified_sha256:sha_inst" File: C:/Users/jacob/Documents/GitHub/ECE 111/ECE_111_Bitcoin_Miner/bitcoin_hash/bitcoin_hash.sv Line: 60
Info (144001): Generated suppressed messages file C:/Users/jacob/Documents/GitHub/ECE 111/ECE_111_Bitcoin_Miner/bitcoin_hash/output_files/bitcoin_hash.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 20 errors, 29 warnings
    Error: Peak virtual memory: 4786 megabytes
    Error: Processing ended: Fri Jun 09 01:40:20 2023
    Error: Elapsed time: 00:00:05
    Error: Total CPU time (on all processors): 00:00:07


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/jacob/Documents/GitHub/ECE 111/ECE_111_Bitcoin_Miner/bitcoin_hash/output_files/bitcoin_hash.map.smsg.


