//SIPO shift register in behavioural modelling
module SIPO(input clk,reset,input Din,output [3:0]Dout);
reg [3:0] shift_reg;
always@(posedge clk or posedge reset)
begin
if(reset)
    shift_reg<=4'b0000;
else
    shift_reg<={shift_reg[2:0],Din};
end
assign Dout=shift_reg;
endmodule

