
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf <claire@symbioticeda.com>          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+4052 (git sha1 a58571d0, clang 6.0.0-1ubuntu2 -fPIC -Os)


-- Executing script file `design_smt2.ys' --

1. Executing RTLIL frontend.
Input filename: design.il

2. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).

3. Printing statistics.

=== sodor5_verif ===

   Number of wires:                145
   Number of wire bits:           3967
   Number of public wires:          85
   Number of public wire bits:    3842
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 76
     $add                            1
     $anyconst                       6
     $anyseq                         4
     $assert                         1
     $assume                         1
     $dff                            5
     $eq                            35
     $logic_and                      5
     $logic_not                      3
     $logic_or                       1
     $mux                            6
     $ne                             1
     $pmux                           2
     $reduce_or                      2
     $xor                            1
     sodor5_model                    2

=== sodor5_model ===

   Number of wires:                776
   Number of wire bits:          12494
   Number of public wires:         210
   Number of public wire bits:    4410
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                686
     $add                            2
     $and                            1
     $anyseq                        37
     $dff                           72
     $eq                           139
     $ge                             2
     $logic_and                     56
     $logic_not                     32
     $logic_or                      30
     $lt                             4
     $mux                          204
     $ne                            10
     $not                            7
     $or                             1
     $pmux                          34
     $reduce_and                     9
     $reduce_bool                    8
     $reduce_or                     33
     $shl                            1
     $shr                            2
     $xor                            1
     SimpleDMEM                      1

=== SimpleDMEM ===

   Number of wires:                297
   Number of wire bits:           5727
   Number of public wires:          16
   Number of public wire bits:     180
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                286
     $add                            1
     $anyseq                       102
     $dff                            3
     $eq                             6
     $logic_and                      1
     $logic_not                      3
     $mem                            1
     $mux                          163
     $not                            1
     $reduce_and                     1
     $reduce_bool                    1
     $reduce_or                      2
     $xor                            1

=== design hierarchy ===

   sodor5_verif                      1
     sodor5_model                    2
       SimpleDMEM                    1

   Number of wires:               2291
   Number of wire bits:          40409
   Number of public wires:         537
   Number of public wire bits:   13022
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2016
     $add                            7
     $and                            2
     $anyconst                       6
     $anyseq                       282
     $assert                         1
     $assume                         1
     $dff                          155
     $eq                           325
     $ge                             4
     $logic_and                    119
     $logic_not                     73
     $logic_or                      61
     $lt                             8
     $mem                            2
     $mux                          740
     $ne                            21
     $not                           16
     $or                             2
     $pmux                          70
     $reduce_and                    20
     $reduce_bool                   18
     $reduce_or                     72
     $shl                            2
     $shr                            4
     $xor                            5

4. Executing SMT2 backend.
Creating SMT-LIBv2 representation of module SimpleDMEM.
Creating SMT-LIBv2 representation of module sodor5_model.
Creating SMT-LIBv2 representation of module sodor5_verif.

End of script. Logfile hash: 62628de815, CPU: user 0.20s system 0.01s, MEM: 14.78 MB peak
Yosys 0.9+4052 (git sha1 a58571d0, clang 6.0.0-1ubuntu2 -fPIC -Os)
Time spent: 58% 2x write_smt2 (0 sec), 38% 2x read_ilang (0 sec), ...
