<stg><name>adler32<16></name>


<trans_list>

<trans id="244" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="e_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="4" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="11" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="16" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="17" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="18" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:0 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %endOutStrm, void @empty_5, i32, i32, void @empty_3, i32, i32, void @empty_3, void @empty_3, void @empty_3, i32, i32, i32, i32, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %outStrm, void @empty_5, i32, i32, void @empty_3, i32, i32, void @empty_3, void @empty_3, void @empty_3, i32, i32, i32, i32, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %endInLenStrm, void @empty_5, i32, i32, void @empty_3, i32, i32, void @empty_3, void @empty_3, void @empty_3, i32, i32, i32, i32, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %adlerStrm, void @empty_5, i32, i32, void @empty_3, i32, i32, void @empty_3, void @empty_3, void @empty_3, i32, i32, i32, i32, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %inLenStrm, void @empty_5, i32, i32, void @empty_3, i32, i32, void @empty_3, void @empty_3, void @empty_3, i32, i32, i32, i32, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %inStrm, void @empty_5, i32, i32, void @empty_3, i32, i32, void @empty_3, void @empty_3, void @empty_3, i32, i32, i32, i32, void @empty_3, void @empty_3

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6 %tmp_2 = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P, i1 %endInLenStrm

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0">
<![CDATA[
:7 %br_ln84 = br void

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="128" op_0_bw="128" op_1_bw="0" op_2_bw="128" op_3_bw="0">
<![CDATA[
:0 %empty = phi i128, void, i128 %empty_42, void %._crit_edge619.loopexit

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:1 %e_1 = phi i1 %tmp_2, void, i1 %tmp_3, void %._crit_edge619.loopexit

]]></Node>
<StgValue><ssdm name="e_1"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2 %br_ln84 = br i1 %e_1, void %.lr.ph, void

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.lr.ph:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:1 %adlerStrm_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P, i32 %adlerStrm

]]></Node>
<StgValue><ssdm name="adlerStrm_read"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="32">
<![CDATA[
.lr.ph:2 %trunc_ln0 = trunc i32 %adlerStrm_read

]]></Node>
<StgValue><ssdm name="trunc_ln0"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph:3 %inLenStrm_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P, i32 %inLenStrm

]]></Node>
<StgValue><ssdm name="inLenStrm_read"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="32">
<![CDATA[
.lr.ph:4 %trunc_ln0_1 = trunc i32 %inLenStrm_read

]]></Node>
<StgValue><ssdm name="trunc_ln0_1"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="0">
<![CDATA[
.lr.ph:5 %tmp_3 = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P, i1 %endInLenStrm, i1 %tmp_2

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="16">
<![CDATA[
.lr.ph:6 %zext_ln1501 = zext i16 %trunc_ln0

]]></Node>
<StgValue><ssdm name="zext_ln1501"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:7 %lshr_ln = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %adlerStrm_read, i32, i32

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="16">
<![CDATA[
.lr.ph:8 %zext_ln1501_1 = zext i16 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln1501_1"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="28" op_0_bw="28" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.lr.ph:9 %div_i_i_cast = partselect i28 @_ssdm_op_PartSelect.i28.i32.i32.i32, i32 %inLenStrm_read, i32, i32

]]></Node>
<StgValue><ssdm name="div_i_i_cast"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph:10 %br_ln92 = br void

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0 %write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P, i1 %endOutStrm, i1

]]></Node>
<StgValue><ssdm name="write_ln167"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="e_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0">
<![CDATA[
:1 %ret_ln146 = ret

]]></Node>
<StgValue><ssdm name="ret_ln146"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="28" op_0_bw="28" op_1_bw="0" op_2_bw="28" op_3_bw="0">
<![CDATA[
:0 %empty_40 = phi i28, void %.lr.ph, i28 %add_ln695_20, void %.loopexit

]]></Node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="28" op_1_bw="28">
<![CDATA[
:4 %icmp_ln92 = icmp_eq  i28 %empty_40, i28 %div_i_i_cast

]]></Node>
<StgValue><ssdm name="icmp_ln92"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="28" op_0_bw="28" op_1_bw="28">
<![CDATA[
:5 %add_ln695_20 = add i28 %empty_40, i28

]]></Node>
<StgValue><ssdm name="add_ln695_20"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6 %br_ln92 = br i1 %icmp_ln92, void %.split34, void %._crit_edge.loopexit.preheader

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %empty_41 = phi i32 %zext_ln1501, void %.lr.ph, i32 %select_ln128, void %.loopexit

]]></Node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2 %conv3_i461577 = phi i32 %zext_ln1501_1, void %.lr.ph, i32 %conv3_i462, void %.loopexit

]]></Node>
<StgValue><ssdm name="conv3_i461577"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="128" op_0_bw="128" op_1_bw="0" op_2_bw="128" op_3_bw="0">
<![CDATA[
:3 %p_phi = phi i128 %empty, void %.lr.ph, i128 %p_Val2_s, void %.loopexit

]]></Node>
<StgValue><ssdm name="p_phi"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split34:3 %p_Val2_s = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P, i128 %inStrm

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="128">
<![CDATA[
.split34:4 %trunc_ln674 = trunc i128 %p_Val2_s

]]></Node>
<StgValue><ssdm name="trunc_ln674"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="9" op_0_bw="8">
<![CDATA[
.split34:5 %zext_ln674 = zext i8 %trunc_ln674

]]></Node>
<StgValue><ssdm name="zext_ln674"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:6 %p_Result_1_1 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_Val2_s, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_1_1"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="9" op_0_bw="8">
<![CDATA[
.split34:7 %zext_ln695_2 = zext i8 %p_Result_1_1

]]></Node>
<StgValue><ssdm name="zext_ln695_2"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.split34:8 %add_ln695 = add i9 %zext_ln674, i9 %zext_ln695_2

]]></Node>
<StgValue><ssdm name="add_ln695"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="10" op_0_bw="9">
<![CDATA[
.split34:9 %zext_ln674_1 = zext i9 %add_ln695

]]></Node>
<StgValue><ssdm name="zext_ln674_1"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:10 %p_Result_3_2 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_Val2_s, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_3_2"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="10" op_0_bw="8">
<![CDATA[
.split34:11 %zext_ln695_3 = zext i8 %p_Result_3_2

]]></Node>
<StgValue><ssdm name="zext_ln695_3"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split34:12 %add_ln695_3 = add i10 %zext_ln674_1, i10 %zext_ln695_3

]]></Node>
<StgValue><ssdm name="add_ln695_3"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:13 %p_Result_4_3 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_Val2_s, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_4_3"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:17 %p_Result_5_4 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_Val2_s, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_5_4"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:20 %p_Result_6_5 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_Val2_s, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_6_5"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:23 %p_Result_7_6 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_Val2_s, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_7_6"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:26 %p_Result_8_7 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_Val2_s, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_8_7"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:30 %p_Result_9_8 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_Val2_s, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_9_8"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:33 %p_Result_10_9 = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_Val2_s, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_10_9"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:36 %p_Result_11_s = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_Val2_s, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_11_s"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:39 %p_Result_12_s = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_Val2_s, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_12_s"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:42 %p_Result_13_s = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_Val2_s, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_13_s"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:45 %p_Result_14_s = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_Val2_s, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_14_s"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:48 %p_Result_15_s = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_Val2_s, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_15_s"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="8" op_0_bw="8" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split34:51 %p_Result_16_s = partselect i8 @_ssdm_op_PartSelect.i8.i128.i32.i32, i128 %p_Val2_s, i32, i32

]]></Node>
<StgValue><ssdm name="p_Result_16_s"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="10" op_0_bw="8">
<![CDATA[
.split34:55 %zext_ln215 = zext i8 %trunc_ln674

]]></Node>
<StgValue><ssdm name="zext_ln215"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split34:56 %add_ln1350 = add i10 %zext_ln674_1, i10 %zext_ln215

]]></Node>
<StgValue><ssdm name="add_ln1350"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="10" op_0_bw="8">
<![CDATA[
.split34:14 %zext_ln695_4 = zext i8 %p_Result_4_3

]]></Node>
<StgValue><ssdm name="zext_ln695_4"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split34:15 %add_ln695_4 = add i10 %add_ln695_3, i10 %zext_ln695_4

]]></Node>
<StgValue><ssdm name="add_ln695_4"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="11" op_0_bw="10">
<![CDATA[
.split34:16 %zext_ln674_2 = zext i10 %add_ln695_4

]]></Node>
<StgValue><ssdm name="zext_ln674_2"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="11" op_0_bw="8">
<![CDATA[
.split34:18 %zext_ln695_5 = zext i8 %p_Result_5_4

]]></Node>
<StgValue><ssdm name="zext_ln695_5"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split34:19 %add_ln695_5 = add i11 %zext_ln674_2, i11 %zext_ln695_5

]]></Node>
<StgValue><ssdm name="add_ln695_5"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="11" op_0_bw="8">
<![CDATA[
.split34:21 %zext_ln695_6 = zext i8 %p_Result_6_5

]]></Node>
<StgValue><ssdm name="zext_ln695_6"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split34:22 %add_ln695_6 = add i11 %add_ln695_5, i11 %zext_ln695_6

]]></Node>
<StgValue><ssdm name="add_ln695_6"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="11" op_0_bw="8">
<![CDATA[
.split34:24 %zext_ln695_7 = zext i8 %p_Result_7_6

]]></Node>
<StgValue><ssdm name="zext_ln695_7"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split34:25 %add_ln695_7 = add i11 %add_ln695_6, i11 %zext_ln695_7

]]></Node>
<StgValue><ssdm name="add_ln695_7"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="11" op_0_bw="10">
<![CDATA[
.split34:57 %zext_ln215_1 = zext i10 %add_ln695_3

]]></Node>
<StgValue><ssdm name="zext_ln215_1"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split34:58 %add_ln1350_1 = add i11 %zext_ln674_2, i11 %zext_ln215_1

]]></Node>
<StgValue><ssdm name="add_ln1350_1"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="12" op_0_bw="11">
<![CDATA[
.split34:59 %zext_ln215_2 = zext i11 %add_ln695_5

]]></Node>
<StgValue><ssdm name="zext_ln215_2"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="12" op_0_bw="11">
<![CDATA[
.split34:60 %zext_ln1350 = zext i11 %add_ln695_6

]]></Node>
<StgValue><ssdm name="zext_ln1350"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split34:61 %add_ln1350_2 = add i12 %zext_ln1350, i12 %zext_ln215_2

]]></Node>
<StgValue><ssdm name="add_ln1350_2"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="12" op_0_bw="10">
<![CDATA[
.split34:76 %zext_ln215_12 = zext i10 %add_ln1350

]]></Node>
<StgValue><ssdm name="zext_ln215_12"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="12" op_0_bw="11">
<![CDATA[
.split34:77 %zext_ln1350_1 = zext i11 %add_ln1350_1

]]></Node>
<StgValue><ssdm name="zext_ln1350_1"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split34:78 %add_ln1350_8 = add i12 %zext_ln1350_1, i12 %zext_ln215_12

]]></Node>
<StgValue><ssdm name="add_ln1350_8"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="92" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="11" op_0_bw="8">
<![CDATA[
.split34:27 %zext_ln695_8 = zext i8 %p_Result_8_7

]]></Node>
<StgValue><ssdm name="zext_ln695_8"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split34:28 %add_ln695_8 = add i11 %add_ln695_7, i11 %zext_ln695_8

]]></Node>
<StgValue><ssdm name="add_ln695_8"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="12" op_0_bw="11">
<![CDATA[
.split34:29 %zext_ln674_3 = zext i11 %add_ln695_8

]]></Node>
<StgValue><ssdm name="zext_ln674_3"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="12" op_0_bw="8">
<![CDATA[
.split34:31 %zext_ln695_9 = zext i8 %p_Result_9_8

]]></Node>
<StgValue><ssdm name="zext_ln695_9"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split34:32 %add_ln695_9 = add i12 %zext_ln674_3, i12 %zext_ln695_9

]]></Node>
<StgValue><ssdm name="add_ln695_9"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="12" op_0_bw="8">
<![CDATA[
.split34:34 %zext_ln695_10 = zext i8 %p_Result_10_9

]]></Node>
<StgValue><ssdm name="zext_ln695_10"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split34:35 %add_ln695_10 = add i12 %add_ln695_9, i12 %zext_ln695_10

]]></Node>
<StgValue><ssdm name="add_ln695_10"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="12" op_0_bw="11">
<![CDATA[
.split34:62 %zext_ln215_3 = zext i11 %add_ln695_7

]]></Node>
<StgValue><ssdm name="zext_ln215_3"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split34:63 %add_ln1350_3 = add i12 %zext_ln674_3, i12 %zext_ln215_3

]]></Node>
<StgValue><ssdm name="add_ln1350_3"/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="13" op_0_bw="12">
<![CDATA[
.split34:79 %zext_ln215_13 = zext i12 %add_ln1350_2

]]></Node>
<StgValue><ssdm name="zext_ln215_13"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="13" op_0_bw="12">
<![CDATA[
.split34:80 %zext_ln1350_2 = zext i12 %add_ln1350_3

]]></Node>
<StgValue><ssdm name="zext_ln1350_2"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split34:81 %add_ln1350_9 = add i13 %zext_ln1350_2, i13 %zext_ln215_13

]]></Node>
<StgValue><ssdm name="add_ln1350_9"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="104" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="12" op_0_bw="8">
<![CDATA[
.split34:37 %zext_ln695_11 = zext i8 %p_Result_11_s

]]></Node>
<StgValue><ssdm name="zext_ln695_11"/></StgValue>
</operation>

<operation id="105" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split34:38 %add_ln695_11 = add i12 %add_ln695_10, i12 %zext_ln695_11

]]></Node>
<StgValue><ssdm name="add_ln695_11"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="12" op_0_bw="8">
<![CDATA[
.split34:40 %zext_ln695_12 = zext i8 %p_Result_12_s

]]></Node>
<StgValue><ssdm name="zext_ln695_12"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split34:41 %add_ln695_12 = add i12 %add_ln695_11, i12 %zext_ln695_12

]]></Node>
<StgValue><ssdm name="add_ln695_12"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="12" op_0_bw="8">
<![CDATA[
.split34:43 %zext_ln695_13 = zext i8 %p_Result_13_s

]]></Node>
<StgValue><ssdm name="zext_ln695_13"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split34:44 %add_ln695_13 = add i12 %add_ln695_12, i12 %zext_ln695_13

]]></Node>
<StgValue><ssdm name="add_ln695_13"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="13" op_0_bw="12">
<![CDATA[
.split34:64 %zext_ln215_4 = zext i12 %add_ln695_9

]]></Node>
<StgValue><ssdm name="zext_ln215_4"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="13" op_0_bw="12">
<![CDATA[
.split34:65 %zext_ln215_5 = zext i12 %add_ln695_10

]]></Node>
<StgValue><ssdm name="zext_ln215_5"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split34:66 %add_ln1350_4 = add i13 %zext_ln215_5, i13 %zext_ln215_4

]]></Node>
<StgValue><ssdm name="add_ln1350_4"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="13" op_0_bw="12">
<![CDATA[
.split34:67 %zext_ln215_6 = zext i12 %add_ln695_11

]]></Node>
<StgValue><ssdm name="zext_ln215_6"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="13" op_0_bw="12">
<![CDATA[
.split34:68 %zext_ln215_7 = zext i12 %add_ln695_12

]]></Node>
<StgValue><ssdm name="zext_ln215_7"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split34:69 %add_ln1350_5 = add i13 %zext_ln215_7, i13 %zext_ln215_6

]]></Node>
<StgValue><ssdm name="add_ln1350_5"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="14" op_0_bw="12">
<![CDATA[
.split34:88 %zext_ln215_18 = zext i12 %add_ln1350_8

]]></Node>
<StgValue><ssdm name="zext_ln215_18"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="14" op_0_bw="13">
<![CDATA[
.split34:89 %zext_ln1350_3 = zext i13 %add_ln1350_9

]]></Node>
<StgValue><ssdm name="zext_ln1350_3"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split34:90 %add_ln1350_12 = add i14 %zext_ln1350_3, i14 %zext_ln215_18

]]></Node>
<StgValue><ssdm name="add_ln1350_12"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="119" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="12" op_0_bw="8">
<![CDATA[
.split34:46 %zext_ln695_14 = zext i8 %p_Result_14_s

]]></Node>
<StgValue><ssdm name="zext_ln695_14"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split34:47 %add_ln695_14 = add i12 %add_ln695_13, i12 %zext_ln695_14

]]></Node>
<StgValue><ssdm name="add_ln695_14"/></StgValue>
</operation>

<operation id="121" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="12" op_0_bw="8">
<![CDATA[
.split34:49 %zext_ln695_15 = zext i8 %p_Result_15_s

]]></Node>
<StgValue><ssdm name="zext_ln695_15"/></StgValue>
</operation>

<operation id="122" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split34:50 %add_ln695_15 = add i12 %add_ln695_14, i12 %zext_ln695_15

]]></Node>
<StgValue><ssdm name="add_ln695_15"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="12" op_0_bw="8">
<![CDATA[
.split34:52 %zext_ln695_16 = zext i8 %p_Result_16_s

]]></Node>
<StgValue><ssdm name="zext_ln695_16"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split34:53 %add_ln695_16 = add i12 %add_ln695_15, i12 %zext_ln695_16

]]></Node>
<StgValue><ssdm name="add_ln695_16"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="13" op_0_bw="12">
<![CDATA[
.split34:70 %zext_ln215_8 = zext i12 %add_ln695_13

]]></Node>
<StgValue><ssdm name="zext_ln215_8"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="13" op_0_bw="12">
<![CDATA[
.split34:71 %zext_ln215_9 = zext i12 %add_ln695_14

]]></Node>
<StgValue><ssdm name="zext_ln215_9"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split34:72 %add_ln1350_6 = add i13 %zext_ln215_9, i13 %zext_ln215_8

]]></Node>
<StgValue><ssdm name="add_ln1350_6"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="14" op_0_bw="13">
<![CDATA[
.split34:82 %zext_ln215_14 = zext i13 %add_ln1350_4

]]></Node>
<StgValue><ssdm name="zext_ln215_14"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="14" op_0_bw="13">
<![CDATA[
.split34:83 %zext_ln215_15 = zext i13 %add_ln1350_5

]]></Node>
<StgValue><ssdm name="zext_ln215_15"/></StgValue>
</operation>

<operation id="130" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split34:84 %add_ln1350_10 = add i14 %zext_ln215_15, i14 %zext_ln215_14

]]></Node>
<StgValue><ssdm name="add_ln1350_10"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="131" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split34:54 %shl_ln695 = shl i32 %empty_41, i32

]]></Node>
<StgValue><ssdm name="shl_ln695"/></StgValue>
</operation>

<operation id="132" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="13" op_0_bw="12">
<![CDATA[
.split34:73 %zext_ln215_10 = zext i12 %add_ln695_15

]]></Node>
<StgValue><ssdm name="zext_ln215_10"/></StgValue>
</operation>

<operation id="133" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="13" op_0_bw="12">
<![CDATA[
.split34:74 %zext_ln215_11 = zext i12 %add_ln695_16

]]></Node>
<StgValue><ssdm name="zext_ln215_11"/></StgValue>
</operation>

<operation id="134" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.split34:75 %add_ln1350_7 = add i13 %zext_ln215_11, i13 %zext_ln215_10

]]></Node>
<StgValue><ssdm name="add_ln1350_7"/></StgValue>
</operation>

<operation id="135" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="14" op_0_bw="13">
<![CDATA[
.split34:85 %zext_ln215_16 = zext i13 %add_ln1350_6

]]></Node>
<StgValue><ssdm name="zext_ln215_16"/></StgValue>
</operation>

<operation id="136" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="14" op_0_bw="13">
<![CDATA[
.split34:86 %zext_ln215_17 = zext i13 %add_ln1350_7

]]></Node>
<StgValue><ssdm name="zext_ln215_17"/></StgValue>
</operation>

<operation id="137" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.split34:87 %add_ln1350_11 = add i14 %zext_ln215_17, i14 %zext_ln215_16

]]></Node>
<StgValue><ssdm name="add_ln1350_11"/></StgValue>
</operation>

<operation id="138" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="15" op_0_bw="14">
<![CDATA[
.split34:91 %zext_ln215_19 = zext i14 %add_ln1350_10

]]></Node>
<StgValue><ssdm name="zext_ln215_19"/></StgValue>
</operation>

<operation id="139" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="15" op_0_bw="14">
<![CDATA[
.split34:92 %zext_ln215_20 = zext i14 %add_ln1350_11

]]></Node>
<StgValue><ssdm name="zext_ln215_20"/></StgValue>
</operation>

<operation id="140" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.split34:93 %add_ln1350_13 = add i15 %zext_ln215_20, i15 %zext_ln215_19

]]></Node>
<StgValue><ssdm name="add_ln1350_13"/></StgValue>
</operation>

<operation id="141" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="12">
<![CDATA[
.loopexit:1 %zext_ln695_1 = zext i12 %add_ln695_16

]]></Node>
<StgValue><ssdm name="zext_ln695_1"/></StgValue>
</operation>

<operation id="142" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:2 %add_ln695_19 = add i32 %empty_41, i32 %zext_ln695_1

]]></Node>
<StgValue><ssdm name="add_ln695_19"/></StgValue>
</operation>

<operation id="143" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:3 %icmp_ln886_3 = icmp_ugt  i32 %add_ln695_19, i32

]]></Node>
<StgValue><ssdm name="icmp_ln886_3"/></StgValue>
</operation>

<operation id="144" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:4 %add_ln696_2 = add i32 %add_ln695_19, i32

]]></Node>
<StgValue><ssdm name="add_ln696_2"/></StgValue>
</operation>

<operation id="145" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.loopexit:5 %select_ln128 = select i1 %icmp_ln886_3, i32 %add_ln696_2, i32 %add_ln695_19

]]></Node>
<StgValue><ssdm name="select_ln128"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="146" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split34:0 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_3

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="147" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split34:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="148" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split34:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="149" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="14">
<![CDATA[
.split34:94 %zext_ln215_21 = zext i14 %add_ln1350_12

]]></Node>
<StgValue><ssdm name="zext_ln215_21"/></StgValue>
</operation>

<operation id="150" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="15">
<![CDATA[
.split34:95 %zext_ln215_22 = zext i15 %add_ln1350_13

]]></Node>
<StgValue><ssdm name="zext_ln215_22"/></StgValue>
</operation>

<operation id="151" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.split34:96 %add_ln1350_14 = add i16 %zext_ln215_22, i16 %zext_ln215_21

]]></Node>
<StgValue><ssdm name="add_ln1350_14"/></StgValue>
</operation>

<operation id="152" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="16">
<![CDATA[
.split34:97 %zext_ln695 = zext i16 %add_ln1350_14

]]></Node>
<StgValue><ssdm name="zext_ln695"/></StgValue>
</operation>

<operation id="153" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split34:98 %add_ln695_18 = add i32 %shl_ln695, i32 %zext_ln695

]]></Node>
<StgValue><ssdm name="add_ln695_18"/></StgValue>
</operation>

<operation id="154" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split34:99 %add_ln695_17 = add i32 %add_ln695_18, i32 %conv3_i461577

]]></Node>
<StgValue><ssdm name="add_ln695_17"/></StgValue>
</operation>

<operation id="155" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split34:100 %icmp_ln886_2 = icmp_ult  i32 %add_ln695_17, i32

]]></Node>
<StgValue><ssdm name="icmp_ln886_2"/></StgValue>
</operation>

<operation id="156" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split34:101 %br_ln121 = br i1 %icmp_ln886_2, void, void %.split32.1

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>

<operation id="157" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln886_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split32.1:0 %icmp_ln886_4 = icmp_ult  i32 %add_ln695_17, i32

]]></Node>
<StgValue><ssdm name="icmp_ln886_4"/></StgValue>
</operation>

<operation id="158" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln886_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split32.1:1 %br_ln121 = br i1 %icmp_ln886_4, void, void %.split32.2

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>

<operation id="159" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln886_2" val="1"/>
<literal name="icmp_ln886_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split32.2:0 %icmp_ln886_5 = icmp_ult  i32 %add_ln695_17, i32

]]></Node>
<StgValue><ssdm name="icmp_ln886_5"/></StgValue>
</operation>

<operation id="160" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln886_2" val="1"/>
<literal name="icmp_ln886_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split32.2:1 %br_ln121 = br i1 %icmp_ln886_5, void, void %.split32.3

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>

<operation id="161" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln886_2" val="1"/>
<literal name="icmp_ln886_4" val="1"/>
<literal name="icmp_ln886_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split32.3:0 %icmp_ln886_6 = icmp_ult  i32 %add_ln695_17, i32

]]></Node>
<StgValue><ssdm name="icmp_ln886_6"/></StgValue>
</operation>

<operation id="162" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln886_2" val="1"/>
<literal name="icmp_ln886_4" val="1"/>
<literal name="icmp_ln886_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split32.3:1 %br_ln121 = br i1 %icmp_ln886_6, void, void %.split32.4

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>

<operation id="163" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln886_2" val="1"/>
<literal name="icmp_ln886_4" val="1"/>
<literal name="icmp_ln886_5" val="1"/>
<literal name="icmp_ln886_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split32.4:0 %icmp_ln886_7 = icmp_ult  i32 %add_ln695_17, i32

]]></Node>
<StgValue><ssdm name="icmp_ln886_7"/></StgValue>
</operation>

<operation id="164" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln886_2" val="1"/>
<literal name="icmp_ln886_4" val="1"/>
<literal name="icmp_ln886_5" val="1"/>
<literal name="icmp_ln886_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split32.4:1 %br_ln121 = br i1 %icmp_ln886_7, void, void %.split32.5

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>

<operation id="165" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln886_2" val="1"/>
<literal name="icmp_ln886_4" val="1"/>
<literal name="icmp_ln886_5" val="1"/>
<literal name="icmp_ln886_6" val="1"/>
<literal name="icmp_ln886_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split32.5:0 %icmp_ln886_8 = icmp_ult  i32 %add_ln695_17, i32

]]></Node>
<StgValue><ssdm name="icmp_ln886_8"/></StgValue>
</operation>

<operation id="166" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln886_2" val="1"/>
<literal name="icmp_ln886_4" val="1"/>
<literal name="icmp_ln886_5" val="1"/>
<literal name="icmp_ln886_6" val="1"/>
<literal name="icmp_ln886_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split32.5:1 %br_ln121 = br i1 %icmp_ln886_8, void, void %.split32.6

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>

<operation id="167" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln886_2" val="1"/>
<literal name="icmp_ln886_4" val="1"/>
<literal name="icmp_ln886_5" val="1"/>
<literal name="icmp_ln886_6" val="1"/>
<literal name="icmp_ln886_7" val="1"/>
<literal name="icmp_ln886_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split32.6:0 %icmp_ln886_9 = icmp_ult  i32 %add_ln695_17, i32

]]></Node>
<StgValue><ssdm name="icmp_ln886_9"/></StgValue>
</operation>

<operation id="168" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln886_2" val="1"/>
<literal name="icmp_ln886_4" val="1"/>
<literal name="icmp_ln886_5" val="1"/>
<literal name="icmp_ln886_6" val="1"/>
<literal name="icmp_ln886_7" val="1"/>
<literal name="icmp_ln886_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split32.6:1 %br_ln121 = br i1 %icmp_ln886_9, void, void %.split32.7

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>

<operation id="169" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln886_2" val="1"/>
<literal name="icmp_ln886_4" val="1"/>
<literal name="icmp_ln886_5" val="1"/>
<literal name="icmp_ln886_6" val="1"/>
<literal name="icmp_ln886_7" val="1"/>
<literal name="icmp_ln886_8" val="1"/>
<literal name="icmp_ln886_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split32.7:0 %icmp_ln886_10 = icmp_ult  i32 %add_ln695_17, i32

]]></Node>
<StgValue><ssdm name="icmp_ln886_10"/></StgValue>
</operation>

<operation id="170" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln886_2" val="1"/>
<literal name="icmp_ln886_4" val="1"/>
<literal name="icmp_ln886_5" val="1"/>
<literal name="icmp_ln886_6" val="1"/>
<literal name="icmp_ln886_7" val="1"/>
<literal name="icmp_ln886_8" val="1"/>
<literal name="icmp_ln886_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split32.7:1 %br_ln121 = br i1 %icmp_ln886_10, void, void %.split32.8

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>

<operation id="171" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln886_2" val="1"/>
<literal name="icmp_ln886_4" val="1"/>
<literal name="icmp_ln886_5" val="1"/>
<literal name="icmp_ln886_6" val="1"/>
<literal name="icmp_ln886_7" val="1"/>
<literal name="icmp_ln886_8" val="1"/>
<literal name="icmp_ln886_9" val="1"/>
<literal name="icmp_ln886_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split32.8:0 %icmp_ln886_11 = icmp_ult  i32 %add_ln695_17, i32

]]></Node>
<StgValue><ssdm name="icmp_ln886_11"/></StgValue>
</operation>

<operation id="172" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln886_2" val="1"/>
<literal name="icmp_ln886_4" val="1"/>
<literal name="icmp_ln886_5" val="1"/>
<literal name="icmp_ln886_6" val="1"/>
<literal name="icmp_ln886_7" val="1"/>
<literal name="icmp_ln886_8" val="1"/>
<literal name="icmp_ln886_9" val="1"/>
<literal name="icmp_ln886_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split32.8:1 %br_ln121 = br i1 %icmp_ln886_11, void, void %.split32.9

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>

<operation id="173" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln886_2" val="1"/>
<literal name="icmp_ln886_4" val="1"/>
<literal name="icmp_ln886_5" val="1"/>
<literal name="icmp_ln886_6" val="1"/>
<literal name="icmp_ln886_7" val="1"/>
<literal name="icmp_ln886_8" val="1"/>
<literal name="icmp_ln886_9" val="1"/>
<literal name="icmp_ln886_10" val="1"/>
<literal name="icmp_ln886_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split32.9:0 %icmp_ln886_12 = icmp_ult  i32 %add_ln695_17, i32

]]></Node>
<StgValue><ssdm name="icmp_ln886_12"/></StgValue>
</operation>

<operation id="174" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln886_2" val="1"/>
<literal name="icmp_ln886_4" val="1"/>
<literal name="icmp_ln886_5" val="1"/>
<literal name="icmp_ln886_6" val="1"/>
<literal name="icmp_ln886_7" val="1"/>
<literal name="icmp_ln886_8" val="1"/>
<literal name="icmp_ln886_9" val="1"/>
<literal name="icmp_ln886_10" val="1"/>
<literal name="icmp_ln886_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split32.9:1 %br_ln121 = br i1 %icmp_ln886_12, void, void %.split32.10

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>

<operation id="175" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln886_2" val="1"/>
<literal name="icmp_ln886_4" val="1"/>
<literal name="icmp_ln886_5" val="1"/>
<literal name="icmp_ln886_6" val="1"/>
<literal name="icmp_ln886_7" val="1"/>
<literal name="icmp_ln886_8" val="1"/>
<literal name="icmp_ln886_9" val="1"/>
<literal name="icmp_ln886_10" val="1"/>
<literal name="icmp_ln886_11" val="1"/>
<literal name="icmp_ln886_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split32.10:0 %icmp_ln886_13 = icmp_ult  i32 %add_ln695_17, i32

]]></Node>
<StgValue><ssdm name="icmp_ln886_13"/></StgValue>
</operation>

<operation id="176" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln886_2" val="1"/>
<literal name="icmp_ln886_4" val="1"/>
<literal name="icmp_ln886_5" val="1"/>
<literal name="icmp_ln886_6" val="1"/>
<literal name="icmp_ln886_7" val="1"/>
<literal name="icmp_ln886_8" val="1"/>
<literal name="icmp_ln886_9" val="1"/>
<literal name="icmp_ln886_10" val="1"/>
<literal name="icmp_ln886_11" val="1"/>
<literal name="icmp_ln886_12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split32.10:1 %br_ln121 = br i1 %icmp_ln886_13, void, void %.split32.11

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>

<operation id="177" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln886_2" val="1"/>
<literal name="icmp_ln886_4" val="1"/>
<literal name="icmp_ln886_5" val="1"/>
<literal name="icmp_ln886_6" val="1"/>
<literal name="icmp_ln886_7" val="1"/>
<literal name="icmp_ln886_8" val="1"/>
<literal name="icmp_ln886_9" val="1"/>
<literal name="icmp_ln886_10" val="1"/>
<literal name="icmp_ln886_11" val="1"/>
<literal name="icmp_ln886_12" val="1"/>
<literal name="icmp_ln886_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split32.11:0 %icmp_ln886_14 = icmp_ult  i32 %add_ln695_17, i32

]]></Node>
<StgValue><ssdm name="icmp_ln886_14"/></StgValue>
</operation>

<operation id="178" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln886_2" val="1"/>
<literal name="icmp_ln886_4" val="1"/>
<literal name="icmp_ln886_5" val="1"/>
<literal name="icmp_ln886_6" val="1"/>
<literal name="icmp_ln886_7" val="1"/>
<literal name="icmp_ln886_8" val="1"/>
<literal name="icmp_ln886_9" val="1"/>
<literal name="icmp_ln886_10" val="1"/>
<literal name="icmp_ln886_11" val="1"/>
<literal name="icmp_ln886_12" val="1"/>
<literal name="icmp_ln886_13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split32.11:1 %br_ln121 = br i1 %icmp_ln886_14, void, void %.split32.12

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>

<operation id="179" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln886_2" val="1"/>
<literal name="icmp_ln886_4" val="1"/>
<literal name="icmp_ln886_5" val="1"/>
<literal name="icmp_ln886_6" val="1"/>
<literal name="icmp_ln886_7" val="1"/>
<literal name="icmp_ln886_8" val="1"/>
<literal name="icmp_ln886_9" val="1"/>
<literal name="icmp_ln886_10" val="1"/>
<literal name="icmp_ln886_11" val="1"/>
<literal name="icmp_ln886_12" val="1"/>
<literal name="icmp_ln886_13" val="1"/>
<literal name="icmp_ln886_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split32.12:0 %icmp_ln886_15 = icmp_ult  i32 %add_ln695_17, i32

]]></Node>
<StgValue><ssdm name="icmp_ln886_15"/></StgValue>
</operation>

<operation id="180" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln886_2" val="1"/>
<literal name="icmp_ln886_4" val="1"/>
<literal name="icmp_ln886_5" val="1"/>
<literal name="icmp_ln886_6" val="1"/>
<literal name="icmp_ln886_7" val="1"/>
<literal name="icmp_ln886_8" val="1"/>
<literal name="icmp_ln886_9" val="1"/>
<literal name="icmp_ln886_10" val="1"/>
<literal name="icmp_ln886_11" val="1"/>
<literal name="icmp_ln886_12" val="1"/>
<literal name="icmp_ln886_13" val="1"/>
<literal name="icmp_ln886_14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split32.12:1 %br_ln121 = br i1 %icmp_ln886_15, void, void %.split32.13

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>

<operation id="181" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln886_2" val="1"/>
<literal name="icmp_ln886_4" val="1"/>
<literal name="icmp_ln886_5" val="1"/>
<literal name="icmp_ln886_6" val="1"/>
<literal name="icmp_ln886_7" val="1"/>
<literal name="icmp_ln886_8" val="1"/>
<literal name="icmp_ln886_9" val="1"/>
<literal name="icmp_ln886_10" val="1"/>
<literal name="icmp_ln886_11" val="1"/>
<literal name="icmp_ln886_12" val="1"/>
<literal name="icmp_ln886_13" val="1"/>
<literal name="icmp_ln886_14" val="1"/>
<literal name="icmp_ln886_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split32.13:0 %icmp_ln886_16 = icmp_ult  i32 %add_ln695_17, i32

]]></Node>
<StgValue><ssdm name="icmp_ln886_16"/></StgValue>
</operation>

<operation id="182" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln886_2" val="1"/>
<literal name="icmp_ln886_4" val="1"/>
<literal name="icmp_ln886_5" val="1"/>
<literal name="icmp_ln886_6" val="1"/>
<literal name="icmp_ln886_7" val="1"/>
<literal name="icmp_ln886_8" val="1"/>
<literal name="icmp_ln886_9" val="1"/>
<literal name="icmp_ln886_10" val="1"/>
<literal name="icmp_ln886_11" val="1"/>
<literal name="icmp_ln886_12" val="1"/>
<literal name="icmp_ln886_13" val="1"/>
<literal name="icmp_ln886_14" val="1"/>
<literal name="icmp_ln886_15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split32.13:1 %br_ln121 = br i1 %icmp_ln886_16, void, void %.split32.14

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>

<operation id="183" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln886_2" val="1"/>
<literal name="icmp_ln886_4" val="1"/>
<literal name="icmp_ln886_5" val="1"/>
<literal name="icmp_ln886_6" val="1"/>
<literal name="icmp_ln886_7" val="1"/>
<literal name="icmp_ln886_8" val="1"/>
<literal name="icmp_ln886_9" val="1"/>
<literal name="icmp_ln886_10" val="1"/>
<literal name="icmp_ln886_11" val="1"/>
<literal name="icmp_ln886_12" val="1"/>
<literal name="icmp_ln886_13" val="1"/>
<literal name="icmp_ln886_14" val="1"/>
<literal name="icmp_ln886_15" val="1"/>
<literal name="icmp_ln886_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split32.14:0 %icmp_ln886_17 = icmp_ult  i32 %add_ln695_17, i32

]]></Node>
<StgValue><ssdm name="icmp_ln886_17"/></StgValue>
</operation>

<operation id="184" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln886_2" val="1"/>
<literal name="icmp_ln886_4" val="1"/>
<literal name="icmp_ln886_5" val="1"/>
<literal name="icmp_ln886_6" val="1"/>
<literal name="icmp_ln886_7" val="1"/>
<literal name="icmp_ln886_8" val="1"/>
<literal name="icmp_ln886_9" val="1"/>
<literal name="icmp_ln886_10" val="1"/>
<literal name="icmp_ln886_11" val="1"/>
<literal name="icmp_ln886_12" val="1"/>
<literal name="icmp_ln886_13" val="1"/>
<literal name="icmp_ln886_14" val="1"/>
<literal name="icmp_ln886_15" val="1"/>
<literal name="icmp_ln886_16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split32.14:1 %br_ln121 = br i1 %icmp_ln886_17, void, void %.split32.15

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>

<operation id="185" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln886_2" val="1"/>
<literal name="icmp_ln886_4" val="1"/>
<literal name="icmp_ln886_5" val="1"/>
<literal name="icmp_ln886_6" val="1"/>
<literal name="icmp_ln886_7" val="1"/>
<literal name="icmp_ln886_8" val="1"/>
<literal name="icmp_ln886_9" val="1"/>
<literal name="icmp_ln886_10" val="1"/>
<literal name="icmp_ln886_11" val="1"/>
<literal name="icmp_ln886_12" val="1"/>
<literal name="icmp_ln886_13" val="1"/>
<literal name="icmp_ln886_14" val="1"/>
<literal name="icmp_ln886_15" val="1"/>
<literal name="icmp_ln886_16" val="1"/>
<literal name="icmp_ln886_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split32.15:0 %icmp_ln886_18 = icmp_ult  i32 %add_ln695_17, i32

]]></Node>
<StgValue><ssdm name="icmp_ln886_18"/></StgValue>
</operation>

<operation id="186" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln886_2" val="1"/>
<literal name="icmp_ln886_4" val="1"/>
<literal name="icmp_ln886_5" val="1"/>
<literal name="icmp_ln886_6" val="1"/>
<literal name="icmp_ln886_7" val="1"/>
<literal name="icmp_ln886_8" val="1"/>
<literal name="icmp_ln886_9" val="1"/>
<literal name="icmp_ln886_10" val="1"/>
<literal name="icmp_ln886_11" val="1"/>
<literal name="icmp_ln886_12" val="1"/>
<literal name="icmp_ln886_13" val="1"/>
<literal name="icmp_ln886_14" val="1"/>
<literal name="icmp_ln886_15" val="1"/>
<literal name="icmp_ln886_16" val="1"/>
<literal name="icmp_ln886_17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split32.15:1 %br_ln121 = br i1 %icmp_ln886_18, void, void %.split32.16

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>

<operation id="187" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln886_2" val="1"/>
<literal name="icmp_ln886_4" val="1"/>
<literal name="icmp_ln886_5" val="1"/>
<literal name="icmp_ln886_6" val="1"/>
<literal name="icmp_ln886_7" val="1"/>
<literal name="icmp_ln886_8" val="1"/>
<literal name="icmp_ln886_9" val="1"/>
<literal name="icmp_ln886_10" val="1"/>
<literal name="icmp_ln886_11" val="1"/>
<literal name="icmp_ln886_12" val="1"/>
<literal name="icmp_ln886_13" val="1"/>
<literal name="icmp_ln886_14" val="1"/>
<literal name="icmp_ln886_15" val="1"/>
<literal name="icmp_ln886_16" val="1"/>
<literal name="icmp_ln886_17" val="1"/>
<literal name="icmp_ln886_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split32.16:0 %icmp_ln886_19 = icmp_ult  i32 %add_ln695_17, i32

]]></Node>
<StgValue><ssdm name="icmp_ln886_19"/></StgValue>
</operation>

<operation id="188" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln886_2" val="1"/>
<literal name="icmp_ln886_4" val="1"/>
<literal name="icmp_ln886_5" val="1"/>
<literal name="icmp_ln886_6" val="1"/>
<literal name="icmp_ln886_7" val="1"/>
<literal name="icmp_ln886_8" val="1"/>
<literal name="icmp_ln886_9" val="1"/>
<literal name="icmp_ln886_10" val="1"/>
<literal name="icmp_ln886_11" val="1"/>
<literal name="icmp_ln886_12" val="1"/>
<literal name="icmp_ln886_13" val="1"/>
<literal name="icmp_ln886_14" val="1"/>
<literal name="icmp_ln886_15" val="1"/>
<literal name="icmp_ln886_16" val="1"/>
<literal name="icmp_ln886_17" val="1"/>
<literal name="icmp_ln886_18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split32.16:1 %br_ln121 = br i1 %icmp_ln886_19, void, void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="189" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln886_19" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln886_18" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln886_17" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln886_16" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln886_15" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln886_14" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln886_13" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln886_12" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln886_11" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln886_10" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln886_9" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln886_8" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln886_7" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln886_6" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln886_5" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln886_4" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln886_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="21" op_0_bw="21" op_1_bw="0" op_2_bw="21" op_3_bw="0" op_4_bw="21" op_5_bw="0" op_6_bw="21" op_7_bw="0" op_8_bw="21" op_9_bw="0" op_10_bw="21" op_11_bw="0" op_12_bw="21" op_13_bw="0" op_14_bw="21" op_15_bw="0" op_16_bw="21" op_17_bw="0" op_18_bw="21" op_19_bw="0" op_20_bw="21" op_21_bw="0" op_22_bw="21" op_23_bw="0" op_24_bw="21" op_25_bw="0" op_26_bw="21" op_27_bw="0" op_28_bw="21" op_29_bw="0" op_30_bw="21" op_31_bw="0" op_32_bw="21" op_33_bw="0">
<![CDATA[
:0 %zext_ln886_lcssa = phi i21, void %.split34, i21, void %.split32.1, i21, void %.split32.2, i21, void %.split32.3, i21, void %.split32.4, i21, void %.split32.5, i21, void %.split32.6, i21, void %.split32.7, i21, void %.split32.8, i21, void %.split32.9, i21, void %.split32.10, i21, void %.split32.11, i21, void %.split32.12, i21, void %.split32.13, i21, void %.split32.14, i21, void %.split32.15, i21, void %.split32.16

]]></Node>
<StgValue><ssdm name="zext_ln886_lcssa"/></StgValue>
</operation>

<operation id="190" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln886_19" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln886_18" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln886_17" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln886_16" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln886_15" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln886_14" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln886_13" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln886_12" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln886_11" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln886_10" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln886_9" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln886_8" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln886_7" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln886_6" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln886_5" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln886_4" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln886_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="21">
<![CDATA[
:1 %zext_ln696 = zext i21 %zext_ln886_lcssa

]]></Node>
<StgValue><ssdm name="zext_ln696"/></StgValue>
</operation>

<operation id="191" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln886_19" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln886_18" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln886_17" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln886_16" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln886_15" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln886_14" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln886_13" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln886_12" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln886_11" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln886_10" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln886_9" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln886_8" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln886_7" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln886_6" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln886_5" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln886_4" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln886_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %sub_ln696 = sub i32 %add_ln695_17, i32 %zext_ln696

]]></Node>
<StgValue><ssdm name="sub_ln696"/></StgValue>
</operation>

<operation id="192" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln886_19" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln886_18" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln886_17" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln886_16" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln886_15" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln886_14" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln886_13" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln886_12" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln886_11" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln886_10" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln886_9" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln886_8" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln886_7" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln886_6" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln886_5" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln886_4" val="0"/>
</and_exp><and_exp><literal name="icmp_ln92" val="0"/>
<literal name="icmp_ln886_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln123 = br void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="193" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.loopexit:0 %conv3_i462 = phi i32 %sub_ln696, void, i32 %add_ln695_17, void %.split32.16

]]></Node>
<StgValue><ssdm name="conv3_i462"/></StgValue>
</operation>

<operation id="194" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:6 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="195" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.loopexit.preheader:0 %br_ln882 = br void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="br_ln882"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="196" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
._crit_edge.loopexit:1 %j = phi i4 %j_1, void %.split37._crit_edge, i4, void %._crit_edge.loopexit.preheader

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="197" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge.loopexit:4 %icmp_ln882 = icmp_eq  i4 %j, i4 %trunc_ln0_1

]]></Node>
<StgValue><ssdm name="icmp_ln882"/></StgValue>
</operation>

<operation id="198" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge.loopexit:6 %j_1 = add i4 %j, i4

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="199" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.loopexit:7 %br_ln131 = br i1 %icmp_ln882, void %.split37, void %._crit_edge619.loopexit

]]></Node>
<StgValue><ssdm name="br_ln131"/></StgValue>
</operation>

<operation id="200" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.split37:2 %icmp_ln134 = icmp_eq  i4 %j, i4

]]></Node>
<StgValue><ssdm name="icmp_ln134"/></StgValue>
</operation>

<operation id="201" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.split37._crit_edge:1 %shl_ln2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %j, i3

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="202" st_id="14" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882" val="0"/>
<literal name="icmp_ln134" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:0 %inData = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P, i128 %inStrm

]]></Node>
<StgValue><ssdm name="inData"/></StgValue>
</operation>

<operation id="203" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882" val="0"/>
<literal name="icmp_ln134" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln134 = br void %.split37._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="204" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="128" op_0_bw="128" op_1_bw="0" op_2_bw="128" op_3_bw="0">
<![CDATA[
._crit_edge.loopexit:0 %empty_42 = phi i128 %p_Val2_1, void %.split37._crit_edge, i128 %p_phi, void %._crit_edge.loopexit.preheader

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="205" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split37:0 %specpipeline_ln131 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_3

]]></Node>
<StgValue><ssdm name="specpipeline_ln131"/></StgValue>
</operation>

<operation id="206" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split37:1 %specloopname_ln131 = specloopname void @_ssdm_op_SpecLoopName, void @empty

]]></Node>
<StgValue><ssdm name="specloopname_ln131"/></StgValue>
</operation>

<operation id="207" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split37:3 %br_ln134 = br i1 %icmp_ln134, void %.split37._crit_edge, void

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="208" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="128" op_0_bw="128" op_1_bw="0" op_2_bw="128" op_3_bw="0">
<![CDATA[
.split37._crit_edge:0 %p_Val2_1 = phi i128 %inData, void, i128 %empty_42, void %.split37

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="209" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split37._crit_edge:2 %or_ln135 = or i7 %shl_ln2, i7

]]></Node>
<StgValue><ssdm name="or_ln135"/></StgValue>
</operation>

<operation id="210" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.split37._crit_edge:3 %icmp_ln674 = icmp_ugt  i7 %shl_ln2, i7 %or_ln135

]]></Node>
<StgValue><ssdm name="icmp_ln674"/></StgValue>
</operation>

<operation id="211" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="8" op_0_bw="7">
<![CDATA[
.split37._crit_edge:4 %zext_ln674_4 = zext i7 %shl_ln2

]]></Node>
<StgValue><ssdm name="zext_ln674_4"/></StgValue>
</operation>

<operation id="212" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="8" op_0_bw="7">
<![CDATA[
.split37._crit_edge:5 %zext_ln674_5 = zext i7 %or_ln135

]]></Node>
<StgValue><ssdm name="zext_ln674_5"/></StgValue>
</operation>

<operation id="213" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="128" op_0_bw="128" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split37._crit_edge:6 %tmp = partselect i128 @llvm.part.select.i128, i128 %p_Val2_1, i32, i32

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="214" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split37._crit_edge:7 %sub_ln674 = sub i8 %zext_ln674_4, i8 %zext_ln674_5

]]></Node>
<StgValue><ssdm name="sub_ln674"/></StgValue>
</operation>

<operation id="215" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split37._crit_edge:8 %xor_ln674 = xor i8 %zext_ln674_4, i8

]]></Node>
<StgValue><ssdm name="xor_ln674"/></StgValue>
</operation>

<operation id="216" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split37._crit_edge:9 %sub_ln674_3 = sub i8 %zext_ln674_5, i8 %zext_ln674_4

]]></Node>
<StgValue><ssdm name="sub_ln674_3"/></StgValue>
</operation>

<operation id="217" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split37._crit_edge:10 %select_ln674 = select i1 %icmp_ln674, i8 %sub_ln674, i8 %sub_ln674_3

]]></Node>
<StgValue><ssdm name="select_ln674"/></StgValue>
</operation>

<operation id="218" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="128" op_0_bw="1" op_1_bw="128" op_2_bw="128">
<![CDATA[
.split37._crit_edge:11 %select_ln674_3 = select i1 %icmp_ln674, i128 %tmp, i128 %p_Val2_1

]]></Node>
<StgValue><ssdm name="select_ln674_3"/></StgValue>
</operation>

<operation id="219" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.split37._crit_edge:12 %select_ln674_4 = select i1 %icmp_ln674, i8 %xor_ln674, i8 %zext_ln674_4

]]></Node>
<StgValue><ssdm name="select_ln674_4"/></StgValue>
</operation>

<operation id="220" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split37._crit_edge:13 %sub_ln674_4 = sub i8, i8 %select_ln674

]]></Node>
<StgValue><ssdm name="sub_ln674_4"/></StgValue>
</operation>

<operation id="221" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="128" op_0_bw="8">
<![CDATA[
.split37._crit_edge:14 %zext_ln674_6 = zext i8 %select_ln674_4

]]></Node>
<StgValue><ssdm name="zext_ln674_6"/></StgValue>
</operation>

<operation id="222" st_id="15" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split37._crit_edge:16 %lshr_ln674 = lshr i128 %select_ln674_3, i128 %zext_ln674_6

]]></Node>
<StgValue><ssdm name="lshr_ln674"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="223" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge.loopexit:2 %conv3_i_i474614 = phi i32 %select_ln136, void %.split37._crit_edge, i32 %empty_41, void %._crit_edge.loopexit.preheader

]]></Node>
<StgValue><ssdm name="conv3_i_i474614"/></StgValue>
</operation>

<operation id="224" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge.loopexit:3 %add_i13476613 = phi i32 %select_ln138, void %.split37._crit_edge, i32 %conv3_i461577, void %._crit_edge.loopexit.preheader

]]></Node>
<StgValue><ssdm name="add_i13476613"/></StgValue>
</operation>

<operation id="225" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge.loopexit:5 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="226" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="128" op_0_bw="8">
<![CDATA[
.split37._crit_edge:15 %zext_ln674_7 = zext i8 %sub_ln674_4

]]></Node>
<StgValue><ssdm name="zext_ln674_7"/></StgValue>
</operation>

<operation id="227" st_id="16" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split37._crit_edge:17 %lshr_ln674_2 = lshr i128, i128 %zext_ln674_7

]]></Node>
<StgValue><ssdm name="lshr_ln674_2"/></StgValue>
</operation>

<operation id="228" st_id="16" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
.split37._crit_edge:18 %p_Result_s = and i128 %lshr_ln674, i128 %lshr_ln674_2

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="229" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="32" op_0_bw="128">
<![CDATA[
.split37._crit_edge:19 %trunc_ln695 = trunc i128 %p_Result_s

]]></Node>
<StgValue><ssdm name="trunc_ln695"/></StgValue>
</operation>

<operation id="230" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split37._crit_edge:20 %add_ln695_1 = add i32 %trunc_ln695, i32 %conv3_i_i474614

]]></Node>
<StgValue><ssdm name="add_ln695_1"/></StgValue>
</operation>

<operation id="231" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split37._crit_edge:21 %icmp_ln886 = icmp_ugt  i32 %add_ln695_1, i32

]]></Node>
<StgValue><ssdm name="icmp_ln886"/></StgValue>
</operation>

<operation id="232" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split37._crit_edge:22 %add_ln696 = add i32, i32 %add_ln695_1

]]></Node>
<StgValue><ssdm name="add_ln696"/></StgValue>
</operation>

<operation id="233" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split37._crit_edge:23 %select_ln136 = select i1 %icmp_ln886, i32 %add_ln696, i32 %add_ln695_1

]]></Node>
<StgValue><ssdm name="select_ln136"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="234" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split37._crit_edge:24 %add_ln695_2 = add i32 %select_ln136, i32 %add_i13476613

]]></Node>
<StgValue><ssdm name="add_ln695_2"/></StgValue>
</operation>

<operation id="235" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split37._crit_edge:25 %icmp_ln886_1 = icmp_ugt  i32 %add_ln695_2, i32

]]></Node>
<StgValue><ssdm name="icmp_ln886_1"/></StgValue>
</operation>

<operation id="236" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split37._crit_edge:26 %add_ln696_1 = add i32, i32 %add_ln695_2

]]></Node>
<StgValue><ssdm name="add_ln696_1"/></StgValue>
</operation>

<operation id="237" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split37._crit_edge:27 %select_ln138 = select i1 %icmp_ln886_1, i32 %add_ln696_1, i32 %add_ln695_2

]]></Node>
<StgValue><ssdm name="select_ln138"/></StgValue>
</operation>

<operation id="238" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln882" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="0" op_0_bw="0">
<![CDATA[
.split37._crit_edge:28 %br_ln0 = br void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="239" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge619.loopexit:0 %shl_ln1501 = shl i32 %add_i13476613, i32

]]></Node>
<StgValue><ssdm name="shl_ln1501"/></StgValue>
</operation>

<operation id="240" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge619.loopexit:1 %add_ln211 = add i32 %shl_ln1501, i32 %conv3_i_i474614

]]></Node>
<StgValue><ssdm name="add_ln211"/></StgValue>
</operation>

<operation id="241" st_id="18" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge619.loopexit:2 %write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P, i32 %outStrm, i32 %add_ln211

]]></Node>
<StgValue><ssdm name="write_ln167"/></StgValue>
</operation>

<operation id="242" st_id="18" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1">
<![CDATA[
._crit_edge619.loopexit:3 %write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P, i1 %endOutStrm, i1

]]></Node>
<StgValue><ssdm name="write_ln167"/></StgValue>
</operation>

<operation id="243" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge619.loopexit:4 %br_ln84 = br void

]]></Node>
<StgValue><ssdm name="br_ln84"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
