I 000051 55 762           1685723589116 Behavioral
(_unit VHDL(fulladder 0 6(behavioral 0 13))
	(_version vef)
	(_time 1685723589117 2023.06.02 20:03:09)
	(_source(\../src/q2.vhd\))
	(_parameters tan)
	(_code 46144645451141501440571c134042404341444040)
	(_ent
		(_time 1685723589114)
	)
	(_object
		(_port(_int A -1 0 8(_ent(_in))))
		(_port(_int B -1 0 8(_ent(_in))))
		(_port(_int Cin -1 0 8(_ent(_in))))
		(_port(_int Sum -1 0 9(_ent(_out))))
		(_port(_int Cout -1 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__16(_arch 1 0 16(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . Behavioral 2 -1)
)
I 000034 55 1111 1685723719574 q2
(_unit VHDL(q2 0 4(q2 0 11))
	(_version vef)
	(_time 1685723719630 2023.06.02 20:05:19)
	(_source(\../src/q2.vhd\))
	(_parameters tan)
	(_code 194a1c1b124f4c0a191c08464a1e181a1b1e181a1b)
	(_ent
		(_time 1685723719574)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~15 0 6(_array -2((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~152 0 7(_array -2((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~16 0 13(_array -2((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~16 0 14(_array -2((_dto i 8 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~163 0 24(_array -2((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~165 0 25(_array -2((_dto i 8 i 0)))))
		(_subprogram
			(_int addition 0 0 13(_ent(_func)))
			(_int subtraction 1 0 24(_ent(_func)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 2)
		(33686018 33686018 2)
	)
	(_model . q2 2 -1)
)
I 000051 55 989           1685723719650 Behavioral
(_unit VHDL(calculator 0 41(behavioral 0 49))
	(_version vef)
	(_time 1685723719651 2023.06.02 20:05:19)
	(_source(\../src/q2.vhd\))
	(_parameters tan)
	(_code 297b2e2d217e2e3f2b7f3c732b2f282e2d2f7f2e2b)
	(_ent
		(_time 1685723719641)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 43(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 43(_ent(_in))))
		(_port(_int b 0 0 43(_ent(_in))))
		(_port(_int op -1 0 44(_ent(_in))))
		(_port(_int result 0 0 45(_ent(_out))))
		(_prcs
			(line__52(_arch 0 0 52(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_subprogram
			(_ext addition(1 0))
			(_ext subtraction(1 1))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext q2.q2.STD_LOGIC_VECTOR{7~downto~0}~15(1 ~STD_LOGIC_VECTOR{7~downto~0}~15)))
		(_type(_ext q2.q2.STD_LOGIC_VECTOR{7~downto~0}~152(1 ~STD_LOGIC_VECTOR{7~downto~0}~152)))
	)
	(_use(ieee(std_logic_1164))(.(q2))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000034 55 1111 1685723719573 q2
(_unit VHDL(q2 0 4(q2 0 11))
	(_version vef)
	(_time 1685723747288 2023.06.02 20:05:47)
	(_source(\../src/q2.vhd\))
	(_parameters tan)
	(_code 21222020227774322124307e722620222326202223)
	(_ent
		(_time 1685723719573)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~15 0 6(_array -2((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~152 0 7(_array -2((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~16 0 13(_array -2((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~16 0 14(_array -2((_dto i 8 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~163 0 24(_array -2((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~165 0 25(_array -2((_dto i 8 i 0)))))
		(_subprogram
			(_int addition 0 0 13(_ent(_func)))
			(_int subtraction 1 0 24(_ent(_func)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 2)
		(33686018 33686018 2)
	)
	(_model . q2 2 -1)
)
I 000051 55 989           1685723747293 Behavioral
(_unit VHDL(calculator 0 41(behavioral 0 49))
	(_version vef)
	(_time 1685723747294 2023.06.02 20:05:47)
	(_source(\../src/q2.vhd\))
	(_parameters tan)
	(_code 2123222521762637232f347b232720262527772623)
	(_ent
		(_time 1685723719640)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 43(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 43(_ent(_in))))
		(_port(_int b 0 0 43(_ent(_in))))
		(_port(_int op -1 0 44(_ent(_in))))
		(_port(_int result 0 0 45(_ent(_out))))
		(_prcs
			(line__51(_arch 0 0 51(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_subprogram
			(_ext addition(1 0))
			(_ext subtraction(1 1))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext q2.q2.STD_LOGIC_VECTOR{7~downto~0}~15(1 ~STD_LOGIC_VECTOR{7~downto~0}~15)))
		(_type(_ext q2.q2.STD_LOGIC_VECTOR{7~downto~0}~152(1 ~STD_LOGIC_VECTOR{7~downto~0}~152)))
	)
	(_use(ieee(std_logic_1164))(.(q2))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000034 55 1111 1685723719573 q2
(_unit VHDL(q2 0 4(q2 0 11))
	(_version vef)
	(_time 1685723747912 2023.06.02 20:05:47)
	(_source(\../src/q2.vhd\))
	(_parameters tan)
	(_code 9291919892c4c781929783cdc19593919095939190)
	(_ent
		(_time 1685723719573)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~15 0 6(_array -2((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~152 0 7(_array -2((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~16 0 13(_array -2((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~16 0 14(_array -2((_dto i 8 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~163 0 24(_array -2((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~165 0 25(_array -2((_dto i 8 i 0)))))
		(_subprogram
			(_int addition 0 0 13(_ent(_func)))
			(_int subtraction 1 0 24(_ent(_func)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 2)
		(33686018 33686018 2)
	)
	(_model . q2 2 -1)
)
I 000051 55 989           1685723747917 Behavioral
(_unit VHDL(calculator 0 41(behavioral 0 49))
	(_version vef)
	(_time 1685723747918 2023.06.02 20:05:47)
	(_source(\../src/q2.vhd\))
	(_parameters tan)
	(_code 9290939d91c59584909c87c8909493959694c49590)
	(_ent
		(_time 1685723719640)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 43(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 43(_ent(_in))))
		(_port(_int b 0 0 43(_ent(_in))))
		(_port(_int op -1 0 44(_ent(_in))))
		(_port(_int result 0 0 45(_ent(_out))))
		(_prcs
			(line__51(_arch 0 0 51(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_subprogram
			(_ext addition(1 0))
			(_ext subtraction(1 1))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext q2.q2.STD_LOGIC_VECTOR{7~downto~0}~15(1 ~STD_LOGIC_VECTOR{7~downto~0}~15)))
		(_type(_ext q2.q2.STD_LOGIC_VECTOR{7~downto~0}~152(1 ~STD_LOGIC_VECTOR{7~downto~0}~152)))
	)
	(_use(ieee(std_logic_1164))(.(q2))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000034 55 1111 1685723719573 q2
(_unit VHDL(q2 0 4(q2 0 11))
	(_version vef)
	(_time 1685723760685 2023.06.02 20:06:00)
	(_source(\../src/q2.vhd\))
	(_parameters tan)
	(_code 70707574722625637075612f237771737277717372)
	(_ent
		(_time 1685723719573)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~15 0 6(_array -2((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~152 0 7(_array -2((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~16 0 13(_array -2((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~16 0 14(_array -2((_dto i 8 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~163 0 24(_array -2((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~165 0 25(_array -2((_dto i 8 i 0)))))
		(_subprogram
			(_int addition 0 0 13(_ent(_func)))
			(_int subtraction 1 0 24(_ent(_func)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 2)
		(33686018 33686018 2)
	)
	(_model . q2 2 -1)
)
I 000051 55 989           1685723760690 Behavioral
(_unit VHDL(calculator 0 41(behavioral 0 49))
	(_version vef)
	(_time 1685723760691 2023.06.02 20:06:00)
	(_source(\../src/q2.vhd\))
	(_parameters tan)
	(_code 8081878e81d78796828e95da828681878486d68782)
	(_ent
		(_time 1685723719640)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 43(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 43(_ent(_in))))
		(_port(_int b 0 0 43(_ent(_in))))
		(_port(_int op -1 0 44(_ent(_in))))
		(_port(_int result 0 0 45(_ent(_out))))
		(_prcs
			(line__51(_arch 0 0 51(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_subprogram
			(_ext addition(1 0))
			(_ext subtraction(1 1))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext q2.q2.STD_LOGIC_VECTOR{7~downto~0}~15(1 ~STD_LOGIC_VECTOR{7~downto~0}~15)))
		(_type(_ext q2.q2.STD_LOGIC_VECTOR{7~downto~0}~152(1 ~STD_LOGIC_VECTOR{7~downto~0}~152)))
	)
	(_use(ieee(std_logic_1164))(.(q2))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000034 55 1111 1685723719573 q2
(_unit VHDL(q2 0 4(q2 0 11))
	(_version vef)
	(_time 1685723796881 2023.06.02 20:06:36)
	(_source(\../src/q2.vhd\))
	(_parameters tan)
	(_code dbdcdb8c8b8d8ec8dbdeca8488dcdad8d9dcdad8d9)
	(_ent
		(_time 1685723719573)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~15 0 6(_array -2((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~152 0 7(_array -2((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~16 0 13(_array -2((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~16 0 14(_array -2((_dto i 8 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~163 0 24(_array -2((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~165 0 25(_array -2((_dto i 8 i 0)))))
		(_subprogram
			(_int addition 0 0 13(_ent(_func)))
			(_int subtraction 1 0 24(_ent(_func)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 2)
		(33686018 33686018 2)
	)
	(_model . q2 2 -1)
)
I 000051 55 989           1685723796886 Behavioral
(_unit VHDL(calculator 0 41(behavioral 0 49))
	(_version vef)
	(_time 1685723796887 2023.06.02 20:06:36)
	(_source(\../src/q2.vhd\))
	(_parameters tan)
	(_code dbddd989888cdccdd9d5ce81d9dddadcdfdd8ddcd9)
	(_ent
		(_time 1685723719640)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 43(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 43(_ent(_in))))
		(_port(_int b 0 0 43(_ent(_in))))
		(_port(_int op -1 0 44(_ent(_in))))
		(_port(_int result 0 0 45(_ent(_out))))
		(_prcs
			(line__51(_arch 0 0 51(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_subprogram
			(_ext addition(1 0))
			(_ext subtraction(1 1))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext q2.q2.STD_LOGIC_VECTOR{7~downto~0}~15(1 ~STD_LOGIC_VECTOR{7~downto~0}~15)))
		(_type(_ext q2.q2.STD_LOGIC_VECTOR{7~downto~0}~152(1 ~STD_LOGIC_VECTOR{7~downto~0}~152)))
	)
	(_use(ieee(std_logic_1164))(.(q2))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000034 55 1111 1685723719573 q2
(_unit VHDL(q2 0 4(q2 0 11))
	(_version vef)
	(_time 1685723812156 2023.06.02 20:06:52)
	(_source(\../src/q2.vhd\))
	(_parameters tan)
	(_code 8c88d987dddad99f8c899dd3df8b8d8f8e8b8d8f8e)
	(_ent
		(_time 1685723719573)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~15 0 6(_array -2((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~152 0 7(_array -2((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~16 0 13(_array -2((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~16 0 14(_array -2((_dto i 8 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~163 0 24(_array -2((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~165 0 25(_array -2((_dto i 8 i 0)))))
		(_subprogram
			(_int addition 0 0 13(_ent(_func)))
			(_int subtraction 1 0 24(_ent(_func)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 2)
		(33686018 33686018 2)
	)
	(_model . q2 2 -1)
)
I 000051 55 989           1685723812161 Behavioral
(_unit VHDL(calculator 0 41(behavioral 0 49))
	(_version vef)
	(_time 1685723812162 2023.06.02 20:06:52)
	(_source(\../src/q2.vhd\))
	(_parameters tan)
	(_code 8c89db82dedb8b9a8e8299d68e8a8d8b888ada8b8e)
	(_ent
		(_time 1685723719640)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 43(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 43(_ent(_in))))
		(_port(_int b 0 0 43(_ent(_in))))
		(_port(_int op -1 0 44(_ent(_in))))
		(_port(_int result 0 0 45(_ent(_out))))
		(_prcs
			(line__51(_arch 0 0 51(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_subprogram
			(_ext addition(1 0))
			(_ext subtraction(1 1))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext q2.q2.STD_LOGIC_VECTOR{7~downto~0}~15(1 ~STD_LOGIC_VECTOR{7~downto~0}~15)))
		(_type(_ext q2.q2.STD_LOGIC_VECTOR{7~downto~0}~152(1 ~STD_LOGIC_VECTOR{7~downto~0}~152)))
	)
	(_use(ieee(std_logic_1164))(.(q2))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000034 55 1111 1685723719573 q2
(_unit VHDL(q2 0 4(q2 0 11))
	(_version vef)
	(_time 1685723813051 2023.06.02 20:06:53)
	(_source(\../src/q2.vhd\))
	(_parameters tan)
	(_code 070407040251521407021658540006040500060405)
	(_ent
		(_time 1685723719573)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~15 0 6(_array -2((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~152 0 7(_array -2((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~16 0 13(_array -2((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~16 0 14(_array -2((_dto i 8 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~163 0 24(_array -2((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~165 0 25(_array -2((_dto i 8 i 0)))))
		(_subprogram
			(_int addition 0 0 13(_ent(_func)))
			(_int subtraction 1 0 24(_ent(_func)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 2)
		(33686018 33686018 2)
	)
	(_model . q2 2 -1)
)
I 000051 55 989           1685723813056 Behavioral
(_unit VHDL(calculator 0 41(behavioral 0 49))
	(_version vef)
	(_time 1685723813057 2023.06.02 20:06:53)
	(_source(\../src/q2.vhd\))
	(_parameters tan)
	(_code 07050501015000110509125d050106000301510005)
	(_ent
		(_time 1685723719640)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 43(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 43(_ent(_in))))
		(_port(_int b 0 0 43(_ent(_in))))
		(_port(_int op -1 0 44(_ent(_in))))
		(_port(_int result 0 0 45(_ent(_out))))
		(_prcs
			(line__51(_arch 0 0 51(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_subprogram
			(_ext addition(1 0))
			(_ext subtraction(1 1))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext q2.q2.STD_LOGIC_VECTOR{7~downto~0}~15(1 ~STD_LOGIC_VECTOR{7~downto~0}~15)))
		(_type(_ext q2.q2.STD_LOGIC_VECTOR{7~downto~0}~152(1 ~STD_LOGIC_VECTOR{7~downto~0}~152)))
	)
	(_use(ieee(std_logic_1164))(.(q2))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000034 55 1111 1685723719573 q2
(_unit VHDL(q2 0 4(q2 0 11))
	(_version vef)
	(_time 1685723819099 2023.06.02 20:06:59)
	(_source(\../src/q2.vhd\))
	(_parameters tan)
	(_code a6a4aff4a2f0f3b5a6a3b7f9f5a1a7a5a4a1a7a5a4)
	(_ent
		(_time 1685723719573)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~15 0 6(_array -2((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~152 0 7(_array -2((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~16 0 13(_array -2((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~16 0 14(_array -2((_dto i 8 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~163 0 24(_array -2((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~165 0 25(_array -2((_dto i 8 i 0)))))
		(_subprogram
			(_int addition 0 0 13(_ent(_func)))
			(_int subtraction 1 0 24(_ent(_func)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 2)
		(33686018 33686018 2)
	)
	(_model . q2 2 -1)
)
I 000051 55 989           1685723819104 Behavioral
(_unit VHDL(calculator 0 41(behavioral 0 49))
	(_version vef)
	(_time 1685723819105 2023.06.02 20:06:59)
	(_source(\../src/q2.vhd\))
	(_parameters tan)
	(_code a6a5adf1a1f1a1b0a4a8b3fca4a0a7a1a2a0f0a1a4)
	(_ent
		(_time 1685723719640)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 43(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 43(_ent(_in))))
		(_port(_int b 0 0 43(_ent(_in))))
		(_port(_int op -1 0 44(_ent(_in))))
		(_port(_int result 0 0 45(_ent(_out))))
		(_prcs
			(line__51(_arch 0 0 51(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_subprogram
			(_ext addition(1 0))
			(_ext subtraction(1 1))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext q2.q2.STD_LOGIC_VECTOR{7~downto~0}~15(1 ~STD_LOGIC_VECTOR{7~downto~0}~15)))
		(_type(_ext q2.q2.STD_LOGIC_VECTOR{7~downto~0}~152(1 ~STD_LOGIC_VECTOR{7~downto~0}~152)))
	)
	(_use(ieee(std_logic_1164))(.(q2))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000034 55 1111 1685723719573 q2
(_unit VHDL(q2 0 4(q2 0 11))
	(_version vef)
	(_time 1685723821083 2023.06.02 20:07:01)
	(_source(\../src/q2.vhd\))
	(_parameters tan)
	(_code 666767636230337566637739356167656461676564)
	(_ent
		(_time 1685723719573)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~15 0 6(_array -2((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~152 0 7(_array -2((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~16 0 13(_array -2((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~16 0 14(_array -2((_dto i 8 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~163 0 24(_array -2((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~165 0 25(_array -2((_dto i 8 i 0)))))
		(_subprogram
			(_int addition 0 0 13(_ent(_func)))
			(_int subtraction 1 0 24(_ent(_func)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 2)
		(33686018 33686018 2)
	)
	(_model . q2 2 -1)
)
I 000051 55 989           1685723821088 Behavioral
(_unit VHDL(calculator 0 41(behavioral 0 49))
	(_version vef)
	(_time 1685723821089 2023.06.02 20:07:01)
	(_source(\../src/q2.vhd\))
	(_parameters tan)
	(_code 66666566613161706468733c646067616260306164)
	(_ent
		(_time 1685723719640)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 43(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 43(_ent(_in))))
		(_port(_int b 0 0 43(_ent(_in))))
		(_port(_int op -1 0 44(_ent(_in))))
		(_port(_int result 0 0 45(_ent(_out))))
		(_prcs
			(line__51(_arch 0 0 51(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_subprogram
			(_ext addition(1 0))
			(_ext subtraction(1 1))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext q2.q2.STD_LOGIC_VECTOR{7~downto~0}~15(1 ~STD_LOGIC_VECTOR{7~downto~0}~15)))
		(_type(_ext q2.q2.STD_LOGIC_VECTOR{7~downto~0}~152(1 ~STD_LOGIC_VECTOR{7~downto~0}~152)))
	)
	(_use(ieee(std_logic_1164))(.(q2))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000034 55 1111 1685723719573 q2
(_unit VHDL(q2 0 4(q2 0 11))
	(_version vef)
	(_time 1685723940587 2023.06.02 20:09:00)
	(_source(\../src/q2.vhd\))
	(_parameters tan)
	(_code 32363032326467213237236d613533313035333130)
	(_ent
		(_time 1685723719573)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~15 0 6(_array -2((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~152 0 7(_array -2((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~16 0 13(_array -2((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~16 0 14(_array -2((_dto i 8 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~163 0 24(_array -2((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~165 0 25(_array -2((_dto i 8 i 0)))))
		(_subprogram
			(_int addition 0 0 13(_ent(_func)))
			(_int subtraction 1 0 24(_ent(_func)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 2)
		(33686018 33686018 2)
	)
	(_model . q2 2 -1)
)
I 000051 55 989           1685723940592 Behavioral
(_unit VHDL(calculator 0 41(behavioral 0 49))
	(_version vef)
	(_time 1685723940593 2023.06.02 20:09:00)
	(_source(\../src/q2.vhd\))
	(_parameters tan)
	(_code 3237323731653524303c2768303433353634643530)
	(_ent
		(_time 1685723719640)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 43(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 43(_ent(_in))))
		(_port(_int b 0 0 43(_ent(_in))))
		(_port(_int op -1 0 44(_ent(_in))))
		(_port(_int result 0 0 45(_ent(_out))))
		(_prcs
			(line__51(_arch 0 0 51(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_subprogram
			(_ext addition(1 0))
			(_ext subtraction(1 1))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext q2.q2.STD_LOGIC_VECTOR{7~downto~0}~15(1 ~STD_LOGIC_VECTOR{7~downto~0}~15)))
		(_type(_ext q2.q2.STD_LOGIC_VECTOR{7~downto~0}~152(1 ~STD_LOGIC_VECTOR{7~downto~0}~152)))
	)
	(_use(ieee(std_logic_1164))(.(q2))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000034 55 1111 1685723719573 q2
(_unit VHDL(q2 0 4(q2 0 11))
	(_version vef)
	(_time 1685723941684 2023.06.02 20:09:01)
	(_source(\../src/q2.vhd\))
	(_parameters tan)
	(_code 787c7e7c722e2d6b787d69272b7f797b7a7f797b7a)
	(_ent
		(_time 1685723719573)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~15 0 6(_array -2((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~152 0 7(_array -2((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~16 0 13(_array -2((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~16 0 14(_array -2((_dto i 8 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~163 0 24(_array -2((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~165 0 25(_array -2((_dto i 8 i 0)))))
		(_subprogram
			(_int addition 0 0 13(_ent(_func)))
			(_int subtraction 1 0 24(_ent(_func)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 2)
		(33686018 33686018 2)
	)
	(_model . q2 2 -1)
)
I 000051 55 989           1685723941689 Behavioral
(_unit VHDL(calculator 0 41(behavioral 0 49))
	(_version vef)
	(_time 1685723941690 2023.06.02 20:09:01)
	(_source(\../src/q2.vhd\))
	(_parameters tan)
	(_code 888d8c8681df8f9e8a869dd28a8e898f8c8ede8f8a)
	(_ent
		(_time 1685723719640)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 43(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 43(_ent(_in))))
		(_port(_int b 0 0 43(_ent(_in))))
		(_port(_int op -1 0 44(_ent(_in))))
		(_port(_int result 0 0 45(_ent(_out))))
		(_prcs
			(line__51(_arch 0 0 51(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_subprogram
			(_ext addition(1 0))
			(_ext subtraction(1 1))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext q2.q2.STD_LOGIC_VECTOR{7~downto~0}~15(1 ~STD_LOGIC_VECTOR{7~downto~0}~15)))
		(_type(_ext q2.q2.STD_LOGIC_VECTOR{7~downto~0}~152(1 ~STD_LOGIC_VECTOR{7~downto~0}~152)))
	)
	(_use(ieee(std_logic_1164))(.(q2))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000034 55 1111 1685723719573 q2
(_unit VHDL(q2 0 4(q2 0 11))
	(_version vef)
	(_time 1685724455288 2023.06.02 20:17:35)
	(_source(\../src/q2.vhd\))
	(_parameters tan)
	(_code c1c69491c29794d2c1c4d09e92c6c0c2c3c6c0c2c3)
	(_ent
		(_time 1685723719573)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~15 0 6(_array -2((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~152 0 7(_array -2((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~16 0 13(_array -2((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~16 0 14(_array -2((_dto i 8 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~163 0 24(_array -2((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~165 0 25(_array -2((_dto i 8 i 0)))))
		(_subprogram
			(_int addition 0 0 13(_ent(_func)))
			(_int subtraction 1 0 24(_ent(_func)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 2)
		(33686018 33686018 2)
	)
	(_model . q2 2 -1)
)
I 000051 55 989           1685724455297 Behavioral
(_unit VHDL(calculator 0 41(behavioral 0 49))
	(_version vef)
	(_time 1685724455298 2023.06.02 20:17:35)
	(_source(\../src/q2.vhd\))
	(_parameters tan)
	(_code d1d78683d186d6c7d3dfc48bd3d7d0d6d5d787d6d3)
	(_ent
		(_time 1685723719640)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 43(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 43(_ent(_in))))
		(_port(_int b 0 0 43(_ent(_in))))
		(_port(_int op -1 0 44(_ent(_in))))
		(_port(_int result 0 0 45(_ent(_out))))
		(_prcs
			(line__51(_arch 0 0 51(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_subprogram
			(_ext addition(1 0))
			(_ext subtraction(1 1))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext q2.q2.STD_LOGIC_VECTOR{7~downto~0}~15(1 ~STD_LOGIC_VECTOR{7~downto~0}~15)))
		(_type(_ext q2.q2.STD_LOGIC_VECTOR{7~downto~0}~152(1 ~STD_LOGIC_VECTOR{7~downto~0}~152)))
	)
	(_use(ieee(std_logic_1164))(.(q2))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000034 55 1111 1685723719573 q2
(_unit VHDL(q2 0 4(q2 0 11))
	(_version vef)
	(_time 1685724463775 2023.06.02 20:17:43)
	(_source(\../src/q2.vhd\))
	(_parameters tan)
	(_code e6e3b2b0e2b0b3f5e6e3f7b9b5e1e7e5e4e1e7e5e4)
	(_ent
		(_time 1685723719573)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~15 0 6(_array -2((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~152 0 7(_array -2((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~16 0 13(_array -2((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~16 0 14(_array -2((_dto i 8 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~163 0 24(_array -2((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~165 0 25(_array -2((_dto i 8 i 0)))))
		(_subprogram
			(_int addition 0 0 13(_ent(_func)))
			(_int subtraction 1 0 24(_ent(_func)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 2)
		(33686018 33686018 2)
	)
	(_model . q2 2 -1)
)
I 000051 55 989           1685724463780 Behavioral
(_unit VHDL(calculator 0 41(behavioral 0 49))
	(_version vef)
	(_time 1685724463781 2023.06.02 20:17:43)
	(_source(\../src/q2.vhd\))
	(_parameters tan)
	(_code e6e2b0b5e1b1e1f0e4e8f3bce4e0e7e1e2e0b0e1e4)
	(_ent
		(_time 1685723719640)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 43(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 43(_ent(_in))))
		(_port(_int b 0 0 43(_ent(_in))))
		(_port(_int op -1 0 44(_ent(_in))))
		(_port(_int result 0 0 45(_ent(_out))))
		(_prcs
			(line__51(_arch 0 0 51(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_subprogram
			(_ext addition(1 0))
			(_ext subtraction(1 1))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext q2.q2.STD_LOGIC_VECTOR{7~downto~0}~15(1 ~STD_LOGIC_VECTOR{7~downto~0}~15)))
		(_type(_ext q2.q2.STD_LOGIC_VECTOR{7~downto~0}~152(1 ~STD_LOGIC_VECTOR{7~downto~0}~152)))
	)
	(_use(ieee(std_logic_1164))(.(q2))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000034 55 1111 1685723719573 q2
(_unit VHDL(q2 0 4(q2 0 11))
	(_version vef)
	(_time 1685724514398 2023.06.02 20:18:34)
	(_source(\../src/q2.vhd\))
	(_parameters tan)
	(_code a7f6a2f5a2f1f2b4a7a2b6f8f4a0a6a4a5a0a6a4a5)
	(_ent
		(_time 1685723719573)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~15 0 6(_array -2((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~152 0 7(_array -2((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~16 0 13(_array -2((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~16 0 14(_array -2((_dto i 8 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~163 0 24(_array -2((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~165 0 25(_array -2((_dto i 8 i 0)))))
		(_subprogram
			(_int addition 0 0 13(_ent(_func)))
			(_int subtraction 1 0 24(_ent(_func)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 2)
		(33686018 33686018 2)
	)
	(_model . q2 2 -1)
)
I 000051 55 989           1685724514403 Behavioral
(_unit VHDL(calculator 0 41(behavioral 0 49))
	(_version vef)
	(_time 1685724514404 2023.06.02 20:18:34)
	(_source(\../src/q2.vhd\))
	(_parameters tan)
	(_code a7f7a0f0a1f0a0b1a5a9b2fda5a1a6a0a3a1f1a0a5)
	(_ent
		(_time 1685723719640)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 43(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 43(_ent(_in))))
		(_port(_int b 0 0 43(_ent(_in))))
		(_port(_int op -1 0 44(_ent(_in))))
		(_port(_int result 0 0 45(_ent(_out))))
		(_prcs
			(line__51(_arch 0 0 51(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_subprogram
			(_ext addition(1 0))
			(_ext subtraction(1 1))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext q2.q2.STD_LOGIC_VECTOR{7~downto~0}~15(1 ~STD_LOGIC_VECTOR{7~downto~0}~15)))
		(_type(_ext q2.q2.STD_LOGIC_VECTOR{7~downto~0}~152(1 ~STD_LOGIC_VECTOR{7~downto~0}~152)))
	)
	(_use(ieee(std_logic_1164))(.(q2))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000034 55 1111 1685723719573 q2
(_unit VHDL(q2 0 4(q2 0 11))
	(_version vef)
	(_time 1685724515700 2023.06.02 20:18:35)
	(_source(\../src/q2.vhd\))
	(_parameters tan)
	(_code b8e9b0e9b2eeedabb8bda9e7ebbfb9bbbabfb9bbba)
	(_ent
		(_time 1685723719573)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~15 0 6(_array -2((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~152 0 7(_array -2((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~16 0 13(_array -2((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~16 0 14(_array -2((_dto i 8 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~163 0 24(_array -2((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~165 0 25(_array -2((_dto i 8 i 0)))))
		(_subprogram
			(_int addition 0 0 13(_ent(_func)))
			(_int subtraction 1 0 24(_ent(_func)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 2)
		(33686018 33686018 2)
	)
	(_model . q2 2 -1)
)
I 000051 55 989           1685724515705 Behavioral
(_unit VHDL(calculator 0 41(behavioral 0 49))
	(_version vef)
	(_time 1685724515706 2023.06.02 20:18:35)
	(_source(\../src/q2.vhd\))
	(_parameters tan)
	(_code c797cd92c190c0d1c5c9d29dc5c1c6c0c3c191c0c5)
	(_ent
		(_time 1685723719640)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 43(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 43(_ent(_in))))
		(_port(_int b 0 0 43(_ent(_in))))
		(_port(_int op -1 0 44(_ent(_in))))
		(_port(_int result 0 0 45(_ent(_out))))
		(_prcs
			(line__51(_arch 0 0 51(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_subprogram
			(_ext addition(1 0))
			(_ext subtraction(1 1))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext q2.q2.STD_LOGIC_VECTOR{7~downto~0}~15(1 ~STD_LOGIC_VECTOR{7~downto~0}~15)))
		(_type(_ext q2.q2.STD_LOGIC_VECTOR{7~downto~0}~152(1 ~STD_LOGIC_VECTOR{7~downto~0}~152)))
	)
	(_use(ieee(std_logic_1164))(.(q2))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000034 55 1111 1685723719573 q2
(_unit VHDL(q2 0 4(q2 0 11))
	(_version vef)
	(_time 1685724518692 2023.06.02 20:18:38)
	(_source(\../src/q2.vhd\))
	(_parameters tan)
	(_code 70777474722625637075612f237771737277717372)
	(_ent
		(_time 1685723719573)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~15 0 6(_array -2((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~152 0 7(_array -2((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~16 0 13(_array -2((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~16 0 14(_array -2((_dto i 8 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~163 0 24(_array -2((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~165 0 25(_array -2((_dto i 8 i 0)))))
		(_subprogram
			(_int addition 0 0 13(_ent(_func)))
			(_int subtraction 1 0 24(_ent(_func)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 2)
		(33686018 33686018 2)
	)
	(_model . q2 2 -1)
)
I 000051 55 989           1685724518697 Behavioral
(_unit VHDL(calculator 0 41(behavioral 0 49))
	(_version vef)
	(_time 1685724518698 2023.06.02 20:18:38)
	(_source(\../src/q2.vhd\))
	(_parameters tan)
	(_code 7076767171277766727e652a727671777476267772)
	(_ent
		(_time 1685723719640)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 43(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 43(_ent(_in))))
		(_port(_int b 0 0 43(_ent(_in))))
		(_port(_int op -1 0 44(_ent(_in))))
		(_port(_int result 0 0 45(_ent(_out))))
		(_prcs
			(line__51(_arch 0 0 51(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_subprogram
			(_ext addition(1 0))
			(_ext subtraction(1 1))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext q2.q2.STD_LOGIC_VECTOR{7~downto~0}~15(1 ~STD_LOGIC_VECTOR{7~downto~0}~15)))
		(_type(_ext q2.q2.STD_LOGIC_VECTOR{7~downto~0}~152(1 ~STD_LOGIC_VECTOR{7~downto~0}~152)))
	)
	(_use(ieee(std_logic_1164))(.(q2))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000034 55 1111 1685723719573 q2
(_unit VHDL(q2 0 4(q2 0 11))
	(_version vef)
	(_time 1685725265280 2023.06.02 20:31:05)
	(_source(\../src/q2.vhd\))
	(_parameters tan)
	(_code c2c3ca92c29497d1c2c7d39d91c5c3c1c0c5c3c1c0)
	(_ent
		(_time 1685723719573)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~15 0 6(_array -2((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~152 0 7(_array -2((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~16 0 13(_array -2((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~16 0 14(_array -2((_dto i 8 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~163 0 24(_array -2((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~165 0 25(_array -2((_dto i 8 i 0)))))
		(_subprogram
			(_int addition 0 0 13(_ent(_func)))
			(_int subtraction 1 0 24(_ent(_func)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 2)
		(33686018 33686018 2)
	)
	(_model . q2 2 -1)
)
I 000051 55 989           1685725265289 Behavioral
(_unit VHDL(calculator 0 41(behavioral 0 49))
	(_version vef)
	(_time 1685725265290 2023.06.02 20:31:05)
	(_source(\../src/q2.vhd\))
	(_parameters tan)
	(_code d1d1db83d186d6c7d3dfc48bd3d7d0d6d5d787d6d3)
	(_ent
		(_time 1685723719640)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 43(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 43(_ent(_in))))
		(_port(_int b 0 0 43(_ent(_in))))
		(_port(_int op -1 0 44(_ent(_in))))
		(_port(_int result 0 0 45(_ent(_out))))
		(_prcs
			(line__51(_arch 0 0 51(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_subprogram
			(_ext addition(1 0))
			(_ext subtraction(1 1))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext q2.q2.STD_LOGIC_VECTOR{7~downto~0}~15(1 ~STD_LOGIC_VECTOR{7~downto~0}~15)))
		(_type(_ext q2.q2.STD_LOGIC_VECTOR{7~downto~0}~152(1 ~STD_LOGIC_VECTOR{7~downto~0}~152)))
	)
	(_use(ieee(std_logic_1164))(.(q2))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000034 55 1111 1685723719573 q2
(_unit VHDL(q2 0 4(q2 0 11))
	(_version vef)
	(_time 1685725268137 2023.06.02 20:31:08)
	(_source(\../src/q2.vhd\))
	(_parameters tan)
	(_code edede8bbbbbbb8feede8fcb2beeaeceeefeaeceeef)
	(_ent
		(_time 1685723719573)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~15 0 6(_array -2((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~152 0 7(_array -2((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~16 0 13(_array -2((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~16 0 14(_array -2((_dto i 8 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~163 0 24(_array -2((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~165 0 25(_array -2((_dto i 8 i 0)))))
		(_subprogram
			(_int addition 0 0 13(_ent(_func)))
			(_int subtraction 1 0 24(_ent(_func)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 2)
		(33686018 33686018 2)
	)
	(_model . q2 2 -1)
)
I 000051 55 989           1685725268142 Behavioral
(_unit VHDL(calculator 0 41(behavioral 0 49))
	(_version vef)
	(_time 1685725268143 2023.06.02 20:31:08)
	(_source(\../src/q2.vhd\))
	(_parameters tan)
	(_code edeceabeb8baeafbefe3f8b7efebeceae9ebbbeaef)
	(_ent
		(_time 1685723719640)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 43(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 43(_ent(_in))))
		(_port(_int b 0 0 43(_ent(_in))))
		(_port(_int op -1 0 44(_ent(_in))))
		(_port(_int result 0 0 45(_ent(_out))))
		(_prcs
			(line__51(_arch 0 0 51(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_subprogram
			(_ext addition(1 0))
			(_ext subtraction(1 1))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext q2.q2.STD_LOGIC_VECTOR{7~downto~0}~15(1 ~STD_LOGIC_VECTOR{7~downto~0}~15)))
		(_type(_ext q2.q2.STD_LOGIC_VECTOR{7~downto~0}~152(1 ~STD_LOGIC_VECTOR{7~downto~0}~152)))
	)
	(_use(ieee(std_logic_1164))(.(q2))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 3241          1685725427216 Behavioral
(_unit VHDL(maincomponent 0 5(behavioral 0 15))
	(_version vef)
	(_time 1685725427217 2023.06.02 20:33:47)
	(_source(\../src/q2.vhd\))
	(_parameters tan)
	(_code 5300055051040e45025c4009545507545355055506)
	(_ent
		(_time 1685725427213)
	)
	(_comp
		(NBitAdder
			(_object
				(_gen(_int N 2 0 18(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 21(_array -1((_dto c 1 i 0)))))
				(_port(_int A 7 0 21(_ent (_in))))
				(_port(_int B 7 0 21(_ent (_in))))
				(_port(_int Cin -1 0 22(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 23(_array -1((_dto c 2 i 0)))))
				(_port(_int Sum 8 0 23(_ent (_out))))
				(_port(_int Cout -1 0 24(_ent (_out))))
			)
		)
		(OutputGenerator
			(_object
				(_gen(_int N 3 0 30(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~137 0 33(_array -1((_dto c 3 i 0)))))
				(_port(_int A 7 0 33(_ent (_in))))
				(_port(_int B 7 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 34(_array -1((_dto c 4 i 0)))))
				(_port(_int Result 8 0 34(_ent (_out))))
			)
		)
		(CheckEvenOnes
			(_object
				(_port(_int A 4 0 40(_ent (_in))))
				(_port(_int EvenOnes -1 0 41(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 51(_comp NBitAdder)
		(_gen
			((N)(_code 5))
		)
		(_port
			((A)(A(_range 6)))
			((B)(B(_range 7)))
			((Cin)((i 2)))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_implicit)
			(_gen
				((N)(_code 8))
			)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst OutputGen 0 60(_comp OutputGenerator)
		(_gen
			((N)(_code 9))
		)
		(_port
			((A)(A(_range 10)))
			((B)(B(_range 11)))
			((Result)(Result))
		)
		(_use(_implicit)
			(_gen
				((N)(_code 12))
			)
			(_port
				((A)(A))
				((B)(B))
				((Result)(Result))
			)
		)
	)
	(_inst CheckOnes 0 67(_comp CheckEvenOnes)
		(_port
			((A)(A))
			((EvenOnes)(EvenOnes))
		)
		(_use(_implicit)
			(_port
				((A)(A))
				((EvenOnes)(EvenOnes))
			)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 7(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 7(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int A 1 0 10(_ent(_in))))
		(_port(_int B 1 0 10(_ent(_in))))
		(_port(_int C 1 0 11(_ent(_out))))
		(_type(_int ~INTEGER~range~2~to~7~13 0 18(_scalar (_to i 2 i 7))))
		(_type(_int ~INTEGER~range~2~to~7~135 0 30(_scalar (_to i 2 i 7))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 40(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1311 0 45(_array -1((_dto c 13 i 0)))))
		(_sig(_int Sum 5 0 45(_arch(_uni))))
		(_sig(_int Cout -1 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~1313 0 47(_array -1((_dto c 14 i 0)))))
		(_sig(_int Result 6 0 47(_arch(_uni))))
		(_sig(_int EvenOnes -1 0 48(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_trgt(2))(_sens(3)(5(_range 15)))(_read(5(_range 16))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 17 -1)
)
I 000051 55 2023          1685725427238 Behavioral
(_unit VHDL(nbitadder 0 81(behavioral 0 93))
	(_version vef)
	(_time 1685725427239 2023.06.02 20:33:47)
	(_source(\../src/q2.vhd\))
	(_parameters tan)
	(_code 7320247272242e6475706229267577757674717526)
	(_ent
		(_time 1685725427232)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int A -1 0 96(_ent (_in))))
				(_port(_int B -1 0 96(_ent (_in))))
				(_port(_int Cin -1 0 96(_ent (_in))))
				(_port(_int Sum -1 0 97(_ent (_out))))
				(_port(_int Cout -1 0 97(_ent (_out))))
			)
		)
	)
	(_generate FA 0 104(_for 5 )
		(_inst FullAdd 0 105(_comp FullAdder)
			(_port
				((A)(A(_object 1)))
				((B)(B(_object 1)))
				((Cin)(Carry(_object 1)))
				((Sum)(Sum(_object 1)))
				((Cout)(Carry(_index 2)))
			)
			(_use(_ent . FullAdder)
			)
		)
		(_object
			(_cnst(_int i 5 0 104(_arch)))
		)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 83(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 83(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 86(_array -1((_dto c 3 i 0)))))
		(_port(_int A 1 0 86(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 86(_array -1((_dto c 4 i 0)))))
		(_port(_int B 1 0 86(_ent(_in))))
		(_port(_int Cin -1 0 87(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 88(_array -1((_dto c 5 i 0)))))
		(_port(_int Sum 3 0 88(_ent(_out))))
		(_port(_int Cout -1 0 89(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 101(_array -1((_dto c 6 i 0)))))
		(_sig(_int Carry 4 0 101(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~N-1~13 0 104(_scalar (_to i 0 c 7))))
		(_prcs
			(line__103(_arch 0 0 103(_assignment(_alias((Carry(0))(Cin)))(_trgt(5(0)))(_sens(2)))))
			(line__114(_arch 1 0 114(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 8 -1)
)
I 000051 55 1019          1685725427252 Behavioral
(_unit VHDL(outputgenerator 0 121(behavioral 0 131))
	(_version vef)
	(_time 1685725427253 2023.06.02 20:33:47)
	(_source(\../src/q2.vhd\))
	(_parameters tan)
	(_code 82d1d68d85d4d295838597d9d78485848784d78487)
	(_ent
		(_time 1685725427246)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 123(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 123(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 126(_array -1((_dto c 1 i 0)))))
		(_port(_int A 1 0 126(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 126(_array -1((_dto c 2 i 0)))))
		(_port(_int B 1 0 126(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 127(_array -1((_dto c 3 i 0)))))
		(_port(_int Result 3 0 127(_ent(_out))))
		(_prcs
			(line__133(_arch 0 0 133(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 4 -1)
)
I 000051 55 896           1685725427270 Behavioral
(_unit VHDL(checkevenones 0 140(behavioral 0 147))
	(_version vef)
	(_time 1685725427271 2023.06.02 20:33:47)
	(_source(\../src/q2.vhd\))
	(_parameters tan)
	(_code 92c1939d98c5c384909cd0c8c69594949794c794c4)
	(_ent
		(_time 1685725427265)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 142(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 142(_ent(_in))))
		(_port(_int EvenOnes -1 0 143(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~8~13 0 148(_scalar (_to i 0 i 8))))
		(_sig(_int OnesCount 1 0 148(_arch(_uni))))
		(_prcs
			(line__150(_arch 0 0 150(_prcs(_simple)(_trgt(2))(_sens(0))(_read(2)))))
			(line__160(_arch 1 0 160(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 760           1685725427290 Behavioral
(_unit VHDL(fulladder 0 167(behavioral 0 174))
	(_version vef)
	(_time 1685725427291 2023.06.02 20:33:47)
	(_source(\../src/q2.vhd\))
	(_parameters tan)
	(_code a1f2a5f7a5f6a6b7f2f2b0fbf4a7a5a7a4a6a3a7a7)
	(_ent
		(_time 1685725427282)
	)
	(_object
		(_port(_int A -1 0 169(_ent(_in))))
		(_port(_int B -1 0 169(_ent(_in))))
		(_port(_int Cin -1 0 169(_ent(_in))))
		(_port(_int Sum -1 0 170(_ent(_out))))
		(_port(_int Cout -1 0 170(_ent(_out))))
		(_prcs
			(line__176(_arch 0 0 176(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__177(_arch 1 0 177(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 3213          1685725428308 Behavioral
(_unit VHDL(maincomponent 0 5(behavioral 0 15))
	(_version vef)
	(_time 1685725428309 2023.06.02 20:33:48)
	(_source(\../src/q2.vhd\))
	(_parameters tan)
	(_code 99cacb9691cec48fc8968ac39e9fcd9e999fcf9fcc)
	(_ent
		(_time 1685725427212)
	)
	(_comp
		(NBitAdder
			(_object
				(_gen(_int N 2 0 18(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 21(_array -1((_dto c 1 i 0)))))
				(_port(_int A 7 0 21(_ent (_in))))
				(_port(_int B 7 0 21(_ent (_in))))
				(_port(_int Cin -1 0 22(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 23(_array -1((_dto c 2 i 0)))))
				(_port(_int Sum 8 0 23(_ent (_out))))
				(_port(_int Cout -1 0 24(_ent (_out))))
			)
		)
		(OutputGenerator
			(_object
				(_gen(_int N 3 0 30(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~137 0 33(_array -1((_dto c 3 i 0)))))
				(_port(_int A 7 0 33(_ent (_in))))
				(_port(_int B 7 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 34(_array -1((_dto c 4 i 0)))))
				(_port(_int Result 8 0 34(_ent (_out))))
			)
		)
		(CheckEvenOnes
			(_object
				(_port(_int A 4 0 40(_ent (_in))))
				(_port(_int EvenOnes -1 0 41(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 51(_comp NBitAdder)
		(_gen
			((N)(_code 5))
		)
		(_port
			((A)(A(_range 6)))
			((B)(B(_range 7)))
			((Cin)((i 2)))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . NBitAdder)
			(_gen
				((N)(_code 8))
			)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst OutputGen 0 60(_comp OutputGenerator)
		(_gen
			((N)(_code 9))
		)
		(_port
			((A)(A(_range 10)))
			((B)(B(_range 11)))
			((Result)(Result))
		)
		(_use(_ent . OutputGenerator)
			(_gen
				((N)(_code 12))
			)
			(_port
				((A)(A))
				((B)(B))
				((Result)(Result))
			)
		)
	)
	(_inst CheckOnes 0 67(_comp CheckEvenOnes)
		(_port
			((A)(A))
			((EvenOnes)(EvenOnes))
		)
		(_use(_ent . CheckEvenOnes)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 7(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 7(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int A 1 0 10(_ent(_in))))
		(_port(_int B 1 0 10(_ent(_in))))
		(_port(_int C 1 0 11(_ent(_out))))
		(_type(_int ~INTEGER~range~2~to~7~13 0 18(_scalar (_to i 2 i 7))))
		(_type(_int ~INTEGER~range~2~to~7~135 0 30(_scalar (_to i 2 i 7))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 40(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1311 0 45(_array -1((_dto c 13 i 0)))))
		(_sig(_int Sum 5 0 45(_arch(_uni))))
		(_sig(_int Cout -1 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~1313 0 47(_array -1((_dto c 14 i 0)))))
		(_sig(_int Result 6 0 47(_arch(_uni))))
		(_sig(_int EvenOnes -1 0 48(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_trgt(2))(_sens(3)(5(_range 15)))(_read(5(_range 16))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 17 -1)
)
I 000051 55 2023          1685725428314 Behavioral
(_unit VHDL(nbitadder 0 81(behavioral 0 93))
	(_version vef)
	(_time 1685725428315 2023.06.02 20:33:48)
	(_source(\../src/q2.vhd\))
	(_parameters tan)
	(_code a9fafafea2fef4beafaab8f3fcafadafacaeabaffc)
	(_ent
		(_time 1685725427231)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int A -1 0 96(_ent (_in))))
				(_port(_int B -1 0 96(_ent (_in))))
				(_port(_int Cin -1 0 96(_ent (_in))))
				(_port(_int Sum -1 0 97(_ent (_out))))
				(_port(_int Cout -1 0 97(_ent (_out))))
			)
		)
	)
	(_generate FA 0 104(_for 5 )
		(_inst FullAdd 0 105(_comp FullAdder)
			(_port
				((A)(A(_object 1)))
				((B)(B(_object 1)))
				((Cin)(Carry(_object 1)))
				((Sum)(Sum(_object 1)))
				((Cout)(Carry(_index 2)))
			)
			(_use(_ent . FullAdder)
			)
		)
		(_object
			(_cnst(_int i 5 0 104(_arch)))
		)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 83(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 83(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 86(_array -1((_dto c 3 i 0)))))
		(_port(_int A 1 0 86(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 86(_array -1((_dto c 4 i 0)))))
		(_port(_int B 1 0 86(_ent(_in))))
		(_port(_int Cin -1 0 87(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 88(_array -1((_dto c 5 i 0)))))
		(_port(_int Sum 3 0 88(_ent(_out))))
		(_port(_int Cout -1 0 89(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 101(_array -1((_dto c 6 i 0)))))
		(_sig(_int Carry 4 0 101(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~N-1~13 0 104(_scalar (_to i 0 c 7))))
		(_prcs
			(line__103(_arch 0 0 103(_assignment(_alias((Carry(0))(Cin)))(_trgt(5(0)))(_sens(2)))))
			(line__114(_arch 1 0 114(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 8 -1)
)
I 000051 55 1019          1685725428325 Behavioral
(_unit VHDL(outputgenerator 0 121(behavioral 0 131))
	(_version vef)
	(_time 1685725428326 2023.06.02 20:33:48)
	(_source(\../src/q2.vhd\))
	(_parameters tan)
	(_code a9faf9ffa5fff9bea8aebcf2fcafaeafacaffcafac)
	(_ent
		(_time 1685725427245)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 123(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 123(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 126(_array -1((_dto c 1 i 0)))))
		(_port(_int A 1 0 126(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 126(_array -1((_dto c 2 i 0)))))
		(_port(_int B 1 0 126(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 127(_array -1((_dto c 3 i 0)))))
		(_port(_int Result 3 0 127(_ent(_out))))
		(_prcs
			(line__133(_arch 0 0 133(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 4 -1)
)
I 000051 55 896           1685725428338 Behavioral
(_unit VHDL(checkevenones 0 140(behavioral 0 147))
	(_version vef)
	(_time 1685725428339 2023.06.02 20:33:48)
	(_source(\../src/q2.vhd\))
	(_parameters tan)
	(_code b8ebbdecb8efe9aebab6fae2ecbfbebebdbeedbeee)
	(_ent
		(_time 1685725427264)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 142(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 142(_ent(_in))))
		(_port(_int EvenOnes -1 0 143(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~8~13 0 148(_scalar (_to i 0 i 8))))
		(_sig(_int OnesCount 1 0 148(_arch(_uni))))
		(_prcs
			(line__150(_arch 0 0 150(_prcs(_simple)(_trgt(2))(_sens(0))(_read(2)))))
			(line__160(_arch 1 0 160(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 760           1685725428354 Behavioral
(_unit VHDL(fulladder 0 167(behavioral 0 174))
	(_version vef)
	(_time 1685725428355 2023.06.02 20:33:48)
	(_source(\../src/q2.vhd\))
	(_parameters tan)
	(_code c89bc89cc59fcfde9b9bd9929dcecccecdcfcacece)
	(_ent
		(_time 1685725427281)
	)
	(_object
		(_port(_int A -1 0 169(_ent(_in))))
		(_port(_int B -1 0 169(_ent(_in))))
		(_port(_int Cin -1 0 169(_ent(_in))))
		(_port(_int Sum -1 0 170(_ent(_out))))
		(_port(_int Cout -1 0 170(_ent(_out))))
		(_prcs
			(line__176(_arch 0 0 176(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__177(_arch 1 0 177(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 3213          1685725429107 Behavioral
(_unit VHDL(maincomponent 0 5(behavioral 0 15))
	(_version vef)
	(_time 1685725429108 2023.06.02 20:33:49)
	(_source(\../src/q2.vhd\))
	(_parameters tan)
	(_code b6e5ebe2b1e1eba0e7b9a5ecb1b0e2b1b6b0e0b0e3)
	(_ent
		(_time 1685725427212)
	)
	(_comp
		(NBitAdder
			(_object
				(_gen(_int N 2 0 18(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 21(_array -1((_dto c 1 i 0)))))
				(_port(_int A 7 0 21(_ent (_in))))
				(_port(_int B 7 0 21(_ent (_in))))
				(_port(_int Cin -1 0 22(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 23(_array -1((_dto c 2 i 0)))))
				(_port(_int Sum 8 0 23(_ent (_out))))
				(_port(_int Cout -1 0 24(_ent (_out))))
			)
		)
		(OutputGenerator
			(_object
				(_gen(_int N 3 0 30(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~137 0 33(_array -1((_dto c 3 i 0)))))
				(_port(_int A 7 0 33(_ent (_in))))
				(_port(_int B 7 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 34(_array -1((_dto c 4 i 0)))))
				(_port(_int Result 8 0 34(_ent (_out))))
			)
		)
		(CheckEvenOnes
			(_object
				(_port(_int A 4 0 40(_ent (_in))))
				(_port(_int EvenOnes -1 0 41(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 51(_comp NBitAdder)
		(_gen
			((N)(_code 5))
		)
		(_port
			((A)(A(_range 6)))
			((B)(B(_range 7)))
			((Cin)((i 2)))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . NBitAdder)
			(_gen
				((N)(_code 8))
			)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst OutputGen 0 60(_comp OutputGenerator)
		(_gen
			((N)(_code 9))
		)
		(_port
			((A)(A(_range 10)))
			((B)(B(_range 11)))
			((Result)(Result))
		)
		(_use(_ent . OutputGenerator)
			(_gen
				((N)(_code 12))
			)
			(_port
				((A)(A))
				((B)(B))
				((Result)(Result))
			)
		)
	)
	(_inst CheckOnes 0 67(_comp CheckEvenOnes)
		(_port
			((A)(A))
			((EvenOnes)(EvenOnes))
		)
		(_use(_ent . CheckEvenOnes)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 7(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 7(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int A 1 0 10(_ent(_in))))
		(_port(_int B 1 0 10(_ent(_in))))
		(_port(_int C 1 0 11(_ent(_out))))
		(_type(_int ~INTEGER~range~2~to~7~13 0 18(_scalar (_to i 2 i 7))))
		(_type(_int ~INTEGER~range~2~to~7~135 0 30(_scalar (_to i 2 i 7))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 40(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1311 0 45(_array -1((_dto c 13 i 0)))))
		(_sig(_int Sum 5 0 45(_arch(_uni))))
		(_sig(_int Cout -1 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~1313 0 47(_array -1((_dto c 14 i 0)))))
		(_sig(_int Result 6 0 47(_arch(_uni))))
		(_sig(_int EvenOnes -1 0 48(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_trgt(2))(_sens(3)(5(_range 15)))(_read(5(_range 16))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 17 -1)
)
I 000051 55 2023          1685725429113 Behavioral
(_unit VHDL(nbitadder 0 81(behavioral 0 93))
	(_version vef)
	(_time 1685725429114 2023.06.02 20:33:49)
	(_source(\../src/q2.vhd\))
	(_parameters tan)
	(_code c6959a93c2919bd1c0c5d79c93c0c2c0c3c1c4c093)
	(_ent
		(_time 1685725427231)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int A -1 0 96(_ent (_in))))
				(_port(_int B -1 0 96(_ent (_in))))
				(_port(_int Cin -1 0 96(_ent (_in))))
				(_port(_int Sum -1 0 97(_ent (_out))))
				(_port(_int Cout -1 0 97(_ent (_out))))
			)
		)
	)
	(_generate FA 0 104(_for 5 )
		(_inst FullAdd 0 105(_comp FullAdder)
			(_port
				((A)(A(_object 1)))
				((B)(B(_object 1)))
				((Cin)(Carry(_object 1)))
				((Sum)(Sum(_object 1)))
				((Cout)(Carry(_index 2)))
			)
			(_use(_ent . FullAdder)
			)
		)
		(_object
			(_cnst(_int i 5 0 104(_arch)))
		)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 83(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 83(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 86(_array -1((_dto c 3 i 0)))))
		(_port(_int A 1 0 86(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 86(_array -1((_dto c 4 i 0)))))
		(_port(_int B 1 0 86(_ent(_in))))
		(_port(_int Cin -1 0 87(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 88(_array -1((_dto c 5 i 0)))))
		(_port(_int Sum 3 0 88(_ent(_out))))
		(_port(_int Cout -1 0 89(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 101(_array -1((_dto c 6 i 0)))))
		(_sig(_int Carry 4 0 101(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~N-1~13 0 104(_scalar (_to i 0 c 7))))
		(_prcs
			(line__103(_arch 0 0 103(_assignment(_alias((Carry(0))(Cin)))(_trgt(5(0)))(_sens(2)))))
			(line__114(_arch 1 0 114(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 8 -1)
)
I 000051 55 1019          1685725429119 Behavioral
(_unit VHDL(outputgenerator 0 121(behavioral 0 131))
	(_version vef)
	(_time 1685725429120 2023.06.02 20:33:49)
	(_source(\../src/q2.vhd\))
	(_parameters tan)
	(_code c6959992c59096d1c7c1d39d93c0c1c0c3c093c0c3)
	(_ent
		(_time 1685725427245)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 123(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 123(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 126(_array -1((_dto c 1 i 0)))))
		(_port(_int A 1 0 126(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 126(_array -1((_dto c 2 i 0)))))
		(_port(_int B 1 0 126(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 127(_array -1((_dto c 3 i 0)))))
		(_port(_int Result 3 0 127(_ent(_out))))
		(_prcs
			(line__133(_arch 0 0 133(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 4 -1)
)
I 000051 55 896           1685725429125 Behavioral
(_unit VHDL(checkevenones 0 140(behavioral 0 147))
	(_version vef)
	(_time 1685725429126 2023.06.02 20:33:49)
	(_source(\../src/q2.vhd\))
	(_parameters tan)
	(_code c695cc93c89197d0c4c8849c92c1c0c0c3c093c090)
	(_ent
		(_time 1685725427264)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 142(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 142(_ent(_in))))
		(_port(_int EvenOnes -1 0 143(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~8~13 0 148(_scalar (_to i 0 i 8))))
		(_sig(_int OnesCount 1 0 148(_arch(_uni))))
		(_prcs
			(line__150(_arch 0 0 150(_prcs(_simple)(_trgt(2))(_sens(0))(_read(2)))))
			(line__160(_arch 1 0 160(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000051 55 760           1685725429131 Behavioral
(_unit VHDL(fulladder 0 167(behavioral 0 174))
	(_version vef)
	(_time 1685725429132 2023.06.02 20:33:49)
	(_source(\../src/q2.vhd\))
	(_parameters tan)
	(_code c695c992c591c1d09595d79c93c0c2c0c3c1c4c0c0)
	(_ent
		(_time 1685725427281)
	)
	(_object
		(_port(_int A -1 0 169(_ent(_in))))
		(_port(_int B -1 0 169(_ent(_in))))
		(_port(_int Cin -1 0 169(_ent(_in))))
		(_port(_int Sum -1 0 170(_ent(_out))))
		(_port(_int Cout -1 0 170(_ent(_out))))
		(_prcs
			(line__176(_arch 0 0 176(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__177(_arch 1 0 177(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
V 000051 55 3213          1685725439574 Behavioral
(_unit VHDL(maincomponent 0 5(behavioral 0 15))
	(_version vef)
	(_time 1685725439575 2023.06.02 20:33:59)
	(_source(\../src/q2.vhd\))
	(_parameters tan)
	(_code 9b9ccd94c8ccc68dca9488c19c9dcf9c9b9dcd9dce)
	(_ent
		(_time 1685725427212)
	)
	(_comp
		(NBitAdder
			(_object
				(_gen(_int N 2 0 18(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~13 0 21(_array -1((_dto c 1 i 0)))))
				(_port(_int A 7 0 21(_ent (_in))))
				(_port(_int B 7 0 21(_ent (_in))))
				(_port(_int Cin -1 0 22(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~134 0 23(_array -1((_dto c 2 i 0)))))
				(_port(_int Sum 8 0 23(_ent (_out))))
				(_port(_int Cout -1 0 24(_ent (_out))))
			)
		)
		(OutputGenerator
			(_object
				(_gen(_int N 3 0 30(_ent)))
				(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~137 0 33(_array -1((_dto c 3 i 0)))))
				(_port(_int A 7 0 33(_ent (_in))))
				(_port(_int B 7 0 33(_ent (_in))))
				(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 34(_array -1((_dto c 4 i 0)))))
				(_port(_int Result 8 0 34(_ent (_out))))
			)
		)
		(CheckEvenOnes
			(_object
				(_port(_int A 4 0 40(_ent (_in))))
				(_port(_int EvenOnes -1 0 41(_ent (_out))))
			)
		)
	)
	(_inst Adder 0 51(_comp NBitAdder)
		(_gen
			((N)(_code 5))
		)
		(_port
			((A)(A(_range 6)))
			((B)(B(_range 7)))
			((Cin)((i 2)))
			((Sum)(Sum))
			((Cout)(Cout))
		)
		(_use(_ent . NBitAdder)
			(_gen
				((N)(_code 8))
			)
			(_port
				((A)(A))
				((B)(B))
				((Cin)(Cin))
				((Sum)(Sum))
				((Cout)(Cout))
			)
		)
	)
	(_inst OutputGen 0 60(_comp OutputGenerator)
		(_gen
			((N)(_code 9))
		)
		(_port
			((A)(A(_range 10)))
			((B)(B(_range 11)))
			((Result)(Result))
		)
		(_use(_ent . OutputGenerator)
			(_gen
				((N)(_code 12))
			)
			(_port
				((A)(A))
				((B)(B))
				((Result)(Result))
			)
		)
	)
	(_inst CheckOnes 0 67(_comp CheckEvenOnes)
		(_port
			((A)(A))
			((EvenOnes)(EvenOnes))
		)
		(_use(_ent . CheckEvenOnes)
		)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 7(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 7(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 10(_array -1((_dto i 7 i 0)))))
		(_port(_int A 1 0 10(_ent(_in))))
		(_port(_int B 1 0 10(_ent(_in))))
		(_port(_int C 1 0 11(_ent(_out))))
		(_type(_int ~INTEGER~range~2~to~7~13 0 18(_scalar (_to i 2 i 7))))
		(_type(_int ~INTEGER~range~2~to~7~135 0 30(_scalar (_to i 2 i 7))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 40(_array -1((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~1311 0 45(_array -1((_dto c 13 i 0)))))
		(_sig(_int Sum 5 0 45(_arch(_uni))))
		(_sig(_int Cout -1 0 46(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~1313 0 47(_array -1((_dto c 14 i 0)))))
		(_sig(_int Result 6 0 47(_arch(_uni))))
		(_sig(_int EvenOnes -1 0 48(_arch(_uni))))
		(_prcs
			(line__73(_arch 0 0 73(_assignment(_trgt(2))(_sens(3)(5(_range 15)))(_read(5(_range 16))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 17 -1)
)
V 000051 55 2023          1685725439580 Behavioral
(_unit VHDL(nbitadder 0 81(behavioral 0 93))
	(_version vef)
	(_time 1685725439581 2023.06.02 20:33:59)
	(_source(\../src/q2.vhd\))
	(_parameters tan)
	(_code 9b9ccc94cbccc68c9d988ac1ce9d9f9d9e9c999dce)
	(_ent
		(_time 1685725427231)
	)
	(_comp
		(FullAdder
			(_object
				(_port(_int A -1 0 96(_ent (_in))))
				(_port(_int B -1 0 96(_ent (_in))))
				(_port(_int Cin -1 0 96(_ent (_in))))
				(_port(_int Sum -1 0 97(_ent (_out))))
				(_port(_int Cout -1 0 97(_ent (_out))))
			)
		)
	)
	(_generate FA 0 104(_for 5 )
		(_inst FullAdd 0 105(_comp FullAdder)
			(_port
				((A)(A(_object 1)))
				((B)(B(_object 1)))
				((Cin)(Carry(_object 1)))
				((Sum)(Sum(_object 1)))
				((Cout)(Carry(_index 2)))
			)
			(_use(_ent . FullAdder)
			)
		)
		(_object
			(_cnst(_int i 5 0 104(_arch)))
		)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 83(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 83(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 86(_array -1((_dto c 3 i 0)))))
		(_port(_int A 1 0 86(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 86(_array -1((_dto c 4 i 0)))))
		(_port(_int B 1 0 86(_ent(_in))))
		(_port(_int Cin -1 0 87(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~124 0 88(_array -1((_dto c 5 i 0)))))
		(_port(_int Sum 3 0 88(_ent(_out))))
		(_port(_int Cout -1 0 89(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~13 0 101(_array -1((_dto c 6 i 0)))))
		(_sig(_int Carry 4 0 101(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~N-1~13 0 104(_scalar (_to i 0 c 7))))
		(_prcs
			(line__103(_arch 0 0 103(_assignment(_alias((Carry(0))(Cin)))(_trgt(5(0)))(_sens(2)))))
			(line__114(_arch 1 0 114(_assignment(_trgt(4))(_sens(5(_object 0)))(_read(5(_object 0))))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_part (5(_object 0))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 8 -1)
)
V 000051 55 1019          1685725439586 Behavioral
(_unit VHDL(outputgenerator 0 121(behavioral 0 131))
	(_version vef)
	(_time 1685725439587 2023.06.02 20:33:59)
	(_source(\../src/q2.vhd\))
	(_parameters tan)
	(_code aaadfefcfefcfabdabadbff1ffacadacafacffacaf)
	(_ent
		(_time 1685725427245)
	)
	(_object
		(_type(_int ~INTEGER~range~2~to~7~12 0 123(_scalar (_to i 2 i 7))))
		(_gen(_int N 0 0 123(_ent gms)))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~12 0 126(_array -1((_dto c 1 i 0)))))
		(_port(_int A 1 0 126(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N-1~downto~0}~122 0 126(_array -1((_dto c 2 i 0)))))
		(_port(_int B 1 0 126(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{N~downto~0}~12 0 127(_array -1((_dto c 3 i 0)))))
		(_port(_int Result 3 0 127(_ent(_out))))
		(_prcs
			(line__133(_arch 0 0 133(_assignment(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 4 -1)
)
V 000051 55 896           1685725439592 Behavioral
(_unit VHDL(checkevenones 0 140(behavioral 0 147))
	(_version vef)
	(_time 1685725439593 2023.06.02 20:33:59)
	(_source(\../src/q2.vhd\))
	(_parameters tan)
	(_code aaadabfdf3fdfbbca8a4e8f0feadacacafacffacfc)
	(_ent
		(_time 1685725427264)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 142(_array -1((_dto i 7 i 0)))))
		(_port(_int A 0 0 142(_ent(_in))))
		(_port(_int EvenOnes -1 0 143(_ent(_out))))
		(_type(_int ~INTEGER~range~0~to~8~13 0 148(_scalar (_to i 0 i 8))))
		(_sig(_int OnesCount 1 0 148(_arch(_uni))))
		(_prcs
			(line__150(_arch 0 0 150(_prcs(_simple)(_trgt(2))(_sens(0))(_read(2)))))
			(line__160(_arch 1 0 160(_assignment(_trgt(1))(_sens(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext std.standard.INTEGER(1 INTEGER)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
V 000051 55 760           1685725439598 Behavioral
(_unit VHDL(fulladder 0 167(behavioral 0 174))
	(_version vef)
	(_time 1685725439599 2023.06.02 20:33:59)
	(_source(\../src/q2.vhd\))
	(_parameters tan)
	(_code aaadaefcfefdadbcf9f9bbf0ffacaeacafada8acac)
	(_ent
		(_time 1685725427281)
	)
	(_object
		(_port(_int A -1 0 169(_ent(_in))))
		(_port(_int B -1 0 169(_ent(_in))))
		(_port(_int Cin -1 0 169(_ent(_in))))
		(_port(_int Sum -1 0 170(_ent(_out))))
		(_port(_int Cout -1 0 170(_ent(_out))))
		(_prcs
			(line__176(_arch 0 0 176(_assignment(_trgt(3))(_sens(0)(1)(2)))))
			(line__177(_arch 1 0 177(_assignment(_trgt(4))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 2 -1)
)
I 000034 55 1111 1685723719573 q2
(_unit VHDL(q2 0 4(q2 0 11))
	(_version vef)
	(_time 1685725463695 2023.06.02 20:34:23)
	(_source(\../src/q2.vhd\))
	(_parameters tan)
	(_code d8d8d98fd28e8dcbd8ddc9878bdfd9dbdadfd9dbda)
	(_ent
		(_time 1685723719573)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~15 0 6(_array -2((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~152 0 7(_array -2((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~16 0 13(_array -2((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~16 0 14(_array -2((_dto i 8 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~163 0 24(_array -2((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~165 0 25(_array -2((_dto i 8 i 0)))))
		(_subprogram
			(_int addition 0 0 13(_ent(_func)))
			(_int subtraction 1 0 24(_ent(_func)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 2)
		(33686018 33686018 2)
	)
	(_model . q2 2 -1)
)
I 000051 55 989           1685725463700 Behavioral
(_unit VHDL(calculator 0 41(behavioral 0 49))
	(_version vef)
	(_time 1685725463701 2023.06.02 20:34:23)
	(_source(\../src/q2.vhd\))
	(_parameters tan)
	(_code d8d9db8ad18fdfcedad6cd82daded9dfdcde8edfda)
	(_ent
		(_time 1685723719640)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 43(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 43(_ent(_in))))
		(_port(_int b 0 0 43(_ent(_in))))
		(_port(_int op -1 0 44(_ent(_in))))
		(_port(_int result 0 0 45(_ent(_out))))
		(_prcs
			(line__51(_arch 0 0 51(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_subprogram
			(_ext addition(1 0))
			(_ext subtraction(1 1))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext q2.q2.STD_LOGIC_VECTOR{7~downto~0}~15(1 ~STD_LOGIC_VECTOR{7~downto~0}~15)))
		(_type(_ext q2.q2.STD_LOGIC_VECTOR{7~downto~0}~152(1 ~STD_LOGIC_VECTOR{7~downto~0}~152)))
	)
	(_use(ieee(std_logic_1164))(.(q2))(std(standard)))
	(_model . Behavioral 1 -1)
)
V 000034 55 1111 1685723719573 q2
(_unit VHDL(q2 0 4(q2 0 11))
	(_version vef)
	(_time 1685725465051 2023.06.02 20:34:25)
	(_source(\../src/q2.vhd\))
	(_parameters tan)
	(_code 272720262271723427223678742026242520262425)
	(_ent
		(_time 1685723719573)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~15 0 6(_array -2((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~152 0 7(_array -2((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~16 0 13(_array -2((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~16 0 14(_array -2((_dto i 8 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~163 0 24(_array -2((_dto i 7 i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{8~downto~0}~165 0 25(_array -2((_dto i 8 i 0)))))
		(_subprogram
			(_int addition 0 0 13(_ent(_func)))
			(_int subtraction 1 0 24(_ent(_func)))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 2)
		(33686018 33686018 2)
	)
	(_model . q2 2 -1)
)
V 000051 55 989           1685725465056 Behavioral
(_unit VHDL(calculator 0 41(behavioral 0 49))
	(_version vef)
	(_time 1685725465057 2023.06.02 20:34:25)
	(_source(\../src/q2.vhd\))
	(_parameters tan)
	(_code 27262223217020312529327d252126202321712025)
	(_ent
		(_time 1685723719640)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 43(_array -1((_dto i 7 i 0)))))
		(_port(_int a 0 0 43(_ent(_in))))
		(_port(_int b 0 0 43(_ent(_in))))
		(_port(_int op -1 0 44(_ent(_in))))
		(_port(_int result 0 0 45(_ent(_out))))
		(_prcs
			(line__51(_arch 0 0 51(_prcs(_simple)(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_subprogram
			(_ext addition(1 0))
			(_ext subtraction(1 1))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext q2.q2.STD_LOGIC_VECTOR{7~downto~0}~15(1 ~STD_LOGIC_VECTOR{7~downto~0}~15)))
		(_type(_ext q2.q2.STD_LOGIC_VECTOR{7~downto~0}~152(1 ~STD_LOGIC_VECTOR{7~downto~0}~152)))
	)
	(_use(ieee(std_logic_1164))(.(q2))(std(standard)))
	(_model . Behavioral 1 -1)
)
