// Seed: 1844239762
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  inout wire id_11;
  assign module_1.id_9 = 0;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  uwire id_13 = -1;
  wire  id_14;
endmodule
module module_1 (
    input supply1 id_0,
    output supply0 id_1,
    input tri0 id_2,
    output wire id_3,
    input wire id_4,
    input wor id_5,
    output wand id_6,
    input supply1 id_7,
    input tri0 id_8,
    input tri0 id_9,
    input tri1 id_10
    , id_18,
    input tri0 id_11,
    output tri id_12,
    input tri id_13,
    input uwire id_14,
    output uwire id_15,
    input supply0 id_16
);
  logic [1 : -1] id_19 = id_14;
  module_0 modCall_1 (
      id_19,
      id_19,
      id_19,
      id_18,
      id_18,
      id_18,
      id_18,
      id_19,
      id_19,
      id_19,
      id_19,
      id_18
  );
  assign id_6 = id_4;
endmodule
