Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Oct 11 12:49:52 2024
| Host         : DESKTOP-O3QOG7I running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    52 |
|    Minimum number of control sets                        |    52 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    99 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    52 |
| >= 0 to < 4        |     7 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     9 |
| >= 10 to < 12      |     5 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    24 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              39 |           16 |
| No           | No                    | Yes                    |              44 |           24 |
| No           | Yes                   | No                     |               4 |            2 |
| Yes          | No                    | No                     |             452 |          156 |
| Yes          | No                    | Yes                    |            2560 |         1273 |
| Yes          | Yes                   | No                     |              82 |           23 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+-----------------------------------------------+-----------------------------------------+------------------+----------------+--------------+
| Clock Signal |                 Enable Signal                 |             Set/Reset Signal            | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+-----------------------------------------------+-----------------------------------------+------------------+----------------+--------------+
|  clock/clk1  | uartTX/r_SM_Main[2]                           |                                         |                1 |              1 |         1.00 |
|  clock/clk1  | uartTX/fsm_state_reg[3]_1                     | uartTX/fsm_state_reg[4]                 |                1 |              1 |         1.00 |
|  clock/clk1  | en_UART_TDC_EN                                | new/FSM_sequential_fsm_state[1]_i_1_n_0 |                1 |              1 |         1.00 |
|  clock/clk1  | uartTX/r_Tx_Done_reg_0                        |                                         |                1 |              1 |         1.00 |
|  clock/clk1  | trig_reg_i_1_n_0                              |                                         |                1 |              1 |         1.00 |
|  clock/clk1  | uartTX_TDC/r_SM_Main[2]                       |                                         |                1 |              1 |         1.00 |
|  clock/clk1  | uartTX/fsm_state_reg[3]_1                     |                                         |                1 |              3 |         3.00 |
|  clock/clk1  |                                               | new/FSM_sequential_fsm_state[1]_i_1_n_0 |                2 |              4 |         2.00 |
|  clock/clk1  | new/next_bit                                  | new/bit_counter[3]_i_1_n_0              |                1 |              4 |         4.00 |
|  clock/clk1  | uartTX/r_Clock_Count[4]_i_2__0_n_0            | uartTX/r_Clock_Count0                   |                1 |              5 |         5.00 |
|  clock/clk1  | uartRX/E[0]                                   |                                         |                4 |              5 |         1.25 |
|  clock/clk1  | uartTX_TDC/r_Clock_Count[4]_i_2__1_n_0        | uartTX_TDC/r_Clock_Count0               |                1 |              5 |         5.00 |
|  clock/clk1  | new/cycle_counter0                            | new/cycle_counter[5]_i_1_n_0            |                2 |              6 |         3.00 |
|  clock/clk1  | TXdata[7]_i_1_n_0                             |                                         |                3 |              8 |         2.67 |
|  clock/clk1  | uartTX/r_Tx_Data_0                            |                                         |                4 |              8 |         2.00 |
|  clock/clk1  | TXdata_TDC[7]_i_1_n_0                         |                                         |                2 |              8 |         4.00 |
|  clock/clk1  | new/recieved_data0                            | new/recieved_data[7]_i_1_n_0            |                1 |              8 |         8.00 |
|  clock/clk1  | new/uart_rx_data[7]_i_1_n_0                   | new/FSM_sequential_fsm_state[1]_i_1_n_0 |                2 |              8 |         4.00 |
|  clock/clk1  | uartRX/fsm_state_reg[0]_0[0]                  |                                         |                1 |              8 |         8.00 |
|  clock/clk1  | uartRX/fsm_state_reg[0][0]                    |                                         |                2 |              8 |         4.00 |
|  clock/clk1  | uartRX/r_Clock_Count[7]_i_1_n_0               |                                         |                3 |              8 |         2.67 |
|  clock/clk1  | uartTX_TDC/r_Tx_Data                          |                                         |                1 |              8 |         8.00 |
|  clock/clk1  |                                               | genblk1[0].aes_instance/key_val_i_2_n_0 |                6 |             11 |         1.83 |
|  clock/clk1  |                                               | genblk1[3].aes_instance/key_val_i_2_n_0 |                6 |             11 |         1.83 |
|  clock/clk1  |                                               | genblk1[1].aes_instance/key_val_i_2_n_0 |                6 |             11 |         1.83 |
|  clock/clk1  |                                               | genblk1[2].aes_instance/key_val_i_2_n_0 |                6 |             11 |         1.83 |
|  clock/clk1  | uartTX/r_Tx_Done_reg_0                        | uartTX/fsm_state_reg[3]_0               |                3 |             11 |         3.67 |
|  clock/clk1  | delay_counter[12]_i_2_n_0                     | delay_counter[12]_i_1_n_0               |                4 |             13 |         3.25 |
|  clock/clk1  | uartTX/fsm_state_reg[3]_4                     | uartTX/fsm_state_reg[0]                 |                6 |             20 |         3.33 |
|  clock/clk1  |                                               |                                         |               16 |             39 |         2.44 |
|  clock/clk1  | genblk1[2].aes_instance/iw                    | genblk1[2].aes_instance/key_val_i_2_n_0 |               56 |            128 |         2.29 |
|  clock/clk1  | genblk1[2].aes_instance/state                 | genblk1[2].aes_instance/key_val_i_2_n_0 |               69 |            128 |         1.86 |
|  clock/clk1  | genblk1[2].aes_instance/w                     | genblk1[2].aes_instance/key_val_i_2_n_0 |               50 |            128 |         2.56 |
|  clock/clk1  | genblk1[1].aes_instance/istate[3][31]_i_1_n_0 | genblk1[1].aes_instance/key_val_i_2_n_0 |               78 |            128 |         1.64 |
|  clock/clk1  | genblk1[1].aes_instance/iw                    | genblk1[1].aes_instance/key_val_i_2_n_0 |               48 |            128 |         2.67 |
|  clock/clk1  | genblk1[0].aes_instance/iSubWord/busy29_out   | genblk1[0].aes_instance/key_val_i_2_n_0 |               77 |            128 |         1.66 |
|  clock/clk1  | genblk1[3].aes_instance/w                     | genblk1[3].aes_instance/key_val_i_2_n_0 |               44 |            128 |         2.91 |
|  clock/clk1  | genblk1[3].aes_instance/state                 | genblk1[3].aes_instance/key_val_i_2_n_0 |               70 |            128 |         1.83 |
|  clock/clk1  | genblk1[3].aes_instance/iw                    | genblk1[3].aes_instance/key_val_i_2_n_0 |               54 |            128 |         2.37 |
|  clock/clk1  | genblk1[3].aes_instance/istate[3][31]_i_1_n_0 | genblk1[3].aes_instance/key_val_i_2_n_0 |               78 |            128 |         1.64 |
|  clock/clk1  | text_input[127]_i_1_n_0                       |                                         |               38 |            128 |         3.37 |
|  clock/clk1  | genblk1[3].aes_instance/iSubWord/busy29_out   | genblk1[3].aes_instance/key_val_i_2_n_0 |               67 |            128 |         1.91 |
|  clock/clk1  | genblk1[2].aes_instance/iSubWord/busy29_out   | genblk1[2].aes_instance/key_val_i_2_n_0 |               80 |            128 |         1.60 |
|  clock/clk1  | genblk1[0].aes_instance/w                     | genblk1[0].aes_instance/key_val_i_2_n_0 |               49 |            128 |         2.61 |
|  clock/clk1  | genblk1[1].aes_instance/state                 | genblk1[1].aes_instance/key_val_i_2_n_0 |               64 |            128 |         2.00 |
|  clock/clk1  | genblk1[0].aes_instance/state                 | genblk1[0].aes_instance/key_val_i_2_n_0 |               64 |            128 |         2.00 |
|  clock/clk1  | genblk1[0].aes_instance/iw                    | genblk1[0].aes_instance/key_val_i_2_n_0 |               58 |            128 |         2.21 |
|  clock/clk1  | genblk1[0].aes_instance/istate[3][31]_i_1_n_0 | genblk1[0].aes_instance/key_val_i_2_n_0 |               80 |            128 |         1.60 |
|  clock/clk1  | genblk1[1].aes_instance/w                     | genblk1[1].aes_instance/key_val_i_2_n_0 |               49 |            128 |         2.61 |
|  clock/clk1  | genblk1[1].aes_instance/iSubWord/busy29_out   | genblk1[1].aes_instance/key_val_i_2_n_0 |               61 |            128 |         2.10 |
|  clock/clk1  | genblk1[2].aes_instance/istate[3][31]_i_1_n_0 | genblk1[2].aes_instance/key_val_i_2_n_0 |               77 |            128 |         1.66 |
|  clock/clk1  | result[127]_i_1_n_0                           |                                         |               93 |            256 |         2.75 |
+--------------+-----------------------------------------------+-----------------------------------------+------------------+----------------+--------------+


