--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml TOP.twx TOP.ncd -o TOP.twr TOP.pcf

Design file:              TOP.ncd
Physical constraint file: TOP.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock BCLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
LRCK        |    4.292(R)|      SLOW  |    0.071(R)|      SLOW  |BCLK_BUFGP        |   0.000|
            |    3.787(F)|      SLOW  |   -0.641(F)|      FAST  |BCLK_BUFGP        |   0.000|
RESET       |    6.628(R)|      SLOW  |   -2.532(R)|      FAST  |BCLK_BUFGP        |   0.000|
            |    7.016(F)|      SLOW  |   -2.570(F)|      FAST  |BCLK_BUFGP        |   0.000|
SDTI        |    3.237(R)|      SLOW  |   -0.523(R)|      FAST  |BCLK_BUFGP        |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
CCLK        |    2.709(R)|      SLOW  |   -0.372(R)|      SLOW  |CLK_BUFGP         |   0.000|
LAST_EFFECT |    2.694(R)|      SLOW  |   -0.732(R)|      SLOW  |CLK_BUFGP         |   0.000|
NEXT_EFFECT |    2.749(R)|      SLOW  |   -0.747(R)|      SLOW  |CLK_BUFGP         |   0.000|
PEDAL       |    2.144(R)|      SLOW  |   -0.393(R)|      SLOW  |CLK_BUFGP         |   0.000|
RESET       |    9.067(R)|      SLOW  |   -1.708(R)|      SLOW  |CLK_BUFGP         |   0.000|
SPI_MOSI    |    1.130(R)|      SLOW  |   -0.237(R)|      SLOW  |CLK_BUFGP         |   0.000|
SPI_SCK     |    1.007(R)|      SLOW  |   -0.111(R)|      SLOW  |CLK_BUFGP         |   0.000|
SPI_SS      |    2.188(R)|      SLOW  |   -0.063(R)|      SLOW  |CLK_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock BCLK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
SDTO        |         8.012(F)|      SLOW  |         4.216(F)|      FAST  |BCLK_BUFGP        |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock CLK to Pad
--------------+-----------------+------------+-----------------+------------+------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
--------------+-----------------+------------+-----------------+------------+------------------+--------+
AVR_RX        |         8.914(R)|      SLOW  |         4.788(R)|      FAST  |CLK_BUFGP         |   0.000|
LED           |        12.203(R)|      SLOW  |         6.704(R)|      FAST  |CLK_BUFGP         |   0.000|
LED2          |         8.867(R)|      SLOW  |         4.869(R)|      FAST  |CLK_BUFGP         |   0.000|
LED3          |         9.843(R)|      SLOW  |         5.512(R)|      FAST  |CLK_BUFGP         |   0.000|
SPI_CHANNEL<0>|         8.487(R)|      SLOW  |         4.210(R)|      FAST  |CLK_BUFGP         |   0.000|
SPI_CHANNEL<1>|         9.549(R)|      SLOW  |         5.241(R)|      FAST  |CLK_BUFGP         |   0.000|
SPI_CHANNEL<2>|         9.549(R)|      SLOW  |         4.518(R)|      FAST  |CLK_BUFGP         |   0.000|
SPI_CHANNEL<3>|         9.288(R)|      SLOW  |         5.077(R)|      FAST  |CLK_BUFGP         |   0.000|
SPI_MISO      |         9.413(R)|      SLOW  |         3.954(R)|      FAST  |CLK_BUFGP         |   0.000|
--------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock BCLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
BCLK           |    3.439|         |    3.569|    5.750|
CLK            |         |         |    5.373|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
BCLK           |    4.311|    2.439|         |         |
CLK            |   15.941|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
SPI_SS         |SPI_MISO       |    8.701|
---------------+---------------+---------+


Analysis completed Tue Feb 27 12:31:32 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 231 MB



