
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Xilinx/ip-library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado20.1/Vivado/2020.2/data/ip'.
Command: synth_design -top top -part xc7z020clg400-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 28380
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1177.957 ; gain = 51.277
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [E:/Xilinx/Vivado2020_project/cube1.1/cube1.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'cube_ctrl' [E:/Xilinx/Vivado2020_project/cube1.1/cube1.srcs/sources_1/new/cube_ctrl.v:1]
INFO: [Synth 8-6157] synthesizing module 'KeyPress' [E:/Xilinx/Vivado2020_project/cube1.1/cube1.srcs/sources_1/new/KeyPress.v:23]
	Parameter Key_up bound to: 4'b0001 
	Parameter Filter_Up2Down bound to: 4'b0010 
	Parameter Key_down bound to: 4'b0100 
	Parameter Filter_Down2Up bound to: 4'b1000 
INFO: [Synth 8-6155] done synthesizing module 'KeyPress' (1#1) [E:/Xilinx/Vivado2020_project/cube1.1/cube1.srcs/sources_1/new/KeyPress.v:23]
INFO: [Synth 8-6155] done synthesizing module 'cube_ctrl' (2#1) [E:/Xilinx/Vivado2020_project/cube1.1/cube1.srcs/sources_1/new/cube_ctrl.v:1]
INFO: [Synth 8-6157] synthesizing module 'HDMI_display' [E:/Xilinx/Vivado2020_project/cube1.1/cube1.srcs/sources_1/new/HDMI_display_Demon.v:23]
INFO: [Synth 8-6157] synthesizing module 'hdmi_data_gen' [E:/Xilinx/Vivado2020_project/cube1.1/cube1.srcs/sources_1/new/hdmi_data_gen.v:22]
	Parameter H_Total bound to: 1680 - type: integer 
	Parameter H_Sync bound to: 136 - type: integer 
	Parameter H_Back bound to: 200 - type: integer 
	Parameter H_Active bound to: 1280 - type: integer 
	Parameter H_Front bound to: 64 - type: integer 
	Parameter H_Start bound to: 336 - type: integer 
	Parameter H_End bound to: 1616 - type: integer 
	Parameter V_Total bound to: 828 - type: integer 
	Parameter V_Sync bound to: 3 - type: integer 
	Parameter V_Back bound to: 24 - type: integer 
	Parameter V_Active bound to: 800 - type: integer 
	Parameter V_Front bound to: 1 - type: integer 
	Parameter V_Start bound to: 27 - type: integer 
	Parameter V_End bound to: 827 - type: integer 
	Parameter FLAT_LX bound to: 11'b01110001010 
	Parameter FLAT_UY bound to: 11'b00110101110 
	Parameter BLOCK_SIZ bound to: 11'b00000011001 
	Parameter FACE_SIZ bound to: 11'b00001001011 
	Parameter FACE_SIZ_2 bound to: 11'b00010010110 
	Parameter FACE_SIZ_3 bound to: 11'b00011100001 
	Parameter FACE_SIZ_4 bound to: 11'b00100101100 
	Parameter EDGE_COL bound to: 24'b011100111110011010001100 
	Parameter FLAT_BGC bound to: 24'b000000000000000000000000 
	Parameter REAL_LX bound to: 11'b00101100100 
	Parameter REAL_UY bound to: 11'b00011001000 
	Parameter REAL_SZ bound to: 11'b00000101000 
	Parameter REAL_SZ_2 bound to: 80 - type: integer 
	Parameter REAL_SZ_3 bound to: 120 - type: integer 
	Parameter REAL_SZ_4 bound to: 160 - type: integer 
	Parameter REAL_SZ_5 bound to: 200 - type: integer 
	Parameter REAL_SZ_6 bound to: 240 - type: integer 
	Parameter REAL_SZ_7 bound to: 280 - type: integer 
	Parameter REAL_SZ_8 bound to: 320 - type: integer 
	Parameter REAL_SZ_9 bound to: 360 - type: integer 
	Parameter REAL_SZ_11 bound to: 440 - type: integer 
	Parameter REAL_SZ_13 bound to: 520 - type: integer 
	Parameter REAL_SZ_15 bound to: 600 - type: integer 
	Parameter REAL_BGC bound to: 24'b000000000000000000000000 
INFO: [Synth 8-6157] synthesizing module 'CUBE' [E:/Xilinx/Vivado2020_project/cube1.1/cube1.srcs/sources_1/new/cube.v:22]
	Parameter WHITE bound to: 3'b000 
	Parameter GREEN bound to: 3'b001 
	Parameter ORANGE bound to: 3'b010 
	Parameter BLUE bound to: 3'b011 
	Parameter RED bound to: 3'b100 
	Parameter YELLOW bound to: 3'b101 
INFO: [Synth 8-6155] done synthesizing module 'CUBE' (3#1) [E:/Xilinx/Vivado2020_project/cube1.1/cube1.srcs/sources_1/new/cube.v:22]
INFO: [Synth 8-6155] done synthesizing module 'hdmi_data_gen' (4#1) [E:/Xilinx/Vivado2020_project/cube1.1/cube1.srcs/sources_1/new/hdmi_data_gen.v:22]
INFO: [Synth 8-6157] synthesizing module 'HDMI_FPGA_ML_0' [E:/Xilinx/Vivado2020_project/cube1.1/cube1.runs/synth_1/.Xil/Vivado-7864-LionelZhao/realtime/HDMI_FPGA_ML_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'HDMI_FPGA_ML_0' (5#1) [E:/Xilinx/Vivado2020_project/cube1.1/cube1.runs/synth_1/.Xil/Vivado-7864-LionelZhao/realtime/HDMI_FPGA_ML_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [E:/Xilinx/Vivado2020_project/cube1.1/cube1.runs/synth_1/.Xil/Vivado-7864-LionelZhao/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (6#1) [E:/Xilinx/Vivado2020_project/cube1.1/cube1.runs/synth_1/.Xil/Vivado-7864-LionelZhao/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'HDMI_display' (7#1) [E:/Xilinx/Vivado2020_project/cube1.1/cube1.srcs/sources_1/new/HDMI_display_Demon.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (8#1) [E:/Xilinx/Vivado2020_project/cube1.1/cube1.srcs/sources_1/new/top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1237.500 ; gain = 110.820
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1255.445 ; gain = 128.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1255.445 ; gain = 128.766
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1255.445 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/Xilinx/Vivado2020_project/cube1.1/cube1.gen/sources_1/ip/HDMI_FPGA_ML_0/HDMI_FPGA_ML_0/HDMI_FPGA_ML_0_in_context.xdc] for cell 'H_D/u_HDMI'
Finished Parsing XDC File [e:/Xilinx/Vivado2020_project/cube1.1/cube1.gen/sources_1/ip/HDMI_FPGA_ML_0/HDMI_FPGA_ML_0/HDMI_FPGA_ML_0_in_context.xdc] for cell 'H_D/u_HDMI'
Parsing XDC File [e:/Xilinx/Vivado2020_project/cube1.1/cube1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'H_D/u_clk'
Finished Parsing XDC File [e:/Xilinx/Vivado2020_project/cube1.1/cube1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'H_D/u_clk'
Parsing XDC File [E:/Xilinx/Vivado2020_project/cube1.1/cube1.srcs/constrs_1/new/constraint.xdc]
Finished Parsing XDC File [E:/Xilinx/Vivado2020_project/cube1.1/cube1.srcs/constrs_1/new/constraint.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Xilinx/Vivado2020_project/cube1.1/cube1.srcs/constrs_1/new/constraint.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1353.332 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1353.332 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1353.332 ; gain = 226.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1353.332 ; gain = 226.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for HDMI_CLK_N. (constraint file  e:/Xilinx/Vivado2020_project/cube1.1/cube1.gen/sources_1/ip/HDMI_FPGA_ML_0/HDMI_FPGA_ML_0/HDMI_FPGA_ML_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for HDMI_CLK_N. (constraint file  e:/Xilinx/Vivado2020_project/cube1.1/cube1.gen/sources_1/ip/HDMI_FPGA_ML_0/HDMI_FPGA_ML_0/HDMI_FPGA_ML_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for HDMI_CLK_P. (constraint file  e:/Xilinx/Vivado2020_project/cube1.1/cube1.gen/sources_1/ip/HDMI_FPGA_ML_0/HDMI_FPGA_ML_0/HDMI_FPGA_ML_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for HDMI_CLK_P. (constraint file  e:/Xilinx/Vivado2020_project/cube1.1/cube1.gen/sources_1/ip/HDMI_FPGA_ML_0/HDMI_FPGA_ML_0/HDMI_FPGA_ML_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for HDMI_D0_N. (constraint file  e:/Xilinx/Vivado2020_project/cube1.1/cube1.gen/sources_1/ip/HDMI_FPGA_ML_0/HDMI_FPGA_ML_0/HDMI_FPGA_ML_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for HDMI_D0_N. (constraint file  e:/Xilinx/Vivado2020_project/cube1.1/cube1.gen/sources_1/ip/HDMI_FPGA_ML_0/HDMI_FPGA_ML_0/HDMI_FPGA_ML_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for HDMI_D0_P. (constraint file  e:/Xilinx/Vivado2020_project/cube1.1/cube1.gen/sources_1/ip/HDMI_FPGA_ML_0/HDMI_FPGA_ML_0/HDMI_FPGA_ML_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for HDMI_D0_P. (constraint file  e:/Xilinx/Vivado2020_project/cube1.1/cube1.gen/sources_1/ip/HDMI_FPGA_ML_0/HDMI_FPGA_ML_0/HDMI_FPGA_ML_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for HDMI_D1_N. (constraint file  e:/Xilinx/Vivado2020_project/cube1.1/cube1.gen/sources_1/ip/HDMI_FPGA_ML_0/HDMI_FPGA_ML_0/HDMI_FPGA_ML_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for HDMI_D1_N. (constraint file  e:/Xilinx/Vivado2020_project/cube1.1/cube1.gen/sources_1/ip/HDMI_FPGA_ML_0/HDMI_FPGA_ML_0/HDMI_FPGA_ML_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for HDMI_D1_P. (constraint file  e:/Xilinx/Vivado2020_project/cube1.1/cube1.gen/sources_1/ip/HDMI_FPGA_ML_0/HDMI_FPGA_ML_0/HDMI_FPGA_ML_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for HDMI_D1_P. (constraint file  e:/Xilinx/Vivado2020_project/cube1.1/cube1.gen/sources_1/ip/HDMI_FPGA_ML_0/HDMI_FPGA_ML_0/HDMI_FPGA_ML_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for HDMI_D2_N. (constraint file  e:/Xilinx/Vivado2020_project/cube1.1/cube1.gen/sources_1/ip/HDMI_FPGA_ML_0/HDMI_FPGA_ML_0/HDMI_FPGA_ML_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for HDMI_D2_N. (constraint file  e:/Xilinx/Vivado2020_project/cube1.1/cube1.gen/sources_1/ip/HDMI_FPGA_ML_0/HDMI_FPGA_ML_0/HDMI_FPGA_ML_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for HDMI_D2_P. (constraint file  e:/Xilinx/Vivado2020_project/cube1.1/cube1.gen/sources_1/ip/HDMI_FPGA_ML_0/HDMI_FPGA_ML_0/HDMI_FPGA_ML_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for HDMI_D2_P. (constraint file  e:/Xilinx/Vivado2020_project/cube1.1/cube1.gen/sources_1/ip/HDMI_FPGA_ML_0/HDMI_FPGA_ML_0/HDMI_FPGA_ML_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  e:/Xilinx/Vivado2020_project/cube1.1/cube1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  e:/Xilinx/Vivado2020_project/cube1.1/cube1.gen/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 5).
Applied set_property KEEP_HIERARCHY = SOFT for H_D/u_HDMI. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for H_D/u_clk. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1353.332 ; gain = 226.652
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'KeyPress'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                  Key_up |                             0001 |                             0001
          Filter_Up2Down |                             0010 |                             0010
                Key_down |                             0100 |                             0100
          Filter_Down2Up |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'KeyPress'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1353.332 ; gain = 226.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 11    
	   2 Input   12 Bit       Adders := 2     
	   2 Input   11 Bit       Adders := 4     
	   3 Input   11 Bit       Adders := 2     
+---Registers : 
	              162 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 36    
+---Muxes : 
	  19 Input  162 Bit        Muxes := 1     
	   7 Input   24 Bit        Muxes := 9     
	   2 Input   12 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 54    
	  20 Input    5 Bit        Muxes := 1     
	   5 Input    4 Bit        Muxes := 6     
	   2 Input    4 Bit        Muxes := 18    
	   2 Input    3 Bit        Muxes := 6     
	   9 Input    3 Bit        Muxes := 9     
	   2 Input    2 Bit        Muxes := 12    
	   2 Input    1 Bit        Muxes := 15    
	   5 Input    1 Bit        Muxes := 36    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1353.332 ; gain = 226.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping	Report
+------------+-------------+---------------+----------------+
|Module Name | RTL Object  | Depth x Width | Implemented As | 
+------------+-------------+---------------+----------------+
|CUBE        | cube_nstate | 32x162        | LUT            | 
+------------+-------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1353.332 ; gain = 226.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 1506.387 ; gain = 379.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1528.773 ; gain = 402.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1542.602 ; gain = 415.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:00:42 . Memory (MB): peak = 1542.602 ; gain = 415.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:42 ; elapsed = 00:00:42 . Memory (MB): peak = 1542.602 ; gain = 415.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:42 ; elapsed = 00:00:42 . Memory (MB): peak = 1542.602 ; gain = 415.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:42 ; elapsed = 00:00:42 . Memory (MB): peak = 1542.602 ; gain = 415.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:42 ; elapsed = 00:00:42 . Memory (MB): peak = 1542.602 ; gain = 415.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |HDMI_FPGA_ML_0 |         1|
|2     |clk_wiz_0      |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |HDMI_FPGA_ML |     1|
|2     |clk_wiz      |     1|
|3     |CARRY4       |   759|
|4     |LUT1         |   378|
|5     |LUT2         |  1004|
|6     |LUT3         |  1043|
|7     |LUT4         |   613|
|8     |LUT5         |  1235|
|9     |LUT6         |  1664|
|10    |MUXF7        |   194|
|11    |MUXF8        |    61|
|12    |FDCE         |   259|
|13    |FDPE         |    70|
|14    |FDRE         |    76|
|15    |IBUF         |     9|
+------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:42 ; elapsed = 00:00:42 . Memory (MB): peak = 1542.602 ; gain = 415.922
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:34 ; elapsed = 00:00:40 . Memory (MB): peak = 1542.602 ; gain = 318.035
Synthesis Optimization Complete : Time (s): cpu = 00:00:42 ; elapsed = 00:00:43 . Memory (MB): peak = 1542.602 ; gain = 415.922
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.087 . Memory (MB): peak = 1542.602 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1014 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1542.602 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:51 . Memory (MB): peak = 1542.602 ; gain = 415.922
INFO: [Common 17-1381] The checkpoint 'E:/Xilinx/Vivado2020_project/cube1.1/cube1.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov  7 18:18:57 2022...
