<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml mips_top.twx mips_top.ncd -o mips_top.twr mips_top.pcf
-ucf mips_top.ucf

</twCmdLine><twDesign>mips_top.ncd</twDesign><twDesignPath>mips_top.ncd</twDesignPath><twPCF>mips_top.pcf</twPCF><twPcfPath>mips_top.pcf</twPcfPath><twDevInfo arch="spartan3e" pkg="fg320"><twDevName>xc3s500e</twDevName><twSpeedGrade>-4</twSpeedGrade><twSpeedVer>PRODUCTION 1.27 2013-10-13</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twInfo anchorID="5">INFO:Timing:3390 - This architecture does not support a default System Jitter value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock Uncertainty calculation.</twInfo><twInfo anchorID="6">INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 'Phase Error' calculations, these terms will be zero in the Clock Uncertainty calculation.  Please make appropriate modification to SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase Error.</twInfo><twBody><twVerboseRpt><twCycles twNum="1"><twSigConn><twSig>MIPS/MIPS_CORE/DATAPATH/ALU/result_shift0001&lt;31&gt;</twSig><twDriver>SLICE_X17Y38.Y</twDriver><twLoad>SLICE_X17Y38.G4</twLoad></twSigConn></twCycles><twConst anchorID="7" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="NET  &quot;CCLK&quot;		PERIOD = 20.0ns HIGH 40%;" ScopeName="">NET &quot;CCLK_IBUFG&quot; PERIOD = 20 ns HIGH 40%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.500</twMinPer></twConstHead><twPinLimitRpt anchorID="8"><twPinLimitBanner>Component Switching Limit Checks: NET &quot;CCLK_IBUFG&quot; PERIOD = 20 ns HIGH 40%;</twPinLimitBanner><twPinLimit anchorID="9" type="MINPERIOD" name="Tdcmpco" slack="6.786" period="10.000" constraintValue="10.000" deviceLimit="3.214" freqLimit="311.139" physResource="CLK_GEN/DCM_SYS/CLK2X" logResource="CLK_GEN/DCM_SYS/CLK2X" locationPin="DCM_X0Y1.CLK2X" clockNet="CLK_GEN/clk_100m_unbuf"/><twPinLimit anchorID="10" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_50_100" slack="12.500" period="20.000" constraintValue="8.000" deviceLimit="3.000" physResource="CLK_GEN/DCM_SYS/CLKIN" logResource="CLK_GEN/DCM_SYS/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="CCLK_IBUFG"/><twPinLimit anchorID="11" type="MINLOWPULSE" name="Tdcmpw_CLKIN_50_100" slack="15.000" period="20.000" constraintValue="12.000" deviceLimit="3.000" physResource="CLK_GEN/DCM_SYS/CLKIN" logResource="CLK_GEN/DCM_SYS/CLKIN" locationPin="DCM_X0Y1.CLKIN" clockNet="CCLK_IBUFG"/></twPinLimitRpt></twConst><twConst anchorID="12" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;CLK_GEN/clk_50m_unbuf&quot; derived from  NET &quot;CCLK_IBUFG&quot; PERIOD = 20 ns HIGH 40%;  duty cycle corrected to 20 nS  HIGH 10 nS  </twConstName><twItemCnt>9536960</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2076</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>19.945</twMinPer></twConstHead><twPathRptBanner iPaths="3296" iCriticalPaths="0" sType="EndPoint">Paths for end point DISPLAY/refresh (SLICE_X47Y55.SR), 3296 paths
</twPathRptBanner><twPathRpt anchorID="13"><twConstPath anchorID="14" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.041</twSlack><twSrc BELType="RAM">MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile_ren_18.SLICEM_F</twSrc><twDest BELType="FF">DISPLAY/refresh</twDest><twTotPathDel>9.913</twTotPathDel><twClkSkew dest = "1.989" src = "2.035">0.046</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile_ren_18.SLICEM_F</twSrc><twDest BELType='FF'>DISPLAY/refresh</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X64Y43.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="50.000">clk_cpu</twSrcClk><twPathDel><twSite>SLICE_X64Y43.X</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.956</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/REGFILE/N19</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile_ren_18.WE</twBEL><twBEL>MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile_ren_18.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y42.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.714</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/REGFILE/N19</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y42.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_reg&lt;7&gt;</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_data&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y43.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_reg&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y43.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>DISPLAY/strdata&lt;12&gt;</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y48.G1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.428</twDelInfo><twComp>disp_data&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y48.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>DISPLAY/Mcompar_refresh_cmp_ne0001_cy&lt;3&gt;</twComp><twBEL>DISPLAY/Mcompar_refresh_cmp_ne0001_lut&lt;3&gt;</twBEL><twBEL>DISPLAY/Mcompar_refresh_cmp_ne0001_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>DISPLAY/Mcompar_refresh_cmp_ne0001_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>DISPLAY/Mcompar_refresh_cmp_ne0001_cy&lt;5&gt;</twComp><twBEL>DISPLAY/Mcompar_refresh_cmp_ne0001_cy&lt;4&gt;</twBEL><twBEL>DISPLAY/Mcompar_refresh_cmp_ne0001_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>DISPLAY/Mcompar_refresh_cmp_ne0001_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>DISPLAY/Mcompar_refresh_cmp_ne0001_cy&lt;7&gt;</twComp><twBEL>DISPLAY/Mcompar_refresh_cmp_ne0001_cy&lt;6&gt;</twBEL><twBEL>DISPLAY/Mcompar_refresh_cmp_ne0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>DISPLAY/Mcompar_refresh_cmp_ne0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>DISPLAY/Mcompar_refresh_cmp_ne0001_cy&lt;9&gt;</twComp><twBEL>DISPLAY/Mcompar_refresh_cmp_ne0001_cy&lt;8&gt;</twBEL><twBEL>DISPLAY/Mcompar_refresh_cmp_ne0001_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>DISPLAY/Mcompar_refresh_cmp_ne0001_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y52.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>DISPLAY/Mcompar_refresh_cmp_ne0001_cy&lt;11&gt;</twComp><twBEL>DISPLAY/Mcompar_refresh_cmp_ne0001_cy&lt;10&gt;</twBEL><twBEL>DISPLAY/Mcompar_refresh_cmp_ne0001_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>DISPLAY/Mcompar_refresh_cmp_ne0001_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y53.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>DISPLAY/Mcompar_refresh_cmp_ne0001_cy&lt;13&gt;</twComp><twBEL>DISPLAY/Mcompar_refresh_cmp_ne0001_cy&lt;12&gt;</twBEL><twBEL>DISPLAY/Mcompar_refresh_cmp_ne0001_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>DISPLAY/Mcompar_refresh_cmp_ne0001_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y54.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>DISPLAY/Mcompar_refresh_cmp_ne0001_cy&lt;15&gt;</twComp><twBEL>DISPLAY/Mcompar_refresh_cmp_ne0001_cy&lt;14&gt;</twBEL><twBEL>DISPLAY/Mcompar_refresh_cmp_ne0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y55.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.299</twDelInfo><twComp>DISPLAY/Mcompar_refresh_cmp_ne0001_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y55.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>DISPLAY/refresh</twComp><twBEL>DISPLAY/refresh</twBEL></twPathDel><twLogDel>6.038</twLogDel><twRouteDel>3.875</twRouteDel><twTotDel>9.913</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="60.000">clk_disp</twDestClk><twPctLog>60.9</twPctLog><twPctRoute>39.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="15"><twConstPath anchorID="16" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.254</twSlack><twSrc BELType="RAM">MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile_ren_138.SLICEM_F</twSrc><twDest BELType="FF">DISPLAY/refresh</twDest><twTotPathDel>9.746</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile_ren_138.SLICEM_F</twSrc><twDest BELType='FF'>DISPLAY/refresh</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X48Y49.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="50.000">clk_cpu</twSrcClk><twPathDel><twSite>SLICE_X48Y49.X</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.956</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/REGFILE/N79</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile_ren_138.WE</twBEL><twBEL>MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile_ren_138.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y48.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.734</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/REGFILE/N79</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y48.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_reg&lt;5&gt;</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_data&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y45.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_reg&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y45.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>DISPLAY/strdata&lt;10&gt;</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data&lt;5&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y48.F4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.971</twDelInfo><twComp>disp_data&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y48.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>DISPLAY/Mcompar_refresh_cmp_ne0001_cy&lt;3&gt;</twComp><twBEL>DISPLAY/Mcompar_refresh_cmp_ne0001_lut&lt;2&gt;</twBEL><twBEL>DISPLAY/Mcompar_refresh_cmp_ne0001_cy&lt;2&gt;</twBEL><twBEL>DISPLAY/Mcompar_refresh_cmp_ne0001_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>DISPLAY/Mcompar_refresh_cmp_ne0001_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>DISPLAY/Mcompar_refresh_cmp_ne0001_cy&lt;5&gt;</twComp><twBEL>DISPLAY/Mcompar_refresh_cmp_ne0001_cy&lt;4&gt;</twBEL><twBEL>DISPLAY/Mcompar_refresh_cmp_ne0001_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>DISPLAY/Mcompar_refresh_cmp_ne0001_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>DISPLAY/Mcompar_refresh_cmp_ne0001_cy&lt;7&gt;</twComp><twBEL>DISPLAY/Mcompar_refresh_cmp_ne0001_cy&lt;6&gt;</twBEL><twBEL>DISPLAY/Mcompar_refresh_cmp_ne0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>DISPLAY/Mcompar_refresh_cmp_ne0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>DISPLAY/Mcompar_refresh_cmp_ne0001_cy&lt;9&gt;</twComp><twBEL>DISPLAY/Mcompar_refresh_cmp_ne0001_cy&lt;8&gt;</twBEL><twBEL>DISPLAY/Mcompar_refresh_cmp_ne0001_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>DISPLAY/Mcompar_refresh_cmp_ne0001_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y52.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>DISPLAY/Mcompar_refresh_cmp_ne0001_cy&lt;11&gt;</twComp><twBEL>DISPLAY/Mcompar_refresh_cmp_ne0001_cy&lt;10&gt;</twBEL><twBEL>DISPLAY/Mcompar_refresh_cmp_ne0001_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>DISPLAY/Mcompar_refresh_cmp_ne0001_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y53.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>DISPLAY/Mcompar_refresh_cmp_ne0001_cy&lt;13&gt;</twComp><twBEL>DISPLAY/Mcompar_refresh_cmp_ne0001_cy&lt;12&gt;</twBEL><twBEL>DISPLAY/Mcompar_refresh_cmp_ne0001_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>DISPLAY/Mcompar_refresh_cmp_ne0001_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y54.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>DISPLAY/Mcompar_refresh_cmp_ne0001_cy&lt;15&gt;</twComp><twBEL>DISPLAY/Mcompar_refresh_cmp_ne0001_cy&lt;14&gt;</twBEL><twBEL>DISPLAY/Mcompar_refresh_cmp_ne0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y55.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.299</twDelInfo><twComp>DISPLAY/Mcompar_refresh_cmp_ne0001_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y55.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>DISPLAY/refresh</twComp><twBEL>DISPLAY/refresh</twBEL></twPathDel><twLogDel>6.144</twLogDel><twRouteDel>3.602</twRouteDel><twTotDel>9.746</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="60.000">clk_disp</twDestClk><twPctLog>63.0</twPctLog><twPctRoute>37.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="17"><twConstPath anchorID="18" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.438</twSlack><twSrc BELType="RAM">MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile_ren_140.SLICEM_F</twSrc><twDest BELType="FF">DISPLAY/refresh</twDest><twTotPathDel>9.549</twTotPathDel><twClkSkew dest = "1.989" src = "2.002">0.013</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='RAM'>MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile_ren_140.SLICEM_F</twSrc><twDest BELType='FF'>DISPLAY/refresh</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X54Y42.CLK</twSrcSite><twSrcClk twEdge ="twFalling" twArriveTime ="50.000">clk_cpu</twSrcClk><twPathDel><twSite>SLICE_X54Y42.X</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">1.956</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/REGFILE/N83</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile_ren_140.WE</twBEL><twBEL>MIPS/MIPS_CORE/DATAPATH/REGFILE/Mram_regfile_ren_140.SLICEM_F</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y42.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/REGFILE/N83</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y42.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_reg&lt;7&gt;</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/REGFILE/debug_data&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y43.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.434</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_reg&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y43.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>DISPLAY/strdata&lt;12&gt;</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data&lt;7&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y48.G1</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.428</twDelInfo><twComp>disp_data&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y48.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>DISPLAY/Mcompar_refresh_cmp_ne0001_cy&lt;3&gt;</twComp><twBEL>DISPLAY/Mcompar_refresh_cmp_ne0001_lut&lt;3&gt;</twBEL><twBEL>DISPLAY/Mcompar_refresh_cmp_ne0001_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y49.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>DISPLAY/Mcompar_refresh_cmp_ne0001_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y49.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>DISPLAY/Mcompar_refresh_cmp_ne0001_cy&lt;5&gt;</twComp><twBEL>DISPLAY/Mcompar_refresh_cmp_ne0001_cy&lt;4&gt;</twBEL><twBEL>DISPLAY/Mcompar_refresh_cmp_ne0001_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y50.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>DISPLAY/Mcompar_refresh_cmp_ne0001_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y50.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>DISPLAY/Mcompar_refresh_cmp_ne0001_cy&lt;7&gt;</twComp><twBEL>DISPLAY/Mcompar_refresh_cmp_ne0001_cy&lt;6&gt;</twBEL><twBEL>DISPLAY/Mcompar_refresh_cmp_ne0001_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y51.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>DISPLAY/Mcompar_refresh_cmp_ne0001_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y51.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>DISPLAY/Mcompar_refresh_cmp_ne0001_cy&lt;9&gt;</twComp><twBEL>DISPLAY/Mcompar_refresh_cmp_ne0001_cy&lt;8&gt;</twBEL><twBEL>DISPLAY/Mcompar_refresh_cmp_ne0001_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y52.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>DISPLAY/Mcompar_refresh_cmp_ne0001_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y52.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>DISPLAY/Mcompar_refresh_cmp_ne0001_cy&lt;11&gt;</twComp><twBEL>DISPLAY/Mcompar_refresh_cmp_ne0001_cy&lt;10&gt;</twBEL><twBEL>DISPLAY/Mcompar_refresh_cmp_ne0001_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y53.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>DISPLAY/Mcompar_refresh_cmp_ne0001_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y53.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>DISPLAY/Mcompar_refresh_cmp_ne0001_cy&lt;13&gt;</twComp><twBEL>DISPLAY/Mcompar_refresh_cmp_ne0001_cy&lt;12&gt;</twBEL><twBEL>DISPLAY/Mcompar_refresh_cmp_ne0001_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y54.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>DISPLAY/Mcompar_refresh_cmp_ne0001_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y54.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>DISPLAY/Mcompar_refresh_cmp_ne0001_cy&lt;15&gt;</twComp><twBEL>DISPLAY/Mcompar_refresh_cmp_ne0001_cy&lt;14&gt;</twBEL><twBEL>DISPLAY/Mcompar_refresh_cmp_ne0001_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y55.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.299</twDelInfo><twComp>DISPLAY/Mcompar_refresh_cmp_ne0001_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y55.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.910</twDelInfo><twComp>DISPLAY/refresh</twComp><twBEL>DISPLAY/refresh</twBEL></twPathDel><twLogDel>6.038</twLogDel><twRouteDel>3.511</twRouteDel><twTotDel>9.549</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="60.000">clk_disp</twDestClk><twPctLog>63.2</twPctLog><twPctRoute>36.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="176014" iCriticalPaths="0" sType="EndPoint">Paths for end point DISPLAY/DISPLCD/M0/lcdstate_3 (SLICE_X37Y10.F2), 176014 paths
</twPathRptBanner><twPathRpt anchorID="19"><twConstPath anchorID="20" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.055</twSlack><twSrc BELType="FF">DISPLAY/DISPLCD/M0/lcdcount_5</twSrc><twDest BELType="FF">DISPLAY/DISPLCD/M0/lcdstate_3</twDest><twTotPathDel>19.945</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DISPLAY/DISPLCD/M0/lcdcount_5</twSrc><twDest BELType='FF'>DISPLAY/DISPLCD/M0/lcdstate_3</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X40Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_disp</twSrcClk><twPathDel><twSite>SLICE_X40Y10.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>DISPLAY/DISPLCD/M0/lcdcount&lt;5&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/lcdcount_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y5.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.898</twDelInfo><twComp>DISPLAY/DISPLCD/M0/lcdcount&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y5.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000&lt;4&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/lcdcount&lt;5&gt;_rt</twBEL><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y6.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000&lt;6&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;6&gt;</twBEL><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y10.G3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y10.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq0000173</twComp><twBEL>DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq0000159</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y10.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq0000159/O</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y10.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq0000173</twComp><twBEL>DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq0000173</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y8.F1</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.432</twDelInfo><twComp>DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq0000173</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y8.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>DISPLAY/DISPLCD/M0/lcdstate_mux0000&lt;32&gt;21</twComp><twBEL>DISPLAY/DISPLCD/M0/lcdstate_mux0000&lt;32&gt;21_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y10.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.826</twDelInfo><twComp>DISPLAY/DISPLCD/M0/lcdstate_mux0000&lt;32&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y10.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>DISPLAY/DISPLCD/M0/_old_lcdstate_13&lt;7&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/_old_lcdstate_13&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y7.G2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>DISPLAY/DISPLCD/M0/_old_lcdstate_13&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y7.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N239</twComp><twBEL>DISPLAY/DISPLCD/M0/_old_lcdcount_22&lt;4&gt;111_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y7.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>DISPLAY/DISPLCD/M0/_old_lcdcount_22&lt;4&gt;111_SW1/O</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y7.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N239</twComp><twBEL>DISPLAY/DISPLCD/M0/_old_lcdcount_18&lt;6&gt;_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y7.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.168</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N239</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y7.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>DISPLAY/DISPLCD/M0/_old_lcdcount_18&lt;6&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/_old_lcdcount_18&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y14.G3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.131</twDelInfo><twComp>DISPLAY/DISPLCD/M0/_old_lcdcount_18&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y14.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N546</twComp><twBEL>DISPLAY/DISPLCD/M0/old_lcdstate_25_cmp_eq000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y9.F3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.715</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N671</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y9.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>DISPLAY/DISPLCD/M0/_old_lcdcount_26&lt;5&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/_old_lcdcount_26&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y10.G1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>DISPLAY/DISPLCD/M0/_old_lcdcount_26&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y10.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>DISPLAY/DISPLCD/M0/lcdstate&lt;3&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/lcdstate_cmp_eq00002_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y10.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>DISPLAY/DISPLCD/M0/lcdstate_cmp_eq00002_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y10.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>DISPLAY/DISPLCD/M0/lcdstate&lt;3&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/lcdstate_mux0000&lt;37&gt;30</twBEL><twBEL>DISPLAY/DISPLCD/M0/lcdstate_3</twBEL></twPathDel><twLogDel>10.614</twLogDel><twRouteDel>9.331</twRouteDel><twTotDel>19.945</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_disp</twDestClk><twPctLog>53.2</twPctLog><twPctRoute>46.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="21"><twConstPath anchorID="22" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.109</twSlack><twSrc BELType="FF">DISPLAY/DISPLCD/M0/lcdcount_5</twSrc><twDest BELType="FF">DISPLAY/DISPLCD/M0/lcdstate_3</twDest><twTotPathDel>19.891</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DISPLAY/DISPLCD/M0/lcdcount_5</twSrc><twDest BELType='FF'>DISPLAY/DISPLCD/M0/lcdstate_3</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X40Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_disp</twSrcClk><twPathDel><twSite>SLICE_X40Y10.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>DISPLAY/DISPLCD/M0/lcdcount&lt;5&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/lcdcount_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y5.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.898</twDelInfo><twComp>DISPLAY/DISPLCD/M0/lcdcount&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y5.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000&lt;4&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/lcdcount&lt;5&gt;_rt</twBEL><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y6.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000&lt;6&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;6&gt;</twBEL><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y10.G3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y10.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq0000173</twComp><twBEL>DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq0000159</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y10.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq0000159/O</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y10.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq0000173</twComp><twBEL>DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq0000173</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y8.F1</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.432</twDelInfo><twComp>DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq0000173</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y8.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>DISPLAY/DISPLCD/M0/lcdstate_mux0000&lt;32&gt;21</twComp><twBEL>DISPLAY/DISPLCD/M0/lcdstate_mux0000&lt;32&gt;21_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y11.F2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>DISPLAY/DISPLCD/M0/lcdstate_mux0000&lt;32&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y11.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>DISPLAY/DISPLCD/M0/_old_lcdstate_13&lt;4&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/_old_lcdstate_13&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y7.G3</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">0.641</twDelInfo><twComp>DISPLAY/DISPLCD/M0/_old_lcdstate_13&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y7.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N239</twComp><twBEL>DISPLAY/DISPLCD/M0/_old_lcdcount_22&lt;4&gt;111_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y7.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>DISPLAY/DISPLCD/M0/_old_lcdcount_22&lt;4&gt;111_SW1/O</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y7.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N239</twComp><twBEL>DISPLAY/DISPLCD/M0/_old_lcdcount_18&lt;6&gt;_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y7.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.168</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N239</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y7.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>DISPLAY/DISPLCD/M0/_old_lcdcount_18&lt;6&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/_old_lcdcount_18&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y14.G3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.131</twDelInfo><twComp>DISPLAY/DISPLCD/M0/_old_lcdcount_18&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y14.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N546</twComp><twBEL>DISPLAY/DISPLCD/M0/old_lcdstate_25_cmp_eq000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y9.F3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.715</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N671</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y9.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>DISPLAY/DISPLCD/M0/_old_lcdcount_26&lt;5&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/_old_lcdcount_26&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y10.G1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>DISPLAY/DISPLCD/M0/_old_lcdcount_26&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y10.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>DISPLAY/DISPLCD/M0/lcdstate&lt;3&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/lcdstate_cmp_eq00002_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y10.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>DISPLAY/DISPLCD/M0/lcdstate_cmp_eq00002_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y10.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>DISPLAY/DISPLCD/M0/lcdstate&lt;3&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/lcdstate_mux0000&lt;37&gt;30</twBEL><twBEL>DISPLAY/DISPLCD/M0/lcdstate_3</twBEL></twPathDel><twLogDel>10.669</twLogDel><twRouteDel>9.222</twRouteDel><twTotDel>19.891</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_disp</twDestClk><twPctLog>53.6</twPctLog><twPctRoute>46.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="23"><twConstPath anchorID="24" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.132</twSlack><twSrc BELType="FF">DISPLAY/DISPLCD/M0/lcdcount_0</twSrc><twDest BELType="FF">DISPLAY/DISPLCD/M0/lcdstate_3</twDest><twTotPathDel>19.868</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DISPLAY/DISPLCD/M0/lcdcount_0</twSrc><twDest BELType='FF'>DISPLAY/DISPLCD/M0/lcdstate_3</twDest><twLogLvls>15</twLogLvls><twSrcSite>SLICE_X46Y2.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_disp</twSrcClk><twPathDel><twSite>SLICE_X46Y2.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>DISPLAY/DISPLCD/M0/lcdcount&lt;1&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/lcdcount_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y3.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.364</twDelInfo><twComp>DISPLAY/DISPLCD/M0/lcdcount&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y3.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000&lt;0&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_lut&lt;0&gt;_INV_0</twBEL><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;0&gt;</twBEL><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y4.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y4.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000&lt;2&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;2&gt;</twBEL><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y5.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y5.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000&lt;4&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;4&gt;</twBEL><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y6.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000&lt;6&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;6&gt;</twBEL><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_xor&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y10.G3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.580</twDelInfo><twComp>DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y10.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq0000173</twComp><twBEL>DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq0000159</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y10.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq0000159/O</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y10.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq0000173</twComp><twBEL>DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq0000173</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y8.F1</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.432</twDelInfo><twComp>DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq0000173</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y8.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>DISPLAY/DISPLCD/M0/lcdstate_mux0000&lt;32&gt;21</twComp><twBEL>DISPLAY/DISPLCD/M0/lcdstate_mux0000&lt;32&gt;21_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y10.F1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.826</twDelInfo><twComp>DISPLAY/DISPLCD/M0/lcdstate_mux0000&lt;32&gt;21</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y10.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>DISPLAY/DISPLCD/M0/_old_lcdstate_13&lt;7&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/_old_lcdstate_13&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y7.G2</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.372</twDelInfo><twComp>DISPLAY/DISPLCD/M0/_old_lcdstate_13&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y7.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N239</twComp><twBEL>DISPLAY/DISPLCD/M0/_old_lcdcount_22&lt;4&gt;111_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X51Y7.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>DISPLAY/DISPLCD/M0/_old_lcdcount_22&lt;4&gt;111_SW1/O</twComp></twPathDel><twPathDel><twSite>SLICE_X51Y7.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N239</twComp><twBEL>DISPLAY/DISPLCD/M0/_old_lcdcount_18&lt;6&gt;_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y7.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.168</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N239</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y7.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>DISPLAY/DISPLCD/M0/_old_lcdcount_18&lt;6&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/_old_lcdcount_18&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y14.G3</twSite><twDelType>net</twDelType><twFanCnt>14</twFanCnt><twDelInfo twEdge="twRising">1.131</twDelInfo><twComp>DISPLAY/DISPLCD/M0/_old_lcdcount_18&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y14.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N546</twComp><twBEL>DISPLAY/DISPLCD/M0/old_lcdstate_25_cmp_eq000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y9.F3</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.715</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N671</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y9.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>DISPLAY/DISPLCD/M0/_old_lcdcount_26&lt;5&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/_old_lcdcount_26&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y10.G1</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">1.453</twDelInfo><twComp>DISPLAY/DISPLCD/M0/_old_lcdcount_26&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y10.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>DISPLAY/DISPLCD/M0/lcdstate&lt;3&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/lcdstate_cmp_eq00002_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y10.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.710</twDelInfo><twComp>DISPLAY/DISPLCD/M0/lcdstate_cmp_eq00002_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y10.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>DISPLAY/DISPLCD/M0/lcdstate&lt;3&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/lcdstate_mux0000&lt;37&gt;30</twBEL><twBEL>DISPLAY/DISPLCD/M0/lcdstate_3</twBEL></twPathDel><twLogDel>11.071</twLogDel><twRouteDel>8.797</twRouteDel><twTotDel>19.868</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_disp</twDestClk><twPctLog>55.7</twPctLog><twPctRoute>44.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="240391" iCriticalPaths="0" sType="EndPoint">Paths for end point DISPLAY/DISPLCD/M0/lcdcount_6 (SLICE_X42Y6.F4), 240391 paths
</twPathRptBanner><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.072</twSlack><twSrc BELType="FF">DISPLAY/DISPLCD/M0/lcdstate_20</twSrc><twDest BELType="FF">DISPLAY/DISPLCD/M0/lcdcount_6</twDest><twTotPathDel>19.923</twTotPathDel><twClkSkew dest = "0.122" src = "0.127">0.005</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>DISPLAY/DISPLCD/M0/lcdstate_20</twSrc><twDest BELType='FF'>DISPLAY/DISPLCD/M0/lcdcount_6</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X32Y13.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_disp</twSrcClk><twPathDel><twSite>SLICE_X32Y13.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>DISPLAY/DISPLCD/M0/lcdstate&lt;20&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/lcdstate_20</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y9.F1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.272</twDelInfo><twComp>DISPLAY/DISPLCD/M0/lcdstate&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y9.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>DISPLAY/DISPLCD/M0/_old_lcdcount_14&lt;4&gt;11_wg_cy&lt;1&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/_old_lcdcount_14&lt;4&gt;11_wg_lut&lt;0&gt;</twBEL><twBEL>DISPLAY/DISPLCD/M0/_old_lcdcount_14&lt;4&gt;11_wg_cy&lt;0&gt;</twBEL><twBEL>DISPLAY/DISPLCD/M0/_old_lcdcount_14&lt;4&gt;11_wg_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>DISPLAY/DISPLCD/M0/_old_lcdcount_14&lt;4&gt;11_wg_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y10.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>DISPLAY/DISPLCD/M0/_old_lcdcount_14&lt;4&gt;11_wg_cy&lt;3&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/_old_lcdcount_14&lt;4&gt;11_wg_cy&lt;2&gt;</twBEL><twBEL>DISPLAY/DISPLCD/M0/_old_lcdcount_14&lt;4&gt;11_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>DISPLAY/DISPLCD/M0/_old_lcdcount_14&lt;4&gt;11_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y11.XB</twSite><twDelType>Tcinxb</twDelType><twDelInfo twEdge="twRising">0.404</twDelInfo><twComp>DISPLAY/DISPLCD/M0/lcdd_1_mux000022</twComp><twBEL>DISPLAY/DISPLCD/M0/_old_lcdcount_14&lt;4&gt;11_wg_cy&lt;4&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y9.F1</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.845</twDelInfo><twComp>DISPLAY/DISPLCD/M0/_old_lcdcount_14&lt;4&gt;11_wg_cy&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y9.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N180</twComp><twBEL>DISPLAY/DISPLCD/M0/_old_lcdcount_14&lt;11&gt;11_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y9.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.321</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N180</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y9.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N331</twComp><twBEL>DISPLAY/DISPLCD/M0/_old_lcdcount_14&lt;11&gt;11_SW0_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y12.F1</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.620</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N331</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y12.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N339</twComp><twBEL>DISPLAY/DISPLCD/M0/_old_lcdcount_14&lt;4&gt;39_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y11.F4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.295</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N339</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y11.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N486</twComp><twBEL>DISPLAY/DISPLCD/M0/old_lcdstate_17_cmp_eq000011_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y9.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.696</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N486</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y9.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N99</twComp><twBEL>DISPLAY/DISPLCD/M0/lcdstate_mux0000&lt;32&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y8.G4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N54</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N267</twComp><twBEL>DISPLAY/DISPLCD/M0/_old_lcdstate_21&lt;2&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y2.F4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.589</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N95</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y2.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N271</twComp><twBEL>DISPLAY/DISPLCD/M0/_old_lcdstate_25&lt;1&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y10.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.120</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N271</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y10.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N298</twComp><twBEL>DISPLAY/DISPLCD/M0/lcdcount_mux0000&lt;12&gt;_SW0_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y6.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.899</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N298</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y6.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>DISPLAY/DISPLCD/M0/lcdcount&lt;6&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/lcdcount_mux0000&lt;12&gt;_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y6.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>DISPLAY/DISPLCD/M0/lcdcount_mux0000&lt;12&gt;_SW0_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y6.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>DISPLAY/DISPLCD/M0/lcdcount&lt;6&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/lcdcount_mux0000&lt;12&gt;</twBEL><twBEL>DISPLAY/DISPLCD/M0/lcdcount_6</twBEL></twPathDel><twLogDel>9.834</twLogDel><twRouteDel>10.089</twRouteDel><twTotDel>19.923</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_disp</twDestClk><twPctLog>49.4</twPctLog><twPctRoute>50.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.172</twSlack><twSrc BELType="FF">DISPLAY/DISPLCD/M0/lcdcount_5</twSrc><twDest BELType="FF">DISPLAY/DISPLCD/M0/lcdcount_6</twDest><twTotPathDel>19.828</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>DISPLAY/DISPLCD/M0/lcdcount_5</twSrc><twDest BELType='FF'>DISPLAY/DISPLCD/M0/lcdcount_6</twDest><twLogLvls>18</twLogLvls><twSrcSite>SLICE_X40Y10.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_disp</twSrcClk><twPathDel><twSite>SLICE_X40Y10.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>DISPLAY/DISPLCD/M0/lcdcount&lt;5&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/lcdcount_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y5.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.898</twDelInfo><twComp>DISPLAY/DISPLCD/M0/lcdcount&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y5.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000&lt;4&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/lcdcount&lt;5&gt;_rt</twBEL><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y6.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y6.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000&lt;6&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;6&gt;</twBEL><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y7.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y7.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000&lt;8&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;8&gt;</twBEL><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y8.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y8.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000&lt;10&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;10&gt;</twBEL><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y9.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y9.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000&lt;12&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;12&gt;</twBEL><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y10.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y10.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000&lt;14&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;14&gt;</twBEL><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y11.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y11.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.869</twDelInfo><twComp>DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000&lt;16&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_cy&lt;16&gt;</twBEL><twBEL>DISPLAY/DISPLCD/M0/Madd_old_lcdcount_11_addsub0000_xor&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y11.G4</twSite><twDelType>net</twDelType><twFanCnt>9</twFanCnt><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>DISPLAY/DISPLCD/M0/old_lcdcount_11_addsub0000&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y11.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N438</twComp><twBEL>DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq0000140</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y6.BX</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.075</twDelInfo><twComp>DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq0000140</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y6.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N449</twComp><twBEL>DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq000021_SW8</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y10.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N449</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y10.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N328</twComp><twBEL>DISPLAY/DISPLCD/M0/_old_lcdcount_14&lt;11&gt;49</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y8.F4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>DISPLAY/DISPLCD/M0/_old_lcdcount_14&lt;11&gt;49</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y8.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>DISPLAY/DISPLCD/M0/_old_lcdcount_14&lt;11&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/_old_lcdcount_14&lt;11&gt;79</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y7.G3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>DISPLAY/DISPLCD/M0/_old_lcdcount_14&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y7.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>DISPLAY/DISPLCD/M0/_old_lcdcount_18&lt;6&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/old_lcdstate_17_cmp_eq000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y4.G2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N621</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y4.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N511</twComp><twBEL>DISPLAY/DISPLCD/M0/_old_elcd_2721</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y8.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N40</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N267</twComp><twBEL>DISPLAY/DISPLCD/M0/_old_lcdstate_21&lt;2&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y2.F4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.589</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N95</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y2.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N271</twComp><twBEL>DISPLAY/DISPLCD/M0/_old_lcdstate_25&lt;1&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y10.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.120</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N271</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y10.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N298</twComp><twBEL>DISPLAY/DISPLCD/M0/lcdcount_mux0000&lt;12&gt;_SW0_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y6.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.899</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N298</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y6.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>DISPLAY/DISPLCD/M0/lcdcount&lt;6&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/lcdcount_mux0000&lt;12&gt;_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y6.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>DISPLAY/DISPLCD/M0/lcdcount_mux0000&lt;12&gt;_SW0_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y6.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>DISPLAY/DISPLCD/M0/lcdcount&lt;6&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/lcdcount_mux0000&lt;12&gt;</twBEL><twBEL>DISPLAY/DISPLCD/M0/lcdcount_6</twBEL></twPathDel><twLogDel>11.416</twLogDel><twRouteDel>8.412</twRouteDel><twTotDel>19.828</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_disp</twDestClk><twPctLog>57.6</twPctLog><twPctRoute>42.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.204</twSlack><twSrc BELType="FF">DISPLAY/DISPLCD/M0/lcdstate_31</twSrc><twDest BELType="FF">DISPLAY/DISPLCD/M0/lcdcount_6</twDest><twTotPathDel>19.787</twTotPathDel><twClkSkew dest = "0.037" src = "0.046">0.009</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>DISPLAY/DISPLCD/M0/lcdstate_31</twSrc><twDest BELType='FF'>DISPLAY/DISPLCD/M0/lcdcount_6</twDest><twLogLvls>13</twLogLvls><twSrcSite>SLICE_X36Y9.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_disp</twSrcClk><twPathDel><twSite>SLICE_X36Y9.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>DISPLAY/DISPLCD/M0/lcdstate&lt;31&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/lcdstate_31</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y5.G3</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">1.601</twDelInfo><twComp>DISPLAY/DISPLCD/M0/lcdstate&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y5.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>DISPLAY/DISPLCD/M0/_old_lcdcount_14&lt;11&gt;22</twComp><twBEL>DISPLAY/DISPLCD/M0/_old_lcdcount_14&lt;11&gt;121</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y5.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>DISPLAY/DISPLCD/M0/_old_lcdcount_14&lt;11&gt;121/O</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y5.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>DISPLAY/DISPLCD/M0/_old_lcdcount_14&lt;11&gt;22</twComp><twBEL>DISPLAY/DISPLCD/M0/_old_lcdcount_14&lt;11&gt;22</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y6.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.459</twDelInfo><twComp>DISPLAY/DISPLCD/M0/_old_lcdcount_14&lt;11&gt;22</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y6.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N449</twComp><twBEL>DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq0004_SW1</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y6.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.647</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N376</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y6.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N449</twComp><twBEL>DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq000021_SW8_G</twBEL><twBEL>DISPLAY/DISPLCD/M0/old_lcdstate_13_cmp_eq000021_SW8</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y10.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.375</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N449</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y10.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N328</twComp><twBEL>DISPLAY/DISPLCD/M0/_old_lcdcount_14&lt;11&gt;49</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y8.F4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.371</twDelInfo><twComp>DISPLAY/DISPLCD/M0/_old_lcdcount_14&lt;11&gt;49</twComp></twPathDel><twPathDel><twSite>SLICE_X45Y8.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>DISPLAY/DISPLCD/M0/_old_lcdcount_14&lt;11&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/_old_lcdcount_14&lt;11&gt;79</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y7.G3</twSite><twDelType>net</twDelType><twFanCnt>16</twFanCnt><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>DISPLAY/DISPLCD/M0/_old_lcdcount_14&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y7.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>DISPLAY/DISPLCD/M0/_old_lcdcount_18&lt;6&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/old_lcdstate_17_cmp_eq000011</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y4.G2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.692</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N621</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y4.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N511</twComp><twBEL>DISPLAY/DISPLCD/M0/_old_elcd_2721</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y8.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N40</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y8.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.704</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N267</twComp><twBEL>DISPLAY/DISPLCD/M0/_old_lcdstate_21&lt;2&gt;21</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y2.F4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.589</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N95</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y2.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N271</twComp><twBEL>DISPLAY/DISPLCD/M0/_old_lcdstate_25&lt;1&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y10.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.120</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N271</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y10.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N298</twComp><twBEL>DISPLAY/DISPLCD/M0/lcdcount_mux0000&lt;12&gt;_SW0_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y6.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.899</twDelInfo><twComp>DISPLAY/DISPLCD/M0/N298</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y6.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>DISPLAY/DISPLCD/M0/lcdcount&lt;6&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/lcdcount_mux0000&lt;12&gt;_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y6.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.023</twDelInfo><twComp>DISPLAY/DISPLCD/M0/lcdcount_mux0000&lt;12&gt;_SW0_SW0/O</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y6.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.892</twDelInfo><twComp>DISPLAY/DISPLCD/M0/lcdcount&lt;6&gt;</twComp><twBEL>DISPLAY/DISPLCD/M0/lcdcount_mux0000&lt;12&gt;</twBEL><twBEL>DISPLAY/DISPLCD/M0/lcdcount_6</twBEL></twPathDel><twLogDel>10.710</twLogDel><twRouteDel>9.077</twRouteDel><twTotDel>19.787</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_disp</twDestClk><twPctLog>54.1</twPctLog><twPctRoute>45.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PERIOD analysis for net &quot;CLK_GEN/clk_50m_unbuf&quot; derived from
 NET &quot;CCLK_IBUFG&quot; PERIOD = 20 ns HIGH 40%;
 duty cycle corrected to 20 nS  HIGH 10 nS 

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point DISPLAY/DISPLCD/M1/gstate_FSM_FFd3 (SLICE_X50Y16.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.007</twSlack><twSrc BELType="FF">DISPLAY/DISPLCD/M1/gstate_FSM_FFd4</twSrc><twDest BELType="FF">DISPLAY/DISPLCD/M1/gstate_FSM_FFd3</twDest><twTotPathDel>1.006</twTotPathDel><twClkSkew dest = "0.004" src = "0.005">0.001</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DISPLAY/DISPLCD/M1/gstate_FSM_FFd4</twSrc><twDest BELType='FF'>DISPLAY/DISPLCD/M1/gstate_FSM_FFd3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X51Y19.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_disp</twSrcClk><twPathDel><twSite>SLICE_X51Y19.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.470</twDelInfo><twComp>DISPLAY/DISPLCD/M1/gstate_FSM_FFd4</twComp><twBEL>DISPLAY/DISPLCD/M1/gstate_FSM_FFd4</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y16.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.402</twDelInfo><twComp>DISPLAY/DISPLCD/M1/gstate_FSM_FFd4</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y16.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.134</twDelInfo><twComp>DISPLAY/DISPLCD/M1/gstate_FSM_FFd3</twComp><twBEL>DISPLAY/DISPLCD/M1/gstate_FSM_FFd3</twBEL></twPathDel><twLogDel>0.604</twLogDel><twRouteDel>0.402</twRouteDel><twTotDel>1.006</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_disp</twDestClk><twPctLog>60.0</twPctLog><twPctRoute>40.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point DISPLAY/DISPLCD/M1/gstate_FSM_FFd15 (SLICE_X49Y16.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.015</twSlack><twSrc BELType="FF">DISPLAY/DISPLCD/M1/gstate_FSM_FFd16</twSrc><twDest BELType="FF">DISPLAY/DISPLCD/M1/gstate_FSM_FFd15</twDest><twTotPathDel>1.013</twTotPathDel><twClkSkew dest = "0.071" src = "0.073">0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DISPLAY/DISPLCD/M1/gstate_FSM_FFd16</twSrc><twDest BELType='FF'>DISPLAY/DISPLCD/M1/gstate_FSM_FFd15</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X51Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_disp</twSrcClk><twPathDel><twSite>SLICE_X51Y16.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.470</twDelInfo><twComp>DISPLAY/DISPLCD/M1/gstate_FSM_FFd16</twComp><twBEL>DISPLAY/DISPLCD/M1/gstate_FSM_FFd16</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y16.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.408</twDelInfo><twComp>DISPLAY/DISPLCD/M1/gstate_FSM_FFd16</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X49Y16.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.135</twDelInfo><twComp>DISPLAY/DISPLCD/M1/gstate_FSM_FFd15</twComp><twBEL>DISPLAY/DISPLCD/M1/gstate_FSM_FFd15</twBEL></twPathDel><twLogDel>0.605</twLogDel><twRouteDel>0.408</twRouteDel><twTotDel>1.013</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_disp</twDestClk><twPctLog>59.7</twPctLog><twPctRoute>40.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point DISPLAY/DISPLCD/M1/clearlcd (SLICE_X50Y14.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>1.061</twSlack><twSrc BELType="FF">DISPLAY/DISPLCD/M1/gstate_FSM_FFd11</twSrc><twDest BELType="FF">DISPLAY/DISPLCD/M1/clearlcd</twDest><twTotPathDel>1.061</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>DISPLAY/DISPLCD/M1/gstate_FSM_FFd11</twSrc><twDest BELType='FF'>DISPLAY/DISPLCD/M1/clearlcd</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X51Y14.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_disp</twSrcClk><twPathDel><twSite>SLICE_X51Y14.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.473</twDelInfo><twComp>DISPLAY/DISPLCD/M1/gstate_FSM_FFd11</twComp><twBEL>DISPLAY/DISPLCD/M1/gstate_FSM_FFd11</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y14.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.519</twDelInfo><twComp>DISPLAY/DISPLCD/M1/gstate_FSM_FFd11</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X50Y14.CLK</twSite><twDelType>Tckce</twDelType><twDelInfo twEdge="twFalling">0.069</twDelInfo><twComp>DISPLAY/DISPLCD/clearlcd</twComp><twBEL>DISPLAY/DISPLCD/M1/clearlcd</twBEL></twPathDel><twLogDel>0.542</twLogDel><twRouteDel>0.519</twRouteDel><twTotDel>1.061</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">clk_disp</twDestClk><twPctLog>51.1</twPctLog><twPctRoute>48.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="37"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;CLK_GEN/clk_50m_unbuf&quot; derived from
 NET &quot;CCLK_IBUFG&quot; PERIOD = 20 ns HIGH 40%;
 duty cycle corrected to 20 nS  HIGH 10 nS 
</twPinLimitBanner><twPinLimit anchorID="38" type="MINPERIOD" name="Tdcmpco" slack="15.834" period="20.000" constraintValue="20.000" deviceLimit="4.166" freqLimit="240.038" physResource="CLK_GEN/DCM_SYS/CLK0" logResource="CLK_GEN/DCM_SYS/CLK0" locationPin="DCM_X0Y1.CLK0" clockNet="CLK_GEN/clk_50m_unbuf"/><twPinLimit anchorID="39" type="MINLOWPULSE" name="Tcl" slack="18.348" period="20.000" constraintValue="10.000" deviceLimit="0.826" physResource="DISPLAY/DISPLCD/M0/lcdstate&lt;21&gt;/CLK" logResource="DISPLAY/DISPLCD/M0/lcdstate_21/CK" locationPin="SLICE_X24Y9.CLK" clockNet="clk_disp"/><twPinLimit anchorID="40" type="MINHIGHPULSE" name="Tch" slack="18.348" period="20.000" constraintValue="10.000" deviceLimit="0.826" physResource="DISPLAY/DISPLCD/M0/lcdstate&lt;21&gt;/CLK" logResource="DISPLAY/DISPLCD/M0/lcdstate_21/CK" locationPin="SLICE_X24Y9.CLK" clockNet="clk_disp"/></twPinLimitRpt></twConst><twConst anchorID="41" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">PERIOD analysis for net &quot;CLK_GEN/clk_10m_unbuf&quot; derived from  NET &quot;CCLK_IBUFG&quot; PERIOD = 20 ns HIGH 40%;  multiplied by 5.00 to 100 nS and duty cycle corrected to HIGH 50 nS  </twConstName><twItemCnt>27152563</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>5268</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>92.710</twMinPer></twConstHead><twPathRptBanner iPaths="2909" iCriticalPaths="0" sType="EndPoint">Paths for end point MIPS/MIPS_CORE/DATAPATH/debug_data_signal_25 (SLICE_X29Y77.CIN), 2909 paths
</twPathRptBanner><twPathRpt anchorID="42"><twConstPath anchorID="43" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>1.458</twSlack><twSrc BELType="FF">AJ_SW1/buff</twSrc><twDest BELType="FF">MIPS/MIPS_CORE/DATAPATH/debug_data_signal_25</twDest><twTotPathDel>18.525</twTotPathDel><twClkSkew dest = "2.019" src = "2.036">0.017</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>AJ_SW1/buff</twSrc><twDest BELType='FF'>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_25</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X65Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="80.000">clk_disp</twSrcClk><twPathDel><twSite>SLICE_X65Y41.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>LED_1_OBUF</twComp><twBEL>AJ_SW1/buff</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y71.BX</twSite><twDelType>net</twDelType><twFanCnt>63</twFanCnt><twDelInfo twEdge="twRising">4.201</twDelInfo><twComp>LED_1_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y71.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.739</twDelInfo><twComp>DISPLAY/addr_buf&lt;1&gt;</twComp><twBEL>Mmux_disp_addr_2_f5_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y30.G1</twSite><twDelType>net</twDelType><twFanCnt>114</twFanCnt><twDelInfo twEdge="twRising">4.375</twDelInfo><twComp>disp_addr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y30.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq0022</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq000211</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y30.F3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/N26</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y30.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq0006</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq00061</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y73.F4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">3.737</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq0006</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y73.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;25&gt;_wg_cy&lt;1&gt;</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;25&gt;_wg_lut&lt;0&gt;</twBEL><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;25&gt;_wg_cy&lt;0&gt;</twBEL><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;25&gt;_wg_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y74.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;25&gt;_wg_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y74.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;25&gt;_wg_cy&lt;3&gt;</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;25&gt;_wg_cy&lt;2&gt;</twBEL><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;25&gt;_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y75.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;25&gt;_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y75.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;25&gt;_wg_cy&lt;5&gt;</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;25&gt;_wg_cy&lt;4&gt;</twBEL><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;25&gt;_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y76.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;25&gt;_wg_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y76.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;25&gt;_wg_cy&lt;7&gt;</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;25&gt;_wg_cy&lt;6&gt;</twBEL><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;25&gt;_wg_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y77.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;25&gt;_wg_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y77.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">1.002</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal&lt;25&gt;</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;25&gt;_wg_cy&lt;8&gt;</twBEL><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;25&gt;_rt</twBEL><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_25</twBEL></twPathDel><twLogDel>5.362</twLogDel><twRouteDel>13.163</twRouteDel><twTotDel>18.525</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_cpu</twDestClk><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.123</twSlack><twSrc BELType="FF">AJ_SW1/buff</twSrc><twDest BELType="FF">MIPS/MIPS_CORE/DATAPATH/debug_data_signal_25</twDest><twTotPathDel>17.860</twTotPathDel><twClkSkew dest = "2.019" src = "2.036">0.017</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>AJ_SW1/buff</twSrc><twDest BELType='FF'>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_25</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X65Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="80.000">clk_disp</twSrcClk><twPathDel><twSite>SLICE_X65Y41.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>LED_1_OBUF</twComp><twBEL>AJ_SW1/buff</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y74.BX</twSite><twDelType>net</twDelType><twFanCnt>63</twFanCnt><twDelInfo twEdge="twRising">4.388</twDelInfo><twComp>LED_1_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y74.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>DISPLAY/addr_buf&lt;3&gt;</twComp><twBEL>Mmux_disp_addr_2_f5_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y30.F2</twSite><twDelType>net</twDelType><twFanCnt>169</twFanCnt><twDelInfo twEdge="twRising">5.065</twDelInfo><twComp>disp_addr&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y30.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq0006</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq00061</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y73.F4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">3.737</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq0006</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y73.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;25&gt;_wg_cy&lt;1&gt;</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;25&gt;_wg_lut&lt;0&gt;</twBEL><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;25&gt;_wg_cy&lt;0&gt;</twBEL><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;25&gt;_wg_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y74.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;25&gt;_wg_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y74.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;25&gt;_wg_cy&lt;3&gt;</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;25&gt;_wg_cy&lt;2&gt;</twBEL><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;25&gt;_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y75.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;25&gt;_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y75.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;25&gt;_wg_cy&lt;5&gt;</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;25&gt;_wg_cy&lt;4&gt;</twBEL><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;25&gt;_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y76.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;25&gt;_wg_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y76.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;25&gt;_wg_cy&lt;7&gt;</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;25&gt;_wg_cy&lt;6&gt;</twBEL><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;25&gt;_wg_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y77.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;25&gt;_wg_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y77.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">1.002</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal&lt;25&gt;</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;25&gt;_wg_cy&lt;8&gt;</twBEL><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;25&gt;_rt</twBEL><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_25</twBEL></twPathDel><twLogDel>4.670</twLogDel><twRouteDel>13.190</twRouteDel><twTotDel>17.860</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_cpu</twDestClk><twPctLog>26.1</twPctLog><twPctRoute>73.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="46"><twConstPath anchorID="47" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.346</twSlack><twSrc BELType="FF">AJ_SW1/buff</twSrc><twDest BELType="FF">MIPS/MIPS_CORE/DATAPATH/debug_data_signal_25</twDest><twTotPathDel>17.637</twTotPathDel><twClkSkew dest = "2.019" src = "2.036">0.017</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>AJ_SW1/buff</twSrc><twDest BELType='FF'>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_25</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X65Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="80.000">clk_disp</twSrcClk><twPathDel><twSite>SLICE_X65Y41.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>LED_1_OBUF</twComp><twBEL>AJ_SW1/buff</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y71.BX</twSite><twDelType>net</twDelType><twFanCnt>63</twFanCnt><twDelInfo twEdge="twRising">4.201</twDelInfo><twComp>LED_1_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y71.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.739</twDelInfo><twComp>DISPLAY/addr_buf&lt;1&gt;</twComp><twBEL>Mmux_disp_addr_2_f5_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y30.G1</twSite><twDelType>net</twDelType><twFanCnt>114</twFanCnt><twDelInfo twEdge="twRising">4.375</twDelInfo><twComp>disp_addr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y30.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq0022</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq000211</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y30.G3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/N26</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y30.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq0006</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq00022</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y73.G4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">3.010</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq0002</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y73.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;25&gt;_wg_cy&lt;1&gt;</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;25&gt;_wg_lut&lt;1&gt;</twBEL><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;25&gt;_wg_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y74.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;25&gt;_wg_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y74.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;25&gt;_wg_cy&lt;3&gt;</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;25&gt;_wg_cy&lt;2&gt;</twBEL><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;25&gt;_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y75.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;25&gt;_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y75.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;25&gt;_wg_cy&lt;5&gt;</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;25&gt;_wg_cy&lt;4&gt;</twBEL><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;25&gt;_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y76.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;25&gt;_wg_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y76.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;25&gt;_wg_cy&lt;7&gt;</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;25&gt;_wg_cy&lt;6&gt;</twBEL><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;25&gt;_wg_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y77.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;25&gt;_wg_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y77.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">1.002</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal&lt;25&gt;</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;25&gt;_wg_cy&lt;8&gt;</twBEL><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;25&gt;_rt</twBEL><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_25</twBEL></twPathDel><twLogDel>5.201</twLogDel><twRouteDel>12.436</twRouteDel><twTotDel>17.637</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_cpu</twDestClk><twPctLog>29.5</twPctLog><twPctRoute>70.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2457" iCriticalPaths="0" sType="EndPoint">Paths for end point MIPS/MIPS_CORE/DATAPATH/debug_data_signal_31 (SLICE_X31Y77.CIN), 2457 paths
</twPathRptBanner><twPathRpt anchorID="48"><twConstPath anchorID="49" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.048</twSlack><twSrc BELType="FF">AJ_SW1/buff</twSrc><twDest BELType="FF">MIPS/MIPS_CORE/DATAPATH/debug_data_signal_31</twDest><twTotPathDel>17.937</twTotPathDel><twClkSkew dest = "2.021" src = "2.036">0.015</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>AJ_SW1/buff</twSrc><twDest BELType='FF'>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_31</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X65Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="80.000">clk_disp</twSrcClk><twPathDel><twSite>SLICE_X65Y41.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>LED_1_OBUF</twComp><twBEL>AJ_SW1/buff</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y71.BX</twSite><twDelType>net</twDelType><twFanCnt>63</twFanCnt><twDelInfo twEdge="twRising">4.201</twDelInfo><twComp>LED_1_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y71.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.739</twDelInfo><twComp>DISPLAY/addr_buf&lt;1&gt;</twComp><twBEL>Mmux_disp_addr_2_f5_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y30.G1</twSite><twDelType>net</twDelType><twFanCnt>114</twFanCnt><twDelInfo twEdge="twRising">4.375</twDelInfo><twComp>disp_addr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y30.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq0022</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq000211</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y30.F3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/N26</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y30.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq0006</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq00061</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y73.F4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">3.149</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq0006</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y73.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;31&gt;_wg_cy&lt;1&gt;</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;31&gt;_wg_lut&lt;0&gt;</twBEL><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;31&gt;_wg_cy&lt;0&gt;</twBEL><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;31&gt;_wg_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y74.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;31&gt;_wg_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y74.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;31&gt;_wg_cy&lt;3&gt;</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;31&gt;_wg_cy&lt;2&gt;</twBEL><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;31&gt;_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y75.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;31&gt;_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y75.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;31&gt;_wg_cy&lt;5&gt;</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;31&gt;_wg_cy&lt;4&gt;</twBEL><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;31&gt;_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y76.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;31&gt;_wg_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y76.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;31&gt;_wg_cy&lt;7&gt;</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;31&gt;_wg_cy&lt;6&gt;</twBEL><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;31&gt;_wg_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y77.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;31&gt;_wg_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y77.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">1.002</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal&lt;31&gt;</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;31&gt;_wg_cy&lt;8&gt;</twBEL><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;31&gt;_rt</twBEL><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_31</twBEL></twPathDel><twLogDel>5.362</twLogDel><twRouteDel>12.575</twRouteDel><twTotDel>17.937</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_cpu</twDestClk><twPctLog>29.9</twPctLog><twPctRoute>70.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="50"><twConstPath anchorID="51" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.301</twSlack><twSrc BELType="FF">AJ_SW1/buff</twSrc><twDest BELType="FF">MIPS/MIPS_CORE/DATAPATH/debug_data_signal_31</twDest><twTotPathDel>17.684</twTotPathDel><twClkSkew dest = "2.021" src = "2.036">0.015</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>AJ_SW1/buff</twSrc><twDest BELType='FF'>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_31</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X65Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="80.000">clk_disp</twSrcClk><twPathDel><twSite>SLICE_X65Y41.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>LED_1_OBUF</twComp><twBEL>AJ_SW1/buff</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y71.BX</twSite><twDelType>net</twDelType><twFanCnt>63</twFanCnt><twDelInfo twEdge="twRising">4.201</twDelInfo><twComp>LED_1_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y71.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.739</twDelInfo><twComp>DISPLAY/addr_buf&lt;1&gt;</twComp><twBEL>Mmux_disp_addr_2_f5_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y30.G1</twSite><twDelType>net</twDelType><twFanCnt>114</twFanCnt><twDelInfo twEdge="twRising">4.375</twDelInfo><twComp>disp_addr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y30.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq0022</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq000211</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y30.G3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/N26</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y30.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq0006</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq00022</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y73.G2</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">3.057</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq0002</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y73.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;31&gt;_wg_cy&lt;1&gt;</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;31&gt;_wg_lut&lt;1&gt;</twBEL><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;31&gt;_wg_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y74.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;31&gt;_wg_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y74.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;31&gt;_wg_cy&lt;3&gt;</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;31&gt;_wg_cy&lt;2&gt;</twBEL><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;31&gt;_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y75.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;31&gt;_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y75.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;31&gt;_wg_cy&lt;5&gt;</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;31&gt;_wg_cy&lt;4&gt;</twBEL><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;31&gt;_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y76.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;31&gt;_wg_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y76.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;31&gt;_wg_cy&lt;7&gt;</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;31&gt;_wg_cy&lt;6&gt;</twBEL><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;31&gt;_wg_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y77.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;31&gt;_wg_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y77.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">1.002</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal&lt;31&gt;</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;31&gt;_wg_cy&lt;8&gt;</twBEL><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;31&gt;_rt</twBEL><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_31</twBEL></twPathDel><twLogDel>5.201</twLogDel><twRouteDel>12.483</twRouteDel><twTotDel>17.684</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_cpu</twDestClk><twPctLog>29.4</twPctLog><twPctRoute>70.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="52"><twConstPath anchorID="53" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.713</twSlack><twSrc BELType="FF">AJ_SW1/buff</twSrc><twDest BELType="FF">MIPS/MIPS_CORE/DATAPATH/debug_data_signal_31</twDest><twTotPathDel>17.272</twTotPathDel><twClkSkew dest = "2.021" src = "2.036">0.015</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>AJ_SW1/buff</twSrc><twDest BELType='FF'>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_31</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X65Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="80.000">clk_disp</twSrcClk><twPathDel><twSite>SLICE_X65Y41.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>LED_1_OBUF</twComp><twBEL>AJ_SW1/buff</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y74.BX</twSite><twDelType>net</twDelType><twFanCnt>63</twFanCnt><twDelInfo twEdge="twRising">4.388</twDelInfo><twComp>LED_1_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y74.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>DISPLAY/addr_buf&lt;3&gt;</twComp><twBEL>Mmux_disp_addr_2_f5_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y30.F2</twSite><twDelType>net</twDelType><twFanCnt>169</twFanCnt><twDelInfo twEdge="twRising">5.065</twDelInfo><twComp>disp_addr&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y30.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq0006</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq00061</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y73.F4</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">3.149</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq0006</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y73.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;31&gt;_wg_cy&lt;1&gt;</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;31&gt;_wg_lut&lt;0&gt;</twBEL><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;31&gt;_wg_cy&lt;0&gt;</twBEL><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;31&gt;_wg_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y74.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;31&gt;_wg_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y74.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;31&gt;_wg_cy&lt;3&gt;</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;31&gt;_wg_cy&lt;2&gt;</twBEL><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;31&gt;_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y75.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;31&gt;_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y75.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;31&gt;_wg_cy&lt;5&gt;</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;31&gt;_wg_cy&lt;4&gt;</twBEL><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;31&gt;_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y76.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;31&gt;_wg_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y76.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;31&gt;_wg_cy&lt;7&gt;</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;31&gt;_wg_cy&lt;6&gt;</twBEL><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;31&gt;_wg_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y77.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;31&gt;_wg_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y77.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">1.002</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal&lt;31&gt;</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;31&gt;_wg_cy&lt;8&gt;</twBEL><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;31&gt;_rt</twBEL><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_31</twBEL></twPathDel><twLogDel>4.670</twLogDel><twRouteDel>12.602</twRouteDel><twTotDel>17.272</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_cpu</twDestClk><twPctLog>27.0</twPctLog><twPctRoute>73.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="2813" iCriticalPaths="0" sType="EndPoint">Paths for end point MIPS/MIPS_CORE/DATAPATH/debug_data_signal_24 (SLICE_X29Y82.CIN), 2813 paths
</twPathRptBanner><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.144</twSlack><twSrc BELType="FF">AJ_SW1/buff</twSrc><twDest BELType="FF">MIPS/MIPS_CORE/DATAPATH/debug_data_signal_24</twDest><twTotPathDel>17.846</twTotPathDel><twClkSkew dest = "2.026" src = "2.036">0.010</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>AJ_SW1/buff</twSrc><twDest BELType='FF'>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_24</twDest><twLogLvls>6</twLogLvls><twSrcSite>SLICE_X65Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="80.000">clk_disp</twSrcClk><twPathDel><twSite>SLICE_X65Y41.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>LED_1_OBUF</twComp><twBEL>AJ_SW1/buff</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y71.BX</twSite><twDelType>net</twDelType><twFanCnt>63</twFanCnt><twDelInfo twEdge="twRising">4.201</twDelInfo><twComp>LED_1_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y71.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.739</twDelInfo><twComp>DISPLAY/addr_buf&lt;1&gt;</twComp><twBEL>Mmux_disp_addr_2_f5_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y30.G1</twSite><twDelType>net</twDelType><twFanCnt>114</twFanCnt><twDelInfo twEdge="twRising">4.375</twDelInfo><twComp>disp_addr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y30.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq0022</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq000211</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y28.F2</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/N26</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y28.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq0014</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq00141</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y80.G2</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">3.944</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq0014</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y80.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;24&gt;_wg_cy&lt;5&gt;</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;24&gt;_wg_lut&lt;5&gt;</twBEL><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;24&gt;_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y81.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;24&gt;_wg_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y81.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;24&gt;_wg_cy&lt;7&gt;</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;24&gt;_wg_cy&lt;6&gt;</twBEL><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;24&gt;_wg_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y82.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;24&gt;_wg_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y82.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">1.002</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal&lt;24&gt;</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;24&gt;_wg_cy&lt;8&gt;</twBEL><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;24&gt;_rt</twBEL><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_24</twBEL></twPathDel><twLogDel>4.965</twLogDel><twRouteDel>12.881</twRouteDel><twTotDel>17.846</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_cpu</twDestClk><twPctLog>27.8</twPctLog><twPctRoute>72.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.146</twSlack><twSrc BELType="FF">AJ_SW1/buff</twSrc><twDest BELType="FF">MIPS/MIPS_CORE/DATAPATH/debug_data_signal_24</twDest><twTotPathDel>17.844</twTotPathDel><twClkSkew dest = "2.026" src = "2.036">0.010</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>AJ_SW1/buff</twSrc><twDest BELType='FF'>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_24</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X65Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="80.000">clk_disp</twSrcClk><twPathDel><twSite>SLICE_X65Y41.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>LED_1_OBUF</twComp><twBEL>AJ_SW1/buff</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y71.BX</twSite><twDelType>net</twDelType><twFanCnt>63</twFanCnt><twDelInfo twEdge="twRising">4.201</twDelInfo><twComp>LED_1_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y71.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.739</twDelInfo><twComp>DISPLAY/addr_buf&lt;1&gt;</twComp><twBEL>Mmux_disp_addr_2_f5_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y30.G1</twSite><twDelType>net</twDelType><twFanCnt>114</twFanCnt><twDelInfo twEdge="twRising">4.375</twDelInfo><twComp>disp_addr&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y30.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq0022</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq000211</twBEL></twPathDel><twPathDel><twSite>SLICE_X36Y30.F3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.850</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/N26</twComp></twPathDel><twPathDel><twSite>SLICE_X36Y30.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq0006</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq00061</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y78.F1</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">3.056</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq0006</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y78.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.162</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;24&gt;_wg_cy&lt;1&gt;</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;24&gt;_wg_lut&lt;0&gt;</twBEL><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;24&gt;_wg_cy&lt;0&gt;</twBEL><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;24&gt;_wg_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y79.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;24&gt;_wg_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y79.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;24&gt;_wg_cy&lt;3&gt;</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;24&gt;_wg_cy&lt;2&gt;</twBEL><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;24&gt;_wg_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y80.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;24&gt;_wg_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y80.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;24&gt;_wg_cy&lt;5&gt;</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;24&gt;_wg_cy&lt;4&gt;</twBEL><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;24&gt;_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y81.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;24&gt;_wg_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y81.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;24&gt;_wg_cy&lt;7&gt;</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;24&gt;_wg_cy&lt;6&gt;</twBEL><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;24&gt;_wg_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y82.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;24&gt;_wg_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y82.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">1.002</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal&lt;24&gt;</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;24&gt;_wg_cy&lt;8&gt;</twBEL><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;24&gt;_rt</twBEL><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_24</twBEL></twPathDel><twLogDel>5.362</twLogDel><twRouteDel>12.482</twRouteDel><twTotDel>17.844</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_cpu</twDestClk><twPctLog>30.0</twPctLog><twPctRoute>70.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>2.224</twSlack><twSrc BELType="FF">AJ_SW1/buff</twSrc><twDest BELType="FF">MIPS/MIPS_CORE/DATAPATH/debug_data_signal_24</twDest><twTotPathDel>17.766</twTotPathDel><twClkSkew dest = "2.026" src = "2.036">0.010</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>AJ_SW1/buff</twSrc><twDest BELType='FF'>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_24</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X65Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="80.000">clk_disp</twSrcClk><twPathDel><twSite>SLICE_X65Y41.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.587</twDelInfo><twComp>LED_1_OBUF</twComp><twBEL>AJ_SW1/buff</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y67.BX</twSite><twDelType>net</twDelType><twFanCnt>63</twFanCnt><twDelInfo twEdge="twRising">3.714</twDelInfo><twComp>LED_1_OBUF</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y67.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.806</twDelInfo><twComp>DISPLAY/addr_buf&lt;4&gt;</twComp><twBEL>Mmux_disp_addr_2_f5_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y28.F1</twSite><twDelType>net</twDelType><twFanCnt>126</twFanCnt><twDelInfo twEdge="twRising">5.835</twDelInfo><twComp>disp_addr&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y28.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq0014</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq00141</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y80.G2</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">3.944</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_cmp_eq0014</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y80.COUT</twSite><twDelType>Topcyg</twDelType><twDelInfo twEdge="twRising">1.001</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;24&gt;_wg_cy&lt;5&gt;</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;24&gt;_wg_lut&lt;5&gt;</twBEL><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;24&gt;_wg_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y81.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;24&gt;_wg_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y81.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.118</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;24&gt;_wg_cy&lt;7&gt;</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;24&gt;_wg_cy&lt;6&gt;</twBEL><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;24&gt;_wg_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y82.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;24&gt;_wg_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y82.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">1.002</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/debug_data_signal&lt;24&gt;</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;24&gt;_wg_cy&lt;8&gt;</twBEL><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_mux0000&lt;24&gt;_rt</twBEL><twBEL>MIPS/MIPS_CORE/DATAPATH/debug_data_signal_24</twBEL></twPathDel><twLogDel>4.273</twLogDel><twRouteDel>13.493</twRouteDel><twTotDel>17.766</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_cpu</twDestClk><twPctLog>24.1</twPctLog><twPctRoute>75.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PERIOD analysis for net &quot;CLK_GEN/clk_10m_unbuf&quot; derived from
 NET &quot;CCLK_IBUFG&quot; PERIOD = 20 ns HIGH 40%;
 multiplied by 5.00 to 100 nS and duty cycle corrected to HIGH 50 nS 

</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point MIPS/MIPS_CORE/DATAPATH/inst_addr_mem_3 (SLICE_X31Y21.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.955</twSlack><twSrc BELType="FF">MIPS/MIPS_CORE/DATAPATH/inst_addr_exe_3</twSrc><twDest BELType="FF">MIPS/MIPS_CORE/DATAPATH/inst_addr_mem_3</twDest><twTotPathDel>0.973</twTotPathDel><twClkSkew dest = "0.104" src = "0.086">-0.018</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>MIPS/MIPS_CORE/DATAPATH/inst_addr_exe_3</twSrc><twDest BELType='FF'>MIPS/MIPS_CORE/DATAPATH/inst_addr_mem_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X30Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk_cpu</twSrcClk><twPathDel><twSite>SLICE_X30Y22.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.474</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/inst_addr_exe&lt;3&gt;</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/inst_addr_exe_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y21.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.406</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/inst_addr_exe&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X31Y21.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.093</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/inst_addr_mem&lt;3&gt;</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/inst_addr_mem_3</twBEL></twPathDel><twLogDel>0.567</twLogDel><twRouteDel>0.406</twRouteDel><twTotDel>0.973</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_cpu</twDestClk><twPctLog>58.3</twPctLog><twPctRoute>41.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point MIPS/MIPS_CORE/DATAPATH/data_rt_mem_27 (SLICE_X19Y68.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.962</twSlack><twSrc BELType="FF">MIPS/MIPS_CORE/DATAPATH/data_rt_exe_27</twSrc><twDest BELType="FF">MIPS/MIPS_CORE/DATAPATH/data_rt_mem_27</twDest><twTotPathDel>0.963</twTotPathDel><twClkSkew dest = "0.006" src = "0.005">-0.001</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>MIPS/MIPS_CORE/DATAPATH/data_rt_exe_27</twSrc><twDest BELType='FF'>MIPS/MIPS_CORE/DATAPATH/data_rt_mem_27</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X19Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk_cpu</twSrcClk><twPathDel><twSite>SLICE_X19Y67.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.473</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/data_rt_exe&lt;27&gt;</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/data_rt_exe_27</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y68.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.397</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/data_rt_exe&lt;27&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X19Y68.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.093</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/data_rt_mem&lt;27&gt;</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/data_rt_mem_27</twBEL></twPathDel><twLogDel>0.566</twLogDel><twRouteDel>0.397</twRouteDel><twTotDel>0.963</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_cpu</twDestClk><twPctLog>58.8</twPctLog><twPctRoute>41.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point MIPS/MIPS_CORE/DATAPATH/data_rt_mem_3 (SLICE_X21Y28.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.966</twSlack><twSrc BELType="FF">MIPS/MIPS_CORE/DATAPATH/data_rt_exe_3</twSrc><twDest BELType="FF">MIPS/MIPS_CORE/DATAPATH/data_rt_mem_3</twDest><twTotPathDel>0.971</twTotPathDel><twClkSkew dest = "0.012" src = "0.007">-0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>MIPS/MIPS_CORE/DATAPATH/data_rt_exe_3</twSrc><twDest BELType='FF'>MIPS/MIPS_CORE/DATAPATH/data_rt_mem_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X19Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="100.000">clk_cpu</twSrcClk><twPathDel><twSite>SLICE_X19Y29.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.473</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/data_rt_exe&lt;3&gt;</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/data_rt_exe_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X21Y28.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.405</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/data_rt_exe&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X21Y28.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.093</twDelInfo><twComp>MIPS/MIPS_CORE/DATAPATH/data_rt_mem&lt;3&gt;</twComp><twBEL>MIPS/MIPS_CORE/DATAPATH/data_rt_mem_3</twBEL></twPathDel><twLogDel>0.566</twLogDel><twRouteDel>0.405</twRouteDel><twTotDel>0.971</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="100.000">clk_cpu</twDestClk><twPctLog>58.3</twPctLog><twPctRoute>41.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="66"><twPinLimitBanner>Component Switching Limit Checks: PERIOD analysis for net &quot;CLK_GEN/clk_10m_unbuf&quot; derived from
 NET &quot;CCLK_IBUFG&quot; PERIOD = 20 ns HIGH 40%;
 multiplied by 5.00 to 100 nS and duty cycle corrected to HIGH 50 nS 
</twPinLimitBanner><twPinLimit anchorID="67" type="MINLOWPULSE" name="Tbpwl" slack="96.824" period="100.000" constraintValue="50.000" deviceLimit="1.588" physResource="MIPS/DATA_RAM/Mram_data/CLKA" logResource="MIPS/DATA_RAM/Mram_data.A/CLKA" locationPin="RAMB16_X0Y5.CLKA" clockNet="clk_cpu"/><twPinLimit anchorID="68" type="MINHIGHPULSE" name="Tbpwh" slack="96.824" period="100.000" constraintValue="50.000" deviceLimit="1.588" physResource="MIPS/DATA_RAM/Mram_data/CLKA" logResource="MIPS/DATA_RAM/Mram_data.A/CLKA" locationPin="RAMB16_X0Y5.CLKA" clockNet="clk_cpu"/><twPinLimit anchorID="69" type="MINPERIOD" name="Tbp" slack="96.824" period="100.000" constraintValue="100.000" deviceLimit="3.176" freqLimit="314.861" physResource="MIPS/DATA_RAM/Mram_data/CLKA" logResource="MIPS/DATA_RAM/Mram_data.A/CLKA" locationPin="RAMB16_X0Y5.CLKA" clockNet="clk_cpu"/></twPinLimitRpt></twConst><twConstRollupTable uID="1" anchorID="70"><twConstRollup name="CCLK_IBUFG" fullName="NET &quot;CCLK_IBUFG&quot; PERIOD = 20 ns HIGH 40%;" type="origin" depth="0" requirement="20.000" prefType="period" actual="7.500" actualRollup="19.945" errors="0" errorRollup="0" items="0" itemsRollup="36689523"/><twConstRollup name="CLK_GEN/clk_50m_unbuf" fullName="PERIOD analysis for net &quot;CLK_GEN/clk_50m_unbuf&quot; derived from  NET &quot;CCLK_IBUFG&quot; PERIOD = 20 ns HIGH 40%;  duty cycle corrected to 20 nS  HIGH 10 nS  " type="child" depth="1" requirement="20.000" prefType="period" actual="19.945" actualRollup="N/A" errors="0" errorRollup="0" items="9536960" itemsRollup="0"/><twConstRollup name="CLK_GEN/clk_10m_unbuf" fullName="PERIOD analysis for net &quot;CLK_GEN/clk_10m_unbuf&quot; derived from  NET &quot;CCLK_IBUFG&quot; PERIOD = 20 ns HIGH 40%;  multiplied by 5.00 to 100 nS and duty cycle corrected to HIGH 50 nS  " type="child" depth="1" requirement="100.000" prefType="period" actual="92.710" actualRollup="N/A" errors="0" errorRollup="0" items="27152563" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="71">0</twUnmetConstCnt><twDataSheet anchorID="72" twNameLen="15"><twClk2SUList anchorID="73" twDestWidth="4"><twDest>CCLK</twDest><twClk2SU><twSrc>CCLK</twSrc><twRiseRise>34.647</twRiseRise><twFallRise>20.804</twFallRise><twRiseFall>13.211</twRiseFall></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="74"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>36689523</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>15948</twConnCnt></twConstCov><twStats anchorID="75"><twMinPer>92.710</twMinPer><twFootnote number="1" /><twMaxFreq>10.786</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Thu Jun 02 19:35:17 2016 </twTimestamp></twFoot><twClientInfo anchorID="76"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 243 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
