/*
 * SDL ECC
 *
 * Software Diagnostics Library module for ECC
 *
 *  Copyright (c) Texas Instruments Incorporated 2023
 *
 *  Redistribution and use in source and binary forms, with or without
 *  modification, are permitted provided that the following conditions
 *  are met:
 *
 *    Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 *
 *    Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in the
 *    documentation and/or other materials provided with the
 *    distribution.
 *
 *    Neither the name of Texas Instruments Incorporated nor the names of
 *    its contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 *  THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 *  "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 *  LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 *  A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
 *  OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
 *  SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
 *  LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
 *  DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
 *  THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
 *  (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
 *  OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 *
 */
 /**
  *  @addtogroup SDL_ECC_MODULE APIs for SDL ECC
  *  @{
  */
  /**
   * @file  sdl_ecc_soc.h
   *
   * @brief
   *  Header file contains MemEntries, RamIdTables, aggrTables and aggrBaseAddressTable
   *  declarations for SDL ECC interface.
   *  ============================================================================
   */

 #ifndef INCLUDE_SDL_ECC_SOC_H_
 #define INCLUDE_SDL_ECC_SOC_H_

 #include <stdint.h>
 #include <sdl/sdl_ecc.h>
 #include <sdl/ecc/sdl_ip_ecc.h>
 #include <sdl/include/sdl_types.h>
 #if defined(SOC_AM64X)
 #include <sdl/esm/soc/am64x/sdl_esm_core.h>
 #endif
 #if defined(SOC_AM243X)
 #include <sdl/esm/soc/am243x/sdl_esm_core.h>
 #endif
 #include <sdl/ecc/sdl_ecc_priv.h>
 #include <sdl/include/am64x_am243x/sdlr_soc_ecc_aggr.h>
 #include <sdl/include/am64x_am243x/sdlr_intr_esm0.h>
 #include <sdl/include/am64x_am243x/sdlr_soc_baseaddress.h>
 #include <sdl/include/am64x_am243x/sdlr_intr_mcu_esm0.h>

 /**
  *  \addtogroup SDL_ECC_memEntries
  *  @{
  */

/* define Max memEntries for each aggregator (i.e. the number of RAM ID's with * Wrapper type) */
#define SDL_PSRAMECC0_PSRAM256X32E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES (1U)
#define SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_RAM_IDS_TOTAL_ENTRIES (27U)
#define SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_RAM_IDS_TOTAL_ENTRIES (27U)
#define SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_RAM_IDS_TOTAL_ENTRIES (24U)
#define SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES (9U)
#define SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES (9U)
#define SDL_DMASS0_DMSS_AM64_ECCAGGR_RAM_IDS_TOTAL_ENTRIES (27U)
#define SDL_MSRAM_256K2_MSRAM32KX64E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES (1U)
#define SDL_FSS0_FSS_UL_OSPI0_OSPI_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES (1U)
#define SDL_ADC0_ADC12_CORE_FIFO_RAM_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES (2U)
#define SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_RXMEM_RAM_IDS_TOTAL_ENTRIES (1U)
#define SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_TXMEM_RAM_IDS_TOTAL_ENTRIES (1U)
#define SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES (8U)
#define SDL_GICSS0_GIC500SS_1_2_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES (3U)
#define SDL_PCIE0_PCIE_G2X1_64_CORE_AXI_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES (4U)
#define SDL_PCIE0_PCIE_G2X1_64_CORE_CORE_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES (4U)
#define SDL_VTM0_K3VTM_N16FFC_ECCAGGR_RAM_IDS_TOTAL_ENTRIES (0U)
#define SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES (12U)
#define SDL_PDMA1_PDMA_AM64_MAIN1_ECCAGGR_RAM_IDS_TOTAL_ENTRIES (4U)
#define SDL_USB0_USB3P0SS64_16FFC_USB3P0SS64_CORE_A_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES (1U)
#define SDL_DMSC0_DMSC_LITE_RAM_IDS_TOTAL_ENTRIES (4U)
#define SDL_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES (1U)
#define SDL_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES (1U)
#define SDL_MSRAM_256K3_MSRAM32KX64E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES (1U)
#define SDL_MSRAM_256K5_MSRAM32KX64E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES (1U)
#define SDL_MSRAM_256K4_MSRAM32KX64E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES (1U)
#define SDL_MSRAM_256K7_MSRAM32KX64E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES (1U)
#define SDL_MSRAM_256K6_MSRAM32KX64E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES (1U)
#define SDL_ECC_AGGR1_RAM_IDS_TOTAL_ENTRIES (1U)
#define SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES (1U)
#define SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES (1U)
#define SDL_MMCSD0_EMMC8SS_16FFC_ECC_AGGR_TXMEM_RAM_IDS_TOTAL_ENTRIES (1U)
#define SDL_MMCSD0_EMMC8SS_16FFC_ECC_AGGR_RXMEM_RAM_IDS_TOTAL_ENTRIES (1U)
#define SDL_MCU_M4FSS0_BLAZAR_ECC_RAM_IDS_TOTAL_ENTRIES (2U)
#define SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES (29U)
#define SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES (29U)
#define SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES (29U)
#define SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES (29U)
#define SDL_ECC_AGGR0_RAM_IDS_TOTAL_ENTRIES (3U)
#define SDL_PDMA0_PDMA_AM64_MAIN0_ECCAGGR_RAM_IDS_TOTAL_ENTRIES (4U)
#define SDL_ECC_Base_Address_TOTAL_ENTRIES (40U)
/** @} */

/**
 *  \addtogroup SDL_ECC_memEntries
 *  @{
 */
/** ----------------------------------------------------------------------------------
 * This structure holds the memory config for each memory subtype SDL_PSRAMECC0_PSRAM256X32E_ECC_AGGR
 * -----------------------------------------------------------------------------------
 */
static const SDL_MemConfig_t SDL_PSRAMECC0_PSRAM256X32E_ECC_AGGR_MemEntries[SDL_PSRAMECC0_PSRAM256X32E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES] =
{
    { SDL_PSRAMECC0_PSRAM256X32E_ECC_AGGR_PSRAM256X32E_PSRAM0_ECC_RAM_ID, 0x00000000u,
      SDL_PSRAMECC0_PSRAM256X32E_ECC_AGGR_PSRAM256X32E_PSRAM0_ECC_RAM_SIZE, 4u,
      SDL_PSRAMECC0_PSRAM256X32E_ECC_AGGR_PSRAM256X32E_PSRAM0_ECC_ROW_WIDTH, ((bool)true) },
};

/** ----------------------------------------------------------------------------------
 * This structure holds the memory config for each memory subtype SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1
 * -----------------------------------------------------------------------------------
 */
static const SDL_MemConfig_t SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_MemEntries[SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_RAM_IDS_TOTAL_ENTRIES] =
{
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_IDATA_SPRAM_BANK0_LO_ECC_SVBUS_RAM_ID, 0u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_IDATA_SPRAM_BANK0_LO_ECC_SVBUS_RAM_SIZE, 4u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_IDATA_SPRAM_BANK0_LO_ECC_SVBUS_ROW_WIDTH, ((bool)false) },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_IDATA_SPRAM_BANK0_HI_ECC_SVBUS_RAM_ID, 0u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_IDATA_SPRAM_BANK0_HI_ECC_SVBUS_RAM_SIZE, 4u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_IDATA_SPRAM_BANK0_HI_ECC_SVBUS_ROW_WIDTH, ((bool)false) },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_IDATA_SPRAM_BANK1_LO_ECC_SVBUS_RAM_ID, 0u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_IDATA_SPRAM_BANK1_LO_ECC_SVBUS_RAM_SIZE, 4u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_IDATA_SPRAM_BANK1_LO_ECC_SVBUS_ROW_WIDTH, ((bool)false) },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_IDATA_SPRAM_BANK1_HI_ECC_SVBUS_RAM_ID, 0u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_IDATA_SPRAM_BANK1_HI_ECC_SVBUS_RAM_SIZE, 4u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_IDATA_SPRAM_BANK1_HI_ECC_SVBUS_ROW_WIDTH, ((bool)false) },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_ITAG_SPRAM_RAM0_ECC_SVBUS_RAM_ID, 0u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_ITAG_SPRAM_RAM0_ECC_SVBUS_RAM_SIZE, 4u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_ITAG_SPRAM_RAM0_ECC_SVBUS_ROW_WIDTH, ((bool)false) },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_ITAG_SPRAM_RAM1_ECC_SVBUS_RAM_ID, 0u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_ITAG_SPRAM_RAM1_ECC_SVBUS_RAM_SIZE, 4u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_ITAG_SPRAM_RAM1_ECC_SVBUS_ROW_WIDTH, ((bool)false) },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_DDATA_SPRAM_BANK0_ECC_SVBUS_RAM_ID, 0u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_DDATA_SPRAM_BANK0_ECC_SVBUS_RAM_SIZE, 4u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_DDATA_SPRAM_BANK0_ECC_SVBUS_ROW_WIDTH, ((bool)false) },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_DDATA_SPRAM_BANK1_ECC_SVBUS_RAM_ID, 0u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_DDATA_SPRAM_BANK1_ECC_SVBUS_RAM_SIZE, 4u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_DDATA_SPRAM_BANK1_ECC_SVBUS_ROW_WIDTH, ((bool)false) },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_DDATA_SPRAM_BANK2_ECC_SVBUS_RAM_ID, 0u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_DDATA_SPRAM_BANK2_ECC_SVBUS_RAM_SIZE, 4u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_DDATA_SPRAM_BANK2_ECC_SVBUS_ROW_WIDTH, ((bool)false) },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_DDATA_SPRAM_BANK3_ECC_SVBUS_RAM_ID, 0u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_DDATA_SPRAM_BANK3_ECC_SVBUS_RAM_SIZE, 4u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_DDATA_SPRAM_BANK3_ECC_SVBUS_ROW_WIDTH, ((bool)false) },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_DDATA_SPRAM_BANK4_ECC_SVBUS_RAM_ID, 0u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_DDATA_SPRAM_BANK4_ECC_SVBUS_RAM_SIZE, 4u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_DDATA_SPRAM_BANK4_ECC_SVBUS_ROW_WIDTH, ((bool)false) },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_DDATA_SPRAM_BANK5_ECC_SVBUS_RAM_ID, 0u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_DDATA_SPRAM_BANK5_ECC_SVBUS_RAM_SIZE, 4u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_DDATA_SPRAM_BANK5_ECC_SVBUS_ROW_WIDTH, ((bool)false) },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_DDATA_SPRAM_BANK6_ECC_SVBUS_RAM_ID, 0u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_DDATA_SPRAM_BANK6_ECC_SVBUS_RAM_SIZE, 4u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_DDATA_SPRAM_BANK6_ECC_SVBUS_ROW_WIDTH, ((bool)false) },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_DDATA_SPRAM_BANK7_ECC_SVBUS_RAM_ID, 0u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_DDATA_SPRAM_BANK7_ECC_SVBUS_RAM_SIZE, 4u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_DDATA_SPRAM_BANK7_ECC_SVBUS_ROW_WIDTH, ((bool)false) },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_DTAG_SPRAM_BANK0_ECC_SVBUS_RAM_ID, 0u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_DTAG_SPRAM_BANK0_ECC_SVBUS_RAM_SIZE, 4u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_DTAG_SPRAM_BANK0_ECC_SVBUS_ROW_WIDTH, ((bool)false) },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_DTAG_SPRAM_BANK1_ECC_SVBUS_RAM_ID, 0u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_DTAG_SPRAM_BANK1_ECC_SVBUS_RAM_SIZE, 4u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_DTAG_SPRAM_BANK1_ECC_SVBUS_ROW_WIDTH, ((bool)false) },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_DTAG_SPRAM_BANK2_ECC_SVBUS_RAM_ID, 0u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_DTAG_SPRAM_BANK2_ECC_SVBUS_RAM_SIZE, 4u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_DTAG_SPRAM_BANK2_ECC_SVBUS_ROW_WIDTH, ((bool)false) },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_DTAG_SPRAM_BANK3_ECC_SVBUS_RAM_ID, 0u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_DTAG_SPRAM_BANK3_ECC_SVBUS_RAM_SIZE, 4u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_DTAG_SPRAM_BANK3_ECC_SVBUS_ROW_WIDTH, ((bool)false) },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_DDIRTY_SPRAM_ECC_SVBUS_RAM_ID, 0u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_DDIRTY_SPRAM_ECC_SVBUS_RAM_SIZE, 4u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_DDIRTY_SPRAM_ECC_SVBUS_ROW_WIDTH, ((bool)false) },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_TLB_SPRAM_BANK0_ECC_SVBUS_RAM_ID, 0u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_TLB_SPRAM_BANK0_ECC_SVBUS_RAM_SIZE, 4u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_TLB_SPRAM_BANK0_ECC_SVBUS_ROW_WIDTH, ((bool)false) },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_TLB_SPRAM_BANK1_ECC_SVBUS_RAM_ID, 0u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_TLB_SPRAM_BANK1_ECC_SVBUS_RAM_SIZE, 4u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_TLB_SPRAM_BANK1_ECC_SVBUS_ROW_WIDTH, ((bool)false) },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_TLB_SPRAM_BANK2_ECC_SVBUS_RAM_ID, 0u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_TLB_SPRAM_BANK2_ECC_SVBUS_RAM_SIZE, 4u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_TLB_SPRAM_BANK2_ECC_SVBUS_ROW_WIDTH, ((bool)false) },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_TLB_SPRAM_BANK3_ECC_SVBUS_RAM_ID, 0u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_TLB_SPRAM_BANK3_ECC_SVBUS_RAM_SIZE, 4u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_TLB_SPRAM_BANK3_ECC_SVBUS_ROW_WIDTH, ((bool)false) },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_L1D_TAGRAM_SPRAM_WAY0_ECC_SVBUS_RAM_ID, 0u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_L1D_TAGRAM_SPRAM_WAY0_ECC_SVBUS_RAM_SIZE, 4u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_L1D_TAGRAM_SPRAM_WAY0_ECC_SVBUS_ROW_WIDTH, ((bool)false) },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_L1D_TAGRAM_SPRAM_WAY1_ECC_SVBUS_RAM_ID, 0u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_L1D_TAGRAM_SPRAM_WAY1_ECC_SVBUS_RAM_SIZE, 4u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_L1D_TAGRAM_SPRAM_WAY1_ECC_SVBUS_ROW_WIDTH, ((bool)false) },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_L1D_TAGRAM_SPRAM_WAY2_ECC_SVBUS_RAM_ID, 0u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_L1D_TAGRAM_SPRAM_WAY2_ECC_SVBUS_RAM_SIZE, 4u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_L1D_TAGRAM_SPRAM_WAY2_ECC_SVBUS_ROW_WIDTH, ((bool)false) },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_L1D_TAGRAM_SPRAM_WAY3_ECC_SVBUS_RAM_ID, 0u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_L1D_TAGRAM_SPRAM_WAY3_ECC_SVBUS_RAM_SIZE, 4u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_L1D_TAGRAM_SPRAM_WAY3_ECC_SVBUS_ROW_WIDTH, ((bool)false) },
};

/** ----------------------------------------------------------------------------------
 * This structure holds the memory config for each memory subtype SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0
 * -----------------------------------------------------------------------------------
 */
static const SDL_MemConfig_t SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_MemEntries[SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_RAM_IDS_TOTAL_ENTRIES] =
{
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_IDATA_SPRAM_BANK0_LO_ECC_SVBUS_RAM_ID, 0u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_IDATA_SPRAM_BANK0_LO_ECC_SVBUS_RAM_SIZE, 4u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_IDATA_SPRAM_BANK0_LO_ECC_SVBUS_ROW_WIDTH, ((bool)false) },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_IDATA_SPRAM_BANK0_HI_ECC_SVBUS_RAM_ID, 0u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_IDATA_SPRAM_BANK0_HI_ECC_SVBUS_RAM_SIZE, 4u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_IDATA_SPRAM_BANK0_HI_ECC_SVBUS_ROW_WIDTH, ((bool)false) },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_IDATA_SPRAM_BANK1_LO_ECC_SVBUS_RAM_ID, 0u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_IDATA_SPRAM_BANK1_LO_ECC_SVBUS_RAM_SIZE, 4u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_IDATA_SPRAM_BANK1_LO_ECC_SVBUS_ROW_WIDTH, ((bool)false) },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_IDATA_SPRAM_BANK1_HI_ECC_SVBUS_RAM_ID, 0u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_IDATA_SPRAM_BANK1_HI_ECC_SVBUS_RAM_SIZE, 4u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_IDATA_SPRAM_BANK1_HI_ECC_SVBUS_ROW_WIDTH, ((bool)false) },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_ITAG_SPRAM_RAM0_ECC_SVBUS_RAM_ID, 0u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_ITAG_SPRAM_RAM0_ECC_SVBUS_RAM_SIZE, 4u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_ITAG_SPRAM_RAM0_ECC_SVBUS_ROW_WIDTH, ((bool)false) },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_ITAG_SPRAM_RAM1_ECC_SVBUS_RAM_ID, 0u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_ITAG_SPRAM_RAM1_ECC_SVBUS_RAM_SIZE, 4u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_ITAG_SPRAM_RAM1_ECC_SVBUS_ROW_WIDTH, ((bool)false) },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_DDATA_SPRAM_BANK0_ECC_SVBUS_RAM_ID, 0u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_DDATA_SPRAM_BANK0_ECC_SVBUS_RAM_SIZE, 4u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_DDATA_SPRAM_BANK0_ECC_SVBUS_ROW_WIDTH, ((bool)false) },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_DDATA_SPRAM_BANK1_ECC_SVBUS_RAM_ID, 0u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_DDATA_SPRAM_BANK1_ECC_SVBUS_RAM_SIZE, 4u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_DDATA_SPRAM_BANK1_ECC_SVBUS_ROW_WIDTH, ((bool)false) },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_DDATA_SPRAM_BANK2_ECC_SVBUS_RAM_ID, 0u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_DDATA_SPRAM_BANK2_ECC_SVBUS_RAM_SIZE, 4u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_DDATA_SPRAM_BANK2_ECC_SVBUS_ROW_WIDTH, ((bool)false) },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_DDATA_SPRAM_BANK3_ECC_SVBUS_RAM_ID, 0u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_DDATA_SPRAM_BANK3_ECC_SVBUS_RAM_SIZE, 4u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_DDATA_SPRAM_BANK3_ECC_SVBUS_ROW_WIDTH, ((bool)false) },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_DDATA_SPRAM_BANK4_ECC_SVBUS_RAM_ID, 0u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_DDATA_SPRAM_BANK4_ECC_SVBUS_RAM_SIZE, 4u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_DDATA_SPRAM_BANK4_ECC_SVBUS_ROW_WIDTH, ((bool)false) },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_DDATA_SPRAM_BANK5_ECC_SVBUS_RAM_ID, 0u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_DDATA_SPRAM_BANK5_ECC_SVBUS_RAM_SIZE, 4u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_DDATA_SPRAM_BANK5_ECC_SVBUS_ROW_WIDTH, ((bool)false) },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_DDATA_SPRAM_BANK6_ECC_SVBUS_RAM_ID, 0u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_DDATA_SPRAM_BANK6_ECC_SVBUS_RAM_SIZE, 4u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_DDATA_SPRAM_BANK6_ECC_SVBUS_ROW_WIDTH, ((bool)false) },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_DDATA_SPRAM_BANK7_ECC_SVBUS_RAM_ID, 0u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_DDATA_SPRAM_BANK7_ECC_SVBUS_RAM_SIZE, 4u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_DDATA_SPRAM_BANK7_ECC_SVBUS_ROW_WIDTH, ((bool)false) },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_DTAG_SPRAM_BANK0_ECC_SVBUS_RAM_ID, 0u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_DTAG_SPRAM_BANK0_ECC_SVBUS_RAM_SIZE, 4u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_DTAG_SPRAM_BANK0_ECC_SVBUS_ROW_WIDTH, ((bool)false) },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_DTAG_SPRAM_BANK1_ECC_SVBUS_RAM_ID, 0u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_DTAG_SPRAM_BANK1_ECC_SVBUS_RAM_SIZE, 4u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_DTAG_SPRAM_BANK1_ECC_SVBUS_ROW_WIDTH, ((bool)false) },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_DTAG_SPRAM_BANK2_ECC_SVBUS_RAM_ID, 0u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_DTAG_SPRAM_BANK2_ECC_SVBUS_RAM_SIZE, 4u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_DTAG_SPRAM_BANK2_ECC_SVBUS_ROW_WIDTH, ((bool)false) },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_DTAG_SPRAM_BANK3_ECC_SVBUS_RAM_ID, 0u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_DTAG_SPRAM_BANK3_ECC_SVBUS_RAM_SIZE, 4u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_DTAG_SPRAM_BANK3_ECC_SVBUS_ROW_WIDTH, ((bool)false) },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_DDIRTY_SPRAM_ECC_SVBUS_RAM_ID, 0u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_DDIRTY_SPRAM_ECC_SVBUS_RAM_SIZE, 4u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_DDIRTY_SPRAM_ECC_SVBUS_ROW_WIDTH, ((bool)false) },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_TLB_SPRAM_BANK0_ECC_SVBUS_RAM_ID, 0u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_TLB_SPRAM_BANK0_ECC_SVBUS_RAM_SIZE, 4u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_TLB_SPRAM_BANK0_ECC_SVBUS_ROW_WIDTH, ((bool)false) },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_TLB_SPRAM_BANK1_ECC_SVBUS_RAM_ID, 0u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_TLB_SPRAM_BANK1_ECC_SVBUS_RAM_SIZE, 4u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_TLB_SPRAM_BANK1_ECC_SVBUS_ROW_WIDTH, ((bool)false) },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_TLB_SPRAM_BANK2_ECC_SVBUS_RAM_ID, 0u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_TLB_SPRAM_BANK2_ECC_SVBUS_RAM_SIZE, 4u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_TLB_SPRAM_BANK2_ECC_SVBUS_ROW_WIDTH, ((bool)false) },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_TLB_SPRAM_BANK3_ECC_SVBUS_RAM_ID, 0u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_TLB_SPRAM_BANK3_ECC_SVBUS_RAM_SIZE, 4u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_TLB_SPRAM_BANK3_ECC_SVBUS_ROW_WIDTH, ((bool)false) },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_L1D_TAGRAM_SPRAM_WAY0_ECC_SVBUS_RAM_ID, 0u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_L1D_TAGRAM_SPRAM_WAY0_ECC_SVBUS_RAM_SIZE, 4u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_L1D_TAGRAM_SPRAM_WAY0_ECC_SVBUS_ROW_WIDTH, ((bool)false) },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_L1D_TAGRAM_SPRAM_WAY1_ECC_SVBUS_RAM_ID, 0u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_L1D_TAGRAM_SPRAM_WAY1_ECC_SVBUS_RAM_SIZE, 4u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_L1D_TAGRAM_SPRAM_WAY1_ECC_SVBUS_ROW_WIDTH, ((bool)false) },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_L1D_TAGRAM_SPRAM_WAY2_ECC_SVBUS_RAM_ID, 0u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_L1D_TAGRAM_SPRAM_WAY2_ECC_SVBUS_RAM_SIZE, 4u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_L1D_TAGRAM_SPRAM_WAY2_ECC_SVBUS_ROW_WIDTH, ((bool)false) },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_L1D_TAGRAM_SPRAM_WAY3_ECC_SVBUS_RAM_ID, 0u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_L1D_TAGRAM_SPRAM_WAY3_ECC_SVBUS_RAM_SIZE, 4u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_L1D_TAGRAM_SPRAM_WAY3_ECC_SVBUS_ROW_WIDTH, ((bool)false) },
};

/** ----------------------------------------------------------------------------------
 * This structure holds the memory config for each memory subtype SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC
 * -----------------------------------------------------------------------------------
 */
static const SDL_MemConfig_t SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_MemEntries[SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_RAM_IDS_TOTAL_ENTRIES] =
{
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_TAGRAM_SPRAM_WAY0_ECC_SVBUS_RAM_ID, 0u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_TAGRAM_SPRAM_WAY0_ECC_SVBUS_RAM_SIZE, 4u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_TAGRAM_SPRAM_WAY0_ECC_SVBUS_ROW_WIDTH, ((bool)false) },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_TAGRAM_SPRAM_WAY1_ECC_SVBUS_RAM_ID, 0u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_TAGRAM_SPRAM_WAY1_ECC_SVBUS_RAM_SIZE, 4u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_TAGRAM_SPRAM_WAY1_ECC_SVBUS_ROW_WIDTH, ((bool)false) },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_TAGRAM_SPRAM_WAY2_ECC_SVBUS_RAM_ID, 0u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_TAGRAM_SPRAM_WAY2_ECC_SVBUS_RAM_SIZE, 4u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_TAGRAM_SPRAM_WAY2_ECC_SVBUS_ROW_WIDTH, ((bool)false) },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_TAGRAM_SPRAM_WAY3_ECC_SVBUS_RAM_ID, 0u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_TAGRAM_SPRAM_WAY3_ECC_SVBUS_RAM_SIZE, 4u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_TAGRAM_SPRAM_WAY3_ECC_SVBUS_ROW_WIDTH, ((bool)false) },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_TAGRAM_SPRAM_WAY4_ECC_SVBUS_RAM_ID, 0u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_TAGRAM_SPRAM_WAY4_ECC_SVBUS_RAM_SIZE, 4u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_TAGRAM_SPRAM_WAY4_ECC_SVBUS_ROW_WIDTH, ((bool)false) },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_TAGRAM_SPRAM_WAY5_ECC_SVBUS_RAM_ID, 0u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_TAGRAM_SPRAM_WAY5_ECC_SVBUS_RAM_SIZE, 4u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_TAGRAM_SPRAM_WAY5_ECC_SVBUS_ROW_WIDTH, ((bool)false) },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_TAGRAM_SPRAM_WAY6_ECC_SVBUS_RAM_ID, 0u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_TAGRAM_SPRAM_WAY6_ECC_SVBUS_RAM_SIZE, 4u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_TAGRAM_SPRAM_WAY6_ECC_SVBUS_ROW_WIDTH, ((bool)false) },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_TAGRAM_SPRAM_WAY7_ECC_SVBUS_RAM_ID, 0u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_TAGRAM_SPRAM_WAY7_ECC_SVBUS_RAM_SIZE, 4u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_TAGRAM_SPRAM_WAY7_ECC_SVBUS_ROW_WIDTH, ((bool)false) },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_TAGRAM_SPRAM_WAY8_ECC_SVBUS_RAM_ID, 0u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_TAGRAM_SPRAM_WAY8_ECC_SVBUS_RAM_SIZE, 4u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_TAGRAM_SPRAM_WAY8_ECC_SVBUS_ROW_WIDTH, ((bool)false) },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_TAGRAM_SPRAM_WAY9_ECC_SVBUS_RAM_ID, 0u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_TAGRAM_SPRAM_WAY9_ECC_SVBUS_RAM_SIZE, 4u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_TAGRAM_SPRAM_WAY9_ECC_SVBUS_ROW_WIDTH, ((bool)false) },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_TAGRAM_SPRAM_WAY10_ECC_SVBUS_RAM_ID, 0u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_TAGRAM_SPRAM_WAY10_ECC_SVBUS_RAM_SIZE, 4u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_TAGRAM_SPRAM_WAY10_ECC_SVBUS_ROW_WIDTH, ((bool)false) },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_TAGRAM_SPRAM_WAY11_ECC_SVBUS_RAM_ID, 0u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_TAGRAM_SPRAM_WAY11_ECC_SVBUS_RAM_SIZE, 4u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_TAGRAM_SPRAM_WAY11_ECC_SVBUS_ROW_WIDTH, ((bool)false) },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_TAGRAM_SPRAM_WAY12_ECC_SVBUS_RAM_ID, 0u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_TAGRAM_SPRAM_WAY12_ECC_SVBUS_RAM_SIZE, 4u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_TAGRAM_SPRAM_WAY12_ECC_SVBUS_ROW_WIDTH, ((bool)false) },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_TAGRAM_SPRAM_WAY13_ECC_SVBUS_RAM_ID, 0u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_TAGRAM_SPRAM_WAY13_ECC_SVBUS_RAM_SIZE, 4u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_TAGRAM_SPRAM_WAY13_ECC_SVBUS_ROW_WIDTH, ((bool)false) },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_TAGRAM_SPRAM_WAY14_ECC_SVBUS_RAM_ID, 0u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_TAGRAM_SPRAM_WAY14_ECC_SVBUS_RAM_SIZE, 4u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_TAGRAM_SPRAM_WAY14_ECC_SVBUS_ROW_WIDTH, ((bool)false) },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_TAGRAM_SPRAM_WAY15_ECC_SVBUS_RAM_ID, 0u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_TAGRAM_SPRAM_WAY15_ECC_SVBUS_RAM_SIZE, 4u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_TAGRAM_SPRAM_WAY15_ECC_SVBUS_ROW_WIDTH, ((bool)false) },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_DATARAM_SPRAM_0_ECC_SVBUS_RAM_ID, 0u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_DATARAM_SPRAM_0_ECC_SVBUS_RAM_SIZE, 4u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_DATARAM_SPRAM_0_ECC_SVBUS_ROW_WIDTH, ((bool)false) },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_DATARAM_SPRAM_1_ECC_SVBUS_RAM_ID, 0u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_DATARAM_SPRAM_1_ECC_SVBUS_RAM_SIZE, 4u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_DATARAM_SPRAM_1_ECC_SVBUS_ROW_WIDTH, ((bool)false) },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_DATARAM_SPRAM_2_ECC_SVBUS_RAM_ID, 0u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_DATARAM_SPRAM_2_ECC_SVBUS_RAM_SIZE, 4u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_DATARAM_SPRAM_2_ECC_SVBUS_ROW_WIDTH, ((bool)false) },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_DATARAM_SPRAM_3_ECC_SVBUS_RAM_ID, 0u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_DATARAM_SPRAM_3_ECC_SVBUS_RAM_SIZE, 4u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_DATARAM_SPRAM_3_ECC_SVBUS_ROW_WIDTH, ((bool)false) },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_DATARAM_SPRAM_4_ECC_SVBUS_RAM_ID, 0u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_DATARAM_SPRAM_4_ECC_SVBUS_RAM_SIZE, 4u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_DATARAM_SPRAM_4_ECC_SVBUS_ROW_WIDTH, ((bool)false) },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_DATARAM_SPRAM_5_ECC_SVBUS_RAM_ID, 0u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_DATARAM_SPRAM_5_ECC_SVBUS_RAM_SIZE, 4u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_DATARAM_SPRAM_5_ECC_SVBUS_ROW_WIDTH, ((bool)false) },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_DATARAM_SPRAM_6_ECC_SVBUS_RAM_ID, 0u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_DATARAM_SPRAM_6_ECC_SVBUS_RAM_SIZE, 4u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_DATARAM_SPRAM_6_ECC_SVBUS_ROW_WIDTH, ((bool)false) },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_DATARAM_SPRAM_7_ECC_SVBUS_RAM_ID, 0u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_DATARAM_SPRAM_7_ECC_SVBUS_RAM_SIZE, 4u,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_DATARAM_SPRAM_7_ECC_SVBUS_ROW_WIDTH, ((bool)false) },
};

/** ----------------------------------------------------------------------------------
 * This structure holds the memory config for each memory subtype SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR
 * -----------------------------------------------------------------------------------
 */
static const SDL_MemConfig_t SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_MemEntries[SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES] =
{
    { SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_DRAM0_ECC_RAM_ID, 0u,
      SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_DRAM0_ECC_RAM_SIZE, 4u,
      SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_DRAM0_ECC_ROW_WIDTH, ((bool)false) },
    { SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_DRAM1_ECC_RAM_ID, 0u,
      SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_DRAM1_ECC_RAM_SIZE, 4u,
      SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_DRAM1_ECC_ROW_WIDTH, ((bool)false) },
    { SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP0_IRAM_ECC_RAM_ID, 0u,
      SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP0_IRAM_ECC_RAM_SIZE, 4u,
      SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP0_IRAM_ECC_ROW_WIDTH, ((bool)false) },
    { SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP1_IRAM_ECC_RAM_ID, 0u,
      SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP1_IRAM_ECC_RAM_SIZE, 4u,
      SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP1_IRAM_ECC_ROW_WIDTH, ((bool)false) },
    { SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_RAM_ECC_RAM_ID, 0u,
      SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_RAM_ECC_RAM_SIZE, 4u,
      SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_RAM_ECC_ROW_WIDTH, ((bool)false) },
    { SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_RTU0_PDSP_IRAM_ECC_RAM_ID, 0u,
      SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_RTU0_PDSP_IRAM_ECC_RAM_SIZE, 4u,
      SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_RTU0_PDSP_IRAM_ECC_ROW_WIDTH, ((bool)false) },
    { SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_RTU1_PDSP_IRAM_ECC_RAM_ID, 0u,
      SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_RTU1_PDSP_IRAM_ECC_RAM_SIZE, 4u,
      SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_RTU1_PDSP_IRAM_ECC_ROW_WIDTH, ((bool)false) },
    { SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP_TX0_IRAM_ECC_RAM_ID, 0u,
      SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP_TX0_IRAM_ECC_RAM_SIZE, 4u,
      SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP_TX0_IRAM_ECC_ROW_WIDTH, ((bool)false) },
    { SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP_TX1_IRAM_ECC_RAM_ID, 0u,
      SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP_TX1_IRAM_ECC_RAM_SIZE, 4u,
      SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP_TX1_IRAM_ECC_ROW_WIDTH, ((bool)false) },
};

/** ----------------------------------------------------------------------------------
 * This structure holds the memory config for each memory subtype SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR
 * -----------------------------------------------------------------------------------
 */
static const SDL_MemConfig_t SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_MemEntries[SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES] =
{
    { SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_DRAM0_ECC_RAM_ID, 0u,
      SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_DRAM0_ECC_RAM_SIZE, 4u,
      SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_DRAM0_ECC_ROW_WIDTH, ((bool)false) },
    { SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_DRAM1_ECC_RAM_ID, 0u,
      SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_DRAM1_ECC_RAM_SIZE, 4u,
      SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_DRAM1_ECC_ROW_WIDTH, ((bool)false) },
    { SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP0_IRAM_ECC_RAM_ID, 0u,
      SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP0_IRAM_ECC_RAM_SIZE, 4u,
      SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP0_IRAM_ECC_ROW_WIDTH, ((bool)false) },
    { SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP1_IRAM_ECC_RAM_ID, 0u,
      SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP1_IRAM_ECC_RAM_SIZE, 4u,
      SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP1_IRAM_ECC_ROW_WIDTH, ((bool)false) },
    { SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_RAM_ECC_RAM_ID, 0u,
      SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_RAM_ECC_RAM_SIZE, 4u,
      SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_RAM_ECC_ROW_WIDTH, ((bool)false) },
    { SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_RTU0_PDSP_IRAM_ECC_RAM_ID, 0u,
      SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_RTU0_PDSP_IRAM_ECC_RAM_SIZE, 4u,
      SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_RTU0_PDSP_IRAM_ECC_ROW_WIDTH, ((bool)false) },
    { SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_RTU1_PDSP_IRAM_ECC_RAM_ID, 0u,
      SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_RTU1_PDSP_IRAM_ECC_RAM_SIZE, 4u,
      SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_RTU1_PDSP_IRAM_ECC_ROW_WIDTH, ((bool)false) },
    { SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP_TX0_IRAM_ECC_RAM_ID, 0u,
      SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP_TX0_IRAM_ECC_RAM_SIZE, 4u,
      SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP_TX0_IRAM_ECC_ROW_WIDTH, ((bool)false) },
    { SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP_TX1_IRAM_ECC_RAM_ID, 0u,
      SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP_TX1_IRAM_ECC_RAM_SIZE, 4u,
      SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP_TX1_IRAM_ECC_ROW_WIDTH, ((bool)false) },
};

/** ----------------------------------------------------------------------------------
 * This structure holds the memory config for each memory subtype SDL_DMASS0_DMSS_AM64_ECCAGGR
 * -----------------------------------------------------------------------------------
 */
static const SDL_MemConfig_t SDL_DMASS0_DMSS_AM64_ECCAGGR_MemEntries[SDL_DMASS0_DMSS_AM64_ECCAGGR_RAM_IDS_TOTAL_ENTRIES] =
{
    { SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_PKTDMA_CFG_CONFIG_RAM_ID, 0u,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_PKTDMA_CFG_CONFIG_RAM_SIZE, 4u,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_PKTDMA_CFG_CONFIG_ROW_WIDTH, ((bool)false) },
    { SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_PKTDMA_CFG_STATE_RAM_ID, 0u,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_PKTDMA_CFG_STATE_RAM_SIZE, 4u,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_PKTDMA_CFG_STATE_ROW_WIDTH, ((bool)false) },
    { SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_PKTDMA_TPCFIFO_F0_RAM_ID, 0u,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_PKTDMA_TPCFIFO_F0_RAM_SIZE, 4u,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_PKTDMA_TPCFIFO_F0_ROW_WIDTH, ((bool)false) },
    { SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_PKTDMA_TPCFIFO_F1_RAM_ID, 0u,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_PKTDMA_TPCFIFO_F1_RAM_SIZE, 4u,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_PKTDMA_TPCFIFO_F1_ROW_WIDTH, ((bool)false) },
    { SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_PKTDMA_RPCFIFO_F0_RAM_ID, 0u,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_PKTDMA_RPCFIFO_F0_RAM_SIZE, 4u,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_PKTDMA_RPCFIFO_F0_ROW_WIDTH, ((bool)false) },
    { SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_PKTDMA_RPCFIFO_F1_RAM_ID, 0u,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_PKTDMA_RPCFIFO_F1_RAM_SIZE, 4u,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_PKTDMA_RPCFIFO_F1_ROW_WIDTH, ((bool)false) },
    { SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_PKTDMA_RPCFIFO_WC_RAM_ID, 0u,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_PKTDMA_RPCFIFO_WC_RAM_SIZE, 4u,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_PKTDMA_RPCFIFO_WC_ROW_WIDTH, ((bool)false) },
    { SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_PKTDMA_STATS_STST0_RAM_ID, 0u,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_PKTDMA_STATS_STST0_RAM_SIZE, 4u,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_PKTDMA_STATS_STST0_ROW_WIDTH, ((bool)false) },
    { SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_PKTDMA_STATS_STSR0_RAM_ID, 0u,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_PKTDMA_STATS_STSR0_RAM_SIZE, 4u,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_PKTDMA_STATS_STSR0_ROW_WIDTH, ((bool)false) },
    { SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_PKTDMA_RINGOCC_CNTR_RAM_ID, 0u,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_PKTDMA_RINGOCC_CNTR_RAM_SIZE, 4u,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_PKTDMA_RINGOCC_CNTR_ROW_WIDTH, ((bool)false) },
    { SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_BCDMA_CFG_CONFIG_RAM_ID, 0u,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_BCDMA_CFG_CONFIG_RAM_SIZE, 4u,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_BCDMA_CFG_CONFIG_ROW_WIDTH, ((bool)false) },
    { SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_BCDMA_CFG_STATE_RAM_ID, 0u,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_BCDMA_CFG_STATE_RAM_SIZE, 4u,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_BCDMA_CFG_STATE_ROW_WIDTH, ((bool)false) },
    { SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_BCDMA_PCFIFO_DFIFO_F0_RAM_ID, 0u,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_BCDMA_PCFIFO_DFIFO_F0_RAM_SIZE, 4u,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_BCDMA_PCFIFO_DFIFO_F0_ROW_WIDTH, ((bool)false) },
    { SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_BCDMA_PCFIFO_DFIFO_F1_RAM_ID, 0u,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_BCDMA_PCFIFO_DFIFO_F1_RAM_SIZE, 4u,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_BCDMA_PCFIFO_DFIFO_F1_ROW_WIDTH, ((bool)false) },
    { SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_BCDMA_TPCFIFO_F0_RAM_ID, 0u,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_BCDMA_TPCFIFO_F0_RAM_SIZE, 4u,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_BCDMA_TPCFIFO_F0_ROW_WIDTH, ((bool)false) },
    { SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_BCDMA_TPCFIFO_F1_RAM_ID, 0u,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_BCDMA_TPCFIFO_F1_RAM_SIZE, 4u,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_BCDMA_TPCFIFO_F1_ROW_WIDTH, ((bool)false) },
    { SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_BCDMA_RPCFIFO_F0_RAM_ID, 0u,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_BCDMA_RPCFIFO_F0_RAM_SIZE, 4u,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_BCDMA_RPCFIFO_F0_ROW_WIDTH, ((bool)false) },
    { SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_BCDMA_RPCFIFO_F1_RAM_ID, 0u,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_BCDMA_RPCFIFO_F1_RAM_SIZE, 4u,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_BCDMA_RPCFIFO_F1_ROW_WIDTH, ((bool)false) },
    { SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_BCDMA_RPCFIFO_WC_RAM_ID, 0u,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_BCDMA_RPCFIFO_WC_RAM_SIZE, 4u,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_BCDMA_RPCFIFO_WC_ROW_WIDTH, ((bool)false) },
    { SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_BCDMA_STATS_STST0_RAM_ID, 0u,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_BCDMA_STATS_STST0_RAM_SIZE, 4u,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_BCDMA_STATS_STST0_ROW_WIDTH, ((bool)false) },
    { SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_BCDMA_STATS_STSR0_RAM_ID, 0u,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_BCDMA_STATS_STSR0_RAM_SIZE, 4u,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_BCDMA_STATS_STSR0_ROW_WIDTH, ((bool)false) },
    { SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_BCDMA_RINGOCC_CNTR_RAM_ID, 0u,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_BCDMA_RINGOCC_CNTR_RAM_SIZE, 4u,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_BCDMA_RINGOCC_CNTR_ROW_WIDTH, ((bool)false) },
    { SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_INTAGGR_STATREG_SR_SPRAM_184X128_SWW_SR_RAM_ID, 0u,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_INTAGGR_STATREG_SR_SPRAM_184X128_SWW_SR_RAM_SIZE, 4u,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_INTAGGR_STATREG_SR_SPRAM_184X128_SWW_SR_ROW_WIDTH, ((bool)false) },
    { SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_INTAGGR_COMMON_IM_TPRAM_2250X34_SWW_SR_RAM_ID, 0u,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_INTAGGR_COMMON_IM_TPRAM_2250X34_SWW_SR_RAM_SIZE, 4u,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_INTAGGR_COMMON_IM_TPRAM_2250X34_SWW_SR_ROW_WIDTH, ((bool)false) },
    { SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_IPCSS_RINGACC_STRAM_RAM_ID, 0u,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_IPCSS_RINGACC_STRAM_RAM_SIZE, 4u,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_IPCSS_RINGACC_STRAM_ROW_WIDTH, ((bool)false) },
    { SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_IPCSS_SEC_PROXY_BUF_STRAM_RAM_ID, 0u,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_IPCSS_SEC_PROXY_BUF_STRAM_RAM_SIZE, 4u,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_IPCSS_SEC_PROXY_BUF_STRAM_ROW_WIDTH, ((bool)false) },
    { SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_IPCSS_SEC_PROXY_BUF_BUFRAM_RAM_ID, 0u,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_IPCSS_SEC_PROXY_BUF_BUFRAM_RAM_SIZE, 4u,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_IPCSS_SEC_PROXY_BUF_BUFRAM_ROW_WIDTH, ((bool)false) },
};

/** ----------------------------------------------------------------------------------
 * This structure holds the memory config for each memory subtype SDL_MSRAM_256K2_MSRAM32KX64E_ECC_AGGR
 * -----------------------------------------------------------------------------------
 */
static const SDL_MemConfig_t SDL_MSRAM_256K2_MSRAM32KX64E_ECC_AGGR_MemEntries[SDL_MSRAM_256K2_MSRAM32KX64E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES] =
{
    { SDL_MSRAM_256K2_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_RAM_ID, 0x70080000u,
      SDL_MSRAM_256K2_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_RAM_SIZE, 4u,
      SDL_MSRAM_256K2_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_ROW_WIDTH, ((bool)true) },
};

/** ----------------------------------------------------------------------------------
 * This structure holds the memory config for each memory subtype SDL_FSS0_FSS_UL_OSPI0_OSPI_WRAP_ECC_AGGR
 * -----------------------------------------------------------------------------------
 */
static const SDL_MemConfig_t SDL_FSS0_FSS_UL_OSPI0_OSPI_WRAP_ECC_AGGR_MemEntries[SDL_FSS0_FSS_UL_OSPI0_OSPI_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES] =
{
    { SDL_FSS0_FSS_UL_OSPI0_OSPI_WRAP_ECC_AGGR_OSPI_OSPI_WRAP_SRAM_RAM_ID, 0u,
      SDL_FSS0_FSS_UL_OSPI0_OSPI_WRAP_ECC_AGGR_OSPI_OSPI_WRAP_SRAM_RAM_SIZE, 4u,
      SDL_FSS0_FSS_UL_OSPI0_OSPI_WRAP_ECC_AGGR_OSPI_OSPI_WRAP_SRAM_ROW_WIDTH, ((bool)false) },
};

/** ----------------------------------------------------------------------------------
 * This structure holds the memory config for each memory subtype SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR
 * -----------------------------------------------------------------------------------
 */
static const SDL_MemConfig_t SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_MemEntries[SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES] =
{
    { SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_ALE_RAM_RAM_ID, 0u,
      SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_ALE_RAM_RAM_SIZE, 4u,
      SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_ALE_RAM_ROW_WIDTH, ((bool)false) },
    { SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_P0_RX_FIFO_RAM_ID, 0u,
      SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_P0_RX_FIFO_RAM_SIZE, 4u,
      SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_P0_RX_FIFO_ROW_WIDTH, ((bool)false) },
    { SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_P0_TX_FIFO_RAM_ID, 0u,
      SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_P0_TX_FIFO_RAM_SIZE, 4u,
      SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_P0_TX_FIFO_ROW_WIDTH, ((bool)false) },
    { SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_P1_RX_FIFO_RAM_ID, 0u,
      SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_P1_RX_FIFO_RAM_SIZE, 4u,
      SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_P1_RX_FIFO_ROW_WIDTH, ((bool)false) },
    { SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_P1_TX_FIFO_RAM_ID, 0u,
      SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_P1_TX_FIFO_RAM_SIZE, 4u,
      SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_P1_TX_FIFO_ROW_WIDTH, ((bool)false) },
    { SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_P2_RX_FIFO_RAM_ID, 0u,
      SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_P2_RX_FIFO_RAM_SIZE, 4u,
      SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_P2_RX_FIFO_ROW_WIDTH, ((bool)false) },
    { SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_P2_TX_FIFO_RAM_ID, 0u,
      SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_P2_TX_FIFO_RAM_SIZE, 4u,
      SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_P2_TX_FIFO_ROW_WIDTH, ((bool)false) },
    { SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_EST_RAM_RAM_ID, 0u,
      SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_EST_RAM_RAM_SIZE, 4u,
      SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_EST_RAM_ROW_WIDTH, ((bool)false) },
};
/** ----------------------------------------------------------------------------------
 * This structure holds the memory config for each memory subtype SDL_ADC0_ADC12_CORE_FIFO_RAM_ECC_AGGR
 * -----------------------------------------------------------------------------------
 */
static const SDL_MemConfig_t SDL_ADC0_ADC12_CORE_FIFO_RAM_ECC_AGGR_MemEntries[SDL_ADC0_ADC12_CORE_FIFO_RAM_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES] =
{
    { SDL_ADC0_ADC12_CORE_FIFO_RAM_ECC_AGGR_ADC12_CORE_FIFO_RAM_RAM0_TPRAM_ECC_RAM_ID, 0u,
      SDL_ADC0_ADC12_CORE_FIFO_RAM_ECC_AGGR_ADC12_CORE_FIFO_RAM_RAM0_TPRAM_ECC_RAM_SIZE, 4u,
      SDL_ADC0_ADC12_CORE_FIFO_RAM_ECC_AGGR_ADC12_CORE_FIFO_RAM_RAM0_TPRAM_ECC_ROW_WIDTH, ((bool)false) },
    { SDL_ADC0_ADC12_CORE_FIFO_RAM_ECC_AGGR_ADC12_CORE_FIFO_RAM_RAM1_TPRAM_ECC_RAM_ID, 0u,
      SDL_ADC0_ADC12_CORE_FIFO_RAM_ECC_AGGR_ADC12_CORE_FIFO_RAM_RAM1_TPRAM_ECC_RAM_SIZE, 4u,
      SDL_ADC0_ADC12_CORE_FIFO_RAM_ECC_AGGR_ADC12_CORE_FIFO_RAM_RAM1_TPRAM_ECC_ROW_WIDTH, ((bool)false) },
};

/** ----------------------------------------------------------------------------------
 * This structure holds the memory config for each memory subtype SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_RXMEM
 * -----------------------------------------------------------------------------------
 */
static const SDL_MemConfig_t SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_RXMEM_MemEntries[SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_RXMEM_RAM_IDS_TOTAL_ENTRIES] =
{
    { SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_RXMEM_EMMCSD4SS_SDHC_WRAP_RXMEM_RAM_ID, 0u,
      SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_RXMEM_EMMCSD4SS_SDHC_WRAP_RXMEM_RAM_SIZE, 4u,
      SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_RXMEM_EMMCSD4SS_SDHC_WRAP_RXMEM_ROW_WIDTH, ((bool)false) },
};

/** ----------------------------------------------------------------------------------
 * This structure holds the memory config for each memory subtype SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_TXMEM
 * -----------------------------------------------------------------------------------
 */
static const SDL_MemConfig_t SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_TXMEM_MemEntries[SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_TXMEM_RAM_IDS_TOTAL_ENTRIES] =
{
    { SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_TXMEM_EMMCSD4SS_SDHC_WRAP_TXMEM_RAM_ID, 0u,
      SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_TXMEM_EMMCSD4SS_SDHC_WRAP_TXMEM_RAM_SIZE, 4u,
      SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_TXMEM_EMMCSD4SS_SDHC_WRAP_TXMEM_ROW_WIDTH, ((bool)false) },
};

/** ----------------------------------------------------------------------------------
 * This structure holds the memory config for each memory subtype SDL_GICSS0_GIC500SS_1_2_ECC_AGGR
 * -----------------------------------------------------------------------------------
 */
static const SDL_MemConfig_t SDL_GICSS0_GIC500SS_1_2_ECC_AGGR_MemEntries[SDL_GICSS0_GIC500SS_1_2_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES] =
{
    { SDL_GICSS0_GIC500SS_1_2_ECC_AGGR_ICB_RAMECC_RAM_ID, 0u,
      SDL_GICSS0_GIC500SS_1_2_ECC_AGGR_ICB_RAMECC_RAM_SIZE, 4u,
      SDL_GICSS0_GIC500SS_1_2_ECC_AGGR_ICB_RAMECC_ROW_WIDTH, ((bool)false) },
    { SDL_GICSS0_GIC500SS_1_2_ECC_AGGR_ITE_RAMECC_RAM_ID, 0u,
      SDL_GICSS0_GIC500SS_1_2_ECC_AGGR_ITE_RAMECC_RAM_SIZE, 4u,
      SDL_GICSS0_GIC500SS_1_2_ECC_AGGR_ITE_RAMECC_ROW_WIDTH, ((bool)false) },
    { SDL_GICSS0_GIC500SS_1_2_ECC_AGGR_LPI_RAMECC_RAM_ID, 0u,
      SDL_GICSS0_GIC500SS_1_2_ECC_AGGR_LPI_RAMECC_RAM_SIZE, 4u,
      SDL_GICSS0_GIC500SS_1_2_ECC_AGGR_LPI_RAMECC_ROW_WIDTH, ((bool)false) },
};

/** ----------------------------------------------------------------------------------
 * This structure holds the memory config for each memory subtype SDL_PCIE0_PCIE_G2X1_64_CORE_AXI_ECC_AGGR
 * -----------------------------------------------------------------------------------
 */
static const SDL_MemConfig_t SDL_PCIE0_PCIE_G2X1_64_CORE_AXI_ECC_AGGR_MemEntries[SDL_PCIE0_PCIE_G2X1_64_CORE_AXI_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES] =
{
    { SDL_PCIE0_PCIE_G2X1_64_CORE_AXI_ECC_AGGR_PCIE_G2X1_64_CORE_DBN_WRAP_RAMS_AXIMFIFO_RAM_ID, 0u,
      SDL_PCIE0_PCIE_G2X1_64_CORE_AXI_ECC_AGGR_PCIE_G2X1_64_CORE_DBN_WRAP_RAMS_AXIMFIFO_RAM_SIZE, 4u,
      SDL_PCIE0_PCIE_G2X1_64_CORE_AXI_ECC_AGGR_PCIE_G2X1_64_CORE_DBN_WRAP_RAMS_AXIMFIFO_ROW_WIDTH, ((bool)false) },
    { SDL_PCIE0_PCIE_G2X1_64_CORE_AXI_ECC_AGGR_PCIE_G2X1_64_CORE_DBN_WRAP_RAMS_AXISFIFO_RAM_ID, 0u,
      SDL_PCIE0_PCIE_G2X1_64_CORE_AXI_ECC_AGGR_PCIE_G2X1_64_CORE_DBN_WRAP_RAMS_AXISFIFO_RAM_SIZE, 4u,
      SDL_PCIE0_PCIE_G2X1_64_CORE_AXI_ECC_AGGR_PCIE_G2X1_64_CORE_DBN_WRAP_RAMS_AXISFIFO_ROW_WIDTH, ((bool)false) },
    { SDL_PCIE0_PCIE_G2X1_64_CORE_AXI_ECC_AGGR_PCIE_G2X1_64_CORE_DBN_WRAP_RAMS_DIBRAM_RAM_ID, 0u,
      SDL_PCIE0_PCIE_G2X1_64_CORE_AXI_ECC_AGGR_PCIE_G2X1_64_CORE_DBN_WRAP_RAMS_DIBRAM_RAM_SIZE, 4u,
      SDL_PCIE0_PCIE_G2X1_64_CORE_AXI_ECC_AGGR_PCIE_G2X1_64_CORE_DBN_WRAP_RAMS_DIBRAM_ROW_WIDTH, ((bool)false) },
    { SDL_PCIE0_PCIE_G2X1_64_CORE_AXI_ECC_AGGR_PCIE_G2X1_64_CORE_AXI2VBUSM_MST_KSBUS_AXI2VBUSM_R_RDATA_BUFFER_RAM_ID, 0u,
      SDL_PCIE0_PCIE_G2X1_64_CORE_AXI_ECC_AGGR_PCIE_G2X1_64_CORE_AXI2VBUSM_MST_KSBUS_AXI2VBUSM_R_RDATA_BUFFER_RAM_SIZE, 4u,
      SDL_PCIE0_PCIE_G2X1_64_CORE_AXI_ECC_AGGR_PCIE_G2X1_64_CORE_AXI2VBUSM_MST_KSBUS_AXI2VBUSM_R_RDATA_BUFFER_ROW_WIDTH, ((bool)false) },
};

/** ----------------------------------------------------------------------------------
 * This structure holds the memory config for each memory subtype SDL_PCIE0_PCIE_G2X1_64_CORE_CORE_ECC_AGGR
 * -----------------------------------------------------------------------------------
 */
static const SDL_MemConfig_t SDL_PCIE0_PCIE_G2X1_64_CORE_CORE_ECC_AGGR_MemEntries[SDL_PCIE0_PCIE_G2X1_64_CORE_CORE_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES] =
{
    { SDL_PCIE0_PCIE_G2X1_64_CORE_CORE_ECC_AGGR_PCIE_G2X1_64_CORE_DBN_WRAP_RAMS_PNPFIFO_RAM_ID, 0u,
      SDL_PCIE0_PCIE_G2X1_64_CORE_CORE_ECC_AGGR_PCIE_G2X1_64_CORE_DBN_WRAP_RAMS_PNPFIFO_RAM_SIZE, 4u,
      SDL_PCIE0_PCIE_G2X1_64_CORE_CORE_ECC_AGGR_PCIE_G2X1_64_CORE_DBN_WRAP_RAMS_PNPFIFO_ROW_WIDTH, ((bool)false) },
    { SDL_PCIE0_PCIE_G2X1_64_CORE_CORE_ECC_AGGR_PCIE_G2X1_64_CORE_DBN_WRAP_RAMS_RXCPLFIFO_RAM_ID, 0u,
      SDL_PCIE0_PCIE_G2X1_64_CORE_CORE_ECC_AGGR_PCIE_G2X1_64_CORE_DBN_WRAP_RAMS_RXCPLFIFO_RAM_SIZE, 4u,
      SDL_PCIE0_PCIE_G2X1_64_CORE_CORE_ECC_AGGR_PCIE_G2X1_64_CORE_DBN_WRAP_RAMS_RXCPLFIFO_ROW_WIDTH, ((bool)false) },
    { SDL_PCIE0_PCIE_G2X1_64_CORE_CORE_ECC_AGGR_PCIE_G2X1_64_CORE_DBN_WRAP_RAMS_RPLYBUF_RAM_ID, 0u,
      SDL_PCIE0_PCIE_G2X1_64_CORE_CORE_ECC_AGGR_PCIE_G2X1_64_CORE_DBN_WRAP_RAMS_RPLYBUF_RAM_SIZE, 4u,
      SDL_PCIE0_PCIE_G2X1_64_CORE_CORE_ECC_AGGR_PCIE_G2X1_64_CORE_DBN_WRAP_RAMS_RPLYBUF_ROW_WIDTH, ((bool)false) },
    { SDL_PCIE0_PCIE_G2X1_64_CORE_CORE_ECC_AGGR_PCIE_G2X1_64_CORE_DBN_WRAP_RAMS_AXISRODR_RAM_ID, 0u,
      SDL_PCIE0_PCIE_G2X1_64_CORE_CORE_ECC_AGGR_PCIE_G2X1_64_CORE_DBN_WRAP_RAMS_AXISRODR_RAM_SIZE, 4u,
      SDL_PCIE0_PCIE_G2X1_64_CORE_CORE_ECC_AGGR_PCIE_G2X1_64_CORE_DBN_WRAP_RAMS_AXISRODR_ROW_WIDTH, ((bool)false) },
};

/** ----------------------------------------------------------------------------------
 * This structure holds the ECC interconnect Group Checker information for
 SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_ECCAGGR_EDC_CTRL RAM ID
 * -----------------------------------------------------------------------------------
 */
static const SDL_GrpChkConfig_t SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_ECCAGGR_EDC_CTRL_groupEntries[SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_ECCAGGR_EDC_CTRL_MAX_NUM_CHECKERS] =
{
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_ECCAGGR_EDC_CTRL_GROUP_0_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_ECCAGGR_EDC_CTRL_GROUP_0_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_ECCAGGR_EDC_CTRL_GROUP_1_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_ECCAGGR_EDC_CTRL_GROUP_1_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_ECCAGGR_EDC_CTRL_GROUP_2_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_ECCAGGR_EDC_CTRL_GROUP_2_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_ECCAGGR_EDC_CTRL_GROUP_3_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_ECCAGGR_EDC_CTRL_GROUP_3_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_ECCAGGR_EDC_CTRL_GROUP_4_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_ECCAGGR_EDC_CTRL_GROUP_4_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_ECCAGGR_EDC_CTRL_GROUP_5_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_ECCAGGR_EDC_CTRL_GROUP_5_WIDTH },
};

/** ----------------------------------------------------------------------------------
 * This structure holds the ECC interconnect Group Checker information for
 SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0 RAM ID
 * -----------------------------------------------------------------------------------
 */
static const SDL_GrpChkConfig_t SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_groupEntries[SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_MAX_NUM_CHECKERS] =
{
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_0_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_1_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_2_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_3_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_3_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_4_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_4_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_5_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_5_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_6_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_6_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_7_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_7_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_8_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_8_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_9_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_9_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_10_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_10_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_11_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_11_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_12_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_12_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_13_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_13_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_14_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_14_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_15_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_15_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_16_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_16_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_17_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_17_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_18_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_18_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_19_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_19_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_20_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_20_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_21_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_21_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_22_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_22_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_23_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_23_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_24_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_24_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_25_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_25_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_26_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_26_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_27_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_27_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_28_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_28_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_29_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_29_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_30_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_30_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_31_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_31_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_32_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_32_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_33_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_33_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_34_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_34_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_35_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_35_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_36_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_36_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_37_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_37_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_38_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_38_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_39_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_39_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_40_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_40_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_41_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_41_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_42_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_42_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_43_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_43_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_44_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_44_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_45_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_45_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_46_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_46_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_47_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_47_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_48_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_48_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_49_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_49_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_50_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_50_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_51_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_51_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_52_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_52_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_53_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_53_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_54_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_54_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_55_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_55_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_56_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_56_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_57_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_57_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_58_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_58_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_59_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_59_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_60_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_60_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_61_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_61_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_62_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_62_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_63_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_63_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_64_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_64_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_65_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_65_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_66_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_66_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_67_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_67_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_68_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_68_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_69_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_69_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_70_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_70_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_71_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_71_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_72_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_72_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_73_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_73_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_74_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_74_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_75_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_75_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_76_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_76_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_77_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_77_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_78_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_78_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_79_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_79_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_80_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_80_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_81_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_81_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_82_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_82_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_83_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_83_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_84_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_84_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_85_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_85_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_86_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_86_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_87_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_87_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_88_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_88_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_89_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_89_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_90_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_90_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_91_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_91_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_92_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_92_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_93_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_93_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_94_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_94_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_95_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_95_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_96_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_96_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_97_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_97_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_98_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_98_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_99_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_99_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_100_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_100_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_101_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_101_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_102_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_102_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_103_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_103_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_104_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_104_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_105_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_105_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_106_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_106_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_107_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_107_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_108_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_108_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_109_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_109_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_110_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_110_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_111_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_111_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_112_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_112_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_113_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_113_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_114_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_114_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_115_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_115_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_116_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_116_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_117_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_117_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_118_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_118_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_119_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_119_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_120_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_120_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_121_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_121_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_122_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_122_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_123_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_123_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_124_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_124_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_125_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_125_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_126_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_126_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_127_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_127_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_128_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_128_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_129_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_129_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_130_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_130_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_131_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_131_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_132_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_132_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_133_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_133_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_134_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_134_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_135_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_135_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_136_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_136_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_137_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_137_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_138_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_138_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_139_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_139_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_140_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_140_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_141_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_141_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_142_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_142_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_143_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_143_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_144_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_144_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_145_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_145_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_146_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_146_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_147_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_147_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_148_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_148_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_149_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_149_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_150_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_150_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_151_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_151_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_152_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_152_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_153_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_153_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_154_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_154_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_155_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_155_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_156_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_156_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_157_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_157_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_158_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_158_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_159_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_159_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_160_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_160_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_161_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_161_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_162_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_162_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_163_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_163_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_164_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_164_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_165_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_165_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_166_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_166_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_167_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_167_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_168_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_168_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_169_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_169_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_170_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_GROUP_170_WIDTH },
};

/** ----------------------------------------------------------------------------------
 * This structure holds the ECC interconnect Group Checker information for
 SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_VBUSP_P2P_BRIDGE_EDC_CTRL_0 RAM ID
 * -----------------------------------------------------------------------------------
 */
static const SDL_GrpChkConfig_t SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_VBUSP_P2P_BRIDGE_EDC_CTRL_0_groupEntries[SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_VBUSP_P2P_BRIDGE_EDC_CTRL_0_MAX_NUM_CHECKERS] =
{
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_VBUSP_P2P_BRIDGE_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_VBUSP_P2P_BRIDGE_EDC_CTRL_0_GROUP_0_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_VBUSP_P2P_BRIDGE_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_VBUSP_P2P_BRIDGE_EDC_CTRL_0_GROUP_1_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_VBUSP_P2P_BRIDGE_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_VBUSP_P2P_BRIDGE_EDC_CTRL_0_GROUP_2_WIDTH },
};

/** ----------------------------------------------------------------------------------
 * This structure holds the ECC interconnect Group Checker information for
 SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0 RAM ID
 * -----------------------------------------------------------------------------------
 */
static const SDL_GrpChkConfig_t SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_groupEntries[SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_MAX_NUM_CHECKERS] =
{
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_GROUP_0_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_GROUP_1_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_GROUP_2_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_GROUP_3_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_GROUP_3_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_GROUP_4_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_GROUP_4_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_GROUP_5_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_GROUP_5_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_GROUP_6_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_GROUP_6_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_GROUP_7_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_GROUP_7_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_GROUP_8_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_GROUP_8_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_GROUP_9_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_GROUP_9_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_GROUP_10_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_GROUP_10_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_GROUP_11_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_GROUP_11_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_GROUP_12_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_GROUP_12_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_GROUP_13_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_GROUP_13_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_GROUP_14_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_GROUP_14_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_GROUP_15_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_GROUP_15_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_GROUP_16_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_GROUP_16_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_GROUP_17_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_GROUP_17_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_GROUP_18_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_GROUP_18_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_GROUP_19_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_GROUP_19_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_GROUP_20_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_GROUP_20_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_GROUP_21_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_GROUP_21_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_GROUP_22_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_GROUP_22_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_GROUP_23_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_GROUP_23_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_GROUP_24_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_GROUP_24_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_GROUP_25_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_GROUP_25_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_GROUP_26_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_GROUP_26_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_GROUP_27_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_GROUP_27_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_GROUP_28_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_GROUP_28_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_GROUP_29_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_GROUP_29_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_GROUP_30_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_GROUP_30_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_GROUP_31_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_GROUP_31_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_GROUP_32_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_GROUP_32_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_GROUP_33_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_GROUP_33_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_GROUP_34_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_GROUP_34_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_GROUP_35_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_GROUP_35_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_GROUP_36_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_GROUP_36_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_GROUP_37_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_GROUP_37_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_GROUP_38_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_GROUP_38_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_GROUP_39_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_GROUP_39_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_GROUP_40_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_GROUP_40_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_GROUP_41_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_GROUP_41_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_GROUP_42_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_GROUP_42_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_GROUP_43_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_GROUP_43_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_GROUP_44_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_GROUP_44_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_GROUP_45_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_GROUP_45_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_GROUP_46_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_GROUP_46_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_GROUP_47_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_GROUP_47_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_GROUP_48_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_GROUP_48_WIDTH },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_GROUP_49_CHECKER_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_GROUP_49_WIDTH },
};

/** ----------------------------------------------------------------------------------
 * This structure holds the memory config for each memory subtype SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR
 * -----------------------------------------------------------------------------------
 */
static const SDL_MemConfig_t SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_MemEntries[SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES] =
{
    { SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_SA2_UL_PKTRAM0_ECC_RAM_ID, 0u,
      SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_SA2_UL_PKTRAM0_ECC_RAM_SIZE, 4u,
      SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_SA2_UL_PKTRAM0_ECC_ROW_WIDTH, ((bool)false) },
    { SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_SA2_UL_PKTRAM1_ECC_RAM_ID, 0u,
      SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_SA2_UL_PKTRAM1_ECC_RAM_SIZE, 4u,
      SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_SA2_UL_PKTRAM1_ECC_ROW_WIDTH, ((bool)false) },
    { SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_SA2_UL_PKA_PROG_RAM_ECC_RAM_ID, 0u,
      SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_SA2_UL_PKA_PROG_RAM_ECC_RAM_SIZE, 4u,
      SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_SA2_UL_PKA_PROG_RAM_ECC_ROW_WIDTH, ((bool)false) },
    { SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_SA2_UL_ENCR_CTXRAM_BANK01_ECC_RAM_ID, 0u,
      SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_SA2_UL_ENCR_CTXRAM_BANK01_ECC_RAM_SIZE, 4u,
      SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_SA2_UL_ENCR_CTXRAM_BANK01_ECC_ROW_WIDTH, ((bool)false) },
    { SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_SA2_UL_ENCR_CTXRAM_BANK23_ECC_RAM_ID, 0u,
      SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_SA2_UL_ENCR_CTXRAM_BANK23_ECC_RAM_SIZE, 4u,
      SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_SA2_UL_ENCR_CTXRAM_BANK23_ECC_ROW_WIDTH, ((bool)false) },
    { SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_SA2_UL_ENCR_CTXRAM_BANK4_ECC_RAM_ID, 0u,
      SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_SA2_UL_ENCR_CTXRAM_BANK4_ECC_RAM_SIZE, 4u,
      SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_SA2_UL_ENCR_CTXRAM_BANK4_ECC_ROW_WIDTH, ((bool)false) },
    { SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_SA2_UL_AUTH_CTXRAM_BANK01_ECC_RAM_ID, 0u,
      SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_SA2_UL_AUTH_CTXRAM_BANK01_ECC_RAM_SIZE, 4u,
      SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_SA2_UL_AUTH_CTXRAM_BANK01_ECC_ROW_WIDTH, ((bool)false) },
    { SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_SA2_UL_AUTH_CTXRAM_BANK23_ECC_RAM_ID, 0u,
      SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_SA2_UL_AUTH_CTXRAM_BANK23_ECC_RAM_SIZE, 4u,
      SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_SA2_UL_AUTH_CTXRAM_BANK23_ECC_ROW_WIDTH, ((bool)false) },
    { SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_SA2_UL_AUTH_CTXRAM_BANK45_ECC_RAM_ID, 0u,
      SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_SA2_UL_AUTH_CTXRAM_BANK45_ECC_RAM_SIZE, 4u,
      SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_SA2_UL_AUTH_CTXRAM_BANK45_ECC_ROW_WIDTH, ((bool)false) },
    { SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_SA2_UL_AUTH_CTXRAM_BANK67_ECC_RAM_ID, 0u,
      SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_SA2_UL_AUTH_CTXRAM_BANK67_ECC_RAM_SIZE, 4u,
      SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_SA2_UL_AUTH_CTXRAM_BANK67_ECC_ROW_WIDTH, ((bool)false) },
    { SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_SA2_UL_AUTH_CTXRAM_BANK89_ECC_RAM_ID, 0u,
      SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_SA2_UL_AUTH_CTXRAM_BANK89_ECC_RAM_SIZE, 4u,
      SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_SA2_UL_AUTH_CTXRAM_BANK89_ECC_ROW_WIDTH, ((bool)false) },
    { SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_SA2_UL_AUTH_CTXRAM_BANK10_ECC_RAM_ID, 0u,
      SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_SA2_UL_AUTH_CTXRAM_BANK10_ECC_RAM_SIZE, 4u,
      SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_SA2_UL_AUTH_CTXRAM_BANK10_ECC_ROW_WIDTH, ((bool)false) },
};

/** ----------------------------------------------------------------------------------
 * This structure holds the memory config for each memory subtype SDL_PDMA1_PDMA_AM64_MAIN1_ECCAGGR
 * -----------------------------------------------------------------------------------
 */
static const SDL_MemConfig_t SDL_PDMA1_PDMA_AM64_MAIN1_ECCAGGR_MemEntries[SDL_PDMA1_PDMA_AM64_MAIN1_ECCAGGR_RAM_IDS_TOTAL_ENTRIES] =
{
    { SDL_PDMA1_PDMA_AM64_MAIN1_ECCAGGR_PDMA_AM64_MAIN1_PDMA_CORE_TF0_F0_TPRAM_60X128_SBW_SR_RAM_ID, 0u,
      SDL_PDMA1_PDMA_AM64_MAIN1_ECCAGGR_PDMA_AM64_MAIN1_PDMA_CORE_TF0_F0_TPRAM_60X128_SBW_SR_RAM_SIZE, 4u,
      SDL_PDMA1_PDMA_AM64_MAIN1_ECCAGGR_PDMA_AM64_MAIN1_PDMA_CORE_TF0_F0_TPRAM_60X128_SBW_SR_ROW_WIDTH, ((bool)false) },
    { SDL_PDMA1_PDMA_AM64_MAIN1_ECCAGGR_PDMA_AM64_MAIN1_PDMA_CORE_TF0_F1_TPRAM_60X128_SBW_SR_RAM_ID, 0u,
      SDL_PDMA1_PDMA_AM64_MAIN1_ECCAGGR_PDMA_AM64_MAIN1_PDMA_CORE_TF0_F1_TPRAM_60X128_SBW_SR_RAM_SIZE, 4u,
      SDL_PDMA1_PDMA_AM64_MAIN1_ECCAGGR_PDMA_AM64_MAIN1_PDMA_CORE_TF0_F1_TPRAM_60X128_SBW_SR_ROW_WIDTH, ((bool)false) },
    { SDL_PDMA1_PDMA_AM64_MAIN1_ECCAGGR_PDMA_AM64_MAIN1_PDMA_CORE_RF0_F0_TPRAM_68X144_SBW_SR_RAM_ID, 0u,
      SDL_PDMA1_PDMA_AM64_MAIN1_ECCAGGR_PDMA_AM64_MAIN1_PDMA_CORE_RF0_F0_TPRAM_68X144_SBW_SR_RAM_SIZE, 4u,
      SDL_PDMA1_PDMA_AM64_MAIN1_ECCAGGR_PDMA_AM64_MAIN1_PDMA_CORE_RF0_F0_TPRAM_68X144_SBW_SR_ROW_WIDTH, ((bool)false) },
    { SDL_PDMA1_PDMA_AM64_MAIN1_ECCAGGR_PDMA_AM64_MAIN1_PDMA_CORE_RF0_F1_TPRAM_68X144_SBW_SR_RAM_ID, 0u,
      SDL_PDMA1_PDMA_AM64_MAIN1_ECCAGGR_PDMA_AM64_MAIN1_PDMA_CORE_RF0_F1_TPRAM_68X144_SBW_SR_RAM_SIZE, 4u,
      SDL_PDMA1_PDMA_AM64_MAIN1_ECCAGGR_PDMA_AM64_MAIN1_PDMA_CORE_RF0_F1_TPRAM_68X144_SBW_SR_ROW_WIDTH, ((bool)false) },
};

/** ----------------------------------------------------------------------------------
 * This structure holds the memory config for each memory subtype SDL_USB0_USB3P0SS64_16FFC_USB3P0SS64_CORE_A_ECC_AGGR
 * -----------------------------------------------------------------------------------
 */
static const SDL_MemConfig_t SDL_USB0_USB3P0SS64_16FFC_USB3P0SS64_CORE_A_ECC_AGGR_MemEntries[SDL_USB0_USB3P0SS64_16FFC_USB3P0SS64_CORE_A_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES] =
{
    { SDL_USB0_USB3P0SS64_16FFC_USB3P0SS64_CORE_A_ECC_AGGR_USB3P0SS64_16FFC_USB3P0SS64_CORE_USB3P0_KSBUS_AXI2VBUSM_KSBUS_AXI2VBUSM_R_RDATA_BUFFER_RAM_ID, 0u,
      SDL_USB0_USB3P0SS64_16FFC_USB3P0SS64_CORE_A_ECC_AGGR_USB3P0SS64_16FFC_USB3P0SS64_CORE_USB3P0_KSBUS_AXI2VBUSM_KSBUS_AXI2VBUSM_R_RDATA_BUFFER_RAM_SIZE, 4u,
      SDL_USB0_USB3P0SS64_16FFC_USB3P0SS64_CORE_A_ECC_AGGR_USB3P0SS64_16FFC_USB3P0SS64_CORE_USB3P0_KSBUS_AXI2VBUSM_KSBUS_AXI2VBUSM_R_RDATA_BUFFER_ROW_WIDTH, ((bool)false) },
};

/** ----------------------------------------------------------------------------------
 * This structure holds the memory config for each memory subtype SDL_DMSC0_DMSC_LITE
 * -----------------------------------------------------------------------------------
 */
static const SDL_MemConfig_t SDL_DMSC0_DMSC_LITE_MemEntries[SDL_DMSC0_DMSC_LITE_RAM_IDS_TOTAL_ENTRIES] =
{
    { SDL_DMSC0_DMSC_LITE_ISRAM1_RAMECC_RAM_ID, 0u,
      SDL_DMSC0_DMSC_LITE_ISRAM1_RAMECC_RAM_SIZE, 4u,
      SDL_DMSC0_DMSC_LITE_ISRAM1_RAMECC_ROW_WIDTH, ((bool)false) },
    { SDL_DMSC0_DMSC_LITE_ISRAM0_RAMECC_RAM_ID, 0u,
      SDL_DMSC0_DMSC_LITE_ISRAM0_RAMECC_RAM_SIZE, 4u,
      SDL_DMSC0_DMSC_LITE_ISRAM0_RAMECC_ROW_WIDTH, ((bool)false) },
    { SDL_DMSC0_DMSC_LITE_IM_RAMECC_RAM_ID, 0u,
      SDL_DMSC0_DMSC_LITE_IM_RAMECC_RAM_SIZE, 4u,
      SDL_DMSC0_DMSC_LITE_IM_RAMECC_ROW_WIDTH, ((bool)false) },
    { SDL_DMSC0_DMSC_LITE_SR_RAMECC_RAM_ID, 0u,
      SDL_DMSC0_DMSC_LITE_SR_RAMECC_RAM_SIZE, 4u,
      SDL_DMSC0_DMSC_LITE_SR_RAMECC_ROW_WIDTH, ((bool)false) },
};

/** ----------------------------------------------------------------------------------
 * This structure holds the memory config for each memory subtype SDL_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR
 * -----------------------------------------------------------------------------------
 */
static const SDL_MemConfig_t SDL_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR_MemEntries[SDL_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES] =
{
    { SDL_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_RAM_ID, 0x70040000u,
      SDL_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_RAM_SIZE, 4u,
      SDL_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_ROW_WIDTH, ((bool)true) },
};

/** ----------------------------------------------------------------------------------
 * This structure holds the memory config for each memory subtype SDL_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR
 * -----------------------------------------------------------------------------------
 */
static const SDL_MemConfig_t SDL_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR_MemEntries[SDL_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES] =
{
    { SDL_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_RAM_ID, 0x70000000u,
      SDL_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_RAM_SIZE, 4u,
      SDL_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_ROW_WIDTH, ((bool)true) },
};

/** ----------------------------------------------------------------------------------
 * This structure holds the memory config for each memory subtype SDL_MSRAM_256K3_MSRAM32KX64E_ECC_AGGR
 * -----------------------------------------------------------------------------------
 */
static const SDL_MemConfig_t SDL_MSRAM_256K3_MSRAM32KX64E_ECC_AGGR_MemEntries[SDL_MSRAM_256K3_MSRAM32KX64E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES] =
{
    { SDL_MSRAM_256K3_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_RAM_ID, 0x700C0000u,
      SDL_MSRAM_256K3_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_RAM_SIZE, 4u,
      SDL_MSRAM_256K3_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_ROW_WIDTH, ((bool)true) },
};

/** ----------------------------------------------------------------------------------
 * This structure holds the memory config for each memory subtype SDL_MSRAM_256K5_MSRAM32KX64E_ECC_AGGR
 * -----------------------------------------------------------------------------------
 */
static const SDL_MemConfig_t SDL_MSRAM_256K5_MSRAM32KX64E_ECC_AGGR_MemEntries[SDL_MSRAM_256K5_MSRAM32KX64E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES] =
{
    { SDL_MSRAM_256K5_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_RAM_ID, 0x70140000u,
      SDL_MSRAM_256K5_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_RAM_SIZE, 4u,
      SDL_MSRAM_256K5_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_ROW_WIDTH, ((bool)true) },
};

/** ----------------------------------------------------------------------------------
 * This structure holds the memory config for each memory subtype SDL_MSRAM_256K4_MSRAM32KX64E_ECC_AGGR
 * -----------------------------------------------------------------------------------
 */
static const SDL_MemConfig_t SDL_MSRAM_256K4_MSRAM32KX64E_ECC_AGGR_MemEntries[SDL_MSRAM_256K4_MSRAM32KX64E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES] =
{
    { SDL_MSRAM_256K4_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_RAM_ID, 0x70100000u,
      SDL_MSRAM_256K4_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_RAM_SIZE, 4u,
      SDL_MSRAM_256K4_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_ROW_WIDTH, ((bool)true) },
};

/** ----------------------------------------------------------------------------------
 * This structure holds the memory config for each memory subtype SDL_MSRAM_256K7_MSRAM32KX64E_ECC_AGGR
 * -----------------------------------------------------------------------------------
 */
static const SDL_MemConfig_t SDL_MSRAM_256K7_MSRAM32KX64E_ECC_AGGR_MemEntries[SDL_MSRAM_256K7_MSRAM32KX64E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES] =
{
    { SDL_MSRAM_256K7_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_RAM_ID, 0x701C0000u,
      SDL_MSRAM_256K7_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_RAM_SIZE, 4u,
      SDL_MSRAM_256K7_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_ROW_WIDTH, ((bool)true) },
};

/** ----------------------------------------------------------------------------------
 * This structure holds the memory config for each memory subtype SDL_MSRAM_256K6_MSRAM32KX64E_ECC_AGGR
 * -----------------------------------------------------------------------------------
 */
static const SDL_MemConfig_t SDL_MSRAM_256K6_MSRAM32KX64E_ECC_AGGR_MemEntries[SDL_MSRAM_256K6_MSRAM32KX64E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES] =
{
    { SDL_MSRAM_256K6_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_RAM_ID, 0x70180000u,
      SDL_MSRAM_256K6_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_RAM_SIZE, 4u,
      SDL_MSRAM_256K6_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_ROW_WIDTH, ((bool)true) },
};

/** ----------------------------------------------------------------------------------
 * This structure holds the memory config for each memory subtype SDL_ECC_AGGR1
 * -----------------------------------------------------------------------------------
 */
static const SDL_MemConfig_t SDL_ECC_AGGR1_MemEntries[SDL_ECC_AGGR1_RAM_IDS_TOTAL_ENTRIES] =
{
    { SDL_ECC_AGGR1_IMAILBOX8_MAIN_0__RAMECC_RAM_ID, 0u,
      SDL_ECC_AGGR1_IMAILBOX8_MAIN_0__RAMECC_RAM_SIZE, 4u,
      SDL_ECC_AGGR1_IMAILBOX8_MAIN_0__RAMECC_ROW_WIDTH, ((bool)false) },
};

/** ----------------------------------------------------------------------------------
 * This structure holds the ECC interconnect Group Checker information for
 SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_IK3VTM_N16FFC_MAIN_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_MAIN_0_VBUSP_BRIDGE_BUSECC RAM ID
 * -----------------------------------------------------------------------------------
 */
static const SDL_GrpChkConfig_t SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_IK3VTM_N16FFC_MAIN_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_MAIN_0_VBUSP_BRIDGE_BUSECC_groupEntries[SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_IK3VTM_N16FFC_MAIN_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_MAIN_0_VBUSP_BRIDGE_BUSECC_MAX_NUM_CHECKERS] =
{
    { SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_IK3VTM_N16FFC_MAIN_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_MAIN_0_VBUSP_BRIDGE_BUSECC_GROUP_0_CHECKER_TYPE,
      SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_IK3VTM_N16FFC_MAIN_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_MAIN_0_VBUSP_BRIDGE_BUSECC_GROUP_0_WIDTH },
    { SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_IK3VTM_N16FFC_MAIN_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_MAIN_0_VBUSP_BRIDGE_BUSECC_GROUP_1_CHECKER_TYPE,
      SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_IK3VTM_N16FFC_MAIN_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_MAIN_0_VBUSP_BRIDGE_BUSECC_GROUP_1_WIDTH },
    { SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_IK3VTM_N16FFC_MAIN_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_MAIN_0_VBUSP_BRIDGE_BUSECC_GROUP_2_CHECKER_TYPE,
      SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_IK3VTM_N16FFC_MAIN_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_MAIN_0_VBUSP_BRIDGE_BUSECC_GROUP_2_WIDTH },
    { SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_IK3VTM_N16FFC_MAIN_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_MAIN_0_VBUSP_BRIDGE_BUSECC_GROUP_3_CHECKER_TYPE,
      SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_IK3VTM_N16FFC_MAIN_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_MAIN_0_VBUSP_BRIDGE_BUSECC_GROUP_3_WIDTH },
    { SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_IK3VTM_N16FFC_MAIN_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_MAIN_0_VBUSP_BRIDGE_BUSECC_GROUP_4_CHECKER_TYPE,
      SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_IK3VTM_N16FFC_MAIN_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_MAIN_0_VBUSP_BRIDGE_BUSECC_GROUP_4_WIDTH },
    { SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_IK3VTM_N16FFC_MAIN_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_MAIN_0_VBUSP_BRIDGE_BUSECC_GROUP_5_CHECKER_TYPE,
      SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_IK3VTM_N16FFC_MAIN_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_MAIN_0_VBUSP_BRIDGE_BUSECC_GROUP_5_WIDTH },
    { SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_IK3VTM_N16FFC_MAIN_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_MAIN_0_VBUSP_BRIDGE_BUSECC_GROUP_6_CHECKER_TYPE,
      SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_IK3VTM_N16FFC_MAIN_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_MAIN_0_VBUSP_BRIDGE_BUSECC_GROUP_6_WIDTH },
    { SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_IK3VTM_N16FFC_MAIN_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_MAIN_0_VBUSP_BRIDGE_BUSECC_GROUP_7_CHECKER_TYPE,
      SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_IK3VTM_N16FFC_MAIN_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_MAIN_0_VBUSP_BRIDGE_BUSECC_GROUP_7_WIDTH },
    { SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_IK3VTM_N16FFC_MAIN_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_MAIN_0_VBUSP_BRIDGE_BUSECC_GROUP_8_CHECKER_TYPE,
      SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_IK3VTM_N16FFC_MAIN_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_MAIN_0_VBUSP_BRIDGE_BUSECC_GROUP_8_WIDTH },
    { SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_IK3VTM_N16FFC_MAIN_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_MAIN_0_VBUSP_BRIDGE_BUSECC_GROUP_9_CHECKER_TYPE,
      SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_IK3VTM_N16FFC_MAIN_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_MAIN_0_VBUSP_BRIDGE_BUSECC_GROUP_9_WIDTH },
    { SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_IK3VTM_N16FFC_MAIN_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_MAIN_0_VBUSP_BRIDGE_BUSECC_GROUP_10_CHECKER_TYPE,
      SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_IK3VTM_N16FFC_MAIN_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_MAIN_0_VBUSP_BRIDGE_BUSECC_GROUP_10_WIDTH },
    { SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_IK3VTM_N16FFC_MAIN_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_MAIN_0_VBUSP_BRIDGE_BUSECC_GROUP_11_CHECKER_TYPE,
      SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_IK3VTM_N16FFC_MAIN_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_MAIN_0_VBUSP_BRIDGE_BUSECC_GROUP_11_WIDTH },
    { SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_IK3VTM_N16FFC_MAIN_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_MAIN_0_VBUSP_BRIDGE_BUSECC_GROUP_12_CHECKER_TYPE,
      SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_IK3VTM_N16FFC_MAIN_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_MAIN_0_VBUSP_BRIDGE_BUSECC_GROUP_12_WIDTH },
};

/** ----------------------------------------------------------------------------------
 * This structure holds the ECC interconnect Group Checker information for
 SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC RAM ID
 * -----------------------------------------------------------------------------------
 */
static const SDL_GrpChkConfig_t SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_groupEntries[SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_MAX_NUM_CHECKERS] =
{
    { SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_GROUP_0_CHECKER_TYPE,
      SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_GROUP_0_WIDTH },
    { SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_GROUP_1_CHECKER_TYPE,
      SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_GROUP_1_WIDTH },
    { SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_GROUP_2_CHECKER_TYPE,
      SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_GROUP_2_WIDTH },
    { SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_GROUP_3_CHECKER_TYPE,
      SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_GROUP_3_WIDTH },
    { SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_GROUP_4_CHECKER_TYPE,
      SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_GROUP_4_WIDTH },
    { SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_GROUP_5_CHECKER_TYPE,
      SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_GROUP_5_WIDTH },
    { SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_GROUP_6_CHECKER_TYPE,
      SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_GROUP_6_WIDTH },
    { SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_GROUP_7_CHECKER_TYPE,
      SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_GROUP_7_WIDTH },
    { SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_GROUP_8_CHECKER_TYPE,
      SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_GROUP_8_WIDTH },
    { SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_GROUP_9_CHECKER_TYPE,
      SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_GROUP_9_WIDTH },
    { SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_GROUP_10_CHECKER_TYPE,
      SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_GROUP_10_WIDTH },
};

/** ----------------------------------------------------------------------------------
 * This structure holds the ECC interconnect Group Checker information for
 SDL_ECC_AGGR1_IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC RAM ID
 * -----------------------------------------------------------------------------------
 */
static const SDL_GrpChkConfig_t SDL_ECC_AGGR1_IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_groupEntries[SDL_ECC_AGGR1_IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS] =
{
    { SDL_ECC_AGGR1_IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_0_CHECKER_TYPE,
      SDL_ECC_AGGR1_IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_0_WIDTH },
    { SDL_ECC_AGGR1_IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_1_CHECKER_TYPE,
      SDL_ECC_AGGR1_IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_1_WIDTH },
    { SDL_ECC_AGGR1_IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_2_CHECKER_TYPE,
      SDL_ECC_AGGR1_IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_2_WIDTH },
    { SDL_ECC_AGGR1_IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_3_CHECKER_TYPE,
      SDL_ECC_AGGR1_IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_GROUP_3_WIDTH },
};

/** ----------------------------------------------------------------------------------
 * This structure holds the ECC interconnect Group Checker information for
 SDL_ECC_AGGR1_IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_SRC_BUSECC RAM ID
 * -----------------------------------------------------------------------------------
 */
static const SDL_GrpChkConfig_t SDL_ECC_AGGR1_IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_SRC_BUSECC_groupEntries[SDL_ECC_AGGR1_IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS] =
{
    { SDL_ECC_AGGR1_IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_SRC_BUSECC_GROUP_0_CHECKER_TYPE,
      SDL_ECC_AGGR1_IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_SRC_BUSECC_GROUP_0_WIDTH },
    { SDL_ECC_AGGR1_IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_SRC_BUSECC_GROUP_1_CHECKER_TYPE,
      SDL_ECC_AGGR1_IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_SRC_BUSECC_GROUP_1_WIDTH },
    { SDL_ECC_AGGR1_IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_SRC_BUSECC_GROUP_2_CHECKER_TYPE,
      SDL_ECC_AGGR1_IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_SRC_BUSECC_GROUP_2_WIDTH },
    { SDL_ECC_AGGR1_IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_SRC_BUSECC_GROUP_3_CHECKER_TYPE,
      SDL_ECC_AGGR1_IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_SRC_BUSECC_GROUP_3_WIDTH },
    { SDL_ECC_AGGR1_IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_SRC_BUSECC_GROUP_4_CHECKER_TYPE,
      SDL_ECC_AGGR1_IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_SRC_BUSECC_GROUP_4_WIDTH },
    { SDL_ECC_AGGR1_IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_SRC_BUSECC_GROUP_5_CHECKER_TYPE,
      SDL_ECC_AGGR1_IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_SRC_BUSECC_GROUP_5_WIDTH },
    { SDL_ECC_AGGR1_IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_SRC_BUSECC_GROUP_6_CHECKER_TYPE,
      SDL_ECC_AGGR1_IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_SRC_BUSECC_GROUP_6_WIDTH },
    { SDL_ECC_AGGR1_IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_SRC_BUSECC_GROUP_7_CHECKER_TYPE,
      SDL_ECC_AGGR1_IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_SRC_BUSECC_GROUP_7_WIDTH },
    { SDL_ECC_AGGR1_IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_SRC_BUSECC_GROUP_8_CHECKER_TYPE,
      SDL_ECC_AGGR1_IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_SRC_BUSECC_GROUP_8_WIDTH },
    { SDL_ECC_AGGR1_IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_SRC_BUSECC_GROUP_9_CHECKER_TYPE,
      SDL_ECC_AGGR1_IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_SRC_BUSECC_GROUP_9_WIDTH },
    { SDL_ECC_AGGR1_IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_SRC_BUSECC_GROUP_10_CHECKER_TYPE,
      SDL_ECC_AGGR1_IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_SRC_BUSECC_GROUP_10_WIDTH },
    { SDL_ECC_AGGR1_IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_SRC_BUSECC_GROUP_11_CHECKER_TYPE,
      SDL_ECC_AGGR1_IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_SRC_BUSECC_GROUP_11_WIDTH },
    { SDL_ECC_AGGR1_IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_SRC_BUSECC_GROUP_12_CHECKER_TYPE,
      SDL_ECC_AGGR1_IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_SRC_BUSECC_GROUP_12_WIDTH },
    { SDL_ECC_AGGR1_IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_SRC_BUSECC_GROUP_13_CHECKER_TYPE,
      SDL_ECC_AGGR1_IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_SRC_BUSECC_GROUP_13_WIDTH },
    { SDL_ECC_AGGR1_IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_SRC_BUSECC_GROUP_14_CHECKER_TYPE,
      SDL_ECC_AGGR1_IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_SRC_BUSECC_GROUP_14_WIDTH },
};

/** ----------------------------------------------------------------------------------
 * This structure holds the ECC interconnect Group Checker information for
 SDL_ECC_AGGR1_IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC RAM ID
 * -----------------------------------------------------------------------------------
 */
static const SDL_GrpChkConfig_t SDL_ECC_AGGR1_IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_groupEntries[SDL_ECC_AGGR1_IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_MAX_NUM_CHECKERS] =
{
    { SDL_ECC_AGGR1_IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_GROUP_0_CHECKER_TYPE,
      SDL_ECC_AGGR1_IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_GROUP_0_WIDTH },
    { SDL_ECC_AGGR1_IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_GROUP_1_CHECKER_TYPE,
      SDL_ECC_AGGR1_IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_GROUP_1_WIDTH },
    { SDL_ECC_AGGR1_IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_GROUP_2_CHECKER_TYPE,
      SDL_ECC_AGGR1_IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_GROUP_2_WIDTH },
};

/** ----------------------------------------------------------------------------------
 * This structure holds the memory config for each memory subtype SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR
 * -----------------------------------------------------------------------------------
 */
static const SDL_MemConfig_t SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_MemEntries[SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES] =
{
    { SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_RAM_ID, 0x020718000u,
      SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_RAM_SIZE, 4u,
      SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_ROW_WIDTH, ((bool)true) },
};

/** ----------------------------------------------------------------------------------
 * This structure holds the ECC interconnect Group Checker information for
 SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS RAM ID
 * -----------------------------------------------------------------------------------
 */
static const SDL_GrpChkConfig_t SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries[SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_MAX_NUM_CHECKERS] =
{
    { SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_GROUP_0_CHECKER_TYPE,
      SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_GROUP_0_WIDTH },
};

/** ----------------------------------------------------------------------------------
 * This structure holds the memory config for each memory subtype SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR
 * -----------------------------------------------------------------------------------
 */
static const SDL_MemConfig_t SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_MemEntries[SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES] =
{
    { SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_RAM_ID, 0x020708000u,
      SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_RAM_SIZE, 4u,
      SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_ROW_WIDTH, ((bool)true) },
};

/** ----------------------------------------------------------------------------------
 * This structure holds the ECC interconnect Group Checker information for
 SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS RAM ID
 * -----------------------------------------------------------------------------------
 */
static const SDL_GrpChkConfig_t SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries[SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_MAX_NUM_CHECKERS] =
{
    { SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_GROUP_0_CHECKER_TYPE,
      SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_GROUP_0_WIDTH },
};

/** ----------------------------------------------------------------------------------
 * This structure holds the memory config for each memory subtype SDL_MMCSD0_EMMC8SS_16FFC_ECC_AGGR_TXMEM
 * -----------------------------------------------------------------------------------
 */
static const SDL_MemConfig_t SDL_MMCSD0_EMMC8SS_16FFC_ECC_AGGR_TXMEM_MemEntries[SDL_MMCSD0_EMMC8SS_16FFC_ECC_AGGR_TXMEM_RAM_IDS_TOTAL_ENTRIES] =
{
    { SDL_MMCSD0_EMMC8SS_16FFC_ECC_AGGR_TXMEM_EMMC8SS_16FFC_SDHC_WRAP_TXMEM_RAM_ID, 0u,
      SDL_MMCSD0_EMMC8SS_16FFC_ECC_AGGR_TXMEM_EMMC8SS_16FFC_SDHC_WRAP_TXMEM_RAM_SIZE, 4u,
      SDL_MMCSD0_EMMC8SS_16FFC_ECC_AGGR_TXMEM_EMMC8SS_16FFC_SDHC_WRAP_TXMEM_ROW_WIDTH, ((bool)false) },
};

/** ----------------------------------------------------------------------------------
 * This structure holds the memory config for each memory subtype SDL_MMCSD0_EMMC8SS_16FFC_ECC_AGGR_RXMEM
 * -----------------------------------------------------------------------------------
 */
static const SDL_MemConfig_t SDL_MMCSD0_EMMC8SS_16FFC_ECC_AGGR_RXMEM_MemEntries[SDL_MMCSD0_EMMC8SS_16FFC_ECC_AGGR_RXMEM_RAM_IDS_TOTAL_ENTRIES] =
{
    { SDL_MMCSD0_EMMC8SS_16FFC_ECC_AGGR_RXMEM_EMMC8SS_16FFC_SDHC_WRAP_RXMEM_RAM_ID, 0u,
      SDL_MMCSD0_EMMC8SS_16FFC_ECC_AGGR_RXMEM_EMMC8SS_16FFC_SDHC_WRAP_RXMEM_RAM_SIZE, 4u,
      SDL_MMCSD0_EMMC8SS_16FFC_ECC_AGGR_RXMEM_EMMC8SS_16FFC_SDHC_WRAP_RXMEM_ROW_WIDTH, ((bool)false) },
};

#if defined (M4F_CORE)
/** ----------------------------------------------------------------------------------
 * This structure holds the memory config for each memory subtype SDL_MCU_M4FSS0_BLAZAR_ECC
 * -----------------------------------------------------------------------------------
 */
static const SDL_MemConfig_t SDL_MCU_M4FSS0_BLAZAR_ECC_MemEntries[SDL_MCU_M4FSS0_BLAZAR_ECC_RAM_IDS_TOTAL_ENTRIES] =
{
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IIRAM_ECC_RAM_ID, 0x00000000u,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IIRAM_ECC_RAM_SIZE, 4u,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IIRAM_ECC_ROW_WIDTH, ((bool)true) },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IDRAM_ECC_RAM_ID, 0x00030000u,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IDRAM_ECC_RAM_SIZE, 4u,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IDRAM_ECC_ROW_WIDTH, ((bool)true) },
};
#else
/** ----------------------------------------------------------------------------------
 * This structure holds the memory config for each memory subtype SDL_MCU_M4FSS0_BLAZAR_ECC
 * -----------------------------------------------------------------------------------
 */
static const SDL_MemConfig_t SDL_MCU_M4FSS0_BLAZAR_ECC_MemEntries[SDL_MCU_M4FSS0_BLAZAR_ECC_RAM_IDS_TOTAL_ENTRIES] =
{
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IIRAM_ECC_RAM_ID, 0x05000000u,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IIRAM_ECC_RAM_SIZE, 4u,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IIRAM_ECC_ROW_WIDTH, ((bool)true) },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IDRAM_ECC_RAM_ID, 0x05040000u,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IDRAM_ECC_RAM_SIZE, 4u,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IDRAM_ECC_ROW_WIDTH, ((bool)true) },
};
#endif

/** ----------------------------------------------------------------------------------
 * This structure holds the ECC interconnect Group Checker information for
 SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IIRAM_EDC_CTRL_0 RAM ID
 * -----------------------------------------------------------------------------------
 */
static const SDL_GrpChkConfig_t SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IIRAM_EDC_CTRL_0_groupEntries[SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IIRAM_EDC_CTRL_0_MAX_NUM_CHECKERS] =
{
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IIRAM_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IIRAM_EDC_CTRL_0_GROUP_0_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IIRAM_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IIRAM_EDC_CTRL_0_GROUP_1_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IIRAM_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IIRAM_EDC_CTRL_0_GROUP_2_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IIRAM_EDC_CTRL_0_GROUP_3_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IIRAM_EDC_CTRL_0_GROUP_3_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IIRAM_EDC_CTRL_0_GROUP_4_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IIRAM_EDC_CTRL_0_GROUP_4_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IIRAM_EDC_CTRL_0_GROUP_5_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IIRAM_EDC_CTRL_0_GROUP_5_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IIRAM_EDC_CTRL_0_GROUP_6_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IIRAM_EDC_CTRL_0_GROUP_6_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IIRAM_EDC_CTRL_0_GROUP_7_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IIRAM_EDC_CTRL_0_GROUP_7_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IIRAM_EDC_CTRL_0_GROUP_8_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IIRAM_EDC_CTRL_0_GROUP_8_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IIRAM_EDC_CTRL_0_GROUP_9_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IIRAM_EDC_CTRL_0_GROUP_9_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IIRAM_EDC_CTRL_0_GROUP_10_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IIRAM_EDC_CTRL_0_GROUP_10_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IIRAM_EDC_CTRL_0_GROUP_11_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IIRAM_EDC_CTRL_0_GROUP_11_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IIRAM_EDC_CTRL_0_GROUP_12_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IIRAM_EDC_CTRL_0_GROUP_12_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IIRAM_EDC_CTRL_0_GROUP_13_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IIRAM_EDC_CTRL_0_GROUP_13_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IIRAM_EDC_CTRL_0_GROUP_14_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IIRAM_EDC_CTRL_0_GROUP_14_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IIRAM_EDC_CTRL_0_GROUP_15_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IIRAM_EDC_CTRL_0_GROUP_15_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IIRAM_EDC_CTRL_0_GROUP_16_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IIRAM_EDC_CTRL_0_GROUP_16_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IIRAM_EDC_CTRL_0_GROUP_17_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IIRAM_EDC_CTRL_0_GROUP_17_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IIRAM_EDC_CTRL_0_GROUP_18_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IIRAM_EDC_CTRL_0_GROUP_18_WIDTH },
};

/** ----------------------------------------------------------------------------------
 * This structure holds the ECC interconnect Group Checker information for
 SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IDRAM_EDC_CTRL_0 RAM ID
 * -----------------------------------------------------------------------------------
 */
static const SDL_GrpChkConfig_t SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IDRAM_EDC_CTRL_0_groupEntries[SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IDRAM_EDC_CTRL_0_MAX_NUM_CHECKERS] =
{
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IDRAM_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IDRAM_EDC_CTRL_0_GROUP_0_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IDRAM_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IDRAM_EDC_CTRL_0_GROUP_1_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IDRAM_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IDRAM_EDC_CTRL_0_GROUP_2_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IDRAM_EDC_CTRL_0_GROUP_3_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IDRAM_EDC_CTRL_0_GROUP_3_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IDRAM_EDC_CTRL_0_GROUP_4_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IDRAM_EDC_CTRL_0_GROUP_4_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IDRAM_EDC_CTRL_0_GROUP_5_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IDRAM_EDC_CTRL_0_GROUP_5_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IDRAM_EDC_CTRL_0_GROUP_6_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IDRAM_EDC_CTRL_0_GROUP_6_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IDRAM_EDC_CTRL_0_GROUP_7_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IDRAM_EDC_CTRL_0_GROUP_7_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IDRAM_EDC_CTRL_0_GROUP_8_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IDRAM_EDC_CTRL_0_GROUP_8_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IDRAM_EDC_CTRL_0_GROUP_9_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IDRAM_EDC_CTRL_0_GROUP_9_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IDRAM_EDC_CTRL_0_GROUP_10_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IDRAM_EDC_CTRL_0_GROUP_10_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IDRAM_EDC_CTRL_0_GROUP_11_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IDRAM_EDC_CTRL_0_GROUP_11_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IDRAM_EDC_CTRL_0_GROUP_12_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IDRAM_EDC_CTRL_0_GROUP_12_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IDRAM_EDC_CTRL_0_GROUP_13_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IDRAM_EDC_CTRL_0_GROUP_13_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IDRAM_EDC_CTRL_0_GROUP_14_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IDRAM_EDC_CTRL_0_GROUP_14_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IDRAM_EDC_CTRL_0_GROUP_15_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IDRAM_EDC_CTRL_0_GROUP_15_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IDRAM_EDC_CTRL_0_GROUP_16_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IDRAM_EDC_CTRL_0_GROUP_16_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IDRAM_EDC_CTRL_0_GROUP_17_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IDRAM_EDC_CTRL_0_GROUP_17_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IDRAM_EDC_CTRL_0_GROUP_18_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IDRAM_EDC_CTRL_0_GROUP_18_WIDTH },
};

/** ----------------------------------------------------------------------------------
 * This structure holds the ECC interconnect Group Checker information for
 SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_RAT_EDC_CTRL_0 RAM ID
 * -----------------------------------------------------------------------------------
 */
static const SDL_GrpChkConfig_t SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_RAT_EDC_CTRL_0_groupEntries[SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_RAT_EDC_CTRL_0_MAX_NUM_CHECKERS] =
{
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_RAT_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_RAT_EDC_CTRL_0_GROUP_0_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_RAT_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_RAT_EDC_CTRL_0_GROUP_1_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_RAT_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_RAT_EDC_CTRL_0_GROUP_2_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_RAT_EDC_CTRL_0_GROUP_3_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_RAT_EDC_CTRL_0_GROUP_3_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_RAT_EDC_CTRL_0_GROUP_4_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_RAT_EDC_CTRL_0_GROUP_4_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_RAT_EDC_CTRL_0_GROUP_5_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_RAT_EDC_CTRL_0_GROUP_5_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_RAT_EDC_CTRL_0_GROUP_6_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_RAT_EDC_CTRL_0_GROUP_6_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_RAT_EDC_CTRL_0_GROUP_7_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_RAT_EDC_CTRL_0_GROUP_7_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_RAT_EDC_CTRL_0_GROUP_8_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_RAT_EDC_CTRL_0_GROUP_8_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_RAT_EDC_CTRL_0_GROUP_9_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_RAT_EDC_CTRL_0_GROUP_9_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_RAT_EDC_CTRL_0_GROUP_10_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_RAT_EDC_CTRL_0_GROUP_10_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_RAT_EDC_CTRL_0_GROUP_11_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_RAT_EDC_CTRL_0_GROUP_11_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_RAT_EDC_CTRL_0_GROUP_12_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_RAT_EDC_CTRL_0_GROUP_12_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_RAT_EDC_CTRL_0_GROUP_13_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_RAT_EDC_CTRL_0_GROUP_13_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_RAT_EDC_CTRL_0_GROUP_14_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_RAT_EDC_CTRL_0_GROUP_14_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_RAT_EDC_CTRL_0_GROUP_15_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_RAT_EDC_CTRL_0_GROUP_15_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_RAT_EDC_CTRL_0_GROUP_16_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_RAT_EDC_CTRL_0_GROUP_16_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_RAT_EDC_CTRL_0_GROUP_17_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_RAT_EDC_CTRL_0_GROUP_17_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_RAT_EDC_CTRL_0_GROUP_18_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_RAT_EDC_CTRL_0_GROUP_18_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_RAT_EDC_CTRL_0_GROUP_19_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_RAT_EDC_CTRL_0_GROUP_19_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_RAT_EDC_CTRL_0_GROUP_20_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_RAT_EDC_CTRL_0_GROUP_20_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_RAT_EDC_CTRL_0_GROUP_21_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_RAT_EDC_CTRL_0_GROUP_21_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_RAT_EDC_CTRL_0_GROUP_22_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_RAT_EDC_CTRL_0_GROUP_22_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_RAT_EDC_CTRL_0_GROUP_23_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_RAT_EDC_CTRL_0_GROUP_23_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_RAT_EDC_CTRL_0_GROUP_24_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_RAT_EDC_CTRL_0_GROUP_24_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_RAT_EDC_CTRL_0_GROUP_25_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_RAT_EDC_CTRL_0_GROUP_25_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_RAT_EDC_CTRL_0_GROUP_26_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_RAT_EDC_CTRL_0_GROUP_26_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_RAT_EDC_CTRL_0_GROUP_27_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_RAT_EDC_CTRL_0_GROUP_27_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_RAT_EDC_CTRL_0_GROUP_28_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_RAT_EDC_CTRL_0_GROUP_28_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_RAT_EDC_CTRL_0_GROUP_29_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_RAT_EDC_CTRL_0_GROUP_29_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_RAT_EDC_CTRL_0_GROUP_30_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_RAT_EDC_CTRL_0_GROUP_30_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_RAT_EDC_CTRL_0_GROUP_31_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_RAT_EDC_CTRL_0_GROUP_31_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_RAT_EDC_CTRL_0_GROUP_32_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_RAT_EDC_CTRL_0_GROUP_32_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_RAT_EDC_CTRL_0_GROUP_33_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_RAT_EDC_CTRL_0_GROUP_33_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_RAT_EDC_CTRL_0_GROUP_34_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_RAT_EDC_CTRL_0_GROUP_34_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_RAT_EDC_CTRL_0_GROUP_35_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_RAT_EDC_CTRL_0_GROUP_35_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_RAT_EDC_CTRL_0_GROUP_36_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_RAT_EDC_CTRL_0_GROUP_36_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_RAT_EDC_CTRL_0_GROUP_37_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_RAT_EDC_CTRL_0_GROUP_37_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_RAT_EDC_CTRL_0_GROUP_38_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_RAT_EDC_CTRL_0_GROUP_38_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_RAT_EDC_CTRL_0_GROUP_39_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_RAT_EDC_CTRL_0_GROUP_39_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_RAT_EDC_CTRL_0_GROUP_40_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_RAT_EDC_CTRL_0_GROUP_40_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_RAT_EDC_CTRL_0_GROUP_41_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_RAT_EDC_CTRL_0_GROUP_41_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_RAT_EDC_CTRL_0_GROUP_42_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_RAT_EDC_CTRL_0_GROUP_42_WIDTH },
};

/** ----------------------------------------------------------------------------------
 * This structure holds the ECC interconnect Group Checker information for
 SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUSP_S_P2P_BRIDGE_VBUSP_S_BRIDGE_BUSECC RAM ID
 * -----------------------------------------------------------------------------------
 */
static const SDL_GrpChkConfig_t SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUSP_S_P2P_BRIDGE_VBUSP_S_BRIDGE_BUSECC_groupEntries[SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUSP_S_P2P_BRIDGE_VBUSP_S_BRIDGE_BUSECC_MAX_NUM_CHECKERS] =
{
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUSP_S_P2P_BRIDGE_VBUSP_S_BRIDGE_BUSECC_GROUP_0_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUSP_S_P2P_BRIDGE_VBUSP_S_BRIDGE_BUSECC_GROUP_0_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUSP_S_P2P_BRIDGE_VBUSP_S_BRIDGE_BUSECC_GROUP_1_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUSP_S_P2P_BRIDGE_VBUSP_S_BRIDGE_BUSECC_GROUP_1_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUSP_S_P2P_BRIDGE_VBUSP_S_BRIDGE_BUSECC_GROUP_2_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUSP_S_P2P_BRIDGE_VBUSP_S_BRIDGE_BUSECC_GROUP_2_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUSP_S_P2P_BRIDGE_VBUSP_S_BRIDGE_BUSECC_GROUP_3_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUSP_S_P2P_BRIDGE_VBUSP_S_BRIDGE_BUSECC_GROUP_3_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUSP_S_P2P_BRIDGE_VBUSP_S_BRIDGE_BUSECC_GROUP_4_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUSP_S_P2P_BRIDGE_VBUSP_S_BRIDGE_BUSECC_GROUP_4_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUSP_S_P2P_BRIDGE_VBUSP_S_BRIDGE_BUSECC_GROUP_5_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUSP_S_P2P_BRIDGE_VBUSP_S_BRIDGE_BUSECC_GROUP_5_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUSP_S_P2P_BRIDGE_VBUSP_S_BRIDGE_BUSECC_GROUP_6_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUSP_S_P2P_BRIDGE_VBUSP_S_BRIDGE_BUSECC_GROUP_6_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUSP_S_P2P_BRIDGE_VBUSP_S_BRIDGE_BUSECC_GROUP_7_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUSP_S_P2P_BRIDGE_VBUSP_S_BRIDGE_BUSECC_GROUP_7_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUSP_S_P2P_BRIDGE_VBUSP_S_BRIDGE_BUSECC_GROUP_8_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUSP_S_P2P_BRIDGE_VBUSP_S_BRIDGE_BUSECC_GROUP_8_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUSP_S_P2P_BRIDGE_VBUSP_S_BRIDGE_BUSECC_GROUP_9_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUSP_S_P2P_BRIDGE_VBUSP_S_BRIDGE_BUSECC_GROUP_9_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUSP_S_P2P_BRIDGE_VBUSP_S_BRIDGE_BUSECC_GROUP_10_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUSP_S_P2P_BRIDGE_VBUSP_S_BRIDGE_BUSECC_GROUP_10_WIDTH },
};

/** ----------------------------------------------------------------------------------
 * This structure holds the ECC interconnect Group Checker information for
 SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC RAM ID
 * -----------------------------------------------------------------------------------
 */
static const SDL_GrpChkConfig_t SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_groupEntries[SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_MAX_NUM_CHECKERS] =
{
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_GROUP_0_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_GROUP_0_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_GROUP_1_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_GROUP_1_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_GROUP_2_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_GROUP_2_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_GROUP_3_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_GROUP_3_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_GROUP_4_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_GROUP_4_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_GROUP_5_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_GROUP_5_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_GROUP_6_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_GROUP_6_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_GROUP_7_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_GROUP_7_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_GROUP_8_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_GROUP_8_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_GROUP_9_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_GROUP_9_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_GROUP_10_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_GROUP_10_WIDTH },
};

/** ----------------------------------------------------------------------------------
 * This structure holds the ECC interconnect Group Checker information for
 SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC RAM ID
 * -----------------------------------------------------------------------------------
 */
static const SDL_GrpChkConfig_t SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_groupEntries[SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS] =
{
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_0_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_0_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_1_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_1_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_2_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_2_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_3_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_3_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_4_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_4_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_5_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_5_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_6_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_6_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_7_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_7_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_8_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_8_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_9_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_9_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_10_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_10_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_11_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_11_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_12_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_12_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_13_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_13_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_14_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_14_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_15_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_15_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_16_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_16_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_17_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_17_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_18_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_18_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_19_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_19_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_20_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_20_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_21_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_21_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_22_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_22_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_23_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_23_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_24_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_24_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_25_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_25_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_26_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_26_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_27_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_27_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_28_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_28_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_29_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_29_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_30_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_30_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_31_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_31_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_32_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_32_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_33_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_33_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_34_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_34_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_35_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_35_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_36_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_36_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_37_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_37_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_38_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_38_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_39_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_39_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_40_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_40_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_41_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_41_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_42_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_42_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_43_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_43_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_44_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_44_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_45_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_45_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_46_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_46_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_47_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_47_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_48_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_48_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_49_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_49_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_50_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_50_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_51_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_51_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_52_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_52_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_53_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_53_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_54_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_54_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_55_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_55_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_56_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_56_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_57_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_57_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_58_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_58_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_59_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_59_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_60_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_60_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_61_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_61_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_62_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_62_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_63_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_63_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_64_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_64_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_65_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_65_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_66_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_66_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_67_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_67_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_68_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_68_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_69_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_69_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_70_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_70_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_71_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_71_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_72_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_72_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_73_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_73_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_74_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_74_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_75_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_75_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_76_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_76_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_77_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_77_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_78_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_78_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_79_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_79_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_80_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_80_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_81_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_81_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_82_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_82_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_83_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_83_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_84_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_84_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_85_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_85_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_86_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_86_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_87_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_87_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_88_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_88_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_89_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_89_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_90_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_90_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_91_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_91_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_92_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_92_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_93_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_93_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_94_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_94_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_95_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_95_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_96_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_96_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_97_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_97_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_98_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_98_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_99_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_99_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_100_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_100_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_101_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_101_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_102_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_102_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_103_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_103_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_104_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_104_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_105_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_105_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_106_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_106_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_107_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_107_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_108_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_108_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_109_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_109_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_110_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_110_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_111_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_GROUP_111_WIDTH },
};

/** ----------------------------------------------------------------------------------
 * This structure holds the ECC interconnect Group Checker information for
 SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUS_CLK_EDC_CTRL_CBASS_INT_VBUS_BUSECC RAM ID
 * -----------------------------------------------------------------------------------
 */
static const SDL_GrpChkConfig_t SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUS_CLK_EDC_CTRL_CBASS_INT_VBUS_BUSECC_groupEntries[SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUS_CLK_EDC_CTRL_CBASS_INT_VBUS_BUSECC_MAX_NUM_CHECKERS] =
{
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUS_CLK_EDC_CTRL_CBASS_INT_VBUS_BUSECC_GROUP_0_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUS_CLK_EDC_CTRL_CBASS_INT_VBUS_BUSECC_GROUP_0_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUS_CLK_EDC_CTRL_CBASS_INT_VBUS_BUSECC_GROUP_1_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUS_CLK_EDC_CTRL_CBASS_INT_VBUS_BUSECC_GROUP_1_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUS_CLK_EDC_CTRL_CBASS_INT_VBUS_BUSECC_GROUP_2_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUS_CLK_EDC_CTRL_CBASS_INT_VBUS_BUSECC_GROUP_2_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUS_CLK_EDC_CTRL_CBASS_INT_VBUS_BUSECC_GROUP_3_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUS_CLK_EDC_CTRL_CBASS_INT_VBUS_BUSECC_GROUP_3_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUS_CLK_EDC_CTRL_CBASS_INT_VBUS_BUSECC_GROUP_4_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUS_CLK_EDC_CTRL_CBASS_INT_VBUS_BUSECC_GROUP_4_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUS_CLK_EDC_CTRL_CBASS_INT_VBUS_BUSECC_GROUP_5_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUS_CLK_EDC_CTRL_CBASS_INT_VBUS_BUSECC_GROUP_5_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUS_CLK_EDC_CTRL_CBASS_INT_VBUS_BUSECC_GROUP_6_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUS_CLK_EDC_CTRL_CBASS_INT_VBUS_BUSECC_GROUP_6_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUS_CLK_EDC_CTRL_CBASS_INT_VBUS_BUSECC_GROUP_7_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUS_CLK_EDC_CTRL_CBASS_INT_VBUS_BUSECC_GROUP_7_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUS_CLK_EDC_CTRL_CBASS_INT_VBUS_BUSECC_GROUP_8_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUS_CLK_EDC_CTRL_CBASS_INT_VBUS_BUSECC_GROUP_8_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUS_CLK_EDC_CTRL_CBASS_INT_VBUS_BUSECC_GROUP_9_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUS_CLK_EDC_CTRL_CBASS_INT_VBUS_BUSECC_GROUP_9_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUS_CLK_EDC_CTRL_CBASS_INT_VBUS_BUSECC_GROUP_10_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUS_CLK_EDC_CTRL_CBASS_INT_VBUS_BUSECC_GROUP_10_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUS_CLK_EDC_CTRL_CBASS_INT_VBUS_BUSECC_GROUP_11_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUS_CLK_EDC_CTRL_CBASS_INT_VBUS_BUSECC_GROUP_11_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUS_CLK_EDC_CTRL_CBASS_INT_VBUS_BUSECC_GROUP_12_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUS_CLK_EDC_CTRL_CBASS_INT_VBUS_BUSECC_GROUP_12_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUS_CLK_EDC_CTRL_CBASS_INT_VBUS_BUSECC_GROUP_13_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUS_CLK_EDC_CTRL_CBASS_INT_VBUS_BUSECC_GROUP_13_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUS_CLK_EDC_CTRL_CBASS_INT_VBUS_BUSECC_GROUP_14_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUS_CLK_EDC_CTRL_CBASS_INT_VBUS_BUSECC_GROUP_14_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUS_CLK_EDC_CTRL_CBASS_INT_VBUS_BUSECC_GROUP_15_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUS_CLK_EDC_CTRL_CBASS_INT_VBUS_BUSECC_GROUP_15_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUS_CLK_EDC_CTRL_CBASS_INT_VBUS_BUSECC_GROUP_16_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUS_CLK_EDC_CTRL_CBASS_INT_VBUS_BUSECC_GROUP_16_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUS_CLK_EDC_CTRL_CBASS_INT_VBUS_BUSECC_GROUP_17_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUS_CLK_EDC_CTRL_CBASS_INT_VBUS_BUSECC_GROUP_17_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUS_CLK_EDC_CTRL_CBASS_INT_VBUS_BUSECC_GROUP_18_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUS_CLK_EDC_CTRL_CBASS_INT_VBUS_BUSECC_GROUP_18_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUS_CLK_EDC_CTRL_CBASS_INT_VBUS_BUSECC_GROUP_19_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUS_CLK_EDC_CTRL_CBASS_INT_VBUS_BUSECC_GROUP_19_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUS_CLK_EDC_CTRL_CBASS_INT_VBUS_BUSECC_GROUP_20_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUS_CLK_EDC_CTRL_CBASS_INT_VBUS_BUSECC_GROUP_20_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUS_CLK_EDC_CTRL_CBASS_INT_VBUS_BUSECC_GROUP_21_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUS_CLK_EDC_CTRL_CBASS_INT_VBUS_BUSECC_GROUP_21_WIDTH },
};

/** ----------------------------------------------------------------------------------
 * This structure holds the ECC interconnect Group Checker information for
 SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_SCR_VBUS_CLK_EDC_CTRL_0 RAM ID
 * -----------------------------------------------------------------------------------
 */
static const SDL_GrpChkConfig_t SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_SCR_VBUS_CLK_EDC_CTRL_0_groupEntries[SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_SCR_VBUS_CLK_EDC_CTRL_0_MAX_NUM_CHECKERS] =
{
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_SCR_VBUS_CLK_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_SCR_VBUS_CLK_EDC_CTRL_0_GROUP_0_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_SCR_VBUS_CLK_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_SCR_VBUS_CLK_EDC_CTRL_0_GROUP_1_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_SCR_VBUS_CLK_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_SCR_VBUS_CLK_EDC_CTRL_0_GROUP_2_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_SCR_VBUS_CLK_EDC_CTRL_0_GROUP_3_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_SCR_VBUS_CLK_EDC_CTRL_0_GROUP_3_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_SCR_VBUS_CLK_EDC_CTRL_0_GROUP_4_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_SCR_VBUS_CLK_EDC_CTRL_0_GROUP_4_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_SCR_VBUS_CLK_EDC_CTRL_0_GROUP_5_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_SCR_VBUS_CLK_EDC_CTRL_0_GROUP_5_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_SCR_VBUS_CLK_EDC_CTRL_0_GROUP_6_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_SCR_VBUS_CLK_EDC_CTRL_0_GROUP_6_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_SCR_VBUS_CLK_EDC_CTRL_0_GROUP_7_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_SCR_VBUS_CLK_EDC_CTRL_0_GROUP_7_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_SCR_VBUS_CLK_EDC_CTRL_0_GROUP_8_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_SCR_VBUS_CLK_EDC_CTRL_0_GROUP_8_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_SCR_VBUS_CLK_EDC_CTRL_0_GROUP_9_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_SCR_VBUS_CLK_EDC_CTRL_0_GROUP_9_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_SCR_VBUS_CLK_EDC_CTRL_0_GROUP_10_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_SCR_VBUS_CLK_EDC_CTRL_0_GROUP_10_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_SCR_VBUS_CLK_EDC_CTRL_0_GROUP_11_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_SCR_VBUS_CLK_EDC_CTRL_0_GROUP_11_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_SCR_VBUS_CLK_EDC_CTRL_0_GROUP_12_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_SCR_VBUS_CLK_EDC_CTRL_0_GROUP_12_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_SCR_VBUS_CLK_EDC_CTRL_0_GROUP_13_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_SCR_VBUS_CLK_EDC_CTRL_0_GROUP_13_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_SCR_VBUS_CLK_EDC_CTRL_0_GROUP_14_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_SCR_VBUS_CLK_EDC_CTRL_0_GROUP_14_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_SCR_VBUS_CLK_EDC_CTRL_0_GROUP_15_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_SCR_VBUS_CLK_EDC_CTRL_0_GROUP_15_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_SCR_VBUS_CLK_EDC_CTRL_0_GROUP_16_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_SCR_VBUS_CLK_EDC_CTRL_0_GROUP_16_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_SCR_VBUS_CLK_EDC_CTRL_0_GROUP_17_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_SCR_VBUS_CLK_EDC_CTRL_0_GROUP_17_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_SCR_VBUS_CLK_EDC_CTRL_0_GROUP_18_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_SCR_VBUS_CLK_EDC_CTRL_0_GROUP_18_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_SCR_VBUS_CLK_EDC_CTRL_0_GROUP_19_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_SCR_VBUS_CLK_EDC_CTRL_0_GROUP_19_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_SCR_VBUS_CLK_EDC_CTRL_0_GROUP_20_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_SCR_VBUS_CLK_EDC_CTRL_0_GROUP_20_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_SCR_VBUS_CLK_EDC_CTRL_0_GROUP_21_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_SCR_VBUS_CLK_EDC_CTRL_0_GROUP_21_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_SCR_VBUS_CLK_EDC_CTRL_0_GROUP_22_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_SCR_VBUS_CLK_EDC_CTRL_0_GROUP_22_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_SCR_VBUS_CLK_EDC_CTRL_0_GROUP_23_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_SCR_VBUS_CLK_EDC_CTRL_0_GROUP_23_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_SCR_VBUS_CLK_EDC_CTRL_0_GROUP_24_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_SCR_VBUS_CLK_EDC_CTRL_0_GROUP_24_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_SCR_VBUS_CLK_EDC_CTRL_0_GROUP_25_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_SCR_VBUS_CLK_EDC_CTRL_0_GROUP_25_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_SCR_VBUS_CLK_EDC_CTRL_0_GROUP_26_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_SCR_VBUS_CLK_EDC_CTRL_0_GROUP_26_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_SCR_VBUS_CLK_EDC_CTRL_0_GROUP_27_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_SCR_VBUS_CLK_EDC_CTRL_0_GROUP_27_WIDTH },
};

/** ----------------------------------------------------------------------------------
 * This structure holds the ECC interconnect Group Checker information for
 SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IA2V_I_EDC_CTRL_0 RAM ID
 * -----------------------------------------------------------------------------------
 */
static const SDL_GrpChkConfig_t SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IA2V_I_EDC_CTRL_0_groupEntries[SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IA2V_I_EDC_CTRL_0_MAX_NUM_CHECKERS] =
{
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IA2V_I_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IA2V_I_EDC_CTRL_0_GROUP_0_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IA2V_I_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IA2V_I_EDC_CTRL_0_GROUP_1_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IA2V_I_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IA2V_I_EDC_CTRL_0_GROUP_2_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IA2V_I_EDC_CTRL_0_GROUP_3_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IA2V_I_EDC_CTRL_0_GROUP_3_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IA2V_I_EDC_CTRL_0_GROUP_4_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IA2V_I_EDC_CTRL_0_GROUP_4_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IA2V_I_EDC_CTRL_0_GROUP_5_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IA2V_I_EDC_CTRL_0_GROUP_5_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IA2V_I_EDC_CTRL_0_GROUP_6_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IA2V_I_EDC_CTRL_0_GROUP_6_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IA2V_I_EDC_CTRL_0_GROUP_7_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IA2V_I_EDC_CTRL_0_GROUP_7_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IA2V_I_EDC_CTRL_0_GROUP_8_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IA2V_I_EDC_CTRL_0_GROUP_8_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IA2V_I_EDC_CTRL_0_GROUP_9_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IA2V_I_EDC_CTRL_0_GROUP_9_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IA2V_I_EDC_CTRL_0_GROUP_10_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IA2V_I_EDC_CTRL_0_GROUP_10_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IA2V_I_EDC_CTRL_0_GROUP_11_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IA2V_I_EDC_CTRL_0_GROUP_11_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IA2V_I_EDC_CTRL_0_GROUP_12_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IA2V_I_EDC_CTRL_0_GROUP_12_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IA2V_I_EDC_CTRL_0_GROUP_13_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IA2V_I_EDC_CTRL_0_GROUP_13_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IA2V_I_EDC_CTRL_0_GROUP_14_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IA2V_I_EDC_CTRL_0_GROUP_14_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IA2V_I_EDC_CTRL_0_GROUP_15_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IA2V_I_EDC_CTRL_0_GROUP_15_WIDTH },
};

/** ----------------------------------------------------------------------------------
 * This structure holds the ECC interconnect Group Checker information for
 SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IA2V_D_EDC_CTRL_0 RAM ID
 * -----------------------------------------------------------------------------------
 */
static const SDL_GrpChkConfig_t SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IA2V_D_EDC_CTRL_0_groupEntries[SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IA2V_D_EDC_CTRL_0_MAX_NUM_CHECKERS] =
{
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IA2V_D_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IA2V_D_EDC_CTRL_0_GROUP_0_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IA2V_D_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IA2V_D_EDC_CTRL_0_GROUP_1_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IA2V_D_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IA2V_D_EDC_CTRL_0_GROUP_2_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IA2V_D_EDC_CTRL_0_GROUP_3_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IA2V_D_EDC_CTRL_0_GROUP_3_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IA2V_D_EDC_CTRL_0_GROUP_4_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IA2V_D_EDC_CTRL_0_GROUP_4_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IA2V_D_EDC_CTRL_0_GROUP_5_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IA2V_D_EDC_CTRL_0_GROUP_5_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IA2V_D_EDC_CTRL_0_GROUP_6_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IA2V_D_EDC_CTRL_0_GROUP_6_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IA2V_D_EDC_CTRL_0_GROUP_7_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IA2V_D_EDC_CTRL_0_GROUP_7_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IA2V_D_EDC_CTRL_0_GROUP_8_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IA2V_D_EDC_CTRL_0_GROUP_8_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IA2V_D_EDC_CTRL_0_GROUP_9_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IA2V_D_EDC_CTRL_0_GROUP_9_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IA2V_D_EDC_CTRL_0_GROUP_10_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IA2V_D_EDC_CTRL_0_GROUP_10_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IA2V_D_EDC_CTRL_0_GROUP_11_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IA2V_D_EDC_CTRL_0_GROUP_11_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IA2V_D_EDC_CTRL_0_GROUP_12_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IA2V_D_EDC_CTRL_0_GROUP_12_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IA2V_D_EDC_CTRL_0_GROUP_13_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IA2V_D_EDC_CTRL_0_GROUP_13_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IA2V_D_EDC_CTRL_0_GROUP_14_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IA2V_D_EDC_CTRL_0_GROUP_14_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IA2V_D_EDC_CTRL_0_GROUP_15_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IA2V_D_EDC_CTRL_0_GROUP_15_WIDTH },
};

/** ----------------------------------------------------------------------------------
 * This structure holds the ECC interconnect Group Checker information for
 SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_GASKET_EDC_CTRL_0 RAM ID
 * -----------------------------------------------------------------------------------
 */
static const SDL_GrpChkConfig_t SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_GASKET_EDC_CTRL_0_groupEntries[SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_GASKET_EDC_CTRL_0_MAX_NUM_CHECKERS] =
{
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_GASKET_EDC_CTRL_0_GROUP_0_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_GASKET_EDC_CTRL_0_GROUP_0_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_GASKET_EDC_CTRL_0_GROUP_1_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_GASKET_EDC_CTRL_0_GROUP_1_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_GASKET_EDC_CTRL_0_GROUP_2_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_GASKET_EDC_CTRL_0_GROUP_2_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_GASKET_EDC_CTRL_0_GROUP_3_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_GASKET_EDC_CTRL_0_GROUP_3_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_GASKET_EDC_CTRL_0_GROUP_4_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_GASKET_EDC_CTRL_0_GROUP_4_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_GASKET_EDC_CTRL_0_GROUP_5_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_GASKET_EDC_CTRL_0_GROUP_5_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_GASKET_EDC_CTRL_0_GROUP_6_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_GASKET_EDC_CTRL_0_GROUP_6_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_GASKET_EDC_CTRL_0_GROUP_7_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_GASKET_EDC_CTRL_0_GROUP_7_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_GASKET_EDC_CTRL_0_GROUP_8_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_GASKET_EDC_CTRL_0_GROUP_8_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_GASKET_EDC_CTRL_0_GROUP_9_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_GASKET_EDC_CTRL_0_GROUP_9_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_GASKET_EDC_CTRL_0_GROUP_10_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_GASKET_EDC_CTRL_0_GROUP_10_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_GASKET_EDC_CTRL_0_GROUP_11_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_GASKET_EDC_CTRL_0_GROUP_11_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_GASKET_EDC_CTRL_0_GROUP_12_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_GASKET_EDC_CTRL_0_GROUP_12_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_GASKET_EDC_CTRL_0_GROUP_13_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_GASKET_EDC_CTRL_0_GROUP_13_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_GASKET_EDC_CTRL_0_GROUP_14_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_GASKET_EDC_CTRL_0_GROUP_14_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_GASKET_EDC_CTRL_0_GROUP_15_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_GASKET_EDC_CTRL_0_GROUP_15_WIDTH },
};

/** ----------------------------------------------------------------------------------
 * This structure holds the ECC interconnect Group Checker information for
 SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_ECC_EDC_CTRL RAM ID
 * -----------------------------------------------------------------------------------
 */
static const SDL_GrpChkConfig_t SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_ECC_EDC_CTRL_groupEntries[SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_ECC_EDC_CTRL_MAX_NUM_CHECKERS] =
{
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_ECC_EDC_CTRL_GROUP_0_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_ECC_EDC_CTRL_GROUP_0_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_ECC_EDC_CTRL_GROUP_1_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_ECC_EDC_CTRL_GROUP_1_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_ECC_EDC_CTRL_GROUP_2_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_ECC_EDC_CTRL_GROUP_2_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_ECC_EDC_CTRL_GROUP_3_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_ECC_EDC_CTRL_GROUP_3_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_ECC_EDC_CTRL_GROUP_4_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_ECC_EDC_CTRL_GROUP_4_WIDTH },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_ECC_EDC_CTRL_GROUP_5_CHECKER_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_ECC_EDC_CTRL_GROUP_5_WIDTH },
};

/** ----------------------------------------------------------------------------------
 * This structure holds the memory config for each memory subtype SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR
 * -----------------------------------------------------------------------------------
 */
static const SDL_MemConfig_t SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_MemEntries[SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES] =
{
    { SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_ITAG_RAM0_RAM_ID, 0u,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_ITAG_RAM0_RAM_SIZE, 4u,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_ITAG_RAM0_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_ITAG_RAM1_RAM_ID, 0u,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_ITAG_RAM1_RAM_SIZE, 4u,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_ITAG_RAM1_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_ITAG_RAM2_RAM_ID, 0u,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_ITAG_RAM2_RAM_SIZE, 4u,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_ITAG_RAM2_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_ITAG_RAM3_RAM_ID, 0u,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_ITAG_RAM3_RAM_SIZE, 4u,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_ITAG_RAM3_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_IDATA_BANK0_RAM_ID, 0u,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_IDATA_BANK0_RAM_SIZE, 4u,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_IDATA_BANK0_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_IDATA_BANK1_RAM_ID, 0u,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_IDATA_BANK1_RAM_SIZE, 4u,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_IDATA_BANK1_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_IDATA_BANK2_RAM_ID, 0u,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_IDATA_BANK2_RAM_SIZE, 4u,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_IDATA_BANK2_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_IDATA_BANK3_RAM_ID, 0u,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_IDATA_BANK3_RAM_SIZE, 4u,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_IDATA_BANK3_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DTAG_RAM0_RAM_ID, 0u,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DTAG_RAM0_RAM_SIZE, 4u,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DTAG_RAM0_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DTAG_RAM1_RAM_ID, 0u,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DTAG_RAM1_RAM_SIZE, 4u,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DTAG_RAM1_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DTAG_RAM2_RAM_ID, 0u,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DTAG_RAM2_RAM_SIZE, 4u,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DTAG_RAM2_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DTAG_RAM3_RAM_ID, 0u,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DTAG_RAM3_RAM_SIZE, 4u,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DTAG_RAM3_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDIRTY_RAM_RAM_ID, 0u,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDIRTY_RAM_RAM_SIZE, 4u,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDIRTY_RAM_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDATA_RAM0_RAM_ID, 0u,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDATA_RAM0_RAM_SIZE, 4u,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDATA_RAM0_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDATA_RAM1_RAM_ID, 0u,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDATA_RAM1_RAM_SIZE, 4u,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDATA_RAM1_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDATA_RAM2_RAM_ID, 0u,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDATA_RAM2_RAM_SIZE, 4u,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDATA_RAM2_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDATA_RAM3_RAM_ID, 0u,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDATA_RAM3_RAM_SIZE, 4u,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDATA_RAM3_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDATA_RAM4_RAM_ID, 0u,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDATA_RAM4_RAM_SIZE, 4u,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDATA_RAM4_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDATA_RAM5_RAM_ID, 0u,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDATA_RAM5_RAM_SIZE, 4u,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDATA_RAM5_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDATA_RAM6_RAM_ID, 0u,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDATA_RAM6_RAM_SIZE, 4u,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDATA_RAM6_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDATA_RAM7_RAM_ID, 0u,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDATA_RAM7_RAM_SIZE, 4u,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDATA_RAM7_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_PULSAR_LITE_ATCM0_BANK0_RAM_ID, 0u,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_PULSAR_LITE_ATCM0_BANK0_RAM_SIZE, 4u,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_PULSAR_LITE_ATCM0_BANK0_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_PULSAR_LITE_ATCM0_BANK1_RAM_ID, 0u,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_PULSAR_LITE_ATCM0_BANK1_RAM_SIZE, 4u,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_PULSAR_LITE_ATCM0_BANK1_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_PULSAR_LITE_B0TCM0_BANK0_RAM_ID, 0u,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_PULSAR_LITE_B0TCM0_BANK0_RAM_SIZE, 4u,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_PULSAR_LITE_B0TCM0_BANK0_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_PULSAR_LITE_B0TCM0_BANK1_RAM_ID, 0u,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_PULSAR_LITE_B0TCM0_BANK1_RAM_SIZE, 4u,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_PULSAR_LITE_B0TCM0_BANK1_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_PULSAR_LITE_B1TCM0_BANK0_RAM_ID, 0u,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_PULSAR_LITE_B1TCM0_BANK0_RAM_SIZE, 4u,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_PULSAR_LITE_B1TCM0_BANK0_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_PULSAR_LITE_B1TCM0_BANK1_RAM_ID, 0u,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_PULSAR_LITE_B1TCM0_BANK1_RAM_SIZE, 4u,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_PULSAR_LITE_B1TCM0_BANK1_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_KS_VIM_RAMECC_RAM_ID, 0u,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_KS_VIM_RAMECC_RAM_SIZE, 4u,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_KS_VIM_RAMECC_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_AXI2VBUSM_MEM_MST_RAMECC_RAM_ID, 0u,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_AXI2VBUSM_MEM_MST_RAMECC_RAM_SIZE, 4u,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_AXI2VBUSM_MEM_MST_RAMECC_ROW_WIDTH, ((bool)false) },
};

/** ----------------------------------------------------------------------------------
 * This structure holds the memory config for each memory subtype SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR
 * -----------------------------------------------------------------------------------
 */
static const SDL_MemConfig_t SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_MemEntries[SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES] =
{
    { SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_ITAG_RAM0_RAM_ID, 0u,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_ITAG_RAM0_RAM_SIZE, 4u,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_ITAG_RAM0_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_ITAG_RAM1_RAM_ID, 0u,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_ITAG_RAM1_RAM_SIZE, 4u,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_ITAG_RAM1_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_ITAG_RAM2_RAM_ID, 0u,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_ITAG_RAM2_RAM_SIZE, 4u,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_ITAG_RAM2_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_ITAG_RAM3_RAM_ID, 0u,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_ITAG_RAM3_RAM_SIZE, 4u,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_ITAG_RAM3_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_IDATA_BANK0_RAM_ID, 0u,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_IDATA_BANK0_RAM_SIZE, 4u,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_IDATA_BANK0_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_IDATA_BANK1_RAM_ID, 0u,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_IDATA_BANK1_RAM_SIZE, 4u,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_IDATA_BANK1_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_IDATA_BANK2_RAM_ID, 0u,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_IDATA_BANK2_RAM_SIZE, 4u,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_IDATA_BANK2_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_IDATA_BANK3_RAM_ID, 0u,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_IDATA_BANK3_RAM_SIZE, 4u,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_IDATA_BANK3_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DTAG_RAM0_RAM_ID, 0u,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DTAG_RAM0_RAM_SIZE, 4u,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DTAG_RAM0_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DTAG_RAM1_RAM_ID, 0u,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DTAG_RAM1_RAM_SIZE, 4u,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DTAG_RAM1_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DTAG_RAM2_RAM_ID, 0u,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DTAG_RAM2_RAM_SIZE, 4u,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DTAG_RAM2_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DTAG_RAM3_RAM_ID, 0u,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DTAG_RAM3_RAM_SIZE, 4u,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DTAG_RAM3_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDIRTY_RAM_RAM_ID, 0u,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDIRTY_RAM_RAM_SIZE, 4u,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDIRTY_RAM_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDATA_RAM0_RAM_ID, 0u,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDATA_RAM0_RAM_SIZE, 4u,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDATA_RAM0_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDATA_RAM1_RAM_ID, 0u,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDATA_RAM1_RAM_SIZE, 4u,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDATA_RAM1_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDATA_RAM2_RAM_ID, 0u,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDATA_RAM2_RAM_SIZE, 4u,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDATA_RAM2_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDATA_RAM3_RAM_ID, 0u,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDATA_RAM3_RAM_SIZE, 4u,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDATA_RAM3_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDATA_RAM4_RAM_ID, 0u,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDATA_RAM4_RAM_SIZE, 4u,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDATA_RAM4_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDATA_RAM5_RAM_ID, 0u,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDATA_RAM5_RAM_SIZE, 4u,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDATA_RAM5_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDATA_RAM6_RAM_ID, 0u,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDATA_RAM6_RAM_SIZE, 4u,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDATA_RAM6_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDATA_RAM7_RAM_ID, 0u,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDATA_RAM7_RAM_SIZE, 4u,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDATA_RAM7_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_PULSAR_LITE_ATCM1_BANK0_RAM_ID, 0u,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_PULSAR_LITE_ATCM1_BANK0_RAM_SIZE, 4u,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_PULSAR_LITE_ATCM1_BANK0_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_PULSAR_LITE_ATCM1_BANK1_RAM_ID, 0u,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_PULSAR_LITE_ATCM1_BANK1_RAM_SIZE, 4u,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_PULSAR_LITE_ATCM1_BANK1_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_PULSAR_LITE_B0TCM1_BANK0_RAM_ID, 0u,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_PULSAR_LITE_B0TCM1_BANK0_RAM_SIZE, 4u,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_PULSAR_LITE_B0TCM1_BANK0_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_PULSAR_LITE_B0TCM1_BANK1_RAM_ID, 0u,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_PULSAR_LITE_B0TCM1_BANK1_RAM_SIZE, 4u,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_PULSAR_LITE_B0TCM1_BANK1_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_PULSAR_LITE_B1TCM1_BANK0_RAM_ID, 0u,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_PULSAR_LITE_B1TCM1_BANK0_RAM_SIZE, 4u,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_PULSAR_LITE_B1TCM1_BANK0_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_PULSAR_LITE_B1TCM1_BANK1_RAM_ID, 0u,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_PULSAR_LITE_B1TCM1_BANK1_RAM_SIZE, 4u,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_PULSAR_LITE_B1TCM1_BANK1_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_KS_VIM_RAMECC_RAM_ID, 0u,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_KS_VIM_RAMECC_RAM_SIZE, 4u,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_KS_VIM_RAMECC_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_AXI2VBUSM_MEM_MST_RAMECC_RAM_ID, 0u,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_AXI2VBUSM_MEM_MST_RAMECC_RAM_SIZE, 4u,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_AXI2VBUSM_MEM_MST_RAMECC_ROW_WIDTH, ((bool)false) },
};

/** ----------------------------------------------------------------------------------
 * This structure holds the memory config for each memory subtype SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR
 * -----------------------------------------------------------------------------------
 */
static const SDL_MemConfig_t SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_MemEntries[SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES] =
{
    { SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_ITAG_RAM0_RAM_ID, 0u,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_ITAG_RAM0_RAM_SIZE, 4u,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_ITAG_RAM0_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_ITAG_RAM1_RAM_ID, 0u,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_ITAG_RAM1_RAM_SIZE, 4u,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_ITAG_RAM1_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_ITAG_RAM2_RAM_ID, 0u,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_ITAG_RAM2_RAM_SIZE, 4u,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_ITAG_RAM2_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_ITAG_RAM3_RAM_ID, 0u,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_ITAG_RAM3_RAM_SIZE, 4u,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_ITAG_RAM3_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_IDATA_BANK0_RAM_ID, 0u,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_IDATA_BANK0_RAM_SIZE, 4u,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_IDATA_BANK0_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_IDATA_BANK1_RAM_ID, 0u,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_IDATA_BANK1_RAM_SIZE, 4u,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_IDATA_BANK1_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_IDATA_BANK2_RAM_ID, 0u,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_IDATA_BANK2_RAM_SIZE, 4u,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_IDATA_BANK2_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_IDATA_BANK3_RAM_ID, 0u,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_IDATA_BANK3_RAM_SIZE, 4u,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_IDATA_BANK3_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DTAG_RAM0_RAM_ID, 0u,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DTAG_RAM0_RAM_SIZE, 4u,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DTAG_RAM0_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DTAG_RAM1_RAM_ID, 0u,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DTAG_RAM1_RAM_SIZE, 4u,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DTAG_RAM1_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DTAG_RAM2_RAM_ID, 0u,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DTAG_RAM2_RAM_SIZE, 4u,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DTAG_RAM2_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DTAG_RAM3_RAM_ID, 0u,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DTAG_RAM3_RAM_SIZE, 4u,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DTAG_RAM3_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDIRTY_RAM_RAM_ID, 0u,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDIRTY_RAM_RAM_SIZE, 4u,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDIRTY_RAM_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDATA_RAM0_RAM_ID, 0u,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDATA_RAM0_RAM_SIZE, 4u,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDATA_RAM0_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDATA_RAM1_RAM_ID, 0u,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDATA_RAM1_RAM_SIZE, 4u,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDATA_RAM1_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDATA_RAM2_RAM_ID, 0u,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDATA_RAM2_RAM_SIZE, 4u,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDATA_RAM2_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDATA_RAM3_RAM_ID, 0u,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDATA_RAM3_RAM_SIZE, 4u,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDATA_RAM3_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDATA_RAM4_RAM_ID, 0u,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDATA_RAM4_RAM_SIZE, 4u,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDATA_RAM4_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDATA_RAM5_RAM_ID, 0u,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDATA_RAM5_RAM_SIZE, 4u,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDATA_RAM5_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDATA_RAM6_RAM_ID, 0u,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDATA_RAM6_RAM_SIZE, 4u,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDATA_RAM6_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDATA_RAM7_RAM_ID, 0u,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDATA_RAM7_RAM_SIZE, 4u,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDATA_RAM7_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_PULSAR_LITE_ATCM0_BANK0_RAM_ID, 0u,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_PULSAR_LITE_ATCM0_BANK0_RAM_SIZE, 8u,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_PULSAR_LITE_ATCM0_BANK0_ROW_WIDTH, ((bool)true) },
    { SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_PULSAR_LITE_ATCM0_BANK1_RAM_ID, 0u,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_PULSAR_LITE_ATCM0_BANK1_RAM_SIZE, 4u,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_PULSAR_LITE_ATCM0_BANK1_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_PULSAR_LITE_B0TCM0_BANK0_RAM_ID, 0x41010000u,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_PULSAR_LITE_B0TCM0_BANK0_RAM_SIZE, 4u,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_PULSAR_LITE_B0TCM0_BANK0_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_PULSAR_LITE_B0TCM0_BANK1_RAM_ID, 0x41010000u,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_PULSAR_LITE_B0TCM0_BANK1_RAM_SIZE, 4u,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_PULSAR_LITE_B0TCM0_BANK1_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_PULSAR_LITE_B1TCM0_BANK0_RAM_ID, 0x41010000u,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_PULSAR_LITE_B1TCM0_BANK0_RAM_SIZE, 4u,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_PULSAR_LITE_B1TCM0_BANK0_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_PULSAR_LITE_B1TCM0_BANK1_RAM_ID, 0x41010000u,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_PULSAR_LITE_B1TCM0_BANK1_RAM_SIZE, 4u,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_PULSAR_LITE_B1TCM0_BANK1_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_KS_VIM_RAMECC_RAM_ID, 0u,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_KS_VIM_RAMECC_RAM_SIZE, 4u,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_KS_VIM_RAMECC_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_AXI2VBUSM_MEM_MST_RAMECC_RAM_ID, 0u,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_AXI2VBUSM_MEM_MST_RAMECC_RAM_SIZE, 4u,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_AXI2VBUSM_MEM_MST_RAMECC_ROW_WIDTH, ((bool)false) },
};

/** ----------------------------------------------------------------------------------
 * This structure holds the memory config for each memory subtype SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR
 * -----------------------------------------------------------------------------------
 */
static const SDL_MemConfig_t SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_MemEntries[SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES] =
{
    { SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_ITAG_RAM0_RAM_ID, 0u,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_ITAG_RAM0_RAM_SIZE, 4u,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_ITAG_RAM0_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_ITAG_RAM1_RAM_ID, 0u,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_ITAG_RAM1_RAM_SIZE, 4u,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_ITAG_RAM1_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_ITAG_RAM2_RAM_ID, 0u,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_ITAG_RAM2_RAM_SIZE, 4u,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_ITAG_RAM2_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_ITAG_RAM3_RAM_ID, 0u,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_ITAG_RAM3_RAM_SIZE, 4u,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_ITAG_RAM3_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_IDATA_BANK0_RAM_ID, 0u,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_IDATA_BANK0_RAM_SIZE, 4u,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_IDATA_BANK0_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_IDATA_BANK1_RAM_ID, 0u,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_IDATA_BANK1_RAM_SIZE, 4u,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_IDATA_BANK1_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_IDATA_BANK2_RAM_ID, 0u,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_IDATA_BANK2_RAM_SIZE, 4u,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_IDATA_BANK2_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_IDATA_BANK3_RAM_ID, 0u,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_IDATA_BANK3_RAM_SIZE, 4u,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_IDATA_BANK3_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DTAG_RAM0_RAM_ID, 0u,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DTAG_RAM0_RAM_SIZE, 4u,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DTAG_RAM0_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DTAG_RAM1_RAM_ID, 0u,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DTAG_RAM1_RAM_SIZE, 4u,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DTAG_RAM1_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DTAG_RAM2_RAM_ID, 0u,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DTAG_RAM2_RAM_SIZE, 4u,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DTAG_RAM2_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DTAG_RAM3_RAM_ID, 0u,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DTAG_RAM3_RAM_SIZE, 4u,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DTAG_RAM3_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDIRTY_RAM_RAM_ID, 0u,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDIRTY_RAM_RAM_SIZE, 4u,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDIRTY_RAM_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDATA_RAM0_RAM_ID, 0u,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDATA_RAM0_RAM_SIZE, 4u,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDATA_RAM0_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDATA_RAM1_RAM_ID, 0u,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDATA_RAM1_RAM_SIZE, 4u,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDATA_RAM1_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDATA_RAM2_RAM_ID, 0u,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDATA_RAM2_RAM_SIZE, 4u,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDATA_RAM2_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDATA_RAM3_RAM_ID, 0u,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDATA_RAM3_RAM_SIZE, 4u,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDATA_RAM3_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDATA_RAM4_RAM_ID, 0u,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDATA_RAM4_RAM_SIZE, 4u,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDATA_RAM4_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDATA_RAM5_RAM_ID, 0u,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDATA_RAM5_RAM_SIZE, 4u,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDATA_RAM5_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDATA_RAM6_RAM_ID, 0u,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDATA_RAM6_RAM_SIZE, 4u,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDATA_RAM6_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDATA_RAM7_RAM_ID, 0u,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDATA_RAM7_RAM_SIZE, 4u,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDATA_RAM7_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_PULSAR_LITE_ATCM1_BANK0_RAM_ID, 0u,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_PULSAR_LITE_ATCM1_BANK0_RAM_SIZE, 4u,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_PULSAR_LITE_ATCM1_BANK0_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_PULSAR_LITE_ATCM1_BANK1_RAM_ID, 0u,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_PULSAR_LITE_ATCM1_BANK1_RAM_SIZE, 4u,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_PULSAR_LITE_ATCM1_BANK1_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_PULSAR_LITE_B0TCM1_BANK0_RAM_ID, 0u,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_PULSAR_LITE_B0TCM1_BANK0_RAM_SIZE, 4u,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_PULSAR_LITE_B0TCM1_BANK0_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_PULSAR_LITE_B0TCM1_BANK1_RAM_ID, 0u,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_PULSAR_LITE_B0TCM1_BANK1_RAM_SIZE, 4u,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_PULSAR_LITE_B0TCM1_BANK1_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_PULSAR_LITE_B1TCM1_BANK0_RAM_ID, 0u,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_PULSAR_LITE_B1TCM1_BANK0_RAM_SIZE, 4u,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_PULSAR_LITE_B1TCM1_BANK0_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_PULSAR_LITE_B1TCM1_BANK1_RAM_ID, 0u,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_PULSAR_LITE_B1TCM1_BANK1_RAM_SIZE, 4u,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_PULSAR_LITE_B1TCM1_BANK1_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_KS_VIM_RAMECC_RAM_ID, 0u,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_KS_VIM_RAMECC_RAM_SIZE, 4u,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_KS_VIM_RAMECC_ROW_WIDTH, ((bool)false) },
    { SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_AXI2VBUSM_MEM_MST_RAMECC_RAM_ID, 0u,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_AXI2VBUSM_MEM_MST_RAMECC_RAM_SIZE, 4u,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_AXI2VBUSM_MEM_MST_RAMECC_ROW_WIDTH, ((bool)false) },
};

/** ----------------------------------------------------------------------------------
 * This structure holds the memory config for each memory subtype SDL_ECC_AGGR0
 * -----------------------------------------------------------------------------------
 */
static const SDL_MemConfig_t SDL_ECC_AGGR0_MemEntries[SDL_ECC_AGGR0_RAM_IDS_TOTAL_ENTRIES] =
{
    { SDL_ECC_AGGR0_ITIMER_MGR1024_MAIN_0__TIMER_FSM_RAMECC_RAM_ID, 0u,
      SDL_ECC_AGGR0_ITIMER_MGR1024_MAIN_0__TIMER_FSM_RAMECC_RAM_SIZE, 4u,
      SDL_ECC_AGGR0_ITIMER_MGR1024_MAIN_0__TIMER_FSM_RAMECC_ROW_WIDTH, ((bool)false) },
    { SDL_ECC_AGGR0_ITIMER_MGR1024_MAIN_0__REPROG_FSM_RAMECC_RAM_ID, 0u,
      SDL_ECC_AGGR0_ITIMER_MGR1024_MAIN_0__REPROG_FSM_RAMECC_RAM_SIZE, 4u,
      SDL_ECC_AGGR0_ITIMER_MGR1024_MAIN_0__REPROG_FSM_RAMECC_ROW_WIDTH, ((bool)false) },
    { SDL_ECC_AGGR0_ITIMER_MGR1024_MAIN_0__EFIFO_RAMECC_RAM_ID, 0u,
      SDL_ECC_AGGR0_ITIMER_MGR1024_MAIN_0__EFIFO_RAMECC_RAM_SIZE, 4u,
      SDL_ECC_AGGR0_ITIMER_MGR1024_MAIN_0__EFIFO_RAMECC_ROW_WIDTH, ((bool)false) },
};

/** ----------------------------------------------------------------------------------
 * This structure holds the memory config for each memory subtype SDL_PDMA0_PDMA_AM64_MAIN0_ECCAGGR
 * -----------------------------------------------------------------------------------
 */
static const SDL_MemConfig_t SDL_PDMA0_PDMA_AM64_MAIN0_ECCAGGR_MemEntries[SDL_PDMA0_PDMA_AM64_MAIN0_ECCAGGR_RAM_IDS_TOTAL_ENTRIES] =
{
    { SDL_PDMA0_PDMA_AM64_MAIN0_ECCAGGR_PDMA_AM64_MAIN0_PDMA_CORE_TF0_F0_TPRAM_72X128_SBW_SR_RAM_ID, 0u,
      SDL_PDMA0_PDMA_AM64_MAIN0_ECCAGGR_PDMA_AM64_MAIN0_PDMA_CORE_TF0_F0_TPRAM_72X128_SBW_SR_RAM_SIZE, 4u,
      SDL_PDMA0_PDMA_AM64_MAIN0_ECCAGGR_PDMA_AM64_MAIN0_PDMA_CORE_TF0_F0_TPRAM_72X128_SBW_SR_ROW_WIDTH, ((bool)false) },
    { SDL_PDMA0_PDMA_AM64_MAIN0_ECCAGGR_PDMA_AM64_MAIN0_PDMA_CORE_TF0_F1_TPRAM_72X128_SBW_SR_RAM_ID, 0u,
      SDL_PDMA0_PDMA_AM64_MAIN0_ECCAGGR_PDMA_AM64_MAIN0_PDMA_CORE_TF0_F1_TPRAM_72X128_SBW_SR_RAM_SIZE, 4u,
      SDL_PDMA0_PDMA_AM64_MAIN0_ECCAGGR_PDMA_AM64_MAIN0_PDMA_CORE_TF0_F1_TPRAM_72X128_SBW_SR_ROW_WIDTH, ((bool)false) },
    { SDL_PDMA0_PDMA_AM64_MAIN0_ECCAGGR_PDMA_AM64_MAIN0_PDMA_CORE_RF0_F0_TPRAM_72X144_SBW_SR_RAM_ID, 0u,
      SDL_PDMA0_PDMA_AM64_MAIN0_ECCAGGR_PDMA_AM64_MAIN0_PDMA_CORE_RF0_F0_TPRAM_72X144_SBW_SR_RAM_SIZE, 4u,
      SDL_PDMA0_PDMA_AM64_MAIN0_ECCAGGR_PDMA_AM64_MAIN0_PDMA_CORE_RF0_F0_TPRAM_72X144_SBW_SR_ROW_WIDTH, ((bool)false) },
    { SDL_PDMA0_PDMA_AM64_MAIN0_ECCAGGR_PDMA_AM64_MAIN0_PDMA_CORE_RF0_F1_TPRAM_72X144_SBW_SR_RAM_ID, 0u,
      SDL_PDMA0_PDMA_AM64_MAIN0_ECCAGGR_PDMA_AM64_MAIN0_PDMA_CORE_RF0_F1_TPRAM_72X144_SBW_SR_RAM_SIZE, 4u,
      SDL_PDMA0_PDMA_AM64_MAIN0_ECCAGGR_PDMA_AM64_MAIN0_PDMA_CORE_RF0_F1_TPRAM_72X144_SBW_SR_ROW_WIDTH, ((bool)false) },
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for each memory subtype in SDL_PSRAMECC0_PSRAM256X32E_ECC_AGGR
 * -------------------------------------------------------------------------------------
 */
static const SDL_RAMIdEntry_t SDL_PSRAMECC0_PSRAM256X32E_ECC_AGGR_RamIdTable[SDL_PSRAMECC0_PSRAM256X32E_ECC_AGGR_NUM_RAMS] =
{
    { SDL_PSRAMECC0_PSRAM256X32E_ECC_AGGR_PSRAM256X32E_PSRAM0_ECC_RAM_ID,
      SDL_PSRAMECC0_PSRAM256X32E_ECC_AGGR_PSRAM256X32E_PSRAM0_ECC_INJECT_TYPE,
      SDL_PSRAMECC0_PSRAM256X32E_ECC_AGGR_PSRAM256X32E_PSRAM0_ECC_ECC_TYPE,
      0u,
      NULL },
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for each memory subtype in SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1
 * -------------------------------------------------------------------------------------
 */
static const SDL_RAMIdEntry_t SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_RamIdTable[SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_NUM_RAMS] =
{
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_IDATA_SPRAM_BANK0_LO_ECC_SVBUS_RAM_ID,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_IDATA_SPRAM_BANK0_LO_ECC_SVBUS_INJECT_TYPE,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_IDATA_SPRAM_BANK0_LO_ECC_SVBUS_ECC_TYPE,
      0u,
      NULL },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_IDATA_SPRAM_BANK0_HI_ECC_SVBUS_RAM_ID,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_IDATA_SPRAM_BANK0_HI_ECC_SVBUS_INJECT_TYPE,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_IDATA_SPRAM_BANK0_HI_ECC_SVBUS_ECC_TYPE,
      0u,
      NULL },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_IDATA_SPRAM_BANK1_LO_ECC_SVBUS_RAM_ID,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_IDATA_SPRAM_BANK1_LO_ECC_SVBUS_INJECT_TYPE,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_IDATA_SPRAM_BANK1_LO_ECC_SVBUS_ECC_TYPE,
      0u,
      NULL },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_IDATA_SPRAM_BANK1_HI_ECC_SVBUS_RAM_ID,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_IDATA_SPRAM_BANK1_HI_ECC_SVBUS_INJECT_TYPE,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_IDATA_SPRAM_BANK1_HI_ECC_SVBUS_ECC_TYPE,
      0u,
      NULL },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_ITAG_SPRAM_RAM0_ECC_SVBUS_RAM_ID,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_ITAG_SPRAM_RAM0_ECC_SVBUS_INJECT_TYPE,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_ITAG_SPRAM_RAM0_ECC_SVBUS_ECC_TYPE,
      0u,
      NULL },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_ITAG_SPRAM_RAM1_ECC_SVBUS_RAM_ID,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_ITAG_SPRAM_RAM1_ECC_SVBUS_INJECT_TYPE,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_ITAG_SPRAM_RAM1_ECC_SVBUS_ECC_TYPE,
      0u,
      NULL },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_DDATA_SPRAM_BANK0_ECC_SVBUS_RAM_ID,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_DDATA_SPRAM_BANK0_ECC_SVBUS_INJECT_TYPE,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_DDATA_SPRAM_BANK0_ECC_SVBUS_ECC_TYPE,
      0u,
      NULL },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_DDATA_SPRAM_BANK1_ECC_SVBUS_RAM_ID,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_DDATA_SPRAM_BANK1_ECC_SVBUS_INJECT_TYPE,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_DDATA_SPRAM_BANK1_ECC_SVBUS_ECC_TYPE,
      0u,
      NULL },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_DDATA_SPRAM_BANK2_ECC_SVBUS_RAM_ID,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_DDATA_SPRAM_BANK2_ECC_SVBUS_INJECT_TYPE,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_DDATA_SPRAM_BANK2_ECC_SVBUS_ECC_TYPE,
      0u,
      NULL },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_DDATA_SPRAM_BANK3_ECC_SVBUS_RAM_ID,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_DDATA_SPRAM_BANK3_ECC_SVBUS_INJECT_TYPE,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_DDATA_SPRAM_BANK3_ECC_SVBUS_ECC_TYPE,
      0u,
      NULL },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_DDATA_SPRAM_BANK4_ECC_SVBUS_RAM_ID,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_DDATA_SPRAM_BANK4_ECC_SVBUS_INJECT_TYPE,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_DDATA_SPRAM_BANK4_ECC_SVBUS_ECC_TYPE,
      0u,
      NULL },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_DDATA_SPRAM_BANK5_ECC_SVBUS_RAM_ID,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_DDATA_SPRAM_BANK5_ECC_SVBUS_INJECT_TYPE,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_DDATA_SPRAM_BANK5_ECC_SVBUS_ECC_TYPE,
      0u,
      NULL },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_DDATA_SPRAM_BANK6_ECC_SVBUS_RAM_ID,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_DDATA_SPRAM_BANK6_ECC_SVBUS_INJECT_TYPE,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_DDATA_SPRAM_BANK6_ECC_SVBUS_ECC_TYPE,
      0u,
      NULL },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_DDATA_SPRAM_BANK7_ECC_SVBUS_RAM_ID,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_DDATA_SPRAM_BANK7_ECC_SVBUS_INJECT_TYPE,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_DDATA_SPRAM_BANK7_ECC_SVBUS_ECC_TYPE,
      0u,
      NULL },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_DTAG_SPRAM_BANK0_ECC_SVBUS_RAM_ID,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_DTAG_SPRAM_BANK0_ECC_SVBUS_INJECT_TYPE,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_DTAG_SPRAM_BANK0_ECC_SVBUS_ECC_TYPE,
      0u,
      NULL },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_DTAG_SPRAM_BANK1_ECC_SVBUS_RAM_ID,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_DTAG_SPRAM_BANK1_ECC_SVBUS_INJECT_TYPE,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_DTAG_SPRAM_BANK1_ECC_SVBUS_ECC_TYPE,
      0u,
      NULL },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_DTAG_SPRAM_BANK2_ECC_SVBUS_RAM_ID,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_DTAG_SPRAM_BANK2_ECC_SVBUS_INJECT_TYPE,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_DTAG_SPRAM_BANK2_ECC_SVBUS_ECC_TYPE,
      0u,
      NULL },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_DTAG_SPRAM_BANK3_ECC_SVBUS_RAM_ID,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_DTAG_SPRAM_BANK3_ECC_SVBUS_INJECT_TYPE,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_DTAG_SPRAM_BANK3_ECC_SVBUS_ECC_TYPE,
      0u,
      NULL },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_DDIRTY_SPRAM_ECC_SVBUS_RAM_ID,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_DDIRTY_SPRAM_ECC_SVBUS_INJECT_TYPE,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_DDIRTY_SPRAM_ECC_SVBUS_ECC_TYPE,
      0u,
      NULL },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_TLB_SPRAM_BANK0_ECC_SVBUS_RAM_ID,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_TLB_SPRAM_BANK0_ECC_SVBUS_INJECT_TYPE,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_TLB_SPRAM_BANK0_ECC_SVBUS_ECC_TYPE,
      0u,
      NULL },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_TLB_SPRAM_BANK1_ECC_SVBUS_RAM_ID,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_TLB_SPRAM_BANK1_ECC_SVBUS_INJECT_TYPE,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_TLB_SPRAM_BANK1_ECC_SVBUS_ECC_TYPE,
      0u,
      NULL },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_TLB_SPRAM_BANK2_ECC_SVBUS_RAM_ID,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_TLB_SPRAM_BANK2_ECC_SVBUS_INJECT_TYPE,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_TLB_SPRAM_BANK2_ECC_SVBUS_ECC_TYPE,
      0u,
      NULL },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_TLB_SPRAM_BANK3_ECC_SVBUS_RAM_ID,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_TLB_SPRAM_BANK3_ECC_SVBUS_INJECT_TYPE,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_TLB_SPRAM_BANK3_ECC_SVBUS_ECC_TYPE,
      0u,
      NULL },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_L1D_TAGRAM_SPRAM_WAY0_ECC_SVBUS_RAM_ID,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_L1D_TAGRAM_SPRAM_WAY0_ECC_SVBUS_INJECT_TYPE,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_L1D_TAGRAM_SPRAM_WAY0_ECC_SVBUS_ECC_TYPE,
      0u,
      NULL },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_L1D_TAGRAM_SPRAM_WAY1_ECC_SVBUS_RAM_ID,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_L1D_TAGRAM_SPRAM_WAY1_ECC_SVBUS_INJECT_TYPE,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_L1D_TAGRAM_SPRAM_WAY1_ECC_SVBUS_ECC_TYPE,
      0u,
      NULL },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_L1D_TAGRAM_SPRAM_WAY2_ECC_SVBUS_RAM_ID,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_L1D_TAGRAM_SPRAM_WAY2_ECC_SVBUS_INJECT_TYPE,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_L1D_TAGRAM_SPRAM_WAY2_ECC_SVBUS_ECC_TYPE,
      0u,
      NULL },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_L1D_TAGRAM_SPRAM_WAY3_ECC_SVBUS_RAM_ID,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_L1D_TAGRAM_SPRAM_WAY3_ECC_SVBUS_INJECT_TYPE,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_CPU1_A53_DUAL_U_L1D_TAGRAM_SPRAM_WAY3_ECC_SVBUS_ECC_TYPE,
      0u,
      NULL },
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for each memory subtype in SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0
 * -------------------------------------------------------------------------------------
 */
static const SDL_RAMIdEntry_t SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_RamIdTable[SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_NUM_RAMS] =
{
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_IDATA_SPRAM_BANK0_LO_ECC_SVBUS_RAM_ID,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_IDATA_SPRAM_BANK0_LO_ECC_SVBUS_INJECT_TYPE,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_IDATA_SPRAM_BANK0_LO_ECC_SVBUS_ECC_TYPE,
      0u,
      NULL },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_IDATA_SPRAM_BANK0_HI_ECC_SVBUS_RAM_ID,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_IDATA_SPRAM_BANK0_HI_ECC_SVBUS_INJECT_TYPE,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_IDATA_SPRAM_BANK0_HI_ECC_SVBUS_ECC_TYPE,
      0u,
      NULL },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_IDATA_SPRAM_BANK1_LO_ECC_SVBUS_RAM_ID,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_IDATA_SPRAM_BANK1_LO_ECC_SVBUS_INJECT_TYPE,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_IDATA_SPRAM_BANK1_LO_ECC_SVBUS_ECC_TYPE,
      0u,
      NULL },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_IDATA_SPRAM_BANK1_HI_ECC_SVBUS_RAM_ID,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_IDATA_SPRAM_BANK1_HI_ECC_SVBUS_INJECT_TYPE,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_IDATA_SPRAM_BANK1_HI_ECC_SVBUS_ECC_TYPE,
      0u,
      NULL },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_ITAG_SPRAM_RAM0_ECC_SVBUS_RAM_ID,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_ITAG_SPRAM_RAM0_ECC_SVBUS_INJECT_TYPE,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_ITAG_SPRAM_RAM0_ECC_SVBUS_ECC_TYPE,
      0u,
      NULL },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_ITAG_SPRAM_RAM1_ECC_SVBUS_RAM_ID,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_ITAG_SPRAM_RAM1_ECC_SVBUS_INJECT_TYPE,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_ITAG_SPRAM_RAM1_ECC_SVBUS_ECC_TYPE,
      0u,
      NULL },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_DDATA_SPRAM_BANK0_ECC_SVBUS_RAM_ID,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_DDATA_SPRAM_BANK0_ECC_SVBUS_INJECT_TYPE,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_DDATA_SPRAM_BANK0_ECC_SVBUS_ECC_TYPE,
      0u,
      NULL },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_DDATA_SPRAM_BANK1_ECC_SVBUS_RAM_ID,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_DDATA_SPRAM_BANK1_ECC_SVBUS_INJECT_TYPE,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_DDATA_SPRAM_BANK1_ECC_SVBUS_ECC_TYPE,
      0u,
      NULL },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_DDATA_SPRAM_BANK2_ECC_SVBUS_RAM_ID,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_DDATA_SPRAM_BANK2_ECC_SVBUS_INJECT_TYPE,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_DDATA_SPRAM_BANK2_ECC_SVBUS_ECC_TYPE,
      0u,
      NULL },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_DDATA_SPRAM_BANK3_ECC_SVBUS_RAM_ID,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_DDATA_SPRAM_BANK3_ECC_SVBUS_INJECT_TYPE,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_DDATA_SPRAM_BANK3_ECC_SVBUS_ECC_TYPE,
      0u,
      NULL },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_DDATA_SPRAM_BANK4_ECC_SVBUS_RAM_ID,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_DDATA_SPRAM_BANK4_ECC_SVBUS_INJECT_TYPE,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_DDATA_SPRAM_BANK4_ECC_SVBUS_ECC_TYPE,
      0u,
      NULL },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_DDATA_SPRAM_BANK5_ECC_SVBUS_RAM_ID,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_DDATA_SPRAM_BANK5_ECC_SVBUS_INJECT_TYPE,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_DDATA_SPRAM_BANK5_ECC_SVBUS_ECC_TYPE,
      0u,
      NULL },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_DDATA_SPRAM_BANK6_ECC_SVBUS_RAM_ID,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_DDATA_SPRAM_BANK6_ECC_SVBUS_INJECT_TYPE,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_DDATA_SPRAM_BANK6_ECC_SVBUS_ECC_TYPE,
      0u,
      NULL },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_DDATA_SPRAM_BANK7_ECC_SVBUS_RAM_ID,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_DDATA_SPRAM_BANK7_ECC_SVBUS_INJECT_TYPE,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_DDATA_SPRAM_BANK7_ECC_SVBUS_ECC_TYPE,
      0u,
      NULL },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_DTAG_SPRAM_BANK0_ECC_SVBUS_RAM_ID,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_DTAG_SPRAM_BANK0_ECC_SVBUS_INJECT_TYPE,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_DTAG_SPRAM_BANK0_ECC_SVBUS_ECC_TYPE,
      0u,
      NULL },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_DTAG_SPRAM_BANK1_ECC_SVBUS_RAM_ID,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_DTAG_SPRAM_BANK1_ECC_SVBUS_INJECT_TYPE,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_DTAG_SPRAM_BANK1_ECC_SVBUS_ECC_TYPE,
      0u,
      NULL },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_DTAG_SPRAM_BANK2_ECC_SVBUS_RAM_ID,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_DTAG_SPRAM_BANK2_ECC_SVBUS_INJECT_TYPE,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_DTAG_SPRAM_BANK2_ECC_SVBUS_ECC_TYPE,
      0u,
      NULL },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_DTAG_SPRAM_BANK3_ECC_SVBUS_RAM_ID,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_DTAG_SPRAM_BANK3_ECC_SVBUS_INJECT_TYPE,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_DTAG_SPRAM_BANK3_ECC_SVBUS_ECC_TYPE,
      0u,
      NULL },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_DDIRTY_SPRAM_ECC_SVBUS_RAM_ID,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_DDIRTY_SPRAM_ECC_SVBUS_INJECT_TYPE,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_DDIRTY_SPRAM_ECC_SVBUS_ECC_TYPE,
      0u,
      NULL },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_TLB_SPRAM_BANK0_ECC_SVBUS_RAM_ID,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_TLB_SPRAM_BANK0_ECC_SVBUS_INJECT_TYPE,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_TLB_SPRAM_BANK0_ECC_SVBUS_ECC_TYPE,
      0u,
      NULL },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_TLB_SPRAM_BANK1_ECC_SVBUS_RAM_ID,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_TLB_SPRAM_BANK1_ECC_SVBUS_INJECT_TYPE,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_TLB_SPRAM_BANK1_ECC_SVBUS_ECC_TYPE,
      0u,
      NULL },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_TLB_SPRAM_BANK2_ECC_SVBUS_RAM_ID,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_TLB_SPRAM_BANK2_ECC_SVBUS_INJECT_TYPE,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_TLB_SPRAM_BANK2_ECC_SVBUS_ECC_TYPE,
      0u,
      NULL },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_TLB_SPRAM_BANK3_ECC_SVBUS_RAM_ID,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_TLB_SPRAM_BANK3_ECC_SVBUS_INJECT_TYPE,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_TLB_SPRAM_BANK3_ECC_SVBUS_ECC_TYPE,
      0u,
      NULL },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_L1D_TAGRAM_SPRAM_WAY0_ECC_SVBUS_RAM_ID,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_L1D_TAGRAM_SPRAM_WAY0_ECC_SVBUS_INJECT_TYPE,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_L1D_TAGRAM_SPRAM_WAY0_ECC_SVBUS_ECC_TYPE,
      0u,
      NULL },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_L1D_TAGRAM_SPRAM_WAY1_ECC_SVBUS_RAM_ID,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_L1D_TAGRAM_SPRAM_WAY1_ECC_SVBUS_INJECT_TYPE,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_L1D_TAGRAM_SPRAM_WAY1_ECC_SVBUS_ECC_TYPE,
      0u,
      NULL },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_L1D_TAGRAM_SPRAM_WAY2_ECC_SVBUS_RAM_ID,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_L1D_TAGRAM_SPRAM_WAY2_ECC_SVBUS_INJECT_TYPE,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_L1D_TAGRAM_SPRAM_WAY2_ECC_SVBUS_ECC_TYPE,
      0u,
      NULL },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_L1D_TAGRAM_SPRAM_WAY3_ECC_SVBUS_RAM_ID,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_L1D_TAGRAM_SPRAM_WAY3_ECC_SVBUS_INJECT_TYPE,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_CPU0_A53_DUAL_U_L1D_TAGRAM_SPRAM_WAY3_ECC_SVBUS_ECC_TYPE,
      0u,
      NULL },
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for each memory subtype in SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC
 * -------------------------------------------------------------------------------------
 */
static const SDL_RAMIdEntry_t SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_RamIdTable[SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_NUM_RAMS] =
{
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_TAGRAM_SPRAM_WAY0_ECC_SVBUS_RAM_ID,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_TAGRAM_SPRAM_WAY0_ECC_SVBUS_INJECT_TYPE,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_TAGRAM_SPRAM_WAY0_ECC_SVBUS_ECC_TYPE,
      0u,
      NULL },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_TAGRAM_SPRAM_WAY1_ECC_SVBUS_RAM_ID,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_TAGRAM_SPRAM_WAY1_ECC_SVBUS_INJECT_TYPE,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_TAGRAM_SPRAM_WAY1_ECC_SVBUS_ECC_TYPE,
      0u,
      NULL },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_TAGRAM_SPRAM_WAY2_ECC_SVBUS_RAM_ID,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_TAGRAM_SPRAM_WAY2_ECC_SVBUS_INJECT_TYPE,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_TAGRAM_SPRAM_WAY2_ECC_SVBUS_ECC_TYPE,
      0u,
      NULL },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_TAGRAM_SPRAM_WAY3_ECC_SVBUS_RAM_ID,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_TAGRAM_SPRAM_WAY3_ECC_SVBUS_INJECT_TYPE,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_TAGRAM_SPRAM_WAY3_ECC_SVBUS_ECC_TYPE,
      0u,
      NULL },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_TAGRAM_SPRAM_WAY4_ECC_SVBUS_RAM_ID,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_TAGRAM_SPRAM_WAY4_ECC_SVBUS_INJECT_TYPE,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_TAGRAM_SPRAM_WAY4_ECC_SVBUS_ECC_TYPE,
      0u,
      NULL },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_TAGRAM_SPRAM_WAY5_ECC_SVBUS_RAM_ID,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_TAGRAM_SPRAM_WAY5_ECC_SVBUS_INJECT_TYPE,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_TAGRAM_SPRAM_WAY5_ECC_SVBUS_ECC_TYPE,
      0u,
      NULL },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_TAGRAM_SPRAM_WAY6_ECC_SVBUS_RAM_ID,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_TAGRAM_SPRAM_WAY6_ECC_SVBUS_INJECT_TYPE,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_TAGRAM_SPRAM_WAY6_ECC_SVBUS_ECC_TYPE,
      0u,
      NULL },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_TAGRAM_SPRAM_WAY7_ECC_SVBUS_RAM_ID,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_TAGRAM_SPRAM_WAY7_ECC_SVBUS_INJECT_TYPE,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_TAGRAM_SPRAM_WAY7_ECC_SVBUS_ECC_TYPE,
      0u,
      NULL },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_TAGRAM_SPRAM_WAY8_ECC_SVBUS_RAM_ID,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_TAGRAM_SPRAM_WAY8_ECC_SVBUS_INJECT_TYPE,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_TAGRAM_SPRAM_WAY8_ECC_SVBUS_ECC_TYPE,
      0u,
      NULL },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_TAGRAM_SPRAM_WAY9_ECC_SVBUS_RAM_ID,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_TAGRAM_SPRAM_WAY9_ECC_SVBUS_INJECT_TYPE,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_TAGRAM_SPRAM_WAY9_ECC_SVBUS_ECC_TYPE,
      0u,
      NULL },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_TAGRAM_SPRAM_WAY10_ECC_SVBUS_RAM_ID,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_TAGRAM_SPRAM_WAY10_ECC_SVBUS_INJECT_TYPE,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_TAGRAM_SPRAM_WAY10_ECC_SVBUS_ECC_TYPE,
      0u,
      NULL },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_TAGRAM_SPRAM_WAY11_ECC_SVBUS_RAM_ID,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_TAGRAM_SPRAM_WAY11_ECC_SVBUS_INJECT_TYPE,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_TAGRAM_SPRAM_WAY11_ECC_SVBUS_ECC_TYPE,
      0u,
      NULL },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_TAGRAM_SPRAM_WAY12_ECC_SVBUS_RAM_ID,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_TAGRAM_SPRAM_WAY12_ECC_SVBUS_INJECT_TYPE,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_TAGRAM_SPRAM_WAY12_ECC_SVBUS_ECC_TYPE,
      0u,
      NULL },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_TAGRAM_SPRAM_WAY13_ECC_SVBUS_RAM_ID,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_TAGRAM_SPRAM_WAY13_ECC_SVBUS_INJECT_TYPE,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_TAGRAM_SPRAM_WAY13_ECC_SVBUS_ECC_TYPE,
      0u,
      NULL },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_TAGRAM_SPRAM_WAY14_ECC_SVBUS_RAM_ID,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_TAGRAM_SPRAM_WAY14_ECC_SVBUS_INJECT_TYPE,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_TAGRAM_SPRAM_WAY14_ECC_SVBUS_ECC_TYPE,
      0u,
      NULL },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_TAGRAM_SPRAM_WAY15_ECC_SVBUS_RAM_ID,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_TAGRAM_SPRAM_WAY15_ECC_SVBUS_INJECT_TYPE,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_TAGRAM_SPRAM_WAY15_ECC_SVBUS_ECC_TYPE,
      0u,
      NULL },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_DATARAM_SPRAM_0_ECC_SVBUS_RAM_ID,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_DATARAM_SPRAM_0_ECC_SVBUS_INJECT_TYPE,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_DATARAM_SPRAM_0_ECC_SVBUS_ECC_TYPE,
      0u,
      NULL },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_DATARAM_SPRAM_1_ECC_SVBUS_RAM_ID,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_DATARAM_SPRAM_1_ECC_SVBUS_INJECT_TYPE,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_DATARAM_SPRAM_1_ECC_SVBUS_ECC_TYPE,
      0u,
      NULL },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_DATARAM_SPRAM_2_ECC_SVBUS_RAM_ID,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_DATARAM_SPRAM_2_ECC_SVBUS_INJECT_TYPE,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_DATARAM_SPRAM_2_ECC_SVBUS_ECC_TYPE,
      0u,
      NULL },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_DATARAM_SPRAM_3_ECC_SVBUS_RAM_ID,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_DATARAM_SPRAM_3_ECC_SVBUS_INJECT_TYPE,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_DATARAM_SPRAM_3_ECC_SVBUS_ECC_TYPE,
      0u,
      NULL },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_DATARAM_SPRAM_4_ECC_SVBUS_RAM_ID,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_DATARAM_SPRAM_4_ECC_SVBUS_INJECT_TYPE,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_DATARAM_SPRAM_4_ECC_SVBUS_ECC_TYPE,
      0u,
      NULL },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_DATARAM_SPRAM_5_ECC_SVBUS_RAM_ID,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_DATARAM_SPRAM_5_ECC_SVBUS_INJECT_TYPE,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_DATARAM_SPRAM_5_ECC_SVBUS_ECC_TYPE,
      0u,
      NULL },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_DATARAM_SPRAM_6_ECC_SVBUS_RAM_ID,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_DATARAM_SPRAM_6_ECC_SVBUS_INJECT_TYPE,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_DATARAM_SPRAM_6_ECC_SVBUS_ECC_TYPE,
      0u,
      NULL },
    { SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_DATARAM_SPRAM_7_ECC_SVBUS_RAM_ID,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_DATARAM_SPRAM_7_ECC_SVBUS_INJECT_TYPE,
      SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_A53_DUAL_U_L2_DATARAM_SPRAM_7_ECC_SVBUS_ECC_TYPE,
      0u,
      NULL },
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for each memory subtype in SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR
 * -------------------------------------------------------------------------------------
 */
static const SDL_RAMIdEntry_t SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_RamIdTable[SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_NUM_RAMS] =
{
    { SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_DRAM0_ECC_RAM_ID,
      SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_DRAM0_ECC_INJECT_TYPE,
      SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_DRAM0_ECC_ECC_TYPE,
      0u,
      NULL },
    { SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_DRAM1_ECC_RAM_ID,
      SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_DRAM1_ECC_INJECT_TYPE,
      SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_DRAM1_ECC_ECC_TYPE,
      0u,
      NULL },
    { SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP0_IRAM_ECC_RAM_ID,
      SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP0_IRAM_ECC_INJECT_TYPE,
      SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP0_IRAM_ECC_ECC_TYPE,
      0u,
      NULL },
    { SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP1_IRAM_ECC_RAM_ID,
      SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP1_IRAM_ECC_INJECT_TYPE,
      SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP1_IRAM_ECC_ECC_TYPE,
      0u,
      NULL },
    { SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_RAM_ECC_RAM_ID,
      SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_RAM_ECC_INJECT_TYPE,
      SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_RAM_ECC_ECC_TYPE,
      0u,
      NULL },
    { SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_RTU0_PDSP_IRAM_ECC_RAM_ID,
      SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_RTU0_PDSP_IRAM_ECC_INJECT_TYPE,
      SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_RTU0_PDSP_IRAM_ECC_ECC_TYPE,
      0u,
      NULL },
    { SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_RTU1_PDSP_IRAM_ECC_RAM_ID,
      SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_RTU1_PDSP_IRAM_ECC_INJECT_TYPE,
      SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_RTU1_PDSP_IRAM_ECC_ECC_TYPE,
      0u,
      NULL },
    { SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP_TX0_IRAM_ECC_RAM_ID,
      SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP_TX0_IRAM_ECC_INJECT_TYPE,
      SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP_TX0_IRAM_ECC_ECC_TYPE,
      0u,
      NULL },
    { SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP_TX1_IRAM_ECC_RAM_ID,
      SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP_TX1_IRAM_ECC_INJECT_TYPE,
      SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP_TX1_IRAM_ECC_ECC_TYPE,
      0u,
      NULL },
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for each memory subtype in SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR
 * -------------------------------------------------------------------------------------
 */
static const SDL_RAMIdEntry_t SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_RamIdTable[SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_NUM_RAMS] =
{
    { SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_DRAM0_ECC_RAM_ID,
      SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_DRAM0_ECC_INJECT_TYPE,
      SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_DRAM0_ECC_ECC_TYPE,
      0u,
      NULL },
    { SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_DRAM1_ECC_RAM_ID,
      SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_DRAM1_ECC_INJECT_TYPE,
      SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_DRAM1_ECC_ECC_TYPE,
      0u,
      NULL },
    { SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP0_IRAM_ECC_RAM_ID,
      SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP0_IRAM_ECC_INJECT_TYPE,
      SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP0_IRAM_ECC_ECC_TYPE,
      0u,
      NULL },
    { SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP1_IRAM_ECC_RAM_ID,
      SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP1_IRAM_ECC_INJECT_TYPE,
      SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP1_IRAM_ECC_ECC_TYPE,
      0u,
      NULL },
    { SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_RAM_ECC_RAM_ID,
      SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_RAM_ECC_INJECT_TYPE,
      SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_RAM_ECC_ECC_TYPE,
      0u,
      NULL },
    { SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_RTU0_PDSP_IRAM_ECC_RAM_ID,
      SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_RTU0_PDSP_IRAM_ECC_INJECT_TYPE,
      SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_RTU0_PDSP_IRAM_ECC_ECC_TYPE,
      0u,
      NULL },
    { SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_RTU1_PDSP_IRAM_ECC_RAM_ID,
      SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_RTU1_PDSP_IRAM_ECC_INJECT_TYPE,
      SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_RTU1_PDSP_IRAM_ECC_ECC_TYPE,
      0u,
      NULL },
    { SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP_TX0_IRAM_ECC_RAM_ID,
      SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP_TX0_IRAM_ECC_INJECT_TYPE,
      SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP_TX0_IRAM_ECC_ECC_TYPE,
      0u,
      NULL },
    { SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP_TX1_IRAM_ECC_RAM_ID,
      SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP_TX1_IRAM_ECC_INJECT_TYPE,
      SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_ICSS_G_CORE_PR1_PDSP_TX1_IRAM_ECC_ECC_TYPE,
      0u,
      NULL },
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for each memory subtype in SDL_DMASS0_DMSS_AM64_ECCAGGR
 * -------------------------------------------------------------------------------------
 */
static const SDL_RAMIdEntry_t SDL_DMASS0_DMSS_AM64_ECCAGGR_RamIdTable[SDL_DMASS0_DMSS_AM64_ECCAGGR_NUM_RAMS] =
{
    { SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_PKTDMA_CFG_CONFIG_RAM_ID,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_PKTDMA_CFG_CONFIG_INJECT_TYPE,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_PKTDMA_CFG_CONFIG_ECC_TYPE,
      0u,
      NULL },
    { SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_PKTDMA_CFG_STATE_RAM_ID,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_PKTDMA_CFG_STATE_INJECT_TYPE,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_PKTDMA_CFG_STATE_ECC_TYPE,
      0u,
      NULL },
    { SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_PKTDMA_TPCFIFO_F0_RAM_ID,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_PKTDMA_TPCFIFO_F0_INJECT_TYPE,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_PKTDMA_TPCFIFO_F0_ECC_TYPE,
      0u,
      NULL },
    { SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_PKTDMA_TPCFIFO_F1_RAM_ID,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_PKTDMA_TPCFIFO_F1_INJECT_TYPE,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_PKTDMA_TPCFIFO_F1_ECC_TYPE,
      0u,
      NULL },
    { SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_PKTDMA_RPCFIFO_F0_RAM_ID,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_PKTDMA_RPCFIFO_F0_INJECT_TYPE,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_PKTDMA_RPCFIFO_F0_ECC_TYPE,
      0u,
      NULL },
    { SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_PKTDMA_RPCFIFO_F1_RAM_ID,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_PKTDMA_RPCFIFO_F1_INJECT_TYPE,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_PKTDMA_RPCFIFO_F1_ECC_TYPE,
      0u,
      NULL },
    { SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_PKTDMA_RPCFIFO_WC_RAM_ID,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_PKTDMA_RPCFIFO_WC_INJECT_TYPE,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_PKTDMA_RPCFIFO_WC_ECC_TYPE,
      0u,
      NULL },
    { SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_PKTDMA_STATS_STST0_RAM_ID,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_PKTDMA_STATS_STST0_INJECT_TYPE,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_PKTDMA_STATS_STST0_ECC_TYPE,
      0u,
      NULL },
    { SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_PKTDMA_STATS_STSR0_RAM_ID,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_PKTDMA_STATS_STSR0_INJECT_TYPE,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_PKTDMA_STATS_STSR0_ECC_TYPE,
      0u,
      NULL },
    { SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_PKTDMA_RINGOCC_CNTR_RAM_ID,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_PKTDMA_RINGOCC_CNTR_INJECT_TYPE,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_PKTDMA_RINGOCC_CNTR_ECC_TYPE,
      0u,
      NULL },
    { SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_BCDMA_CFG_CONFIG_RAM_ID,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_BCDMA_CFG_CONFIG_INJECT_TYPE,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_BCDMA_CFG_CONFIG_ECC_TYPE,
      0u,
      NULL },
    { SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_BCDMA_CFG_STATE_RAM_ID,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_BCDMA_CFG_STATE_INJECT_TYPE,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_BCDMA_CFG_STATE_ECC_TYPE,
      0u,
      NULL },
    { SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_BCDMA_PCFIFO_DFIFO_F0_RAM_ID,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_BCDMA_PCFIFO_DFIFO_F0_INJECT_TYPE,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_BCDMA_PCFIFO_DFIFO_F0_ECC_TYPE,
      0u,
      NULL },
    { SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_BCDMA_PCFIFO_DFIFO_F1_RAM_ID,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_BCDMA_PCFIFO_DFIFO_F1_INJECT_TYPE,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_BCDMA_PCFIFO_DFIFO_F1_ECC_TYPE,
      0u,
      NULL },
    { SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_BCDMA_TPCFIFO_F0_RAM_ID,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_BCDMA_TPCFIFO_F0_INJECT_TYPE,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_BCDMA_TPCFIFO_F0_ECC_TYPE,
      0u,
      NULL },
    { SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_BCDMA_TPCFIFO_F1_RAM_ID,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_BCDMA_TPCFIFO_F1_INJECT_TYPE,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_BCDMA_TPCFIFO_F1_ECC_TYPE,
      0u,
      NULL },
    { SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_BCDMA_RPCFIFO_F0_RAM_ID,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_BCDMA_RPCFIFO_F0_INJECT_TYPE,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_BCDMA_RPCFIFO_F0_ECC_TYPE,
      0u,
      NULL },
    { SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_BCDMA_RPCFIFO_F1_RAM_ID,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_BCDMA_RPCFIFO_F1_INJECT_TYPE,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_BCDMA_RPCFIFO_F1_ECC_TYPE,
      0u,
      NULL },
    { SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_BCDMA_RPCFIFO_WC_RAM_ID,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_BCDMA_RPCFIFO_WC_INJECT_TYPE,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_BCDMA_RPCFIFO_WC_ECC_TYPE,
      0u,
      NULL },
    { SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_BCDMA_STATS_STST0_RAM_ID,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_BCDMA_STATS_STST0_INJECT_TYPE,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_BCDMA_STATS_STST0_ECC_TYPE,
      0u,
      NULL },
    { SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_BCDMA_STATS_STSR0_RAM_ID,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_BCDMA_STATS_STSR0_INJECT_TYPE,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_BCDMA_STATS_STSR0_ECC_TYPE,
      0u,
      NULL },
    { SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_BCDMA_RINGOCC_CNTR_RAM_ID,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_BCDMA_RINGOCC_CNTR_INJECT_TYPE,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_BCDMA_RINGOCC_CNTR_ECC_TYPE,
      0u,
      NULL },
    { SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_INTAGGR_STATREG_SR_SPRAM_184X128_SWW_SR_RAM_ID,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_INTAGGR_STATREG_SR_SPRAM_184X128_SWW_SR_INJECT_TYPE,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_INTAGGR_STATREG_SR_SPRAM_184X128_SWW_SR_ECC_TYPE,
      0u,
      NULL },
    { SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_INTAGGR_COMMON_IM_TPRAM_2250X34_SWW_SR_RAM_ID,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_INTAGGR_COMMON_IM_TPRAM_2250X34_SWW_SR_INJECT_TYPE,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_INTAGGR_COMMON_IM_TPRAM_2250X34_SWW_SR_ECC_TYPE,
      0u,
      NULL },
    { SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_IPCSS_RINGACC_STRAM_RAM_ID,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_IPCSS_RINGACC_STRAM_INJECT_TYPE,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_IPCSS_RINGACC_STRAM_ECC_TYPE,
      0u,
      NULL },
    { SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_IPCSS_SEC_PROXY_BUF_STRAM_RAM_ID,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_IPCSS_SEC_PROXY_BUF_STRAM_INJECT_TYPE,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_IPCSS_SEC_PROXY_BUF_STRAM_ECC_TYPE,
      0u,
      NULL },
    { SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_IPCSS_SEC_PROXY_BUF_BUFRAM_RAM_ID,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_IPCSS_SEC_PROXY_BUF_BUFRAM_INJECT_TYPE,
      SDL_DMASS0_DMSS_AM64_ECCAGGR_DMSS_AM64_IPCSS_SEC_PROXY_BUF_BUFRAM_ECC_TYPE,
      0u,
      NULL },
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for each memory subtype in SDL_MSRAM_256K2_MSRAM32KX64E_ECC_AGGR
 * -------------------------------------------------------------------------------------
 */
static const SDL_RAMIdEntry_t SDL_MSRAM_256K2_MSRAM32KX64E_ECC_AGGR_RamIdTable[SDL_MSRAM_256K2_MSRAM32KX64E_ECC_AGGR_NUM_RAMS] =
{
    { SDL_MSRAM_256K2_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_RAM_ID,
      SDL_MSRAM_256K2_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_INJECT_TYPE,
      SDL_MSRAM_256K2_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_ECC_TYPE,
      0u,
      NULL },
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for each memory subtype in SDL_FSS0_FSS_UL_OSPI0_OSPI_WRAP_ECC_AGGR
 * -------------------------------------------------------------------------------------
 */
static const SDL_RAMIdEntry_t SDL_FSS0_FSS_UL_OSPI0_OSPI_WRAP_ECC_AGGR_RamIdTable[SDL_FSS0_FSS_UL_OSPI0_OSPI_WRAP_ECC_AGGR_NUM_RAMS] =
{
    { SDL_FSS0_FSS_UL_OSPI0_OSPI_WRAP_ECC_AGGR_OSPI_OSPI_WRAP_SRAM_RAM_ID,
      SDL_FSS0_FSS_UL_OSPI0_OSPI_WRAP_ECC_AGGR_OSPI_OSPI_WRAP_SRAM_INJECT_TYPE,
      SDL_FSS0_FSS_UL_OSPI0_OSPI_WRAP_ECC_AGGR_OSPI_OSPI_WRAP_SRAM_ECC_TYPE,
      0u,
      NULL },
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for each memory subtype in SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR
 * -------------------------------------------------------------------------------------
 */
static const SDL_RAMIdEntry_t SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_RamIdTable[SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_NUM_RAMS] =
{
    { SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_ALE_RAM_RAM_ID,
      SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_ALE_RAM_INJECT_TYPE,
      SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_ALE_RAM_ECC_TYPE,
      0u,
      NULL },
    { SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_P0_RX_FIFO_RAM_ID,
      SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_P0_RX_FIFO_INJECT_TYPE,
      SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_P0_RX_FIFO_ECC_TYPE,
      0u,
      NULL },
    { SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_P0_TX_FIFO_RAM_ID,
      SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_P0_TX_FIFO_INJECT_TYPE,
      SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_P0_TX_FIFO_ECC_TYPE,
      0u,
      NULL },
    { SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_P1_RX_FIFO_RAM_ID,
      SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_P1_RX_FIFO_INJECT_TYPE,
      SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_P1_RX_FIFO_ECC_TYPE,
      0u,
      NULL },
    { SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_P1_TX_FIFO_RAM_ID,
      SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_P1_TX_FIFO_INJECT_TYPE,
      SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_P1_TX_FIFO_ECC_TYPE,
      0u,
      NULL },
    { SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_P2_RX_FIFO_RAM_ID,
      SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_P2_RX_FIFO_INJECT_TYPE,
      SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_P2_RX_FIFO_ECC_TYPE,
      0u,
      NULL },
    { SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_P2_TX_FIFO_RAM_ID,
      SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_P2_TX_FIFO_INJECT_TYPE,
      SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_P2_TX_FIFO_ECC_TYPE,
      0u,
      NULL },
    { SDL_ECC_RAMID_INVALID,
      0u,
      0u,
      0u,
      NULL },
    { SDL_ECC_RAMID_INVALID,
      0u,
      0u,
      0u,
      NULL },
    { SDL_ECC_RAMID_INVALID,
      0u,
      0u,
      0u,
      NULL },
    { SDL_ECC_RAMID_INVALID,
      0u,
      0u,
      0u,
      NULL },
    { SDL_ECC_RAMID_INVALID,
      0u,
      0u,
      0u,
      NULL },
    { SDL_ECC_RAMID_INVALID,
      0u,
      0u,
      0u,
      NULL },
    { SDL_ECC_RAMID_INVALID,
      0u,
      0u,
      0u,
      NULL },
    { SDL_ECC_RAMID_INVALID,
      0u,
      0u,
      0u,
      NULL },
    { SDL_ECC_RAMID_INVALID,
      0u,
      0u,
      0u,
      NULL },
    { SDL_ECC_RAMID_INVALID,
      0u,
      0u,
      0u,
      NULL },
    { SDL_ECC_RAMID_INVALID,
      0u,
      0u,
      0u,
      NULL },
    { SDL_ECC_RAMID_INVALID,
      0u,
      0u,
      0u,
      NULL },
    { SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_EST_RAM_RAM_ID,
      SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_EST_RAM_INJECT_TYPE,
      SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_EST_RAM_ECC_TYPE,
      0u,
      NULL },
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for each memory subtype in SDL_ADC0_ADC12_CORE_FIFO_RAM_ECC_AGGR
 * -------------------------------------------------------------------------------------
 */
static const SDL_RAMIdEntry_t SDL_ADC0_ADC12_CORE_FIFO_RAM_ECC_AGGR_RamIdTable[SDL_ADC0_ADC12_CORE_FIFO_RAM_ECC_AGGR_NUM_RAMS] =
{
    { SDL_ADC0_ADC12_CORE_FIFO_RAM_ECC_AGGR_ADC12_CORE_FIFO_RAM_RAM0_TPRAM_ECC_RAM_ID,
      SDL_ADC0_ADC12_CORE_FIFO_RAM_ECC_AGGR_ADC12_CORE_FIFO_RAM_RAM0_TPRAM_ECC_INJECT_TYPE,
      SDL_ADC0_ADC12_CORE_FIFO_RAM_ECC_AGGR_ADC12_CORE_FIFO_RAM_RAM0_TPRAM_ECC_ECC_TYPE,
      0u,
      NULL },
    { SDL_ADC0_ADC12_CORE_FIFO_RAM_ECC_AGGR_ADC12_CORE_FIFO_RAM_RAM1_TPRAM_ECC_RAM_ID,
      SDL_ADC0_ADC12_CORE_FIFO_RAM_ECC_AGGR_ADC12_CORE_FIFO_RAM_RAM1_TPRAM_ECC_INJECT_TYPE,
      SDL_ADC0_ADC12_CORE_FIFO_RAM_ECC_AGGR_ADC12_CORE_FIFO_RAM_RAM1_TPRAM_ECC_ECC_TYPE,
      0u,
      NULL },
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for each memory subtype in SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_RXMEM
 * -------------------------------------------------------------------------------------
 */
static const SDL_RAMIdEntry_t SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_RXMEM_RamIdTable[SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_RXMEM_NUM_RAMS] =
{
    { SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_RXMEM_EMMCSD4SS_SDHC_WRAP_RXMEM_RAM_ID,
      SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_RXMEM_EMMCSD4SS_SDHC_WRAP_RXMEM_INJECT_TYPE,
      SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_RXMEM_EMMCSD4SS_SDHC_WRAP_RXMEM_ECC_TYPE,
      0u,
      NULL },
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for each memory subtype in SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_TXMEM
 * -------------------------------------------------------------------------------------
 */
static const SDL_RAMIdEntry_t SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_TXMEM_RamIdTable[SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_TXMEM_NUM_RAMS] =
{
    { SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_TXMEM_EMMCSD4SS_SDHC_WRAP_TXMEM_RAM_ID,
      SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_TXMEM_EMMCSD4SS_SDHC_WRAP_TXMEM_INJECT_TYPE,
      SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_TXMEM_EMMCSD4SS_SDHC_WRAP_TXMEM_ECC_TYPE,
      0u,
      NULL },
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for each memory subtype in SDL_GICSS0_GIC500SS_1_2_ECC_AGGR
 * -------------------------------------------------------------------------------------
 */
static const SDL_RAMIdEntry_t SDL_GICSS0_GIC500SS_1_2_ECC_AGGR_RamIdTable[SDL_GICSS0_GIC500SS_1_2_ECC_AGGR_NUM_RAMS] =
{
    { SDL_GICSS0_GIC500SS_1_2_ECC_AGGR_ICB_RAMECC_RAM_ID,
      SDL_GICSS0_GIC500SS_1_2_ECC_AGGR_ICB_RAMECC_INJECT_TYPE,
      SDL_GICSS0_GIC500SS_1_2_ECC_AGGR_ICB_RAMECC_ECC_TYPE,
      0u,
      NULL },
    { SDL_GICSS0_GIC500SS_1_2_ECC_AGGR_ITE_RAMECC_RAM_ID,
      SDL_GICSS0_GIC500SS_1_2_ECC_AGGR_ITE_RAMECC_INJECT_TYPE,
      SDL_GICSS0_GIC500SS_1_2_ECC_AGGR_ITE_RAMECC_ECC_TYPE,
      0u,
      NULL },
    { SDL_GICSS0_GIC500SS_1_2_ECC_AGGR_LPI_RAMECC_RAM_ID,
      SDL_GICSS0_GIC500SS_1_2_ECC_AGGR_LPI_RAMECC_INJECT_TYPE,
      SDL_GICSS0_GIC500SS_1_2_ECC_AGGR_LPI_RAMECC_ECC_TYPE,
      0u,
      NULL },
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for each memory subtype in SDL_PCIE0_PCIE_G2X1_64_CORE_AXI_ECC_AGGR
 * -------------------------------------------------------------------------------------
 */
static const SDL_RAMIdEntry_t SDL_PCIE0_PCIE_G2X1_64_CORE_AXI_ECC_AGGR_RamIdTable[SDL_PCIE0_PCIE_G2X1_64_CORE_AXI_ECC_AGGR_NUM_RAMS] =
{
    { SDL_PCIE0_PCIE_G2X1_64_CORE_AXI_ECC_AGGR_PCIE_G2X1_64_CORE_DBN_WRAP_RAMS_AXIMFIFO_RAM_ID,
      SDL_PCIE0_PCIE_G2X1_64_CORE_AXI_ECC_AGGR_PCIE_G2X1_64_CORE_DBN_WRAP_RAMS_AXIMFIFO_INJECT_TYPE,
      SDL_PCIE0_PCIE_G2X1_64_CORE_AXI_ECC_AGGR_PCIE_G2X1_64_CORE_DBN_WRAP_RAMS_AXIMFIFO_ECC_TYPE,
      0u,
      NULL },
    { SDL_PCIE0_PCIE_G2X1_64_CORE_AXI_ECC_AGGR_PCIE_G2X1_64_CORE_DBN_WRAP_RAMS_AXISFIFO_RAM_ID,
      SDL_PCIE0_PCIE_G2X1_64_CORE_AXI_ECC_AGGR_PCIE_G2X1_64_CORE_DBN_WRAP_RAMS_AXISFIFO_INJECT_TYPE,
      SDL_PCIE0_PCIE_G2X1_64_CORE_AXI_ECC_AGGR_PCIE_G2X1_64_CORE_DBN_WRAP_RAMS_AXISFIFO_ECC_TYPE,
      0u,
      NULL },
    { SDL_PCIE0_PCIE_G2X1_64_CORE_AXI_ECC_AGGR_PCIE_G2X1_64_CORE_DBN_WRAP_RAMS_DIBRAM_RAM_ID,
      SDL_PCIE0_PCIE_G2X1_64_CORE_AXI_ECC_AGGR_PCIE_G2X1_64_CORE_DBN_WRAP_RAMS_DIBRAM_INJECT_TYPE,
      SDL_PCIE0_PCIE_G2X1_64_CORE_AXI_ECC_AGGR_PCIE_G2X1_64_CORE_DBN_WRAP_RAMS_DIBRAM_ECC_TYPE,
      0u,
      NULL },
    { SDL_PCIE0_PCIE_G2X1_64_CORE_AXI_ECC_AGGR_PCIE_G2X1_64_CORE_AXI2VBUSM_MST_KSBUS_AXI2VBUSM_R_RDATA_BUFFER_RAM_ID,
      SDL_PCIE0_PCIE_G2X1_64_CORE_AXI_ECC_AGGR_PCIE_G2X1_64_CORE_AXI2VBUSM_MST_KSBUS_AXI2VBUSM_R_RDATA_BUFFER_INJECT_TYPE,
      SDL_PCIE0_PCIE_G2X1_64_CORE_AXI_ECC_AGGR_PCIE_G2X1_64_CORE_AXI2VBUSM_MST_KSBUS_AXI2VBUSM_R_RDATA_BUFFER_ECC_TYPE,
      0u,
      NULL },
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for each memory subtype in SDL_PCIE0_PCIE_G2X1_64_CORE_CORE_ECC_AGGR
 * -------------------------------------------------------------------------------------
 */
static const SDL_RAMIdEntry_t SDL_PCIE0_PCIE_G2X1_64_CORE_CORE_ECC_AGGR_RamIdTable[SDL_PCIE0_PCIE_G2X1_64_CORE_CORE_ECC_AGGR_NUM_RAMS] =
{
    { SDL_PCIE0_PCIE_G2X1_64_CORE_CORE_ECC_AGGR_PCIE_G2X1_64_CORE_DBN_WRAP_RAMS_PNPFIFO_RAM_ID,
      SDL_PCIE0_PCIE_G2X1_64_CORE_CORE_ECC_AGGR_PCIE_G2X1_64_CORE_DBN_WRAP_RAMS_PNPFIFO_INJECT_TYPE,
      SDL_PCIE0_PCIE_G2X1_64_CORE_CORE_ECC_AGGR_PCIE_G2X1_64_CORE_DBN_WRAP_RAMS_PNPFIFO_ECC_TYPE,
      0u,
      NULL },
    { SDL_PCIE0_PCIE_G2X1_64_CORE_CORE_ECC_AGGR_PCIE_G2X1_64_CORE_DBN_WRAP_RAMS_RXCPLFIFO_RAM_ID,
      SDL_PCIE0_PCIE_G2X1_64_CORE_CORE_ECC_AGGR_PCIE_G2X1_64_CORE_DBN_WRAP_RAMS_RXCPLFIFO_INJECT_TYPE,
      SDL_PCIE0_PCIE_G2X1_64_CORE_CORE_ECC_AGGR_PCIE_G2X1_64_CORE_DBN_WRAP_RAMS_RXCPLFIFO_ECC_TYPE,
      0u,
      NULL },
    { SDL_PCIE0_PCIE_G2X1_64_CORE_CORE_ECC_AGGR_PCIE_G2X1_64_CORE_DBN_WRAP_RAMS_RPLYBUF_RAM_ID,
      SDL_PCIE0_PCIE_G2X1_64_CORE_CORE_ECC_AGGR_PCIE_G2X1_64_CORE_DBN_WRAP_RAMS_RPLYBUF_INJECT_TYPE,
      SDL_PCIE0_PCIE_G2X1_64_CORE_CORE_ECC_AGGR_PCIE_G2X1_64_CORE_DBN_WRAP_RAMS_RPLYBUF_ECC_TYPE,
      0u,
      NULL },
    { SDL_PCIE0_PCIE_G2X1_64_CORE_CORE_ECC_AGGR_PCIE_G2X1_64_CORE_DBN_WRAP_RAMS_AXISRODR_RAM_ID,
      SDL_PCIE0_PCIE_G2X1_64_CORE_CORE_ECC_AGGR_PCIE_G2X1_64_CORE_DBN_WRAP_RAMS_AXISRODR_INJECT_TYPE,
      SDL_PCIE0_PCIE_G2X1_64_CORE_CORE_ECC_AGGR_PCIE_G2X1_64_CORE_DBN_WRAP_RAMS_AXISRODR_ECC_TYPE,
      0u,
      NULL },
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for each memory subtype in SDL_VTM0_K3VTM_N16FFC_ECCAGGR
 * -------------------------------------------------------------------------------------
 */
static const SDL_RAMIdEntry_t SDL_VTM0_K3VTM_N16FFC_ECCAGGR_RamIdTable[SDL_VTM0_K3VTM_N16FFC_ECCAGGR_NUM_RAMS] =
{
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_ECCAGGR_EDC_CTRL_RAM_ID,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_ECCAGGR_EDC_CTRL_INJECT_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_ECCAGGR_EDC_CTRL_ECC_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_ECCAGGR_EDC_CTRL_MAX_NUM_CHECKERS,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_ECCAGGR_EDC_CTRL_groupEntries },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_RAM_ID,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_INJECT_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_ECC_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_MAX_NUM_CHECKERS,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_MMR_EDC_CTRL_0_groupEntries },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_VBUSP_P2P_BRIDGE_EDC_CTRL_0_RAM_ID,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_VBUSP_P2P_BRIDGE_EDC_CTRL_0_INJECT_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_VBUSP_P2P_BRIDGE_EDC_CTRL_0_ECC_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_VBUSP_P2P_BRIDGE_EDC_CTRL_0_MAX_NUM_CHECKERS,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_VBUSP_P2P_BRIDGE_EDC_CTRL_0_groupEntries },
    { SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_RAM_ID,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_INJECT_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_ECC_TYPE,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_MAX_NUM_CHECKERS,
      SDL_VTM0_K3VTM_N16FFC_ECCAGGR_K3VTM_N16FFC_CFG_CBASS_CFG_SCR_SCR_EDC_CTRL_0_groupEntries },
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for each memory subtype in SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR
 * -------------------------------------------------------------------------------------
 */
static const SDL_RAMIdEntry_t SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_RamIdTable[SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_NUM_RAMS] =
{
    { SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_SA2_UL_PKTRAM0_ECC_RAM_ID,
      SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_SA2_UL_PKTRAM0_ECC_INJECT_TYPE,
      SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_SA2_UL_PKTRAM0_ECC_ECC_TYPE,
      0u,
      NULL },
    { SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_SA2_UL_PKTRAM1_ECC_RAM_ID,
      SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_SA2_UL_PKTRAM1_ECC_INJECT_TYPE,
      SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_SA2_UL_PKTRAM1_ECC_ECC_TYPE,
      0u,
      NULL },
    { SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_SA2_UL_PKA_PROG_RAM_ECC_RAM_ID,
      SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_SA2_UL_PKA_PROG_RAM_ECC_INJECT_TYPE,
      SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_SA2_UL_PKA_PROG_RAM_ECC_ECC_TYPE,
      0u,
      NULL },
    { SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_SA2_UL_ENCR_CTXRAM_BANK01_ECC_RAM_ID,
      SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_SA2_UL_ENCR_CTXRAM_BANK01_ECC_INJECT_TYPE,
      SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_SA2_UL_ENCR_CTXRAM_BANK01_ECC_ECC_TYPE,
      0u,
      NULL },
    { SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_SA2_UL_ENCR_CTXRAM_BANK23_ECC_RAM_ID,
      SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_SA2_UL_ENCR_CTXRAM_BANK23_ECC_INJECT_TYPE,
      SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_SA2_UL_ENCR_CTXRAM_BANK23_ECC_ECC_TYPE,
      0u,
      NULL },
    { SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_SA2_UL_ENCR_CTXRAM_BANK4_ECC_RAM_ID,
      SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_SA2_UL_ENCR_CTXRAM_BANK4_ECC_INJECT_TYPE,
      SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_SA2_UL_ENCR_CTXRAM_BANK4_ECC_ECC_TYPE,
      0u,
      NULL },
    { SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_SA2_UL_AUTH_CTXRAM_BANK01_ECC_RAM_ID,
      SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_SA2_UL_AUTH_CTXRAM_BANK01_ECC_INJECT_TYPE,
      SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_SA2_UL_AUTH_CTXRAM_BANK01_ECC_ECC_TYPE,
      0u,
      NULL },
    { SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_SA2_UL_AUTH_CTXRAM_BANK23_ECC_RAM_ID,
      SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_SA2_UL_AUTH_CTXRAM_BANK23_ECC_INJECT_TYPE,
      SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_SA2_UL_AUTH_CTXRAM_BANK23_ECC_ECC_TYPE,
      0u,
      NULL },
    { SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_SA2_UL_AUTH_CTXRAM_BANK45_ECC_RAM_ID,
      SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_SA2_UL_AUTH_CTXRAM_BANK45_ECC_INJECT_TYPE,
      SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_SA2_UL_AUTH_CTXRAM_BANK45_ECC_ECC_TYPE,
      0u,
      NULL },
    { SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_SA2_UL_AUTH_CTXRAM_BANK67_ECC_RAM_ID,
      SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_SA2_UL_AUTH_CTXRAM_BANK67_ECC_INJECT_TYPE,
      SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_SA2_UL_AUTH_CTXRAM_BANK67_ECC_ECC_TYPE,
      0u,
      NULL },
    { SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_SA2_UL_AUTH_CTXRAM_BANK89_ECC_RAM_ID,
      SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_SA2_UL_AUTH_CTXRAM_BANK89_ECC_INJECT_TYPE,
      SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_SA2_UL_AUTH_CTXRAM_BANK89_ECC_ECC_TYPE,
      0u,
      NULL },
    { SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_SA2_UL_AUTH_CTXRAM_BANK10_ECC_RAM_ID,
      SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_SA2_UL_AUTH_CTXRAM_BANK10_ECC_INJECT_TYPE,
      SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_SA2_UL_AUTH_CTXRAM_BANK10_ECC_ECC_TYPE,
      0u,
      NULL },
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for each memory subtype in SDL_PDMA1_PDMA_AM64_MAIN1_ECCAGGR
 * -------------------------------------------------------------------------------------
 */
static const SDL_RAMIdEntry_t SDL_PDMA1_PDMA_AM64_MAIN1_ECCAGGR_RamIdTable[SDL_PDMA1_PDMA_AM64_MAIN1_ECCAGGR_NUM_RAMS] =
{
    { SDL_PDMA1_PDMA_AM64_MAIN1_ECCAGGR_PDMA_AM64_MAIN1_PDMA_CORE_TF0_F0_TPRAM_60X128_SBW_SR_RAM_ID,
      SDL_PDMA1_PDMA_AM64_MAIN1_ECCAGGR_PDMA_AM64_MAIN1_PDMA_CORE_TF0_F0_TPRAM_60X128_SBW_SR_INJECT_TYPE,
      SDL_PDMA1_PDMA_AM64_MAIN1_ECCAGGR_PDMA_AM64_MAIN1_PDMA_CORE_TF0_F0_TPRAM_60X128_SBW_SR_ECC_TYPE,
      0u,
      NULL },
    { SDL_PDMA1_PDMA_AM64_MAIN1_ECCAGGR_PDMA_AM64_MAIN1_PDMA_CORE_TF0_F1_TPRAM_60X128_SBW_SR_RAM_ID,
      SDL_PDMA1_PDMA_AM64_MAIN1_ECCAGGR_PDMA_AM64_MAIN1_PDMA_CORE_TF0_F1_TPRAM_60X128_SBW_SR_INJECT_TYPE,
      SDL_PDMA1_PDMA_AM64_MAIN1_ECCAGGR_PDMA_AM64_MAIN1_PDMA_CORE_TF0_F1_TPRAM_60X128_SBW_SR_ECC_TYPE,
      0u,
      NULL },
    { SDL_PDMA1_PDMA_AM64_MAIN1_ECCAGGR_PDMA_AM64_MAIN1_PDMA_CORE_RF0_F0_TPRAM_68X144_SBW_SR_RAM_ID,
      SDL_PDMA1_PDMA_AM64_MAIN1_ECCAGGR_PDMA_AM64_MAIN1_PDMA_CORE_RF0_F0_TPRAM_68X144_SBW_SR_INJECT_TYPE,
      SDL_PDMA1_PDMA_AM64_MAIN1_ECCAGGR_PDMA_AM64_MAIN1_PDMA_CORE_RF0_F0_TPRAM_68X144_SBW_SR_ECC_TYPE,
      0u,
      NULL },
    { SDL_PDMA1_PDMA_AM64_MAIN1_ECCAGGR_PDMA_AM64_MAIN1_PDMA_CORE_RF0_F1_TPRAM_68X144_SBW_SR_RAM_ID,
      SDL_PDMA1_PDMA_AM64_MAIN1_ECCAGGR_PDMA_AM64_MAIN1_PDMA_CORE_RF0_F1_TPRAM_68X144_SBW_SR_INJECT_TYPE,
      SDL_PDMA1_PDMA_AM64_MAIN1_ECCAGGR_PDMA_AM64_MAIN1_PDMA_CORE_RF0_F1_TPRAM_68X144_SBW_SR_ECC_TYPE,
      0u,
      NULL },
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for each memory subtype in SDL_USB0_USB3P0SS64_16FFC_USB3P0SS64_CORE_A_ECC_AGGR
 * -------------------------------------------------------------------------------------
 */
static const SDL_RAMIdEntry_t SDL_USB0_USB3P0SS64_16FFC_USB3P0SS64_CORE_A_ECC_AGGR_RamIdTable[SDL_USB0_USB3P0SS64_16FFC_USB3P0SS64_CORE_A_ECC_AGGR_NUM_RAMS] =
{
    { SDL_USB0_USB3P0SS64_16FFC_USB3P0SS64_CORE_A_ECC_AGGR_USB3P0SS64_16FFC_USB3P0SS64_CORE_USB3P0_KSBUS_AXI2VBUSM_KSBUS_AXI2VBUSM_R_RDATA_BUFFER_RAM_ID,
      SDL_USB0_USB3P0SS64_16FFC_USB3P0SS64_CORE_A_ECC_AGGR_USB3P0SS64_16FFC_USB3P0SS64_CORE_USB3P0_KSBUS_AXI2VBUSM_KSBUS_AXI2VBUSM_R_RDATA_BUFFER_INJECT_TYPE,
      SDL_USB0_USB3P0SS64_16FFC_USB3P0SS64_CORE_A_ECC_AGGR_USB3P0SS64_16FFC_USB3P0SS64_CORE_USB3P0_KSBUS_AXI2VBUSM_KSBUS_AXI2VBUSM_R_RDATA_BUFFER_ECC_TYPE,
      0u,
      NULL },
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for each memory subtype in SDL_DMSC0_DMSC_LITE
 * -------------------------------------------------------------------------------------
 */
static const SDL_RAMIdEntry_t SDL_DMSC0_DMSC_LITE_RamIdTable[SDL_DMSC0_DMSC_LITE_NUM_RAMS] =
{
    { SDL_DMSC0_DMSC_LITE_ISRAM1_RAMECC_RAM_ID,
      SDL_DMSC0_DMSC_LITE_ISRAM1_RAMECC_INJECT_TYPE,
      SDL_DMSC0_DMSC_LITE_ISRAM1_RAMECC_ECC_TYPE,
      0u,
      NULL },
    { SDL_DMSC0_DMSC_LITE_ISRAM0_RAMECC_RAM_ID,
      SDL_DMSC0_DMSC_LITE_ISRAM0_RAMECC_INJECT_TYPE,
      SDL_DMSC0_DMSC_LITE_ISRAM0_RAMECC_ECC_TYPE,
      0u,
      NULL },
    { SDL_DMSC0_DMSC_LITE_IM_RAMECC_RAM_ID,
      SDL_DMSC0_DMSC_LITE_IM_RAMECC_INJECT_TYPE,
      SDL_DMSC0_DMSC_LITE_IM_RAMECC_ECC_TYPE,
      0u,
      NULL },
    { SDL_DMSC0_DMSC_LITE_SR_RAMECC_RAM_ID,
      SDL_DMSC0_DMSC_LITE_SR_RAMECC_INJECT_TYPE,
      SDL_DMSC0_DMSC_LITE_SR_RAMECC_ECC_TYPE,
      0u,
      NULL },
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for each memory subtype in SDL_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR
 * -------------------------------------------------------------------------------------
 */
static const SDL_RAMIdEntry_t SDL_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR_RamIdTable[SDL_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR_NUM_RAMS] =
{
    { SDL_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_RAM_ID,
      SDL_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_INJECT_TYPE,
      SDL_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_ECC_TYPE,
      0u,
      NULL },
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for each memory subtype in SDL_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR
 * -------------------------------------------------------------------------------------
 */
static const SDL_RAMIdEntry_t SDL_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR_RamIdTable[SDL_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR_NUM_RAMS] =
{
    { SDL_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_RAM_ID,
      SDL_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_INJECT_TYPE,
      SDL_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_ECC_TYPE,
      0u,
      NULL },
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for each memory subtype in SDL_MSRAM_256K3_MSRAM32KX64E_ECC_AGGR
 * -------------------------------------------------------------------------------------
 */
static const SDL_RAMIdEntry_t SDL_MSRAM_256K3_MSRAM32KX64E_ECC_AGGR_RamIdTable[SDL_MSRAM_256K3_MSRAM32KX64E_ECC_AGGR_NUM_RAMS] =
{
    { SDL_MSRAM_256K3_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_RAM_ID,
      SDL_MSRAM_256K3_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_INJECT_TYPE,
      SDL_MSRAM_256K3_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_ECC_TYPE,
      0u,
      NULL },
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for each memory subtype in SDL_MSRAM_256K5_MSRAM32KX64E_ECC_AGGR
 * -------------------------------------------------------------------------------------
 */
static const SDL_RAMIdEntry_t SDL_MSRAM_256K5_MSRAM32KX64E_ECC_AGGR_RamIdTable[SDL_MSRAM_256K5_MSRAM32KX64E_ECC_AGGR_NUM_RAMS] =
{
    { SDL_MSRAM_256K5_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_RAM_ID,
      SDL_MSRAM_256K5_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_INJECT_TYPE,
      SDL_MSRAM_256K5_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_ECC_TYPE,
      0u,
      NULL },
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for each memory subtype in SDL_MSRAM_256K4_MSRAM32KX64E_ECC_AGGR
 * -------------------------------------------------------------------------------------
 */
static const SDL_RAMIdEntry_t SDL_MSRAM_256K4_MSRAM32KX64E_ECC_AGGR_RamIdTable[SDL_MSRAM_256K4_MSRAM32KX64E_ECC_AGGR_NUM_RAMS] =
{
    { SDL_MSRAM_256K4_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_RAM_ID,
      SDL_MSRAM_256K4_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_INJECT_TYPE,
      SDL_MSRAM_256K4_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_ECC_TYPE,
      0u,
      NULL },
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for each memory subtype in SDL_MSRAM_256K7_MSRAM32KX64E_ECC_AGGR
 * -------------------------------------------------------------------------------------
 */
static const SDL_RAMIdEntry_t SDL_MSRAM_256K7_MSRAM32KX64E_ECC_AGGR_RamIdTable[SDL_MSRAM_256K7_MSRAM32KX64E_ECC_AGGR_NUM_RAMS] =
{
    { SDL_MSRAM_256K7_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_RAM_ID,
      SDL_MSRAM_256K7_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_INJECT_TYPE,
      SDL_MSRAM_256K7_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_ECC_TYPE,
      0u,
      NULL },
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for each memory subtype in SDL_MSRAM_256K6_MSRAM32KX64E_ECC_AGGR
 * -------------------------------------------------------------------------------------
 */
static const SDL_RAMIdEntry_t SDL_MSRAM_256K6_MSRAM32KX64E_ECC_AGGR_RamIdTable[SDL_MSRAM_256K6_MSRAM32KX64E_ECC_AGGR_NUM_RAMS] =
{
    { SDL_MSRAM_256K6_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_RAM_ID,
      SDL_MSRAM_256K6_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_INJECT_TYPE,
      SDL_MSRAM_256K6_MSRAM32KX64E_ECC_AGGR_MSRAM32KX64E_MSRAM0_ECC0_ECC_TYPE,
      0u,
      NULL },
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for each memory subtype in SDL_ECC_AGGR1
 * -------------------------------------------------------------------------------------
 */
static const SDL_RAMIdEntry_t SDL_ECC_AGGR1_RamIdTable[SDL_ECC_AGGR1_NUM_RAMS] =
{
    { SDL_ECC_AGGR1_IMAILBOX8_MAIN_0__RAMECC_RAM_ID,
      SDL_ECC_AGGR1_IMAILBOX8_MAIN_0__RAMECC_INJECT_TYPE,
      SDL_ECC_AGGR1_IMAILBOX8_MAIN_0__RAMECC_ECC_TYPE,
      0u,
      NULL },
    { SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_IK3VTM_N16FFC_MAIN_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_MAIN_0_VBUSP_BRIDGE_BUSECC_RAM_ID,
      SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_IK3VTM_N16FFC_MAIN_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_MAIN_0_VBUSP_BRIDGE_BUSECC_INJECT_TYPE,
      SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_IK3VTM_N16FFC_MAIN_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_MAIN_0_VBUSP_BRIDGE_BUSECC_ECC_TYPE,
      SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_IK3VTM_N16FFC_MAIN_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_MAIN_0_VBUSP_BRIDGE_BUSECC_MAX_NUM_CHECKERS,
      SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_IK3VTM_N16FFC_MAIN_0_VBUSP_P2P_BRIDGE_IK3VTM_N16FFC_MAIN_0_VBUSP_BRIDGE_BUSECC_groupEntries },
    { SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_RAM_ID,
      SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_INJECT_TYPE,
      SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_ECC_TYPE,
      SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_MAX_NUM_CHECKERS,
      SDL_ECC_AGGR1_IAM64_MAIN_INFRA_CBASS_CBASS_MAIN_0_AM64_MAIN_INFRA_CBASS_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_groupEntries },
    { SDL_ECC_AGGR1_IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_RAM_ID,
      SDL_ECC_AGGR1_IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_INJECT_TYPE,
      SDL_ECC_AGGR1_IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_ECC_TYPE,
      SDL_ECC_AGGR1_IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_MAX_NUM_CHECKERS,
      SDL_ECC_AGGR1_IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_DST_BUSECC_groupEntries },
    { SDL_ECC_AGGR1_IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_SRC_BUSECC_RAM_ID,
      SDL_ECC_AGGR1_IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_SRC_BUSECC_INJECT_TYPE,
      SDL_ECC_AGGR1_IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_SRC_BUSECC_ECC_TYPE,
      SDL_ECC_AGGR1_IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_SRC_BUSECC_MAX_NUM_CHECKERS,
      SDL_ECC_AGGR1_IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_P2P_BRIDGE_IAM64_MCU_CBASS_CBASS_MCU_0_CBASS_DMSC_SLV_BRIDGE_SRC_BUSECC_groupEntries },
    { SDL_ECC_AGGR1_IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_RAM_ID,
      SDL_ECC_AGGR1_IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_INJECT_TYPE,
      SDL_ECC_AGGR1_IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_ECC_TYPE,
      SDL_ECC_AGGR1_IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_MAX_NUM_CHECKERS,
      SDL_ECC_AGGR1_IAM64_MAIN_FW_CBASS_MAIN_0_AM64_MAIN_FW_CBASS_MAIN_SYSCLK0_4_CLK_EDC_CTRL_CBASS_INT_MAIN_SYSCLK0_4_BUSECC_groupEntries },
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for each memory subtype in SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR
 * -------------------------------------------------------------------------------------
 */
static const SDL_RAMIdEntry_t SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_RamIdTable[SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_NUM_RAMS] =
{
    { SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_RAM_ID,
      SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_INJECT_TYPE,
      SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_ECC_TYPE,
      0u,
      NULL },
    { SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_RAM_ID,
      SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_INJECT_TYPE,
      SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_ECC_TYPE,
      SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_MAX_NUM_CHECKERS,
      SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries },
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for each memory subtype in SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR
 * -------------------------------------------------------------------------------------
 */
static const SDL_RAMIdEntry_t SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_RamIdTable[SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_NUM_RAMS] =
{
    { SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_RAM_ID,
      SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_INJECT_TYPE,
      SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_MCANSS_MSGMEM_WRAP_MSGMEM_ECC_ECC_TYPE,
      0u,
      NULL },
    { SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_RAM_ID,
      SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_INJECT_TYPE,
      SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_ECC_TYPE,
      SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_MAX_NUM_CHECKERS,
      SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_CTRL_EDC_VBUSS_groupEntries },
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for each memory subtype in SDL_MMCSD0_EMMC8SS_16FFC_ECC_AGGR_TXMEM
 * -------------------------------------------------------------------------------------
 */
static const SDL_RAMIdEntry_t SDL_MMCSD0_EMMC8SS_16FFC_ECC_AGGR_TXMEM_RamIdTable[SDL_MMCSD0_EMMC8SS_16FFC_ECC_AGGR_TXMEM_NUM_RAMS] =
{
    { SDL_MMCSD0_EMMC8SS_16FFC_ECC_AGGR_TXMEM_EMMC8SS_16FFC_SDHC_WRAP_TXMEM_RAM_ID,
      SDL_MMCSD0_EMMC8SS_16FFC_ECC_AGGR_TXMEM_EMMC8SS_16FFC_SDHC_WRAP_TXMEM_INJECT_TYPE,
      SDL_MMCSD0_EMMC8SS_16FFC_ECC_AGGR_TXMEM_EMMC8SS_16FFC_SDHC_WRAP_TXMEM_ECC_TYPE,
      0u,
      NULL },
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for each memory subtype in SDL_MMCSD0_EMMC8SS_16FFC_ECC_AGGR_RXMEM
 * -------------------------------------------------------------------------------------
 */
static const SDL_RAMIdEntry_t SDL_MMCSD0_EMMC8SS_16FFC_ECC_AGGR_RXMEM_RamIdTable[SDL_MMCSD0_EMMC8SS_16FFC_ECC_AGGR_RXMEM_NUM_RAMS] =
{
    { SDL_MMCSD0_EMMC8SS_16FFC_ECC_AGGR_RXMEM_EMMC8SS_16FFC_SDHC_WRAP_RXMEM_RAM_ID,
      SDL_MMCSD0_EMMC8SS_16FFC_ECC_AGGR_RXMEM_EMMC8SS_16FFC_SDHC_WRAP_RXMEM_INJECT_TYPE,
      SDL_MMCSD0_EMMC8SS_16FFC_ECC_AGGR_RXMEM_EMMC8SS_16FFC_SDHC_WRAP_RXMEM_ECC_TYPE,
      0u,
      NULL },
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for each memory subtype in SDL_MCU_M4FSS0_BLAZAR_ECC
 * -------------------------------------------------------------------------------------
 */
static const SDL_RAMIdEntry_t SDL_MCU_M4FSS0_BLAZAR_ECC_RamIdTable[SDL_MCU_M4FSS0_BLAZAR_ECC_NUM_RAMS] =
{
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IIRAM_ECC_RAM_ID,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IIRAM_ECC_INJECT_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IIRAM_ECC_ECC_TYPE,
      0u,
      NULL },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IDRAM_ECC_RAM_ID,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IDRAM_ECC_INJECT_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IDRAM_ECC_ECC_TYPE,
      0u,
      NULL },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IIRAM_EDC_CTRL_0_RAM_ID,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IIRAM_EDC_CTRL_0_INJECT_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IIRAM_EDC_CTRL_0_ECC_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IIRAM_EDC_CTRL_0_MAX_NUM_CHECKERS,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IIRAM_EDC_CTRL_0_groupEntries },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IDRAM_EDC_CTRL_0_RAM_ID,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IDRAM_EDC_CTRL_0_INJECT_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IDRAM_EDC_CTRL_0_ECC_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IDRAM_EDC_CTRL_0_MAX_NUM_CHECKERS,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IDRAM_EDC_CTRL_0_groupEntries },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_RAT_EDC_CTRL_0_RAM_ID,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_RAT_EDC_CTRL_0_INJECT_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_RAT_EDC_CTRL_0_ECC_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_RAT_EDC_CTRL_0_MAX_NUM_CHECKERS,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_RAT_EDC_CTRL_0_groupEntries },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUSP_S_P2P_BRIDGE_VBUSP_S_BRIDGE_BUSECC_RAM_ID,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUSP_S_P2P_BRIDGE_VBUSP_S_BRIDGE_BUSECC_INJECT_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUSP_S_P2P_BRIDGE_VBUSP_S_BRIDGE_BUSECC_ECC_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUSP_S_P2P_BRIDGE_VBUSP_S_BRIDGE_BUSECC_MAX_NUM_CHECKERS,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUSP_S_P2P_BRIDGE_VBUSP_S_BRIDGE_BUSECC_groupEntries },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_RAM_ID,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_INJECT_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_ECC_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_MAX_NUM_CHECKERS,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_IECC_S_P2P_BRIDGE_IECC_S_BRIDGE_BUSECC_groupEntries },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_RAM_ID,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_INJECT_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_ECC_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_MAX_NUM_CHECKERS,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_BLAZAR_SCR_SCR_BLAZAR_CBASS_BLAZAR_SCR_SCR_EDC_CTRL_BUSECC_groupEntries },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUS_CLK_EDC_CTRL_CBASS_INT_VBUS_BUSECC_RAM_ID,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUS_CLK_EDC_CTRL_CBASS_INT_VBUS_BUSECC_INJECT_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUS_CLK_EDC_CTRL_CBASS_INT_VBUS_BUSECC_ECC_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUS_CLK_EDC_CTRL_CBASS_INT_VBUS_BUSECC_MAX_NUM_CHECKERS,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_CBASS_VBUS_CLK_EDC_CTRL_CBASS_INT_VBUS_BUSECC_groupEntries },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_SCR_VBUS_CLK_EDC_CTRL_0_RAM_ID,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_SCR_VBUS_CLK_EDC_CTRL_0_INJECT_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_SCR_VBUS_CLK_EDC_CTRL_0_ECC_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_SCR_VBUS_CLK_EDC_CTRL_0_MAX_NUM_CHECKERS,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_SCR_VBUS_CLK_EDC_CTRL_0_groupEntries },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IA2V_I_EDC_CTRL_0_RAM_ID,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IA2V_I_EDC_CTRL_0_INJECT_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IA2V_I_EDC_CTRL_0_ECC_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IA2V_I_EDC_CTRL_0_MAX_NUM_CHECKERS,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IA2V_I_EDC_CTRL_0_groupEntries },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IA2V_D_EDC_CTRL_0_RAM_ID,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IA2V_D_EDC_CTRL_0_INJECT_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IA2V_D_EDC_CTRL_0_ECC_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IA2V_D_EDC_CTRL_0_MAX_NUM_CHECKERS,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_IA2V_D_EDC_CTRL_0_groupEntries },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_GASKET_EDC_CTRL_0_RAM_ID,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_GASKET_EDC_CTRL_0_INJECT_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_GASKET_EDC_CTRL_0_ECC_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_GASKET_EDC_CTRL_0_MAX_NUM_CHECKERS,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_SYS_GASKET_EDC_CTRL_0_groupEntries },
    { SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_ECC_EDC_CTRL_RAM_ID,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_ECC_EDC_CTRL_INJECT_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_ECC_EDC_CTRL_ECC_TYPE,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_ECC_EDC_CTRL_MAX_NUM_CHECKERS,
      SDL_MCU_M4FSS0_BLAZAR_ECC_BLAZAR_ECC_EDC_CTRL_groupEntries },
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for each memory subtype in SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR
 * -------------------------------------------------------------------------------------
 */
static const SDL_RAMIdEntry_t SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_RamIdTable[SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_NUM_RAMS] =
{
    { SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_ITAG_RAM0_RAM_ID,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_ITAG_RAM0_INJECT_TYPE,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_ITAG_RAM0_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_ITAG_RAM1_RAM_ID,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_ITAG_RAM1_INJECT_TYPE,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_ITAG_RAM1_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_ITAG_RAM2_RAM_ID,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_ITAG_RAM2_INJECT_TYPE,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_ITAG_RAM2_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_ITAG_RAM3_RAM_ID,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_ITAG_RAM3_INJECT_TYPE,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_ITAG_RAM3_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_IDATA_BANK0_RAM_ID,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_IDATA_BANK0_INJECT_TYPE,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_IDATA_BANK0_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_IDATA_BANK1_RAM_ID,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_IDATA_BANK1_INJECT_TYPE,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_IDATA_BANK1_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_IDATA_BANK2_RAM_ID,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_IDATA_BANK2_INJECT_TYPE,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_IDATA_BANK2_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_IDATA_BANK3_RAM_ID,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_IDATA_BANK3_INJECT_TYPE,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_IDATA_BANK3_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DTAG_RAM0_RAM_ID,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DTAG_RAM0_INJECT_TYPE,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DTAG_RAM0_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DTAG_RAM1_RAM_ID,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DTAG_RAM1_INJECT_TYPE,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DTAG_RAM1_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DTAG_RAM2_RAM_ID,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DTAG_RAM2_INJECT_TYPE,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DTAG_RAM2_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DTAG_RAM3_RAM_ID,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DTAG_RAM3_INJECT_TYPE,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DTAG_RAM3_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDIRTY_RAM_RAM_ID,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDIRTY_RAM_INJECT_TYPE,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDIRTY_RAM_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDATA_RAM0_RAM_ID,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDATA_RAM0_INJECT_TYPE,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDATA_RAM0_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDATA_RAM1_RAM_ID,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDATA_RAM1_INJECT_TYPE,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDATA_RAM1_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDATA_RAM2_RAM_ID,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDATA_RAM2_INJECT_TYPE,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDATA_RAM2_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDATA_RAM3_RAM_ID,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDATA_RAM3_INJECT_TYPE,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDATA_RAM3_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDATA_RAM4_RAM_ID,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDATA_RAM4_INJECT_TYPE,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDATA_RAM4_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDATA_RAM5_RAM_ID,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDATA_RAM5_INJECT_TYPE,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDATA_RAM5_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDATA_RAM6_RAM_ID,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDATA_RAM6_INJECT_TYPE,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDATA_RAM6_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDATA_RAM7_RAM_ID,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDATA_RAM7_INJECT_TYPE,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDATA_RAM7_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_PULSAR_LITE_ATCM0_BANK0_RAM_ID,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_PULSAR_LITE_ATCM0_BANK0_INJECT_TYPE,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_PULSAR_LITE_ATCM0_BANK0_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_PULSAR_LITE_ATCM0_BANK1_RAM_ID,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_PULSAR_LITE_ATCM0_BANK1_INJECT_TYPE,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_PULSAR_LITE_ATCM0_BANK1_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_PULSAR_LITE_B0TCM0_BANK0_RAM_ID,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_PULSAR_LITE_B0TCM0_BANK0_INJECT_TYPE,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_PULSAR_LITE_B0TCM0_BANK0_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_PULSAR_LITE_B0TCM0_BANK1_RAM_ID,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_PULSAR_LITE_B0TCM0_BANK1_INJECT_TYPE,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_PULSAR_LITE_B0TCM0_BANK1_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_PULSAR_LITE_B1TCM0_BANK0_RAM_ID,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_PULSAR_LITE_B1TCM0_BANK0_INJECT_TYPE,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_PULSAR_LITE_B1TCM0_BANK0_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_PULSAR_LITE_B1TCM0_BANK1_RAM_ID,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_PULSAR_LITE_B1TCM0_BANK1_INJECT_TYPE,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_PULSAR_LITE_B1TCM0_BANK1_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_KS_VIM_RAMECC_RAM_ID,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_KS_VIM_RAMECC_INJECT_TYPE,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_KS_VIM_RAMECC_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_AXI2VBUSM_MEM_MST_RAMECC_RAM_ID,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_AXI2VBUSM_MEM_MST_RAMECC_INJECT_TYPE,
      SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_AXI2VBUSM_MEM_MST_RAMECC_ECC_TYPE,
      0u,
      NULL },
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for each memory subtype in SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR
 * -------------------------------------------------------------------------------------
 */
static const SDL_RAMIdEntry_t SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_RamIdTable[SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_NUM_RAMS] =
{
    { SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_ITAG_RAM0_RAM_ID,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_ITAG_RAM0_INJECT_TYPE,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_ITAG_RAM0_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_ITAG_RAM1_RAM_ID,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_ITAG_RAM1_INJECT_TYPE,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_ITAG_RAM1_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_ITAG_RAM2_RAM_ID,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_ITAG_RAM2_INJECT_TYPE,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_ITAG_RAM2_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_ITAG_RAM3_RAM_ID,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_ITAG_RAM3_INJECT_TYPE,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_ITAG_RAM3_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_IDATA_BANK0_RAM_ID,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_IDATA_BANK0_INJECT_TYPE,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_IDATA_BANK0_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_IDATA_BANK1_RAM_ID,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_IDATA_BANK1_INJECT_TYPE,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_IDATA_BANK1_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_IDATA_BANK2_RAM_ID,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_IDATA_BANK2_INJECT_TYPE,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_IDATA_BANK2_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_IDATA_BANK3_RAM_ID,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_IDATA_BANK3_INJECT_TYPE,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_IDATA_BANK3_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DTAG_RAM0_RAM_ID,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DTAG_RAM0_INJECT_TYPE,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DTAG_RAM0_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DTAG_RAM1_RAM_ID,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DTAG_RAM1_INJECT_TYPE,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DTAG_RAM1_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DTAG_RAM2_RAM_ID,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DTAG_RAM2_INJECT_TYPE,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DTAG_RAM2_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DTAG_RAM3_RAM_ID,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DTAG_RAM3_INJECT_TYPE,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DTAG_RAM3_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDIRTY_RAM_RAM_ID,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDIRTY_RAM_INJECT_TYPE,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDIRTY_RAM_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDATA_RAM0_RAM_ID,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDATA_RAM0_INJECT_TYPE,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDATA_RAM0_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDATA_RAM1_RAM_ID,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDATA_RAM1_INJECT_TYPE,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDATA_RAM1_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDATA_RAM2_RAM_ID,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDATA_RAM2_INJECT_TYPE,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDATA_RAM2_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDATA_RAM3_RAM_ID,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDATA_RAM3_INJECT_TYPE,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDATA_RAM3_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDATA_RAM4_RAM_ID,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDATA_RAM4_INJECT_TYPE,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDATA_RAM4_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDATA_RAM5_RAM_ID,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDATA_RAM5_INJECT_TYPE,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDATA_RAM5_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDATA_RAM6_RAM_ID,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDATA_RAM6_INJECT_TYPE,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDATA_RAM6_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDATA_RAM7_RAM_ID,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDATA_RAM7_INJECT_TYPE,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDATA_RAM7_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_PULSAR_LITE_ATCM1_BANK0_RAM_ID,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_PULSAR_LITE_ATCM1_BANK0_INJECT_TYPE,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_PULSAR_LITE_ATCM1_BANK0_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_PULSAR_LITE_ATCM1_BANK1_RAM_ID,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_PULSAR_LITE_ATCM1_BANK1_INJECT_TYPE,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_PULSAR_LITE_ATCM1_BANK1_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_PULSAR_LITE_B0TCM1_BANK0_RAM_ID,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_PULSAR_LITE_B0TCM1_BANK0_INJECT_TYPE,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_PULSAR_LITE_B0TCM1_BANK0_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_PULSAR_LITE_B0TCM1_BANK1_RAM_ID,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_PULSAR_LITE_B0TCM1_BANK1_INJECT_TYPE,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_PULSAR_LITE_B0TCM1_BANK1_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_PULSAR_LITE_B1TCM1_BANK0_RAM_ID,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_PULSAR_LITE_B1TCM1_BANK0_INJECT_TYPE,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_PULSAR_LITE_B1TCM1_BANK0_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_PULSAR_LITE_B1TCM1_BANK1_RAM_ID,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_PULSAR_LITE_B1TCM1_BANK1_INJECT_TYPE,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_PULSAR_LITE_B1TCM1_BANK1_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_KS_VIM_RAMECC_RAM_ID,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_KS_VIM_RAMECC_INJECT_TYPE,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_KS_VIM_RAMECC_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_AXI2VBUSM_MEM_MST_RAMECC_RAM_ID,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_AXI2VBUSM_MEM_MST_RAMECC_INJECT_TYPE,
      SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_AXI2VBUSM_MEM_MST_RAMECC_ECC_TYPE,
      0u,
      NULL },
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for each memory subtype in SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR
 * -------------------------------------------------------------------------------------
 */
static const SDL_RAMIdEntry_t SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_RamIdTable[SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_NUM_RAMS] =
{
    { SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_ITAG_RAM0_RAM_ID,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_ITAG_RAM0_INJECT_TYPE,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_ITAG_RAM0_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_ITAG_RAM1_RAM_ID,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_ITAG_RAM1_INJECT_TYPE,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_ITAG_RAM1_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_ITAG_RAM2_RAM_ID,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_ITAG_RAM2_INJECT_TYPE,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_ITAG_RAM2_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_ITAG_RAM3_RAM_ID,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_ITAG_RAM3_INJECT_TYPE,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_ITAG_RAM3_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_IDATA_BANK0_RAM_ID,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_IDATA_BANK0_INJECT_TYPE,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_IDATA_BANK0_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_IDATA_BANK1_RAM_ID,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_IDATA_BANK1_INJECT_TYPE,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_IDATA_BANK1_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_IDATA_BANK2_RAM_ID,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_IDATA_BANK2_INJECT_TYPE,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_IDATA_BANK2_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_IDATA_BANK3_RAM_ID,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_IDATA_BANK3_INJECT_TYPE,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_IDATA_BANK3_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DTAG_RAM0_RAM_ID,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DTAG_RAM0_INJECT_TYPE,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DTAG_RAM0_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DTAG_RAM1_RAM_ID,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DTAG_RAM1_INJECT_TYPE,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DTAG_RAM1_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DTAG_RAM2_RAM_ID,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DTAG_RAM2_INJECT_TYPE,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DTAG_RAM2_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DTAG_RAM3_RAM_ID,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DTAG_RAM3_INJECT_TYPE,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DTAG_RAM3_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDIRTY_RAM_RAM_ID,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDIRTY_RAM_INJECT_TYPE,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDIRTY_RAM_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDATA_RAM0_RAM_ID,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDATA_RAM0_INJECT_TYPE,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDATA_RAM0_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDATA_RAM1_RAM_ID,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDATA_RAM1_INJECT_TYPE,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDATA_RAM1_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDATA_RAM2_RAM_ID,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDATA_RAM2_INJECT_TYPE,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDATA_RAM2_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDATA_RAM3_RAM_ID,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDATA_RAM3_INJECT_TYPE,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDATA_RAM3_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDATA_RAM4_RAM_ID,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDATA_RAM4_INJECT_TYPE,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDATA_RAM4_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDATA_RAM5_RAM_ID,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDATA_RAM5_INJECT_TYPE,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDATA_RAM5_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDATA_RAM6_RAM_ID,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDATA_RAM6_INJECT_TYPE,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDATA_RAM6_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDATA_RAM7_RAM_ID,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDATA_RAM7_INJECT_TYPE,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_DDATA_RAM7_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_PULSAR_LITE_ATCM0_BANK0_RAM_ID,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_PULSAR_LITE_ATCM0_BANK0_INJECT_TYPE,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_PULSAR_LITE_ATCM0_BANK0_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_PULSAR_LITE_ATCM0_BANK1_RAM_ID,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_PULSAR_LITE_ATCM0_BANK1_INJECT_TYPE,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_PULSAR_LITE_ATCM0_BANK1_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_PULSAR_LITE_B0TCM0_BANK0_RAM_ID,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_PULSAR_LITE_B0TCM0_BANK0_INJECT_TYPE,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_PULSAR_LITE_B0TCM0_BANK0_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_PULSAR_LITE_B0TCM0_BANK1_RAM_ID,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_PULSAR_LITE_B0TCM0_BANK1_INJECT_TYPE,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_PULSAR_LITE_B0TCM0_BANK1_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_PULSAR_LITE_B1TCM0_BANK0_RAM_ID,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_PULSAR_LITE_B1TCM0_BANK0_INJECT_TYPE,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_PULSAR_LITE_B1TCM0_BANK0_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_PULSAR_LITE_B1TCM0_BANK1_RAM_ID,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_PULSAR_LITE_B1TCM0_BANK1_INJECT_TYPE,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_PULSAR_LITE_B1TCM0_BANK1_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_KS_VIM_RAMECC_RAM_ID,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_KS_VIM_RAMECC_INJECT_TYPE,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_KS_VIM_RAMECC_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_AXI2VBUSM_MEM_MST_RAMECC_RAM_ID,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_AXI2VBUSM_MEM_MST_RAMECC_INJECT_TYPE,
      SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_CPU0_AXI2VBUSM_MEM_MST_RAMECC_ECC_TYPE,
      0u,
      NULL },
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for each memory subtype in SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR
 * -------------------------------------------------------------------------------------
 */
static const SDL_RAMIdEntry_t SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_RamIdTable[SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_NUM_RAMS] =
{
    { SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_ITAG_RAM0_RAM_ID,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_ITAG_RAM0_INJECT_TYPE,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_ITAG_RAM0_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_ITAG_RAM1_RAM_ID,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_ITAG_RAM1_INJECT_TYPE,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_ITAG_RAM1_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_ITAG_RAM2_RAM_ID,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_ITAG_RAM2_INJECT_TYPE,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_ITAG_RAM2_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_ITAG_RAM3_RAM_ID,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_ITAG_RAM3_INJECT_TYPE,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_ITAG_RAM3_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_IDATA_BANK0_RAM_ID,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_IDATA_BANK0_INJECT_TYPE,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_IDATA_BANK0_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_IDATA_BANK1_RAM_ID,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_IDATA_BANK1_INJECT_TYPE,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_IDATA_BANK1_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_IDATA_BANK2_RAM_ID,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_IDATA_BANK2_INJECT_TYPE,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_IDATA_BANK2_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_IDATA_BANK3_RAM_ID,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_IDATA_BANK3_INJECT_TYPE,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_IDATA_BANK3_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DTAG_RAM0_RAM_ID,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DTAG_RAM0_INJECT_TYPE,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DTAG_RAM0_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DTAG_RAM1_RAM_ID,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DTAG_RAM1_INJECT_TYPE,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DTAG_RAM1_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DTAG_RAM2_RAM_ID,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DTAG_RAM2_INJECT_TYPE,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DTAG_RAM2_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DTAG_RAM3_RAM_ID,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DTAG_RAM3_INJECT_TYPE,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DTAG_RAM3_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDIRTY_RAM_RAM_ID,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDIRTY_RAM_INJECT_TYPE,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDIRTY_RAM_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDATA_RAM0_RAM_ID,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDATA_RAM0_INJECT_TYPE,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDATA_RAM0_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDATA_RAM1_RAM_ID,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDATA_RAM1_INJECT_TYPE,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDATA_RAM1_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDATA_RAM2_RAM_ID,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDATA_RAM2_INJECT_TYPE,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDATA_RAM2_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDATA_RAM3_RAM_ID,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDATA_RAM3_INJECT_TYPE,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDATA_RAM3_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDATA_RAM4_RAM_ID,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDATA_RAM4_INJECT_TYPE,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDATA_RAM4_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDATA_RAM5_RAM_ID,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDATA_RAM5_INJECT_TYPE,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDATA_RAM5_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDATA_RAM6_RAM_ID,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDATA_RAM6_INJECT_TYPE,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDATA_RAM6_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDATA_RAM7_RAM_ID,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDATA_RAM7_INJECT_TYPE,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_DDATA_RAM7_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_PULSAR_LITE_ATCM1_BANK0_RAM_ID,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_PULSAR_LITE_ATCM1_BANK0_INJECT_TYPE,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_PULSAR_LITE_ATCM1_BANK0_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_PULSAR_LITE_ATCM1_BANK1_RAM_ID,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_PULSAR_LITE_ATCM1_BANK1_INJECT_TYPE,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_PULSAR_LITE_ATCM1_BANK1_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_PULSAR_LITE_B0TCM1_BANK0_RAM_ID,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_PULSAR_LITE_B0TCM1_BANK0_INJECT_TYPE,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_PULSAR_LITE_B0TCM1_BANK0_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_PULSAR_LITE_B0TCM1_BANK1_RAM_ID,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_PULSAR_LITE_B0TCM1_BANK1_INJECT_TYPE,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_PULSAR_LITE_B0TCM1_BANK1_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_PULSAR_LITE_B1TCM1_BANK0_RAM_ID,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_PULSAR_LITE_B1TCM1_BANK0_INJECT_TYPE,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_PULSAR_LITE_B1TCM1_BANK0_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_PULSAR_LITE_B1TCM1_BANK1_RAM_ID,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_PULSAR_LITE_B1TCM1_BANK1_INJECT_TYPE,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_PULSAR_LITE_B1TCM1_BANK1_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_KS_VIM_RAMECC_RAM_ID,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_KS_VIM_RAMECC_INJECT_TYPE,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_KS_VIM_RAMECC_ECC_TYPE,
      0u,
      NULL },
    { SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_AXI2VBUSM_MEM_MST_RAMECC_RAM_ID,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_AXI2VBUSM_MEM_MST_RAMECC_INJECT_TYPE,
      SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_CPU1_AXI2VBUSM_MEM_MST_RAMECC_ECC_TYPE,
      0u,
      NULL },
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for each memory subtype in SDL_ECC_AGGR0
 * -------------------------------------------------------------------------------------
 */
static const SDL_RAMIdEntry_t SDL_ECC_AGGR0_RamIdTable[SDL_ECC_AGGR0_NUM_RAMS] =
{
    { SDL_ECC_AGGR0_ITIMER_MGR1024_MAIN_0__TIMER_FSM_RAMECC_RAM_ID,
      SDL_ECC_AGGR0_ITIMER_MGR1024_MAIN_0__TIMER_FSM_RAMECC_INJECT_TYPE,
      SDL_ECC_AGGR0_ITIMER_MGR1024_MAIN_0__TIMER_FSM_RAMECC_ECC_TYPE,
      0u,
      NULL },
    { SDL_ECC_AGGR0_ITIMER_MGR1024_MAIN_0__REPROG_FSM_RAMECC_RAM_ID,
      SDL_ECC_AGGR0_ITIMER_MGR1024_MAIN_0__REPROG_FSM_RAMECC_INJECT_TYPE,
      SDL_ECC_AGGR0_ITIMER_MGR1024_MAIN_0__REPROG_FSM_RAMECC_ECC_TYPE,
      0u,
      NULL },
    { SDL_ECC_AGGR0_ITIMER_MGR1024_MAIN_0__EFIFO_RAMECC_RAM_ID,
      SDL_ECC_AGGR0_ITIMER_MGR1024_MAIN_0__EFIFO_RAMECC_INJECT_TYPE,
      SDL_ECC_AGGR0_ITIMER_MGR1024_MAIN_0__EFIFO_RAMECC_ECC_TYPE,
      0u,
      NULL },
};

/** ------------------------------------------------------------------------------------
 * This structure holds the list of Ram Ids for each memory subtype in SDL_PDMA0_PDMA_AM64_MAIN0_ECCAGGR
 * -------------------------------------------------------------------------------------
 */
static const SDL_RAMIdEntry_t SDL_PDMA0_PDMA_AM64_MAIN0_ECCAGGR_RamIdTable[SDL_PDMA0_PDMA_AM64_MAIN0_ECCAGGR_NUM_RAMS] =
{
    { SDL_PDMA0_PDMA_AM64_MAIN0_ECCAGGR_PDMA_AM64_MAIN0_PDMA_CORE_TF0_F0_TPRAM_72X128_SBW_SR_RAM_ID,
      SDL_PDMA0_PDMA_AM64_MAIN0_ECCAGGR_PDMA_AM64_MAIN0_PDMA_CORE_TF0_F0_TPRAM_72X128_SBW_SR_INJECT_TYPE,
      SDL_PDMA0_PDMA_AM64_MAIN0_ECCAGGR_PDMA_AM64_MAIN0_PDMA_CORE_TF0_F0_TPRAM_72X128_SBW_SR_ECC_TYPE,
      0u,
      NULL },
    { SDL_PDMA0_PDMA_AM64_MAIN0_ECCAGGR_PDMA_AM64_MAIN0_PDMA_CORE_TF0_F1_TPRAM_72X128_SBW_SR_RAM_ID,
      SDL_PDMA0_PDMA_AM64_MAIN0_ECCAGGR_PDMA_AM64_MAIN0_PDMA_CORE_TF0_F1_TPRAM_72X128_SBW_SR_INJECT_TYPE,
      SDL_PDMA0_PDMA_AM64_MAIN0_ECCAGGR_PDMA_AM64_MAIN0_PDMA_CORE_TF0_F1_TPRAM_72X128_SBW_SR_ECC_TYPE,
      0u,
      NULL },
    { SDL_PDMA0_PDMA_AM64_MAIN0_ECCAGGR_PDMA_AM64_MAIN0_PDMA_CORE_RF0_F0_TPRAM_72X144_SBW_SR_RAM_ID,
      SDL_PDMA0_PDMA_AM64_MAIN0_ECCAGGR_PDMA_AM64_MAIN0_PDMA_CORE_RF0_F0_TPRAM_72X144_SBW_SR_INJECT_TYPE,
      SDL_PDMA0_PDMA_AM64_MAIN0_ECCAGGR_PDMA_AM64_MAIN0_PDMA_CORE_RF0_F0_TPRAM_72X144_SBW_SR_ECC_TYPE,
      0u,
      NULL },
    { SDL_PDMA0_PDMA_AM64_MAIN0_ECCAGGR_PDMA_AM64_MAIN0_PDMA_CORE_RF0_F1_TPRAM_72X144_SBW_SR_RAM_ID,
      SDL_PDMA0_PDMA_AM64_MAIN0_ECCAGGR_PDMA_AM64_MAIN0_PDMA_CORE_RF0_F1_TPRAM_72X144_SBW_SR_INJECT_TYPE,
      SDL_PDMA0_PDMA_AM64_MAIN0_ECCAGGR_PDMA_AM64_MAIN0_PDMA_CORE_RF0_F1_TPRAM_72X144_SBW_SR_ECC_TYPE,
      0u,
      NULL },
};
/** @} */
/**
 *  \addtogroup SDL_ECC_aggrBaseAddressTable
 *  @{
 */
#if defined(SOC_AM64X)
static SDL_ecc_aggrRegs * const SDL_ECC_aggrBaseAddressTable[SDL_ECC_Base_Address_TOTAL_ENTRIES] =
{
    ((SDL_ecc_aggrRegs *)((uintptr_t)SDL_PSRAMECC0_ECC_AGGR_BASE)),
    ((SDL_ecc_aggrRegs *)((uintptr_t)SDL_MMCSD1_ECC_AGGR_RXMEM_BASE)),
    ((SDL_ecc_aggrRegs *)((uintptr_t)SDL_ADC0_ECC_REGS_BASE)),
    ((SDL_ecc_aggrRegs *)((uintptr_t)SDL_ECC_AGGR1_ECC_AGGR_BASE)),
    ((SDL_ecc_aggrRegs *)((uintptr_t)SDL_ECC_AGGR0_ECC_AGGR_BASE)),
    ((SDL_ecc_aggrRegs *)((uintptr_t)SDL_SA2_UL0_ECC_AGGR_BASE)),
    ((SDL_ecc_aggrRegs *)((uintptr_t)SDL_MCAN0_ECC_AGGR_BASE)),
    ((SDL_ecc_aggrRegs *)((uintptr_t)SDL_DMASS0_ECCAGGR_BASE)),
    ((SDL_ecc_aggrRegs *)((uintptr_t)SDL_MMCSD1_ECC_AGGR_TXMEM_BASE)),
    ((SDL_ecc_aggrRegs *)((uintptr_t)SDL_MCAN1_ECC_AGGR_BASE)),
    ((SDL_ecc_aggrRegs *)((uintptr_t)SDL_PRU_ICSSG1_ECC_AGGR_BASE)),
    ((SDL_ecc_aggrRegs *)((uintptr_t)SDL_PRU_ICSSG0_ECC_AGGR_BASE)),
    ((SDL_ecc_aggrRegs *)((uintptr_t)SDL_MSRAM_256K2_ECC_AGGR_REGS_BASE)),
    ((SDL_ecc_aggrRegs *)((uintptr_t)SDL_FSS0_OSPI0_ECC_AGGR_BASE)),
    ((SDL_ecc_aggrRegs *)((uintptr_t)SDL_CPSW0_ECC_BASE)),
    ((SDL_ecc_aggrRegs *)((uintptr_t)SDL_GICSS0_REGS_BASE)),
    ((SDL_ecc_aggrRegs *)((uintptr_t)SDL_PCIE0_CORE_ECC_AGGR0_BASE)),
    ((SDL_ecc_aggrRegs *)((uintptr_t)SDL_PCIE0_CORE_ECC_AGGR1_BASE)),
    ((SDL_ecc_aggrRegs *)((uintptr_t)SDL_USB0_ECC_AGGR_BASE)),
    ((SDL_ecc_aggrRegs *)((uintptr_t)SDL_PDMA1_REGS_BASE)),
    ((SDL_ecc_aggrRegs *)((uintptr_t)SDL_DMSC0_ECC_AGGR_BASE)),
    ((SDL_ecc_aggrRegs *)((uintptr_t)SDL_MSRAM_256K1_ECC_AGGR_REGS_BASE)),
    ((SDL_ecc_aggrRegs *)((uintptr_t)SDL_MSRAM_256K0_ECC_AGGR_REGS_BASE)),
    ((SDL_ecc_aggrRegs *)((uintptr_t)SDL_MSRAM_256K3_ECC_AGGR_REGS_BASE)),
    ((SDL_ecc_aggrRegs *)((uintptr_t)SDL_MSRAM_256K5_ECC_AGGR_REGS_BASE)),
    ((SDL_ecc_aggrRegs *)((uintptr_t)SDL_MSRAM_256K4_ECC_AGGR_REGS_BASE )),
    ((SDL_ecc_aggrRegs *)((uintptr_t)SDL_MSRAM_256K7_ECC_AGGR_REGS_BASE)),
    ((SDL_ecc_aggrRegs *)((uintptr_t)SDL_MSRAM_256K6_ECC_AGGR_REGS_BASE)),
    ((SDL_ecc_aggrRegs *)((uintptr_t)SDL_MCU_M4FSS0_ECC_AGGR_BASE)),
    ((SDL_ecc_aggrRegs *)((uintptr_t)SDL_PDMA0_REGS_BASE)),
    ((SDL_ecc_aggrRegs *)((uintptr_t)SDL_MMCSD0_ECC_AGGR_RXMEM_BASE)),
    ((SDL_ecc_aggrRegs *)((uintptr_t)SDL_MMCSD0_ECC_AGGR_TXMEM_BASE)),
    ((SDL_ecc_aggrRegs *)((uintptr_t)SDL_VTM0_ECCAGGR_CFG_BASE)),
    ((SDL_ecc_aggrRegs *)((uintptr_t)SDL_R5FSS1_CORE0_ECC_AGGR_BASE)),
    ((SDL_ecc_aggrRegs *)((uintptr_t)SDL_R5FSS1_ECC_AGGR_BASE)),
    ((SDL_ecc_aggrRegs *)((uintptr_t)SDL_R5FSS0_CORE0_ECC_AGGR_BASE)),
    ((SDL_ecc_aggrRegs *)((uintptr_t)SDL_R5FSS0_ECC_AGGR_BASE)),
    ((SDL_ecc_aggrRegs *)((uintptr_t)SDL_COMPUTE_CLUSTER0_CORE0_ECC_AGGR_BASE)),
    ((SDL_ecc_aggrRegs *)((uintptr_t)SDL_COMPUTE_CLUSTER0_SS_ECC_AGGR_BASE)),
    ((SDL_ecc_aggrRegs *)((uintptr_t)SDL_COMPUTE_CLUSTER0_CORE1_ECC_AGGR_BASE)),


};
#endif

#if defined(SOC_AM243X)
static SDL_ecc_aggrRegs * const SDL_ECC_aggrBaseAddressTable[SDL_ECC_Base_Address_TOTAL_ENTRIES] =
{
    ((SDL_ecc_aggrRegs *)((uintptr_t)SDL_PSRAMECC0_ECC_AGGR_BASE)),
    ((SDL_ecc_aggrRegs *)((uintptr_t)SDL_MMCSD1_ECC_AGGR_RXMEM_BASE)),
    ((SDL_ecc_aggrRegs *)((uintptr_t)SDL_ADC0_ECC_REGS_BASE)),
    ((SDL_ecc_aggrRegs *)((uintptr_t)SDL_ECC_AGGR1_ECC_AGGR_BASE)),
    ((SDL_ecc_aggrRegs *)((uintptr_t)SDL_ECC_AGGR0_ECC_AGGR_BASE)),
    ((SDL_ecc_aggrRegs *)((uintptr_t)SDL_SA2_UL0_ECC_AGGR_BASE)),
    ((SDL_ecc_aggrRegs *)((uintptr_t)SDL_MCAN0_ECC_AGGR_BASE)),
    ((SDL_ecc_aggrRegs *)((uintptr_t)SDL_DMASS0_ECCAGGR_BASE)),
    ((SDL_ecc_aggrRegs *)((uintptr_t)SDL_MMCSD1_ECC_AGGR_TXMEM_BASE)),
    ((SDL_ecc_aggrRegs *)((uintptr_t)SDL_MCAN1_ECC_AGGR_BASE)),
    ((SDL_ecc_aggrRegs *)((uintptr_t)SDL_PRU_ICSSG1_ECC_AGGR_BASE)),
    ((SDL_ecc_aggrRegs *)((uintptr_t)SDL_PRU_ICSSG0_ECC_AGGR_BASE)),
    ((SDL_ecc_aggrRegs *)((uintptr_t)SDL_MSRAM_256K2_ECC_AGGR_REGS_BASE)),
    ((SDL_ecc_aggrRegs *)((uintptr_t)SDL_FSS0_OSPI0_ECC_AGGR_BASE)),
    ((SDL_ecc_aggrRegs *)((uintptr_t)SDL_CPSW0_ECC_BASE)),
    ((SDL_ecc_aggrRegs *)((uintptr_t)SDL_GICSS0_REGS_BASE)),
    ((SDL_ecc_aggrRegs *)((uintptr_t)SDL_PCIE0_CORE_ECC_AGGR0_BASE)),
    ((SDL_ecc_aggrRegs *)((uintptr_t)SDL_PCIE0_CORE_ECC_AGGR1_BASE)),
    ((SDL_ecc_aggrRegs *)((uintptr_t)SDL_USB0_ECC_AGGR_BASE)),
    ((SDL_ecc_aggrRegs *)((uintptr_t)SDL_PDMA1_REGS_BASE)),
    ((SDL_ecc_aggrRegs *)((uintptr_t)SDL_DMSC0_ECC_AGGR_BASE)),
    ((SDL_ecc_aggrRegs *)((uintptr_t)SDL_MSRAM_256K1_ECC_AGGR_REGS_BASE)),
    ((SDL_ecc_aggrRegs *)((uintptr_t)SDL_MSRAM_256K0_ECC_AGGR_REGS_BASE)),
    ((SDL_ecc_aggrRegs *)((uintptr_t)SDL_MSRAM_256K3_ECC_AGGR_REGS_BASE)),
    ((SDL_ecc_aggrRegs *)((uintptr_t)SDL_MSRAM_256K5_ECC_AGGR_REGS_BASE)),
    ((SDL_ecc_aggrRegs *)((uintptr_t)SDL_MSRAM_256K4_ECC_AGGR_REGS_BASE )),
    ((SDL_ecc_aggrRegs *)((uintptr_t)SDL_MSRAM_256K7_ECC_AGGR_REGS_BASE)),
    ((SDL_ecc_aggrRegs *)((uintptr_t)SDL_MSRAM_256K6_ECC_AGGR_REGS_BASE)),
    ((SDL_ecc_aggrRegs *)((uintptr_t)SDL_MCU_M4FSS0_ECC_AGGR_BASE)),
    ((SDL_ecc_aggrRegs *)((uintptr_t)SDL_PDMA0_REGS_BASE)),
    ((SDL_ecc_aggrRegs *)((uintptr_t)SDL_MMCSD0_ECC_AGGR_RXMEM_BASE)),
    ((SDL_ecc_aggrRegs *)((uintptr_t)SDL_MMCSD0_ECC_AGGR_TXMEM_BASE)),
    ((SDL_ecc_aggrRegs *)((uintptr_t)SDL_VTM0_ECCAGGR_CFG_BASE)),
    ((SDL_ecc_aggrRegs *)((uintptr_t)SDL_R5FSS1_CORE0_ECC_AGGR_BASE)),
    ((SDL_ecc_aggrRegs *)((uintptr_t)SDL_R5FSS1_ECC_AGGR_BASE)),
    ((SDL_ecc_aggrRegs *)((uintptr_t)SDL_R5FSS0_CORE0_ECC_AGGR_BASE)),
    ((SDL_ecc_aggrRegs *)((uintptr_t)SDL_R5FSS0_ECC_AGGR_BASE)),
};
#endif
/** @} */
SDL_ecc_aggrRegs * SDL_ECC_aggrTransBaseAddressTable[SDL_ECC_MEMTYPE_MAX];
/**
 */
 /**
  *  \addtogroup SDL_ECC_aggrTable
  *  @{
  */
#if defined(SOC_AM64X)
static const SDL_EccAggrEntry_t SDL_ECC_aggrTable[SDL_ECC_MEMTYPE_MAX] =
{

  /* SDL_PSRAMECC0_PSRAM256X32E_ECC_AGGR (0) */
    {
        SDL_PSRAMECC0_PSRAM256X32E_ECC_AGGR_NUM_RAMS,
        SDL_PSRAMECC0_PSRAM256X32E_ECC_AGGR_RamIdTable,
        SDL_PSRAMECC0_PSRAM256X32E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES,
        SDL_PSRAMECC0_PSRAM256X32E_ECC_AGGR_MemEntries,
        SDL_ESM_INST_MAIN_ESM0,
        SDLR_ESM0_ESM_LVL_EVENT_PSRAMECC0_ECC_CORR_LEVEL_0,
        SDLR_ESM0_ESM_LVL_EVENT_PSRAMECC0_ECC_UNCORR_LEVEL_0
    },
    /* Index: SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_RXMEM (1)*/
    {
        SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_RXMEM_NUM_RAMS,
        SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_RXMEM_RamIdTable,
        SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_RXMEM_RAM_IDS_TOTAL_ENTRIES,
        SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_RXMEM_MemEntries,
        SDL_ESM_INST_MAIN_ESM0,
        SDLR_ESM0_ESM_LVL_EVENT_MMCSD1_EMMCSDSS_RXMEM_CORR_ERR_LVL_0,
        SDLR_ESM0_ESM_LVL_EVENT_MMCSD1_EMMCSDSS_RXMEM_UNCORR_ERR_LVL_0
    },
    /* Index: SDL_ADC0_ADC12_CORE_FIFO_RAM_ECC_AGGR (2) */
    {
        SDL_ADC0_ADC12_CORE_FIFO_RAM_ECC_AGGR_NUM_RAMS,
        SDL_ADC0_ADC12_CORE_FIFO_RAM_ECC_AGGR_RamIdTable,
        SDL_ADC0_ADC12_CORE_FIFO_RAM_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES,
        SDL_ADC0_ADC12_CORE_FIFO_RAM_ECC_AGGR_MemEntries,
        SDL_ESM_INST_MAIN_ESM0,
        SDLR_ESM0_ESM_LVL_EVENT_ADC0_ECC_CORRECTED_ERR_LEVEL_0,
        SDLR_ESM0_ESM_LVL_EVENT_ADC0_ECC_UNCORRECTED_ERR_LEVEL_0
    },

    /* Index: SDL_ECC_AGGR1 (3) */
    {
        SDL_ECC_AGGR1_NUM_RAMS,
        SDL_ECC_AGGR1_RamIdTable,
        SDL_ECC_AGGR1_RAM_IDS_TOTAL_ENTRIES,
        SDL_ECC_AGGR1_MemEntries,
        SDL_ESM_INST_MAIN_ESM0,
        SDLR_ESM0_ESM_LVL_EVENT_ECC_AGGR1_CORR_LEVEL_0,
        SDLR_ESM0_ESM_LVL_EVENT_ECC_AGGR1_UNCORR_LEVEL_0
    },

    /* Index: SDL_ECC_AGGR0  (4) */
    {
        SDL_ECC_AGGR0_NUM_RAMS,
        SDL_ECC_AGGR0_RamIdTable,
        SDL_ECC_AGGR0_RAM_IDS_TOTAL_ENTRIES,
        SDL_ECC_AGGR0_MemEntries,
        SDL_ESM_INST_MAIN_ESM0,
        SDLR_ESM0_ESM_LVL_EVENT_ECC_AGGR0_CORR_LEVEL_0,
        SDLR_ESM0_ESM_LVL_EVENT_ECC_AGGR0_UNCORR_LEVEL_0
    },

  /* Index: SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR    (5) */
  {
        SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_NUM_RAMS,
        SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_RamIdTable,
        SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES,
        SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_MemEntries,
        SDL_ESM_INST_MAIN_ESM0,
        SDLR_ESM0_ESM_LVL_EVENT_SA2_UL0_SA_UL_ECC_CORR_LEVEL_0,
        SDLR_ESM0_ESM_LVL_EVENT_SA2_UL0_SA_UL_ECC_UNCORR_LEVEL_0
  },

  /* Index: SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR  (6) */
    {
        SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_NUM_RAMS,
        SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_RamIdTable,
        SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES,
        SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_MemEntries,
        SDL_ESM_INST_MAIN_ESM0,
        SDLR_ESM0_ESM_LVL_EVENT_MCAN0_MCANSS_ECC_CORR_LVL_INT_0,
        SDLR_ESM0_ESM_LVL_EVENT_MCAN0_MCANSS_ECC_UNCORR_LVL_INT_0
    },

  /* Index: SDL_DMASS0_DMSS_AM64_ECCAGGR   (7) */
    {
        SDL_DMASS0_DMSS_AM64_ECCAGGR_NUM_RAMS,
        SDL_DMASS0_DMSS_AM64_ECCAGGR_RamIdTable,
        SDL_DMASS0_DMSS_AM64_ECCAGGR_RAM_IDS_TOTAL_ENTRIES,
        SDL_DMASS0_DMSS_AM64_ECCAGGR_MemEntries,
        SDL_ESM_INST_MAIN_ESM0,
        SDLR_ESM0_ESM_LVL_EVENT_DMASS0_ECC_AGGR_0_ECC_CORRECTED_ERR_LEVEL_0,
        SDLR_ESM0_ESM_LVL_EVENT_DMASS0_ECC_AGGR_0_ECC_UNCORRECTED_ERR_LEVEL_0
    },

    /* Index: SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_TXMEM  (8) */
    {
        SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_TXMEM_NUM_RAMS,
        SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_TXMEM_RamIdTable,
        SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_TXMEM_RAM_IDS_TOTAL_ENTRIES,
        SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_TXMEM_MemEntries,
        SDL_ESM_INST_MAIN_ESM0,
        SDLR_ESM0_ESM_LVL_EVENT_MMCSD1_EMMCSDSS_TXMEM_CORR_ERR_LVL_0,
        SDLR_ESM0_ESM_LVL_EVENT_MMCSD1_EMMCSDSS_TXMEM_UNCORR_ERR_LVL_0
    },
  /* Index: SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR  (9) */
  {
        SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_NUM_RAMS,
        SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_RamIdTable,
        SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES,
        SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_MemEntries,
        SDL_ESM_INST_MAIN_ESM0,
        SDLR_ESM0_ESM_LVL_EVENT_MCAN1_MCANSS_ECC_CORR_LVL_INT_0,
        SDLR_ESM0_ESM_LVL_EVENT_MCAN1_MCANSS_ECC_UNCORR_LVL_INT_0
    },
 /* Index: SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR  (10) */
    {
        SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_NUM_RAMS,
        SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_RamIdTable,
        SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES,
        SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_MemEntries,
        SDL_ESM_INST_MAIN_ESM0,
        SDLR_ESM0_ESM_LVL_EVENT_PRU_ICSSG1_PR1_ECC_SEC_ERR_PEND_0,
        SDLR_ESM0_ESM_LVL_EVENT_PRU_ICSSG1_PR1_ECC_DED_ERR_PEND_0
      },
  /* Index: SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR  (11) */
     {
        SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_NUM_RAMS,
        SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_RamIdTable,
        SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES,
        SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_MemEntries,
        SDL_ESM_INST_MAIN_ESM0,
        SDLR_ESM0_ESM_LVL_EVENT_PRU_ICSSG0_PR1_ECC_SEC_ERR_PEND_0,
        SDLR_ESM0_ESM_LVL_EVENT_PRU_ICSSG0_PR1_ECC_DED_ERR_PEND_0
      },
    /* Index: SDL_MSRAM_256K2_MSRAM32KX64E_ECC_AGGR (12) */
    {
        SDL_MSRAM_256K2_MSRAM32KX64E_ECC_AGGR_NUM_RAMS,
        SDL_MSRAM_256K2_MSRAM32KX64E_ECC_AGGR_RamIdTable,
        SDL_MSRAM_256K2_MSRAM32KX64E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES,
        SDL_MSRAM_256K2_MSRAM32KX64E_ECC_AGGR_MemEntries,
        SDL_ESM_INST_MAIN_ESM0,
        SDLR_ESM0_ESM_LVL_EVENT_MSRAM_256K2_ECC_CORR_LEVEL_0,
        SDLR_ESM0_ESM_LVL_EVENT_MSRAM_256K2_ECC_UNCORR_LEVEL_0
    },
    /* Index: SDL_FSS0_FSS_UL_OSPI0_OSPI_WRAP_ECC_AGGR (13) */
    {
        SDL_FSS0_FSS_UL_OSPI0_OSPI_WRAP_ECC_AGGR_NUM_RAMS,
        SDL_FSS0_FSS_UL_OSPI0_OSPI_WRAP_ECC_AGGR_RamIdTable,
        SDL_FSS0_FSS_UL_OSPI0_OSPI_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES,
        SDL_FSS0_FSS_UL_OSPI0_OSPI_WRAP_ECC_AGGR_MemEntries,
        SDL_ESM_INST_MAIN_ESM0,
        SDLR_ESM0_ESM_LVL_EVENT_FSS0_OSPI_0_OSPI_ECC_CORR_LVL_INTR_0,
        SDLR_ESM0_ESM_LVL_EVENT_FSS0_OSPI_0_OSPI_ECC_UNCORR_LVL_INTR_0
    },
    /* Index: SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR (14) */
    {
        SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_NUM_RAMS,
        SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_RamIdTable,
        SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES,
        SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_MemEntries,
        SDL_ESM_INST_MAIN_ESM0,
        SDLR_ESM0_ESM_LVL_EVENT_CPSW0_ECC_SEC_PEND_0,
        SDLR_ESM0_ESM_LVL_EVENT_CPSW0_ECC_DED_PEND_0
    },
    /* Index: SDL_GICSS0_GIC500SS_1_2_ECC_AGGR (15) */
    {
        SDL_GICSS0_GIC500SS_1_2_ECC_AGGR_NUM_RAMS,
        SDL_GICSS0_GIC500SS_1_2_ECC_AGGR_RamIdTable,
        SDL_GICSS0_GIC500SS_1_2_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES,
        SDL_GICSS0_GIC500SS_1_2_ECC_AGGR_MemEntries,
        SDL_ESM_INST_MAIN_ESM0,
        SDLR_ESM0_ESM_LVL_EVENT_GICSS0_ECC_AGGR_CORR_LEVEL_0,
        SDLR_ESM0_ESM_LVL_EVENT_GICSS0_ECC_AGGR_UNCORR_LEVEL_0
    },

    /* Index: SDL_PCIE0_PCIE_G2X1_64_CORE_AXI_ECC_AGGR (16) */
    {
        SDL_PCIE0_PCIE_G2X1_64_CORE_AXI_ECC_AGGR_NUM_RAMS,
        SDL_PCIE0_PCIE_G2X1_64_CORE_AXI_ECC_AGGR_RamIdTable,
        SDL_PCIE0_PCIE_G2X1_64_CORE_AXI_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES,
        SDL_PCIE0_PCIE_G2X1_64_CORE_AXI_ECC_AGGR_MemEntries,
        SDL_ESM_INST_MAIN_ESM0,
        SDLR_ESM0_ESM_LVL_EVENT_PCIE0_PCIE_ECC0_CORR_LEVEL_0,
        SDLR_ESM0_ESM_LVL_EVENT_PCIE0_PCIE_ECC0_UNCORR_LEVEL_0
    },

    /* Index: SDL_PCIE0_PCIE_G2X1_64_CORE_CORE_ECC_AGGR  (17) */
    {
        SDL_PCIE0_PCIE_G2X1_64_CORE_CORE_ECC_AGGR_NUM_RAMS,
        SDL_PCIE0_PCIE_G2X1_64_CORE_CORE_ECC_AGGR_RamIdTable,
        SDL_PCIE0_PCIE_G2X1_64_CORE_CORE_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES,
        SDL_PCIE0_PCIE_G2X1_64_CORE_CORE_ECC_AGGR_MemEntries,
        SDL_ESM_INST_MAIN_ESM0,
        0,
        0
    },

  /* Index: SDL_USB0_USB3P0SS64_16FFC_USB3P0SS64_CORE_A__ECC_AGGR    (18) */
  {
        SDL_USB0_USB3P0SS64_16FFC_USB3P0SS64_CORE_A_ECC_AGGR_NUM_RAMS,
        SDL_USB0_USB3P0SS64_16FFC_USB3P0SS64_CORE_A_ECC_AGGR_RamIdTable,
        SDL_USB0_USB3P0SS64_16FFC_USB3P0SS64_CORE_A_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES,
        SDL_USB0_USB3P0SS64_16FFC_USB3P0SS64_CORE_A_ECC_AGGR_MemEntries,
        SDL_ESM_INST_MAIN_ESM0,
        SDLR_ESM0_ESM_LVL_EVENT_USB0_A_ECC_AGGR_CORRECTED_ERR_LEVEL_0,
        SDLR_ESM0_ESM_LVL_EVENT_USB0_A_ECC_AGGR_UNCORRECTED_ERR_LEVEL_0
  },

/* Index: SDL_PDMA1_PDMA_AM64_MAIN1_ECCAGGR  (19) */
    {
        SDL_PDMA1_PDMA_AM64_MAIN1_ECCAGGR_NUM_RAMS,
        SDL_PDMA1_PDMA_AM64_MAIN1_ECCAGGR_RamIdTable,
        SDL_PDMA1_PDMA_AM64_MAIN1_ECCAGGR_RAM_IDS_TOTAL_ENTRIES,
        SDL_PDMA1_PDMA_AM64_MAIN1_ECCAGGR_MemEntries,
        SDL_ESM_INST_MAIN_ESM0,
        SDLR_ESM0_ESM_LVL_EVENT_PDMA1_ECC_SEC_PEND_0,
        SDLR_ESM0_ESM_LVL_EVENT_PDMA1_ECC_DED_PEND_0
    },

  /* Index: SDL_DMSC0_DMSC_LITE   (20) */
    {
        SDL_DMSC0_DMSC_LITE_NUM_RAMS,
        SDL_DMSC0_DMSC_LITE_RamIdTable,
        SDL_DMSC0_DMSC_LITE_RAM_IDS_TOTAL_ENTRIES,
        SDL_DMSC0_DMSC_LITE_MemEntries,
        SDL_ESM_INST_MAIN_ESM0,
        SDLR_ESM0_ESM_LVL_EVENT_DMSC0_ECC_AGGR_0_ECC_CORRECTED_ERR_LEVEL_0,
        SDLR_ESM0_ESM_LVL_EVENT_DMSC0_ECC_AGGR_0_ECC_UNCORRECTED_ERR_LEVEL_0
    },

    /* Index: SDL_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR  (21) */
    {
        SDL_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR_NUM_RAMS,
        SDL_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR_RamIdTable,
        SDL_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES,
        SDL_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR_MemEntries,
        SDL_ESM_INST_MAIN_ESM0,
        SDLR_ESM0_ESM_LVL_EVENT_MSRAM_256K1_ECC_CORR_LEVEL_0,
        SDLR_ESM0_ESM_LVL_EVENT_MSRAM_256K1_ECC_UNCORR_LEVEL_0
    },
  /* Index: SDL_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR  (22) */
  {
        SDL_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR_NUM_RAMS,
        SDL_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR_RamIdTable,
        SDL_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES,
        SDL_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR_MemEntries,
        SDL_ESM_INST_MAIN_ESM0,
        SDLR_ESM0_ESM_LVL_EVENT_MSRAM_256K0_ECC_CORR_LEVEL_0,
        SDLR_ESM0_ESM_LVL_EVENT_MSRAM_256K0_ECC_UNCORR_LEVEL_0
    },
 /* Index: SDL_MSRAM_256K3_MSRAM32KX64E_ECC_AGGR  (23) */
    {
        SDL_MSRAM_256K3_MSRAM32KX64E_ECC_AGGR_NUM_RAMS,
        SDL_MSRAM_256K3_MSRAM32KX64E_ECC_AGGR_RamIdTable,
        SDL_MSRAM_256K3_MSRAM32KX64E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES,
        SDL_MSRAM_256K3_MSRAM32KX64E_ECC_AGGR_MemEntries,
        SDL_ESM_INST_MAIN_ESM0,
        SDLR_ESM0_ESM_LVL_EVENT_MSRAM_256K3_ECC_CORR_LEVEL_0,
        SDLR_ESM0_ESM_LVL_EVENT_MSRAM_256K3_ECC_UNCORR_LEVEL_0
      },
  /* Index: SDL_MSRAM_256K5_MSRAM32KX64E_ECC_AGGR  (24) */
     {
        SDL_MSRAM_256K5_MSRAM32KX64E_ECC_AGGR_NUM_RAMS,
        SDL_MSRAM_256K5_MSRAM32KX64E_ECC_AGGR_RamIdTable,
        SDL_MSRAM_256K5_MSRAM32KX64E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES,
        SDL_MSRAM_256K5_MSRAM32KX64E_ECC_AGGR_MemEntries,
        SDL_ESM_INST_MAIN_ESM0,
        SDLR_ESM0_ESM_LVL_EVENT_MSRAM_256K5_ECC_CORR_LEVEL_0,
        SDLR_ESM0_ESM_LVL_EVENT_MSRAM_256K5_ECC_UNCORR_LEVEL_0
      },
  /* Index: SDL_MSRAM_256K4_MSRAM32KX64E_ECC_AGGR (25) */
    {
        SDL_MSRAM_256K4_MSRAM32KX64E_ECC_AGGR_NUM_RAMS,
        SDL_MSRAM_256K4_MSRAM32KX64E_ECC_AGGR_RamIdTable,
        SDL_MSRAM_256K4_MSRAM32KX64E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES,
        SDL_MSRAM_256K4_MSRAM32KX64E_ECC_AGGR_MemEntries,
        SDL_ESM_INST_MAIN_ESM0,
        SDLR_ESM0_ESM_LVL_EVENT_MSRAM_256K4_ECC_CORR_LEVEL_0,
        SDLR_ESM0_ESM_LVL_EVENT_MSRAM_256K4_ECC_UNCORR_LEVEL_0
    },
    /* Index: SDL_MSRAM_256K7_MSRAM32KX64E_ECC_AGGR (26) */
    {
        SDL_MSRAM_256K7_MSRAM32KX64E_ECC_AGGR_NUM_RAMS,
        SDL_MSRAM_256K7_MSRAM32KX64E_ECC_AGGR_RamIdTable,
        SDL_MSRAM_256K7_MSRAM32KX64E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES,
        SDL_MSRAM_256K7_MSRAM32KX64E_ECC_AGGR_MemEntries,
        SDL_ESM_INST_MAIN_ESM0,
        SDLR_ESM0_ESM_LVL_EVENT_MSRAM_256K7_ECC_CORR_LEVEL_0,
        SDLR_ESM0_ESM_LVL_EVENT_MSRAM_256K7_ECC_UNCORR_LEVEL_0
    },
    /* Index: SDL_MSRAM_256K6_MSRAM32KX64E_ECC_AGGR (27) */
    {
        SDL_MSRAM_256K6_MSRAM32KX64E_ECC_AGGR_NUM_RAMS,
        SDL_MSRAM_256K6_MSRAM32KX64E_ECC_AGGR_RamIdTable,
        SDL_MSRAM_256K6_MSRAM32KX64E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES,
        SDL_MSRAM_256K6_MSRAM32KX64E_ECC_AGGR_MemEntries,
        SDL_ESM_INST_MAIN_ESM0,
        SDLR_ESM0_ESM_LVL_EVENT_MSRAM_256K6_ECC_CORR_LEVEL_0,
        SDLR_ESM0_ESM_LVL_EVENT_MSRAM_256K6_ECC_UNCORR_LEVEL_0
    },
    /* Index: SDL_MCU_M4FSS0_BLAZAR_ECC (28) */
    {
        SDL_MCU_M4FSS0_BLAZAR_ECC_NUM_RAMS,
        SDL_MCU_M4FSS0_BLAZAR_ECC_RamIdTable,
        SDL_MCU_M4FSS0_BLAZAR_ECC_RAM_IDS_TOTAL_ENTRIES,
        SDL_MCU_M4FSS0_BLAZAR_ECC_MemEntries,
        SDL_ESM_INST_MCU_ESM0,
        SDLR_MCU_ESM0_ESM_LVL_EVENT_MCU_M4FSS0_ECC_AGGR_0_ECC_CORRECTED_ERR_LEVEL_0,
        SDLR_MCU_ESM0_ESM_LVL_EVENT_MCU_M4FSS0_ECC_AGGR_0_ECC_UNCORRECTED_ERR_LEVEL_0
    },
    /* Index: SDL_PDMA0_PDMA_AM64_MAIN0_ECCAGGR (29) */
    {
        SDL_PDMA0_PDMA_AM64_MAIN0_ECCAGGR_NUM_RAMS,
        SDL_PDMA0_PDMA_AM64_MAIN0_ECCAGGR_RamIdTable,
        SDL_PDMA0_PDMA_AM64_MAIN0_ECCAGGR_RAM_IDS_TOTAL_ENTRIES,
        SDL_PDMA0_PDMA_AM64_MAIN0_ECCAGGR_MemEntries,
        SDL_ESM_INST_MAIN_ESM0,
        SDLR_ESM0_ESM_LVL_EVENT_PDMA0_ECC_SEC_PEND_0,
        SDLR_ESM0_ESM_LVL_EVENT_PDMA0_ECC_DED_PEND_0

    },
    /* SDL_MMCSD0_EMMC8SS_16FFC_ECC_AGGR_RXMEM (30) */
      {
        SDL_MMCSD0_EMMC8SS_16FFC_ECC_AGGR_RXMEM_NUM_RAMS,
        SDL_MMCSD0_EMMC8SS_16FFC_ECC_AGGR_RXMEM_RamIdTable,
        SDL_MMCSD0_EMMC8SS_16FFC_ECC_AGGR_RXMEM_RAM_IDS_TOTAL_ENTRIES,
        SDL_MMCSD0_EMMC8SS_16FFC_ECC_AGGR_RXMEM_MemEntries,
        SDL_ESM_INST_MAIN_ESM0,
        SDLR_ESM0_ESM_LVL_EVENT_MMCSD0_EMMCSS_RXMEM_CORR_ERR_LVL_0,
        SDLR_ESM0_ESM_LVL_EVENT_MMCSD0_EMMCSS_RXMEM_UNCORR_ERR_LVL_0
      },
    /* SDL_MMCSD0_EMMC8SS_16FFC_ECC_AGGR_TXMEM (31) */
      {
          SDL_MMCSD0_EMMC8SS_16FFC_ECC_AGGR_TXMEM_NUM_RAMS,
          SDL_MMCSD0_EMMC8SS_16FFC_ECC_AGGR_TXMEM_RamIdTable,
          SDL_MMCSD0_EMMC8SS_16FFC_ECC_AGGR_TXMEM_RAM_IDS_TOTAL_ENTRIES,
          SDL_MMCSD0_EMMC8SS_16FFC_ECC_AGGR_TXMEM_MemEntries,
          SDL_ESM_INST_MAIN_ESM0,
          SDLR_ESM0_ESM_LVL_EVENT_MMCSD0_EMMCSS_TXMEM_CORR_ERR_LVL_0,
          SDLR_ESM0_ESM_LVL_EVENT_MMCSD0_EMMCSS_TXMEM_UNCORR_ERR_LVL_0
        },
    /* SDL_VTM0_K3VTM_N16FFC_ECCAGGR (32) */
      {
          SDL_VTM0_K3VTM_N16FFC_ECCAGGR_NUM_RAMS,
          SDL_VTM0_K3VTM_N16FFC_ECCAGGR_RamIdTable,
          SDL_VTM0_K3VTM_N16FFC_ECCAGGR_RAM_IDS_TOTAL_ENTRIES,
          NULL,
          SDL_ESM_INST_MAIN_ESM0,
          SDLR_ESM0_ESM_LVL_EVENT_VTM0_CORR_LEVEL_0,
          SDLR_ESM0_ESM_LVL_EVENT_VTM0_UNCORR_LEVEL_0
      },
   /* SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR (33) */
     {
         SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_NUM_RAMS,
         SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_RamIdTable,
         SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES,
         SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_MemEntries,
         SDL_ESM_INST_MAIN_ESM0,
         SDLR_ESM0_ESM_LVL_EVENT_R5FSS1_CORE0_ECC_CORRECTED_LEVEL_0,
         SDLR_ESM0_ESM_LVL_EVENT_R5FSS1_CORE0_ECC_UNCORRECTED_LEVEL_0
     },
     /* Index: SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR (34) */
     {
         SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_NUM_RAMS,
         SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_RamIdTable,
         SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES,
         SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_MemEntries,
         SDL_ESM_INST_MAIN_ESM0,
         SDLR_ESM0_ESM_LVL_EVENT_R5FSS1_CORE1_ECC_CORRECTED_LEVEL_0,
         SDLR_ESM0_ESM_LVL_EVENT_R5FSS1_CORE1_ECC_UNCORRECTED_LEVEL_0
     },
     /* Index: SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR (35) */
     {
         SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_NUM_RAMS,
         SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_RamIdTable,
         SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES,
         SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_MemEntries,
         SDL_ESM_INST_MAIN_ESM0,
         SDLR_ESM0_ESM_LVL_EVENT_R5FSS0_CORE0_ECC_CORRECTED_LEVEL_0,
         SDLR_ESM0_ESM_LVL_EVENT_R5FSS0_CORE0_ECC_UNCORRECTED_LEVEL_0
     },
     /* Index: SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR (36) */
     {
         SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_NUM_RAMS,
         SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_RamIdTable,
         SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES,
         SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_MemEntries,
         SDL_ESM_INST_MAIN_ESM0,
         SDLR_ESM0_ESM_LVL_EVENT_R5FSS0_CORE1_ECC_CORRECTED_LEVEL_0,
         SDLR_ESM0_ESM_LVL_EVENT_R5FSS0_CORE1_ECC_UNCORRECTED_LEVEL_0
     },
     /* Index: SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0 (37) */
     {
         SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_NUM_RAMS,
         SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_RamIdTable,
         SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_RAM_IDS_TOTAL_ENTRIES,
         SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE0_MemEntries,
         SDL_ESM_INST_MAIN_ESM0,
         SDLR_ESM0_ESM_LVL_EVENT_A53SS0_ECC_ECCAGGR0_CORRECTED_ERR_LEVEL_0,
         SDLR_ESM0_ESM_LVL_EVENT_A53SS0_ECC_ECCAGGR0_UNCORRECTED_ERR_LEVEL_0
     },
     /* Index: SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC (38u) */
     {
         SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_NUM_RAMS,
         SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_RamIdTable,
         SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_RAM_IDS_TOTAL_ENTRIES,
         SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_COREPAC_MemEntries,
         SDL_ESM_INST_MAIN_ESM0,
         SDLR_ESM0_ESM_LVL_EVENT_A53SS0_ECC_ECCAGGR_COREPAC_CORRECTED_ERR_LEVEL_0,
         SDLR_ESM0_ESM_LVL_EVENT_A53SS0_ECC_ECCAGGR_COREPAC_UNCORRECTED_ERR_LEVEL_0
     },
     /* Index: SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1 (39) */
     {
         SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_NUM_RAMS,
         SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_RamIdTable,
         SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_RAM_IDS_TOTAL_ENTRIES,
         SDL_COMPUTE_CLUSTER0_SAM64_A53_256KB_WRAP_A53_DUAL_WRAP_CBA_WRAP_A53_DUAL_WRAP_CBA_COREPAC_ECC_AGGR_CORE1_MemEntries,
         SDL_ESM_INST_MAIN_ESM0,
         SDLR_ESM0_ESM_LVL_EVENT_A53SS0_ECC_ECCAGGR1_CORRECTED_ERR_LEVEL_0,
         SDLR_ESM0_ESM_LVL_EVENT_A53SS0_ECC_ECCAGGR1_UNCORRECTED_ERR_LEVEL_0
      },
};
#endif

#if defined(SOC_AM243X)
static const SDL_EccAggrEntry_t SDL_ECC_aggrTable[SDL_ECC_MEMTYPE_MAX] =
{

  /* SDL_PSRAMECC0_PSRAM256X32E_ECC_AGGR (0) */
    {
        SDL_PSRAMECC0_PSRAM256X32E_ECC_AGGR_NUM_RAMS,
        SDL_PSRAMECC0_PSRAM256X32E_ECC_AGGR_RamIdTable,
        SDL_PSRAMECC0_PSRAM256X32E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES,
        SDL_PSRAMECC0_PSRAM256X32E_ECC_AGGR_MemEntries,
        SDL_ESM_INST_MAIN_ESM0,
        SDLR_ESM0_ESM_LVL_EVENT_PSRAMECC0_ECC_CORR_LEVEL_0,
        SDLR_ESM0_ESM_LVL_EVENT_PSRAMECC0_ECC_UNCORR_LEVEL_0
    },
    /* Index: SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_RXMEM (1) */
    {
        SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_RXMEM_NUM_RAMS,
        SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_RXMEM_RamIdTable,
        SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_RXMEM_RAM_IDS_TOTAL_ENTRIES,
        SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_RXMEM_MemEntries,
        SDL_ESM_INST_MAIN_ESM0,
        SDLR_ESM0_ESM_LVL_EVENT_MMCSD1_EMMCSDSS_RXMEM_CORR_ERR_LVL_0,
        SDLR_ESM0_ESM_LVL_EVENT_MMCSD1_EMMCSDSS_RXMEM_UNCORR_ERR_LVL_0
    },
    /* Index: SDL_ADC0_ADC12_CORE_FIFO_RAM_ECC_AGGR (2) */
    {
        SDL_ADC0_ADC12_CORE_FIFO_RAM_ECC_AGGR_NUM_RAMS,
        SDL_ADC0_ADC12_CORE_FIFO_RAM_ECC_AGGR_RamIdTable,
        SDL_ADC0_ADC12_CORE_FIFO_RAM_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES,
        SDL_ADC0_ADC12_CORE_FIFO_RAM_ECC_AGGR_MemEntries,
        SDL_ESM_INST_MAIN_ESM0,
        SDLR_ESM0_ESM_LVL_EVENT_ADC0_ECC_CORRECTED_ERR_LEVEL_0,
        SDLR_ESM0_ESM_LVL_EVENT_ADC0_ECC_UNCORRECTED_ERR_LEVEL_0
    },

    /* Index: SDL_ECC_AGGR1 (3) */
    {
        SDL_ECC_AGGR1_NUM_RAMS,
        SDL_ECC_AGGR1_RamIdTable,
        SDL_ECC_AGGR1_RAM_IDS_TOTAL_ENTRIES,
        SDL_ECC_AGGR1_MemEntries,
        SDL_ESM_INST_MAIN_ESM0,
        SDLR_ESM0_ESM_LVL_EVENT_ECC_AGGR1_CORR_LEVEL_0,
        SDLR_ESM0_ESM_LVL_EVENT_ECC_AGGR1_UNCORR_LEVEL_0
    },

    /* Index: SDL_ECC_AGGR0  (4) */
    {
        SDL_ECC_AGGR0_NUM_RAMS,
        SDL_ECC_AGGR0_RamIdTable,
        SDL_ECC_AGGR0_RAM_IDS_TOTAL_ENTRIES,
        SDL_ECC_AGGR0_MemEntries,
        SDL_ESM_INST_MAIN_ESM0,
        SDLR_ESM0_ESM_LVL_EVENT_ECC_AGGR0_CORR_LEVEL_0,
        SDLR_ESM0_ESM_LVL_EVENT_ECC_AGGR0_UNCORR_LEVEL_0
    },

  /* Index: SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR    (5) */
  {
        SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_NUM_RAMS,
        SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_RamIdTable,
        SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES,
        SDL_SA2_UL0_SA2_UL_SA2_UL_ECC_AGGR_MemEntries,
        SDL_ESM_INST_MAIN_ESM0,
        SDLR_ESM0_ESM_LVL_EVENT_SA2_UL0_SA_UL_ECC_CORR_LEVEL_0,
        SDLR_ESM0_ESM_LVL_EVENT_SA2_UL0_SA_UL_ECC_UNCORR_LEVEL_0
  },

/* Index: SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR  (6) */
    {
        SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_NUM_RAMS,
        SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_RamIdTable,
        SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES,
        SDL_MCAN0_MCANSS_MSGMEM_WRAP_ECC_AGGR_MemEntries,
        SDL_ESM_INST_MAIN_ESM0,
        SDLR_ESM0_ESM_LVL_EVENT_MCAN0_MCANSS_ECC_CORR_LVL_INT_0,
        SDLR_ESM0_ESM_LVL_EVENT_MCAN0_MCANSS_ECC_UNCORR_LVL_INT_0
    },

  /* Index: SDL_DMASS0_DMSS_AM64_ECCAGGR   (7) */
    {
        SDL_DMASS0_DMSS_AM64_ECCAGGR_NUM_RAMS,
        SDL_DMASS0_DMSS_AM64_ECCAGGR_RamIdTable,
        SDL_DMASS0_DMSS_AM64_ECCAGGR_RAM_IDS_TOTAL_ENTRIES,
        SDL_DMASS0_DMSS_AM64_ECCAGGR_MemEntries,
        SDL_ESM_INST_MAIN_ESM0,
        SDLR_ESM0_ESM_LVL_EVENT_DMASS0_ECC_AGGR_0_ECC_CORRECTED_ERR_LEVEL_0,
        SDLR_ESM0_ESM_LVL_EVENT_DMASS0_ECC_AGGR_0_ECC_UNCORRECTED_ERR_LEVEL_0
    },

    /* Index: SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_TXMEM  (8) */
    {
        SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_TXMEM_NUM_RAMS,
        SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_TXMEM_RamIdTable,
        SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_TXMEM_RAM_IDS_TOTAL_ENTRIES,
        SDL_MMCSD1_EMMCSD4SS_ECC_AGGR_TXMEM_MemEntries,
        SDL_ESM_INST_MAIN_ESM0,
        SDLR_ESM0_ESM_LVL_EVENT_MMCSD1_EMMCSDSS_TXMEM_CORR_ERR_LVL_0,
        SDLR_ESM0_ESM_LVL_EVENT_MMCSD1_EMMCSDSS_TXMEM_UNCORR_ERR_LVL_0
    },
  /* Index: SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR  (9) */
  {
        SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_NUM_RAMS,
        SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_RamIdTable,
        SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES,
        SDL_MCAN1_MCANSS_MSGMEM_WRAP_ECC_AGGR_MemEntries,
        SDL_ESM_INST_MAIN_ESM0,
        SDLR_ESM0_ESM_LVL_EVENT_MCAN1_MCANSS_ECC_CORR_LVL_INT_0,
        SDLR_ESM0_ESM_LVL_EVENT_MCAN1_MCANSS_ECC_UNCORR_LVL_INT_0
    },
 /* Index: SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR  (10) */
    {
        SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_NUM_RAMS,
        SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_RamIdTable,
        SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES,
        SDL_PRU_ICSSG1_ICSS_G_16FF_CORE_BORG_ECC_AGGR_MemEntries,
        SDL_ESM_INST_MAIN_ESM0,
        SDLR_ESM0_ESM_LVL_EVENT_PRU_ICSSG1_PR1_ECC_SEC_ERR_PEND_0,
        SDLR_ESM0_ESM_LVL_EVENT_PRU_ICSSG1_PR1_ECC_DED_ERR_PEND_0
      },
  /* Index: SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR  (11) */
     {
        SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_NUM_RAMS,
        SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_RamIdTable,
        SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES,
        SDL_PRU_ICSSG0_ICSS_G_16FF_CORE_BORG_ECC_AGGR_MemEntries,
        SDL_ESM_INST_MAIN_ESM0,
        SDLR_ESM0_ESM_LVL_EVENT_PRU_ICSSG0_PR1_ECC_SEC_ERR_PEND_0,
        SDLR_ESM0_ESM_LVL_EVENT_PRU_ICSSG0_PR1_ECC_DED_ERR_PEND_0
      },
    /* Index: SDL_MSRAM_256K2_MSRAM32KX64E_ECC_AGGR (12) */
    {
        SDL_MSRAM_256K2_MSRAM32KX64E_ECC_AGGR_NUM_RAMS,
        SDL_MSRAM_256K2_MSRAM32KX64E_ECC_AGGR_RamIdTable,
        SDL_MSRAM_256K2_MSRAM32KX64E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES,
        SDL_MSRAM_256K2_MSRAM32KX64E_ECC_AGGR_MemEntries,
        SDL_ESM_INST_MAIN_ESM0,
        SDLR_ESM0_ESM_LVL_EVENT_MSRAM_256K2_ECC_CORR_LEVEL_0,
        SDLR_ESM0_ESM_LVL_EVENT_MSRAM_256K2_ECC_UNCORR_LEVEL_0
    },
    /* Index: SDL_FSS0_FSS_UL_OSPI0_OSPI_WRAP_ECC_AGGR (13) */
    {
        SDL_FSS0_FSS_UL_OSPI0_OSPI_WRAP_ECC_AGGR_NUM_RAMS,
        SDL_FSS0_FSS_UL_OSPI0_OSPI_WRAP_ECC_AGGR_RamIdTable,
        SDL_FSS0_FSS_UL_OSPI0_OSPI_WRAP_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES,
        SDL_FSS0_FSS_UL_OSPI0_OSPI_WRAP_ECC_AGGR_MemEntries,
        SDL_ESM_INST_MAIN_ESM0,
        SDLR_ESM0_ESM_LVL_EVENT_FSS0_OSPI_0_OSPI_ECC_CORR_LVL_INTR_0,
        SDLR_ESM0_ESM_LVL_EVENT_FSS0_OSPI_0_OSPI_ECC_UNCORR_LVL_INTR_0
    },
    /* Index: SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR (14) */
    {
        SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_NUM_RAMS,
        SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_RamIdTable,
        SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES,
        SDL_CPSW0_CPSW_3GUSS_CORE_ECC_CPSW_ECC_AGGR_MemEntries,
        SDL_ESM_INST_MAIN_ESM0,
        SDLR_ESM0_ESM_LVL_EVENT_CPSW0_ECC_SEC_PEND_0,
        SDLR_ESM0_ESM_LVL_EVENT_CPSW0_ECC_DED_PEND_0
    },
    /* Index: SDL_GICSS0_GIC500SS_1_2_ECC_AGGR (15) */
    {
        SDL_GICSS0_GIC500SS_1_2_ECC_AGGR_NUM_RAMS,
        SDL_GICSS0_GIC500SS_1_2_ECC_AGGR_RamIdTable,
        SDL_GICSS0_GIC500SS_1_2_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES,
        SDL_GICSS0_GIC500SS_1_2_ECC_AGGR_MemEntries,
        SDL_ESM_INST_MAIN_ESM0,
        SDLR_ESM0_ESM_LVL_EVENT_GICSS0_ECC_AGGR_CORR_LEVEL_0,
        SDLR_ESM0_ESM_LVL_EVENT_GICSS0_ECC_AGGR_UNCORR_LEVEL_0
    },

    /* Index: SDL_PCIE0_PCIE_G2X1_64_CORE_AXI_ECC_AGGR (16) */
    {
        SDL_PCIE0_PCIE_G2X1_64_CORE_AXI_ECC_AGGR_NUM_RAMS,
        SDL_PCIE0_PCIE_G2X1_64_CORE_AXI_ECC_AGGR_RamIdTable,
        SDL_PCIE0_PCIE_G2X1_64_CORE_AXI_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES,
        SDL_PCIE0_PCIE_G2X1_64_CORE_AXI_ECC_AGGR_MemEntries,
        SDL_ESM_INST_MAIN_ESM0,
        SDLR_ESM0_ESM_LVL_EVENT_PCIE0_PCIE_ECC0_CORR_LEVEL_0,
        SDLR_ESM0_ESM_LVL_EVENT_PCIE0_PCIE_ECC0_UNCORR_LEVEL_0
    },

    /* Index: SDL_PCIE0_PCIE_G2X1_64_CORE_CORE_ECC_AGGR  (17) */
    {
        SDL_PCIE0_PCIE_G2X1_64_CORE_CORE_ECC_AGGR_NUM_RAMS,
        SDL_PCIE0_PCIE_G2X1_64_CORE_CORE_ECC_AGGR_RamIdTable,
        SDL_PCIE0_PCIE_G2X1_64_CORE_CORE_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES,
        SDL_PCIE0_PCIE_G2X1_64_CORE_CORE_ECC_AGGR_MemEntries,
        SDL_ESM_INST_MAIN_ESM0,
        0,
        0
    },

  /* Index: SDL_USB0_USB3P0SS64_16FFC_USB3P0SS64_CORE_A__ECC_AGGR    (18) */
  {
        SDL_USB0_USB3P0SS64_16FFC_USB3P0SS64_CORE_A_ECC_AGGR_NUM_RAMS,
        SDL_USB0_USB3P0SS64_16FFC_USB3P0SS64_CORE_A_ECC_AGGR_RamIdTable,
        SDL_USB0_USB3P0SS64_16FFC_USB3P0SS64_CORE_A_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES,
        SDL_USB0_USB3P0SS64_16FFC_USB3P0SS64_CORE_A_ECC_AGGR_MemEntries,
        SDL_ESM_INST_MAIN_ESM0,
        SDLR_ESM0_ESM_LVL_EVENT_USB0_A_ECC_AGGR_CORRECTED_ERR_LEVEL_0,
        SDLR_ESM0_ESM_LVL_EVENT_USB0_A_ECC_AGGR_UNCORRECTED_ERR_LEVEL_0
  },

/* Index: SDL_PDMA1_PDMA_AM64_MAIN1_ECCAGGR  (19) */
    {
        SDL_PDMA1_PDMA_AM64_MAIN1_ECCAGGR_NUM_RAMS,
        SDL_PDMA1_PDMA_AM64_MAIN1_ECCAGGR_RamIdTable,
        SDL_PDMA1_PDMA_AM64_MAIN1_ECCAGGR_RAM_IDS_TOTAL_ENTRIES,
        SDL_PDMA1_PDMA_AM64_MAIN1_ECCAGGR_MemEntries,
        SDL_ESM_INST_MAIN_ESM0,
        SDLR_ESM0_ESM_LVL_EVENT_PDMA1_ECC_SEC_PEND_0,
        SDLR_ESM0_ESM_LVL_EVENT_PDMA1_ECC_DED_PEND_0
    },

  /* Index: SDL_DMSC0_DMSC_LITE   (20) */
    {
        SDL_DMSC0_DMSC_LITE_NUM_RAMS,
        SDL_DMSC0_DMSC_LITE_RamIdTable,
        SDL_DMSC0_DMSC_LITE_RAM_IDS_TOTAL_ENTRIES,
        SDL_DMSC0_DMSC_LITE_MemEntries,
        SDL_ESM_INST_MAIN_ESM0,
        SDLR_ESM0_ESM_LVL_EVENT_DMSC0_ECC_AGGR_0_ECC_CORRECTED_ERR_LEVEL_0,
        SDLR_ESM0_ESM_LVL_EVENT_DMSC0_ECC_AGGR_0_ECC_UNCORRECTED_ERR_LEVEL_0
    },

    /* Index: SDL_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR  (21) */
    {
        SDL_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR_NUM_RAMS,
        SDL_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR_RamIdTable,
        SDL_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES,
        SDL_MSRAM_256K1_MSRAM32KX64E_ECC_AGGR_MemEntries,
        SDL_ESM_INST_MAIN_ESM0,
        SDLR_ESM0_ESM_LVL_EVENT_MSRAM_256K1_ECC_CORR_LEVEL_0,
        SDLR_ESM0_ESM_LVL_EVENT_MSRAM_256K1_ECC_UNCORR_LEVEL_0
    },
  /* Index: SDL_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR  (22) */
  {
        SDL_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR_NUM_RAMS,
        SDL_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR_RamIdTable,
        SDL_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES,
        SDL_MSRAM_256K0_MSRAM32KX64E_ECC_AGGR_MemEntries,
        SDL_ESM_INST_MAIN_ESM0,
        SDLR_ESM0_ESM_LVL_EVENT_MSRAM_256K0_ECC_CORR_LEVEL_0,
        SDLR_ESM0_ESM_LVL_EVENT_MSRAM_256K0_ECC_UNCORR_LEVEL_0
    },
 /* Index: SDL_MSRAM_256K3_MSRAM32KX64E_ECC_AGGR  (23) */
    {
        SDL_MSRAM_256K3_MSRAM32KX64E_ECC_AGGR_NUM_RAMS,
        SDL_MSRAM_256K3_MSRAM32KX64E_ECC_AGGR_RamIdTable,
        SDL_MSRAM_256K3_MSRAM32KX64E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES,
        SDL_MSRAM_256K3_MSRAM32KX64E_ECC_AGGR_MemEntries,
        SDL_ESM_INST_MAIN_ESM0,
        SDLR_ESM0_ESM_LVL_EVENT_MSRAM_256K3_ECC_CORR_LEVEL_0,
        SDLR_ESM0_ESM_LVL_EVENT_MSRAM_256K3_ECC_UNCORR_LEVEL_0
      },
  /* Index: SDL_MSRAM_256K5_MSRAM32KX64E_ECC_AGGR  (24) */
     {
        SDL_MSRAM_256K5_MSRAM32KX64E_ECC_AGGR_NUM_RAMS,
        SDL_MSRAM_256K5_MSRAM32KX64E_ECC_AGGR_RamIdTable,
        SDL_MSRAM_256K5_MSRAM32KX64E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES,
        SDL_MSRAM_256K5_MSRAM32KX64E_ECC_AGGR_MemEntries,
        SDL_ESM_INST_MAIN_ESM0,
        SDLR_ESM0_ESM_LVL_EVENT_MSRAM_256K5_ECC_CORR_LEVEL_0,
        SDLR_ESM0_ESM_LVL_EVENT_MSRAM_256K5_ECC_UNCORR_LEVEL_0
      },
  /* Index: SDL_MSRAM_256K4_MSRAM32KX64E_ECC_AGGR (25) */
    {
        SDL_MSRAM_256K4_MSRAM32KX64E_ECC_AGGR_NUM_RAMS,
        SDL_MSRAM_256K4_MSRAM32KX64E_ECC_AGGR_RamIdTable,
        SDL_MSRAM_256K4_MSRAM32KX64E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES,
        SDL_MSRAM_256K4_MSRAM32KX64E_ECC_AGGR_MemEntries,
        SDL_ESM_INST_MAIN_ESM0,
        SDLR_ESM0_ESM_LVL_EVENT_MSRAM_256K4_ECC_CORR_LEVEL_0,
        SDLR_ESM0_ESM_LVL_EVENT_MSRAM_256K4_ECC_UNCORR_LEVEL_0
    },
    /* Index: SDL_MSRAM_256K7_MSRAM32KX64E_ECC_AGGR (26) */
    {
        SDL_MSRAM_256K7_MSRAM32KX64E_ECC_AGGR_NUM_RAMS,
        SDL_MSRAM_256K7_MSRAM32KX64E_ECC_AGGR_RamIdTable,
        SDL_MSRAM_256K7_MSRAM32KX64E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES,
        SDL_MSRAM_256K7_MSRAM32KX64E_ECC_AGGR_MemEntries,
        SDL_ESM_INST_MAIN_ESM0,
        SDLR_ESM0_ESM_LVL_EVENT_MSRAM_256K7_ECC_CORR_LEVEL_0,
        SDLR_ESM0_ESM_LVL_EVENT_MSRAM_256K7_ECC_UNCORR_LEVEL_0
    },
    /* Index: SDL_MSRAM_256K6_MSRAM32KX64E_ECC_AGGR (27) */
    {
        SDL_MSRAM_256K6_MSRAM32KX64E_ECC_AGGR_NUM_RAMS,
        SDL_MSRAM_256K6_MSRAM32KX64E_ECC_AGGR_RamIdTable,
        SDL_MSRAM_256K6_MSRAM32KX64E_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES,
        SDL_MSRAM_256K6_MSRAM32KX64E_ECC_AGGR_MemEntries,
        SDL_ESM_INST_MAIN_ESM0,
        SDLR_ESM0_ESM_LVL_EVENT_MSRAM_256K6_ECC_CORR_LEVEL_0,
        SDLR_ESM0_ESM_LVL_EVENT_MSRAM_256K6_ECC_UNCORR_LEVEL_0
    },
    /* Index: SDL_MCU_M4FSS0_BLAZAR_ECC (28) */
    {
        SDL_MCU_M4FSS0_BLAZAR_ECC_NUM_RAMS,
        SDL_MCU_M4FSS0_BLAZAR_ECC_RamIdTable,
        SDL_MCU_M4FSS0_BLAZAR_ECC_RAM_IDS_TOTAL_ENTRIES,
        SDL_MCU_M4FSS0_BLAZAR_ECC_MemEntries,
        SDL_ESM_INST_MCU_ESM0,
        SDLR_MCU_ESM0_ESM_LVL_EVENT_MCU_M4FSS0_ECC_AGGR_0_ECC_CORRECTED_ERR_LEVEL_0,
        SDLR_MCU_ESM0_ESM_LVL_EVENT_MCU_M4FSS0_ECC_AGGR_0_ECC_UNCORRECTED_ERR_LEVEL_0
    },
    /* Index: SDL_PDMA0_PDMA_AM64_MAIN0_ECCAGGR (29) */
    {
        SDL_PDMA0_PDMA_AM64_MAIN0_ECCAGGR_NUM_RAMS,
        SDL_PDMA0_PDMA_AM64_MAIN0_ECCAGGR_RamIdTable,
        SDL_PDMA0_PDMA_AM64_MAIN0_ECCAGGR_RAM_IDS_TOTAL_ENTRIES,
        SDL_PDMA0_PDMA_AM64_MAIN0_ECCAGGR_MemEntries,
        SDL_ESM_INST_MAIN_ESM0,
        SDLR_ESM0_ESM_LVL_EVENT_PDMA0_ECC_SEC_PEND_0,
        SDLR_ESM0_ESM_LVL_EVENT_PDMA0_ECC_DED_PEND_0

    },
    /* SDL_MMCSD0_EMMC8SS_16FFC_ECC_AGGR_RXMEM (30) */
      {
        SDL_MMCSD0_EMMC8SS_16FFC_ECC_AGGR_RXMEM_NUM_RAMS,
        SDL_MMCSD0_EMMC8SS_16FFC_ECC_AGGR_RXMEM_RamIdTable,
        SDL_MMCSD0_EMMC8SS_16FFC_ECC_AGGR_RXMEM_RAM_IDS_TOTAL_ENTRIES,
        SDL_MMCSD0_EMMC8SS_16FFC_ECC_AGGR_RXMEM_MemEntries,
        SDL_ESM_INST_MAIN_ESM0,
        SDLR_ESM0_ESM_LVL_EVENT_MMCSD0_EMMCSS_RXMEM_CORR_ERR_LVL_0,
        SDLR_ESM0_ESM_LVL_EVENT_MMCSD0_EMMCSS_RXMEM_UNCORR_ERR_LVL_0
      },
    /* SDL_MMCSD0_EMMC8SS_16FFC_ECC_AGGR_TXMEM (31) */
      {
          SDL_MMCSD0_EMMC8SS_16FFC_ECC_AGGR_TXMEM_NUM_RAMS,
          SDL_MMCSD0_EMMC8SS_16FFC_ECC_AGGR_TXMEM_RamIdTable,
          SDL_MMCSD0_EMMC8SS_16FFC_ECC_AGGR_TXMEM_RAM_IDS_TOTAL_ENTRIES,
          SDL_MMCSD0_EMMC8SS_16FFC_ECC_AGGR_TXMEM_MemEntries,
          SDL_ESM_INST_MAIN_ESM0,
          SDLR_ESM0_ESM_LVL_EVENT_MMCSD0_EMMCSS_TXMEM_CORR_ERR_LVL_0,
          SDLR_ESM0_ESM_LVL_EVENT_MMCSD0_EMMCSS_TXMEM_UNCORR_ERR_LVL_0
        },
    /* SDL_VTM0_K3VTM_N16FFC_ECCAGGR (32) */
      {
          SDL_VTM0_K3VTM_N16FFC_ECCAGGR_NUM_RAMS,
          SDL_VTM0_K3VTM_N16FFC_ECCAGGR_RamIdTable,
          SDL_VTM0_K3VTM_N16FFC_ECCAGGR_RAM_IDS_TOTAL_ENTRIES,
          NULL,
          SDL_ESM_INST_MAIN_ESM0,
          SDLR_ESM0_ESM_LVL_EVENT_VTM0_CORR_LEVEL_0,
          SDLR_ESM0_ESM_LVL_EVENT_VTM0_UNCORR_LEVEL_0
      },
   /* SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR (33) */
     {
         SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_NUM_RAMS,
         SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_RamIdTable,
         SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES,
         SDL_R5FSS1_PULSAR_LITE_CPU0_ECC_AGGR_MemEntries,
         SDL_ESM_INST_MAIN_ESM0,
         SDLR_ESM0_ESM_LVL_EVENT_R5FSS1_CORE0_ECC_CORRECTED_LEVEL_0,
         SDLR_ESM0_ESM_LVL_EVENT_R5FSS1_CORE0_ECC_UNCORRECTED_LEVEL_0
     },
     /* Index: SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR (34) */
     {
         SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_NUM_RAMS,
         SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_RamIdTable,
         SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES,
         SDL_R5FSS1_PULSAR_LITE_CPU1_ECC_AGGR_MemEntries,
         SDL_ESM_INST_MAIN_ESM0,
         SDLR_ESM0_ESM_LVL_EVENT_R5FSS1_CORE1_ECC_CORRECTED_LEVEL_0,
         SDLR_ESM0_ESM_LVL_EVENT_R5FSS1_CORE1_ECC_UNCORRECTED_LEVEL_0
     },
     /* Index: SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR (35) */
     {
         SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_NUM_RAMS,
         SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_RamIdTable,
         SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES,
         SDL_R5FSS0_PULSAR_LITE_CPU0_ECC_AGGR_MemEntries,
         SDL_ESM_INST_MAIN_ESM0,
         SDLR_ESM0_ESM_LVL_EVENT_R5FSS0_CORE0_ECC_CORRECTED_LEVEL_0,
         SDLR_ESM0_ESM_LVL_EVENT_R5FSS0_CORE0_ECC_UNCORRECTED_LEVEL_0
     },
     /* Index: SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR (36) */
     {
         SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_NUM_RAMS,
         SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_RamIdTable,
         SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_RAM_IDS_TOTAL_ENTRIES,
         SDL_R5FSS0_PULSAR_LITE_CPU1_ECC_AGGR_MemEntries,
         SDL_ESM_INST_MAIN_ESM0,
         SDLR_ESM0_ESM_LVL_EVENT_R5FSS0_CORE1_ECC_CORRECTED_LEVEL_0,
         SDLR_ESM0_ESM_LVL_EVENT_R5FSS0_CORE1_ECC_UNCORRECTED_LEVEL_0
     },
};
#endif
/** @} */
/** @} */
 #endif /* INCLUDE_SDL_ECC_SOC_H_ */
