// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ap_ce,
        data_0_val,
        data_1_val,
        data_2_val,
        data_3_val,
        data_4_val,
        data_5_val,
        data_6_val,
        data_7_val,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   ap_ce;
input  [15:0] data_0_val;
input  [15:0] data_1_val;
input  [15:0] data_2_val;
input  [15:0] data_3_val;
input  [15:0] data_4_val;
input  [15:0] data_5_val;
input  [15:0] data_6_val;
input  [15:0] data_7_val;
output  [7:0] ap_return_0;
output  [7:0] ap_return_1;
output  [7:0] ap_return_2;
output  [7:0] ap_return_3;
output  [7:0] ap_return_4;
output  [7:0] ap_return_5;
output  [7:0] ap_return_6;
output  [7:0] ap_return_7;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln45_fu_106_p2;
reg   [0:0] icmp_ln45_reg_1418;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] tmp_reg_1423;
wire   [7:0] add_ln46_fu_174_p2;
reg   [7:0] add_ln46_reg_1430;
wire   [0:0] empty_fu_216_p2;
reg   [0:0] empty_reg_1436;
wire   [0:0] icmp_ln45_8_fu_222_p2;
reg   [0:0] icmp_ln45_8_reg_1442;
reg   [0:0] tmp_57_reg_1447;
wire   [7:0] add_ln46_8_fu_290_p2;
reg   [7:0] add_ln46_8_reg_1454;
wire   [0:0] empty_38_fu_332_p2;
reg   [0:0] empty_38_reg_1460;
wire   [0:0] icmp_ln45_9_fu_338_p2;
reg   [0:0] icmp_ln45_9_reg_1466;
reg   [0:0] tmp_62_reg_1471;
wire   [7:0] add_ln46_9_fu_406_p2;
reg   [7:0] add_ln46_9_reg_1478;
wire   [0:0] empty_39_fu_448_p2;
reg   [0:0] empty_39_reg_1484;
wire   [0:0] icmp_ln45_10_fu_454_p2;
reg   [0:0] icmp_ln45_10_reg_1490;
reg   [0:0] tmp_67_reg_1495;
wire   [7:0] add_ln46_10_fu_522_p2;
reg   [7:0] add_ln46_10_reg_1502;
wire   [0:0] empty_40_fu_564_p2;
reg   [0:0] empty_40_reg_1508;
wire   [0:0] icmp_ln45_11_fu_570_p2;
reg   [0:0] icmp_ln45_11_reg_1514;
reg   [0:0] tmp_72_reg_1519;
wire   [7:0] add_ln46_11_fu_638_p2;
reg   [7:0] add_ln46_11_reg_1526;
wire   [0:0] empty_41_fu_680_p2;
reg   [0:0] empty_41_reg_1532;
wire   [0:0] icmp_ln45_12_fu_686_p2;
reg   [0:0] icmp_ln45_12_reg_1538;
reg   [0:0] tmp_77_reg_1543;
wire   [7:0] add_ln46_12_fu_754_p2;
reg   [7:0] add_ln46_12_reg_1550;
wire   [0:0] empty_42_fu_796_p2;
reg   [0:0] empty_42_reg_1556;
wire   [0:0] icmp_ln45_13_fu_802_p2;
reg   [0:0] icmp_ln45_13_reg_1562;
reg   [0:0] tmp_82_reg_1567;
wire   [7:0] add_ln46_13_fu_870_p2;
reg   [7:0] add_ln46_13_reg_1574;
wire   [0:0] empty_43_fu_912_p2;
reg   [0:0] empty_43_reg_1580;
wire   [0:0] icmp_ln45_14_fu_918_p2;
reg   [0:0] icmp_ln45_14_reg_1586;
reg   [0:0] tmp_87_reg_1591;
wire   [7:0] add_ln46_14_fu_986_p2;
reg   [7:0] add_ln46_14_reg_1598;
wire   [0:0] empty_44_fu_1028_p2;
reg   [0:0] empty_44_reg_1604;
wire    ap_block_pp0_stage0;
wire   [0:0] tmp_55_fu_150_p3;
wire   [0:0] trunc_ln46_fu_138_p1;
wire   [0:0] or_ln46_fu_158_p2;
wire   [0:0] tmp_53_fu_130_p3;
wire   [0:0] and_ln46_fu_164_p2;
wire   [7:0] trunc_ln_fu_120_p4;
wire   [7:0] zext_ln46_fu_170_p1;
wire   [5:0] tmp_s_fu_180_p4;
wire   [0:0] tmp_54_fu_142_p3;
wire   [0:0] tmp_56_fu_196_p3;
wire   [0:0] not_tmp_66_fu_204_p2;
wire   [0:0] icmp_ln46_fu_190_p2;
wire   [0:0] and_ln46_18_fu_210_p2;
wire   [0:0] tmp_60_fu_266_p3;
wire   [0:0] trunc_ln46_11_fu_254_p1;
wire   [0:0] or_ln46_30_fu_274_p2;
wire   [0:0] tmp_58_fu_246_p3;
wire   [0:0] and_ln46_13_fu_280_p2;
wire   [7:0] trunc_ln46_8_fu_236_p4;
wire   [7:0] zext_ln46_8_fu_286_p1;
wire   [5:0] tmp_44_fu_296_p4;
wire   [0:0] tmp_59_fu_258_p3;
wire   [0:0] tmp_61_fu_312_p3;
wire   [0:0] not_tmp_73_fu_320_p2;
wire   [0:0] icmp_ln46_8_fu_306_p2;
wire   [0:0] and_ln46_20_fu_326_p2;
wire   [0:0] tmp_65_fu_382_p3;
wire   [0:0] trunc_ln46_12_fu_370_p1;
wire   [0:0] or_ln46_33_fu_390_p2;
wire   [0:0] tmp_63_fu_362_p3;
wire   [0:0] and_ln46_14_fu_396_p2;
wire   [7:0] trunc_ln46_9_fu_352_p4;
wire   [7:0] zext_ln46_9_fu_402_p1;
wire   [5:0] tmp_45_fu_412_p4;
wire   [0:0] tmp_64_fu_374_p3;
wire   [0:0] tmp_66_fu_428_p3;
wire   [0:0] not_tmp_80_fu_436_p2;
wire   [0:0] icmp_ln46_9_fu_422_p2;
wire   [0:0] and_ln46_22_fu_442_p2;
wire   [0:0] tmp_70_fu_498_p3;
wire   [0:0] trunc_ln46_13_fu_486_p1;
wire   [0:0] or_ln46_36_fu_506_p2;
wire   [0:0] tmp_68_fu_478_p3;
wire   [0:0] and_ln46_15_fu_512_p2;
wire   [7:0] trunc_ln46_s_fu_468_p4;
wire   [7:0] zext_ln46_10_fu_518_p1;
wire   [5:0] tmp_46_fu_528_p4;
wire   [0:0] tmp_69_fu_490_p3;
wire   [0:0] tmp_71_fu_544_p3;
wire   [0:0] not_tmp_87_fu_552_p2;
wire   [0:0] icmp_ln46_10_fu_538_p2;
wire   [0:0] and_ln46_24_fu_558_p2;
wire   [0:0] tmp_75_fu_614_p3;
wire   [0:0] trunc_ln46_14_fu_602_p1;
wire   [0:0] or_ln46_39_fu_622_p2;
wire   [0:0] tmp_73_fu_594_p3;
wire   [0:0] and_ln46_16_fu_628_p2;
wire   [7:0] trunc_ln46_1_fu_584_p4;
wire   [7:0] zext_ln46_11_fu_634_p1;
wire   [5:0] tmp_47_fu_644_p4;
wire   [0:0] tmp_74_fu_606_p3;
wire   [0:0] tmp_76_fu_660_p3;
wire   [0:0] not_tmp_94_fu_668_p2;
wire   [0:0] icmp_ln46_11_fu_654_p2;
wire   [0:0] and_ln46_26_fu_674_p2;
wire   [0:0] tmp_80_fu_730_p3;
wire   [0:0] trunc_ln46_15_fu_718_p1;
wire   [0:0] or_ln46_42_fu_738_p2;
wire   [0:0] tmp_78_fu_710_p3;
wire   [0:0] and_ln46_17_fu_744_p2;
wire   [7:0] trunc_ln46_2_fu_700_p4;
wire   [7:0] zext_ln46_12_fu_750_p1;
wire   [5:0] tmp_48_fu_760_p4;
wire   [0:0] tmp_79_fu_722_p3;
wire   [0:0] tmp_81_fu_776_p3;
wire   [0:0] not_tmp_101_fu_784_p2;
wire   [0:0] icmp_ln46_12_fu_770_p2;
wire   [0:0] and_ln46_28_fu_790_p2;
wire   [0:0] tmp_85_fu_846_p3;
wire   [0:0] trunc_ln46_16_fu_834_p1;
wire   [0:0] or_ln46_45_fu_854_p2;
wire   [0:0] tmp_83_fu_826_p3;
wire   [0:0] and_ln46_19_fu_860_p2;
wire   [7:0] trunc_ln46_3_fu_816_p4;
wire   [7:0] zext_ln46_13_fu_866_p1;
wire   [5:0] tmp_49_fu_876_p4;
wire   [0:0] tmp_84_fu_838_p3;
wire   [0:0] tmp_86_fu_892_p3;
wire   [0:0] not_tmp_108_fu_900_p2;
wire   [0:0] icmp_ln46_13_fu_886_p2;
wire   [0:0] and_ln46_30_fu_906_p2;
wire   [0:0] tmp_90_fu_962_p3;
wire   [0:0] trunc_ln46_17_fu_950_p1;
wire   [0:0] or_ln46_48_fu_970_p2;
wire   [0:0] tmp_88_fu_942_p3;
wire   [0:0] and_ln46_21_fu_976_p2;
wire   [7:0] trunc_ln46_4_fu_932_p4;
wire   [7:0] zext_ln46_14_fu_982_p1;
wire   [5:0] tmp_50_fu_992_p4;
wire   [0:0] tmp_89_fu_954_p3;
wire   [0:0] tmp_91_fu_1008_p3;
wire   [0:0] not_tmp_115_fu_1016_p2;
wire   [0:0] icmp_ln46_14_fu_1002_p2;
wire   [0:0] and_ln46_32_fu_1022_p2;
wire   [0:0] xor_ln46_fu_1038_p2;
wire   [0:0] or_ln46_28_fu_1034_p2;
wire   [7:0] select_ln46_fu_1048_p3;
wire   [0:0] or_ln46_29_fu_1043_p2;
wire   [7:0] select_ln46_28_fu_1054_p3;
wire   [7:0] select_ln46_29_fu_1062_p3;
wire   [0:0] xor_ln46_8_fu_1080_p2;
wire   [0:0] or_ln46_31_fu_1076_p2;
wire   [7:0] select_ln46_30_fu_1090_p3;
wire   [0:0] or_ln46_32_fu_1085_p2;
wire   [7:0] select_ln46_31_fu_1096_p3;
wire   [7:0] select_ln46_32_fu_1104_p3;
wire   [0:0] xor_ln46_9_fu_1122_p2;
wire   [0:0] or_ln46_34_fu_1118_p2;
wire   [7:0] select_ln46_33_fu_1132_p3;
wire   [0:0] or_ln46_35_fu_1127_p2;
wire   [7:0] select_ln46_34_fu_1138_p3;
wire   [7:0] select_ln46_35_fu_1146_p3;
wire   [0:0] xor_ln46_10_fu_1164_p2;
wire   [0:0] or_ln46_37_fu_1160_p2;
wire   [7:0] select_ln46_36_fu_1174_p3;
wire   [0:0] or_ln46_38_fu_1169_p2;
wire   [7:0] select_ln46_37_fu_1180_p3;
wire   [7:0] select_ln46_38_fu_1188_p3;
wire   [0:0] xor_ln46_11_fu_1206_p2;
wire   [0:0] or_ln46_40_fu_1202_p2;
wire   [7:0] select_ln46_39_fu_1216_p3;
wire   [0:0] or_ln46_41_fu_1211_p2;
wire   [7:0] select_ln46_40_fu_1222_p3;
wire   [7:0] select_ln46_41_fu_1230_p3;
wire   [0:0] xor_ln46_12_fu_1248_p2;
wire   [0:0] or_ln46_43_fu_1244_p2;
wire   [7:0] select_ln46_42_fu_1258_p3;
wire   [0:0] or_ln46_44_fu_1253_p2;
wire   [7:0] select_ln46_43_fu_1264_p3;
wire   [7:0] select_ln46_44_fu_1272_p3;
wire   [0:0] xor_ln46_13_fu_1290_p2;
wire   [0:0] or_ln46_46_fu_1286_p2;
wire   [7:0] select_ln46_45_fu_1300_p3;
wire   [0:0] or_ln46_47_fu_1295_p2;
wire   [7:0] select_ln46_46_fu_1306_p3;
wire   [7:0] select_ln46_47_fu_1314_p3;
wire   [0:0] xor_ln46_14_fu_1332_p2;
wire   [0:0] or_ln46_49_fu_1328_p2;
wire   [7:0] select_ln46_48_fu_1342_p3;
wire   [0:0] or_ln46_50_fu_1337_p2;
wire   [7:0] select_ln46_49_fu_1348_p3;
wire   [7:0] select_ln46_50_fu_1356_p3;
wire   [7:0] res_0_0_fu_1069_p3;
wire   [7:0] res_1_0_fu_1111_p3;
wire   [7:0] res_2_0_fu_1153_p3;
wire   [7:0] res_3_0_fu_1195_p3;
wire   [7:0] res_4_0_fu_1237_p3;
wire   [7:0] res_5_0_fu_1279_p3;
wire   [7:0] res_6_0_fu_1321_p3;
wire   [7:0] res_7_0_fu_1363_p3;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln46_10_reg_1502 <= add_ln46_10_fu_522_p2;
        add_ln46_11_reg_1526 <= add_ln46_11_fu_638_p2;
        add_ln46_12_reg_1550 <= add_ln46_12_fu_754_p2;
        add_ln46_13_reg_1574 <= add_ln46_13_fu_870_p2;
        add_ln46_14_reg_1598 <= add_ln46_14_fu_986_p2;
        add_ln46_8_reg_1454 <= add_ln46_8_fu_290_p2;
        add_ln46_9_reg_1478 <= add_ln46_9_fu_406_p2;
        add_ln46_reg_1430 <= add_ln46_fu_174_p2;
        empty_38_reg_1460 <= empty_38_fu_332_p2;
        empty_39_reg_1484 <= empty_39_fu_448_p2;
        empty_40_reg_1508 <= empty_40_fu_564_p2;
        empty_41_reg_1532 <= empty_41_fu_680_p2;
        empty_42_reg_1556 <= empty_42_fu_796_p2;
        empty_43_reg_1580 <= empty_43_fu_912_p2;
        empty_44_reg_1604 <= empty_44_fu_1028_p2;
        empty_reg_1436 <= empty_fu_216_p2;
        icmp_ln45_10_reg_1490 <= icmp_ln45_10_fu_454_p2;
        icmp_ln45_11_reg_1514 <= icmp_ln45_11_fu_570_p2;
        icmp_ln45_12_reg_1538 <= icmp_ln45_12_fu_686_p2;
        icmp_ln45_13_reg_1562 <= icmp_ln45_13_fu_802_p2;
        icmp_ln45_14_reg_1586 <= icmp_ln45_14_fu_918_p2;
        icmp_ln45_8_reg_1442 <= icmp_ln45_8_fu_222_p2;
        icmp_ln45_9_reg_1466 <= icmp_ln45_9_fu_338_p2;
        icmp_ln45_reg_1418 <= icmp_ln45_fu_106_p2;
        tmp_57_reg_1447 <= data_1_val[32'd15];
        tmp_62_reg_1471 <= data_2_val[32'd15];
        tmp_67_reg_1495 <= data_3_val[32'd15];
        tmp_72_reg_1519 <= data_4_val[32'd15];
        tmp_77_reg_1543 <= data_5_val[32'd15];
        tmp_82_reg_1567 <= data_6_val[32'd15];
        tmp_87_reg_1591 <= data_7_val[32'd15];
        tmp_reg_1423 <= data_0_val[32'd15];
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln46_10_fu_522_p2 = (trunc_ln46_s_fu_468_p4 + zext_ln46_10_fu_518_p1);

assign add_ln46_11_fu_638_p2 = (trunc_ln46_1_fu_584_p4 + zext_ln46_11_fu_634_p1);

assign add_ln46_12_fu_754_p2 = (trunc_ln46_2_fu_700_p4 + zext_ln46_12_fu_750_p1);

assign add_ln46_13_fu_870_p2 = (trunc_ln46_3_fu_816_p4 + zext_ln46_13_fu_866_p1);

assign add_ln46_14_fu_986_p2 = (trunc_ln46_4_fu_932_p4 + zext_ln46_14_fu_982_p1);

assign add_ln46_8_fu_290_p2 = (trunc_ln46_8_fu_236_p4 + zext_ln46_8_fu_286_p1);

assign add_ln46_9_fu_406_p2 = (trunc_ln46_9_fu_352_p4 + zext_ln46_9_fu_402_p1);

assign add_ln46_fu_174_p2 = (trunc_ln_fu_120_p4 + zext_ln46_fu_170_p1);

assign and_ln46_13_fu_280_p2 = (tmp_58_fu_246_p3 & or_ln46_30_fu_274_p2);

assign and_ln46_14_fu_396_p2 = (tmp_63_fu_362_p3 & or_ln46_33_fu_390_p2);

assign and_ln46_15_fu_512_p2 = (tmp_68_fu_478_p3 & or_ln46_36_fu_506_p2);

assign and_ln46_16_fu_628_p2 = (tmp_73_fu_594_p3 & or_ln46_39_fu_622_p2);

assign and_ln46_17_fu_744_p2 = (tmp_78_fu_710_p3 & or_ln46_42_fu_738_p2);

assign and_ln46_18_fu_210_p2 = (tmp_56_fu_196_p3 | not_tmp_66_fu_204_p2);

assign and_ln46_19_fu_860_p2 = (tmp_83_fu_826_p3 & or_ln46_45_fu_854_p2);

assign and_ln46_20_fu_326_p2 = (tmp_61_fu_312_p3 | not_tmp_73_fu_320_p2);

assign and_ln46_21_fu_976_p2 = (tmp_88_fu_942_p3 & or_ln46_48_fu_970_p2);

assign and_ln46_22_fu_442_p2 = (tmp_66_fu_428_p3 | not_tmp_80_fu_436_p2);

assign and_ln46_24_fu_558_p2 = (tmp_71_fu_544_p3 | not_tmp_87_fu_552_p2);

assign and_ln46_26_fu_674_p2 = (tmp_76_fu_660_p3 | not_tmp_94_fu_668_p2);

assign and_ln46_28_fu_790_p2 = (tmp_81_fu_776_p3 | not_tmp_101_fu_784_p2);

assign and_ln46_30_fu_906_p2 = (tmp_86_fu_892_p3 | not_tmp_108_fu_900_p2);

assign and_ln46_32_fu_1022_p2 = (tmp_91_fu_1008_p3 | not_tmp_115_fu_1016_p2);

assign and_ln46_fu_164_p2 = (tmp_53_fu_130_p3 & or_ln46_fu_158_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = (1'b0 == ap_ce);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_return_0 = res_0_0_fu_1069_p3;

assign ap_return_1 = res_1_0_fu_1111_p3;

assign ap_return_2 = res_2_0_fu_1153_p3;

assign ap_return_3 = res_3_0_fu_1195_p3;

assign ap_return_4 = res_4_0_fu_1237_p3;

assign ap_return_5 = res_5_0_fu_1279_p3;

assign ap_return_6 = res_6_0_fu_1321_p3;

assign ap_return_7 = res_7_0_fu_1363_p3;

assign empty_38_fu_332_p2 = (icmp_ln46_8_fu_306_p2 & and_ln46_20_fu_326_p2);

assign empty_39_fu_448_p2 = (icmp_ln46_9_fu_422_p2 & and_ln46_22_fu_442_p2);

assign empty_40_fu_564_p2 = (icmp_ln46_10_fu_538_p2 & and_ln46_24_fu_558_p2);

assign empty_41_fu_680_p2 = (icmp_ln46_11_fu_654_p2 & and_ln46_26_fu_674_p2);

assign empty_42_fu_796_p2 = (icmp_ln46_12_fu_770_p2 & and_ln46_28_fu_790_p2);

assign empty_43_fu_912_p2 = (icmp_ln46_13_fu_886_p2 & and_ln46_30_fu_906_p2);

assign empty_44_fu_1028_p2 = (icmp_ln46_14_fu_1002_p2 & and_ln46_32_fu_1022_p2);

assign empty_fu_216_p2 = (icmp_ln46_fu_190_p2 & and_ln46_18_fu_210_p2);

assign icmp_ln45_10_fu_454_p2 = (($signed(data_3_val) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_11_fu_570_p2 = (($signed(data_4_val) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_12_fu_686_p2 = (($signed(data_5_val) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_13_fu_802_p2 = (($signed(data_6_val) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_14_fu_918_p2 = (($signed(data_7_val) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_8_fu_222_p2 = (($signed(data_1_val) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_9_fu_338_p2 = (($signed(data_2_val) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln45_fu_106_p2 = (($signed(data_0_val) > $signed(16'd0)) ? 1'b1 : 1'b0);

assign icmp_ln46_10_fu_538_p2 = ((tmp_46_fu_528_p4 == 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_11_fu_654_p2 = ((tmp_47_fu_644_p4 == 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_12_fu_770_p2 = ((tmp_48_fu_760_p4 == 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_13_fu_886_p2 = ((tmp_49_fu_876_p4 == 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_14_fu_1002_p2 = ((tmp_50_fu_992_p4 == 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_8_fu_306_p2 = ((tmp_44_fu_296_p4 == 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_9_fu_422_p2 = ((tmp_45_fu_412_p4 == 6'd0) ? 1'b1 : 1'b0);

assign icmp_ln46_fu_190_p2 = ((tmp_s_fu_180_p4 == 6'd0) ? 1'b1 : 1'b0);

assign not_tmp_101_fu_784_p2 = (tmp_79_fu_722_p3 ^ 1'd1);

assign not_tmp_108_fu_900_p2 = (tmp_84_fu_838_p3 ^ 1'd1);

assign not_tmp_115_fu_1016_p2 = (tmp_89_fu_954_p3 ^ 1'd1);

assign not_tmp_66_fu_204_p2 = (tmp_54_fu_142_p3 ^ 1'd1);

assign not_tmp_73_fu_320_p2 = (tmp_59_fu_258_p3 ^ 1'd1);

assign not_tmp_80_fu_436_p2 = (tmp_64_fu_374_p3 ^ 1'd1);

assign not_tmp_87_fu_552_p2 = (tmp_69_fu_490_p3 ^ 1'd1);

assign not_tmp_94_fu_668_p2 = (tmp_74_fu_606_p3 ^ 1'd1);

assign or_ln46_28_fu_1034_p2 = (tmp_reg_1423 | empty_reg_1436);

assign or_ln46_29_fu_1043_p2 = (xor_ln46_fu_1038_p2 | tmp_reg_1423);

assign or_ln46_30_fu_274_p2 = (trunc_ln46_11_fu_254_p1 | tmp_60_fu_266_p3);

assign or_ln46_31_fu_1076_p2 = (tmp_57_reg_1447 | empty_38_reg_1460);

assign or_ln46_32_fu_1085_p2 = (xor_ln46_8_fu_1080_p2 | tmp_57_reg_1447);

assign or_ln46_33_fu_390_p2 = (trunc_ln46_12_fu_370_p1 | tmp_65_fu_382_p3);

assign or_ln46_34_fu_1118_p2 = (tmp_62_reg_1471 | empty_39_reg_1484);

assign or_ln46_35_fu_1127_p2 = (xor_ln46_9_fu_1122_p2 | tmp_62_reg_1471);

assign or_ln46_36_fu_506_p2 = (trunc_ln46_13_fu_486_p1 | tmp_70_fu_498_p3);

assign or_ln46_37_fu_1160_p2 = (tmp_67_reg_1495 | empty_40_reg_1508);

assign or_ln46_38_fu_1169_p2 = (xor_ln46_10_fu_1164_p2 | tmp_67_reg_1495);

assign or_ln46_39_fu_622_p2 = (trunc_ln46_14_fu_602_p1 | tmp_75_fu_614_p3);

assign or_ln46_40_fu_1202_p2 = (tmp_72_reg_1519 | empty_41_reg_1532);

assign or_ln46_41_fu_1211_p2 = (xor_ln46_11_fu_1206_p2 | tmp_72_reg_1519);

assign or_ln46_42_fu_738_p2 = (trunc_ln46_15_fu_718_p1 | tmp_80_fu_730_p3);

assign or_ln46_43_fu_1244_p2 = (tmp_77_reg_1543 | empty_42_reg_1556);

assign or_ln46_44_fu_1253_p2 = (xor_ln46_12_fu_1248_p2 | tmp_77_reg_1543);

assign or_ln46_45_fu_854_p2 = (trunc_ln46_16_fu_834_p1 | tmp_85_fu_846_p3);

assign or_ln46_46_fu_1286_p2 = (tmp_82_reg_1567 | empty_43_reg_1580);

assign or_ln46_47_fu_1295_p2 = (xor_ln46_13_fu_1290_p2 | tmp_82_reg_1567);

assign or_ln46_48_fu_970_p2 = (trunc_ln46_17_fu_950_p1 | tmp_90_fu_962_p3);

assign or_ln46_49_fu_1328_p2 = (tmp_87_reg_1591 | empty_44_reg_1604);

assign or_ln46_50_fu_1337_p2 = (xor_ln46_14_fu_1332_p2 | tmp_87_reg_1591);

assign or_ln46_fu_158_p2 = (trunc_ln46_fu_138_p1 | tmp_55_fu_150_p3);

assign res_0_0_fu_1069_p3 = ((icmp_ln45_reg_1418[0:0] == 1'b1) ? select_ln46_29_fu_1062_p3 : 8'd0);

assign res_1_0_fu_1111_p3 = ((icmp_ln45_8_reg_1442[0:0] == 1'b1) ? select_ln46_32_fu_1104_p3 : 8'd0);

assign res_2_0_fu_1153_p3 = ((icmp_ln45_9_reg_1466[0:0] == 1'b1) ? select_ln46_35_fu_1146_p3 : 8'd0);

assign res_3_0_fu_1195_p3 = ((icmp_ln45_10_reg_1490[0:0] == 1'b1) ? select_ln46_38_fu_1188_p3 : 8'd0);

assign res_4_0_fu_1237_p3 = ((icmp_ln45_11_reg_1514[0:0] == 1'b1) ? select_ln46_41_fu_1230_p3 : 8'd0);

assign res_5_0_fu_1279_p3 = ((icmp_ln45_12_reg_1538[0:0] == 1'b1) ? select_ln46_44_fu_1272_p3 : 8'd0);

assign res_6_0_fu_1321_p3 = ((icmp_ln45_13_reg_1562[0:0] == 1'b1) ? select_ln46_47_fu_1314_p3 : 8'd0);

assign res_7_0_fu_1363_p3 = ((icmp_ln45_14_reg_1586[0:0] == 1'b1) ? select_ln46_50_fu_1356_p3 : 8'd0);

assign select_ln46_28_fu_1054_p3 = ((or_ln46_28_fu_1034_p2[0:0] == 1'b1) ? select_ln46_fu_1048_p3 : 8'd255);

assign select_ln46_29_fu_1062_p3 = ((or_ln46_29_fu_1043_p2[0:0] == 1'b1) ? select_ln46_28_fu_1054_p3 : add_ln46_reg_1430);

assign select_ln46_30_fu_1090_p3 = ((tmp_57_reg_1447[0:0] == 1'b1) ? 8'd0 : add_ln46_8_reg_1454);

assign select_ln46_31_fu_1096_p3 = ((or_ln46_31_fu_1076_p2[0:0] == 1'b1) ? select_ln46_30_fu_1090_p3 : 8'd255);

assign select_ln46_32_fu_1104_p3 = ((or_ln46_32_fu_1085_p2[0:0] == 1'b1) ? select_ln46_31_fu_1096_p3 : add_ln46_8_reg_1454);

assign select_ln46_33_fu_1132_p3 = ((tmp_62_reg_1471[0:0] == 1'b1) ? 8'd0 : add_ln46_9_reg_1478);

assign select_ln46_34_fu_1138_p3 = ((or_ln46_34_fu_1118_p2[0:0] == 1'b1) ? select_ln46_33_fu_1132_p3 : 8'd255);

assign select_ln46_35_fu_1146_p3 = ((or_ln46_35_fu_1127_p2[0:0] == 1'b1) ? select_ln46_34_fu_1138_p3 : add_ln46_9_reg_1478);

assign select_ln46_36_fu_1174_p3 = ((tmp_67_reg_1495[0:0] == 1'b1) ? 8'd0 : add_ln46_10_reg_1502);

assign select_ln46_37_fu_1180_p3 = ((or_ln46_37_fu_1160_p2[0:0] == 1'b1) ? select_ln46_36_fu_1174_p3 : 8'd255);

assign select_ln46_38_fu_1188_p3 = ((or_ln46_38_fu_1169_p2[0:0] == 1'b1) ? select_ln46_37_fu_1180_p3 : add_ln46_10_reg_1502);

assign select_ln46_39_fu_1216_p3 = ((tmp_72_reg_1519[0:0] == 1'b1) ? 8'd0 : add_ln46_11_reg_1526);

assign select_ln46_40_fu_1222_p3 = ((or_ln46_40_fu_1202_p2[0:0] == 1'b1) ? select_ln46_39_fu_1216_p3 : 8'd255);

assign select_ln46_41_fu_1230_p3 = ((or_ln46_41_fu_1211_p2[0:0] == 1'b1) ? select_ln46_40_fu_1222_p3 : add_ln46_11_reg_1526);

assign select_ln46_42_fu_1258_p3 = ((tmp_77_reg_1543[0:0] == 1'b1) ? 8'd0 : add_ln46_12_reg_1550);

assign select_ln46_43_fu_1264_p3 = ((or_ln46_43_fu_1244_p2[0:0] == 1'b1) ? select_ln46_42_fu_1258_p3 : 8'd255);

assign select_ln46_44_fu_1272_p3 = ((or_ln46_44_fu_1253_p2[0:0] == 1'b1) ? select_ln46_43_fu_1264_p3 : add_ln46_12_reg_1550);

assign select_ln46_45_fu_1300_p3 = ((tmp_82_reg_1567[0:0] == 1'b1) ? 8'd0 : add_ln46_13_reg_1574);

assign select_ln46_46_fu_1306_p3 = ((or_ln46_46_fu_1286_p2[0:0] == 1'b1) ? select_ln46_45_fu_1300_p3 : 8'd255);

assign select_ln46_47_fu_1314_p3 = ((or_ln46_47_fu_1295_p2[0:0] == 1'b1) ? select_ln46_46_fu_1306_p3 : add_ln46_13_reg_1574);

assign select_ln46_48_fu_1342_p3 = ((tmp_87_reg_1591[0:0] == 1'b1) ? 8'd0 : add_ln46_14_reg_1598);

assign select_ln46_49_fu_1348_p3 = ((or_ln46_49_fu_1328_p2[0:0] == 1'b1) ? select_ln46_48_fu_1342_p3 : 8'd255);

assign select_ln46_50_fu_1356_p3 = ((or_ln46_50_fu_1337_p2[0:0] == 1'b1) ? select_ln46_49_fu_1348_p3 : add_ln46_14_reg_1598);

assign select_ln46_fu_1048_p3 = ((tmp_reg_1423[0:0] == 1'b1) ? 8'd0 : add_ln46_reg_1430);

assign tmp_44_fu_296_p4 = {{data_1_val[15:10]}};

assign tmp_45_fu_412_p4 = {{data_2_val[15:10]}};

assign tmp_46_fu_528_p4 = {{data_3_val[15:10]}};

assign tmp_47_fu_644_p4 = {{data_4_val[15:10]}};

assign tmp_48_fu_760_p4 = {{data_5_val[15:10]}};

assign tmp_49_fu_876_p4 = {{data_6_val[15:10]}};

assign tmp_50_fu_992_p4 = {{data_7_val[15:10]}};

assign tmp_53_fu_130_p3 = data_0_val[32'd1];

assign tmp_54_fu_142_p3 = data_0_val[32'd9];

assign tmp_55_fu_150_p3 = data_0_val[32'd2];

assign tmp_56_fu_196_p3 = add_ln46_fu_174_p2[32'd7];

assign tmp_58_fu_246_p3 = data_1_val[32'd1];

assign tmp_59_fu_258_p3 = data_1_val[32'd9];

assign tmp_60_fu_266_p3 = data_1_val[32'd2];

assign tmp_61_fu_312_p3 = add_ln46_8_fu_290_p2[32'd7];

assign tmp_63_fu_362_p3 = data_2_val[32'd1];

assign tmp_64_fu_374_p3 = data_2_val[32'd9];

assign tmp_65_fu_382_p3 = data_2_val[32'd2];

assign tmp_66_fu_428_p3 = add_ln46_9_fu_406_p2[32'd7];

assign tmp_68_fu_478_p3 = data_3_val[32'd1];

assign tmp_69_fu_490_p3 = data_3_val[32'd9];

assign tmp_70_fu_498_p3 = data_3_val[32'd2];

assign tmp_71_fu_544_p3 = add_ln46_10_fu_522_p2[32'd7];

assign tmp_73_fu_594_p3 = data_4_val[32'd1];

assign tmp_74_fu_606_p3 = data_4_val[32'd9];

assign tmp_75_fu_614_p3 = data_4_val[32'd2];

assign tmp_76_fu_660_p3 = add_ln46_11_fu_638_p2[32'd7];

assign tmp_78_fu_710_p3 = data_5_val[32'd1];

assign tmp_79_fu_722_p3 = data_5_val[32'd9];

assign tmp_80_fu_730_p3 = data_5_val[32'd2];

assign tmp_81_fu_776_p3 = add_ln46_12_fu_754_p2[32'd7];

assign tmp_83_fu_826_p3 = data_6_val[32'd1];

assign tmp_84_fu_838_p3 = data_6_val[32'd9];

assign tmp_85_fu_846_p3 = data_6_val[32'd2];

assign tmp_86_fu_892_p3 = add_ln46_13_fu_870_p2[32'd7];

assign tmp_88_fu_942_p3 = data_7_val[32'd1];

assign tmp_89_fu_954_p3 = data_7_val[32'd9];

assign tmp_90_fu_962_p3 = data_7_val[32'd2];

assign tmp_91_fu_1008_p3 = add_ln46_14_fu_986_p2[32'd7];

assign tmp_s_fu_180_p4 = {{data_0_val[15:10]}};

assign trunc_ln46_11_fu_254_p1 = data_1_val[0:0];

assign trunc_ln46_12_fu_370_p1 = data_2_val[0:0];

assign trunc_ln46_13_fu_486_p1 = data_3_val[0:0];

assign trunc_ln46_14_fu_602_p1 = data_4_val[0:0];

assign trunc_ln46_15_fu_718_p1 = data_5_val[0:0];

assign trunc_ln46_16_fu_834_p1 = data_6_val[0:0];

assign trunc_ln46_17_fu_950_p1 = data_7_val[0:0];

assign trunc_ln46_1_fu_584_p4 = {{data_4_val[9:2]}};

assign trunc_ln46_2_fu_700_p4 = {{data_5_val[9:2]}};

assign trunc_ln46_3_fu_816_p4 = {{data_6_val[9:2]}};

assign trunc_ln46_4_fu_932_p4 = {{data_7_val[9:2]}};

assign trunc_ln46_8_fu_236_p4 = {{data_1_val[9:2]}};

assign trunc_ln46_9_fu_352_p4 = {{data_2_val[9:2]}};

assign trunc_ln46_fu_138_p1 = data_0_val[0:0];

assign trunc_ln46_s_fu_468_p4 = {{data_3_val[9:2]}};

assign trunc_ln_fu_120_p4 = {{data_0_val[9:2]}};

assign xor_ln46_10_fu_1164_p2 = (empty_40_reg_1508 ^ 1'd1);

assign xor_ln46_11_fu_1206_p2 = (empty_41_reg_1532 ^ 1'd1);

assign xor_ln46_12_fu_1248_p2 = (empty_42_reg_1556 ^ 1'd1);

assign xor_ln46_13_fu_1290_p2 = (empty_43_reg_1580 ^ 1'd1);

assign xor_ln46_14_fu_1332_p2 = (empty_44_reg_1604 ^ 1'd1);

assign xor_ln46_8_fu_1080_p2 = (empty_38_reg_1460 ^ 1'd1);

assign xor_ln46_9_fu_1122_p2 = (empty_39_reg_1484 ^ 1'd1);

assign xor_ln46_fu_1038_p2 = (empty_reg_1436 ^ 1'd1);

assign zext_ln46_10_fu_518_p1 = and_ln46_15_fu_512_p2;

assign zext_ln46_11_fu_634_p1 = and_ln46_16_fu_628_p2;

assign zext_ln46_12_fu_750_p1 = and_ln46_17_fu_744_p2;

assign zext_ln46_13_fu_866_p1 = and_ln46_19_fu_860_p2;

assign zext_ln46_14_fu_982_p1 = and_ln46_21_fu_976_p2;

assign zext_ln46_8_fu_286_p1 = and_ln46_13_fu_280_p2;

assign zext_ln46_9_fu_402_p1 = and_ln46_14_fu_396_p2;

assign zext_ln46_fu_170_p1 = and_ln46_fu_164_p2;

endmodule //myproject_relu_ap_fixed_16_6_5_3_0_ap_ufixed_8_0_4_0_0_relu_config13_s
