
led_c.elf:     file format elf32-littlearm


Disassembly of section .text:

40000000 <_start>:
40000000:	e3a00453 	mov	r0, #1392508928	; 0x53000000
40000004:	e3a01000 	mov	r1, #0
40000008:	e5801000 	str	r1, [r0]
4000000c:	e59fd004 	ldr	sp, [pc, #4]	; 40000018 <halt_loop+0x4>
40000010:	eb000038 	bl	400000f8 <main>

40000014 <halt_loop>:
40000014:	eafffffe 	b	40000014 <halt_loop>
40000018:	40001000 	andmi	r1, r0, r0

4000001c <led_init>:
4000001c:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
40000020:	e28db000 	add	fp, sp, #0
40000024:	e59f3024 	ldr	r3, [pc, #36]	; 40000050 <led_init+0x34>
40000028:	e3a02b55 	mov	r2, #87040	; 0x15400
4000002c:	e5832000 	str	r2, [r3]
40000030:	e59f301c 	ldr	r3, [pc, #28]	; 40000054 <led_init+0x38>
40000034:	e59f201c 	ldr	r2, [pc, #28]	; 40000058 <led_init+0x3c>
40000038:	e5832000 	str	r2, [r3]
4000003c:	e3a03000 	mov	r3, #0
40000040:	e1a00003 	mov	r0, r3
40000044:	e24bd000 	sub	sp, fp, #0
40000048:	e49db004 	pop	{fp}		; (ldr fp, [sp], #4)
4000004c:	e12fff1e 	bx	lr
40000050:	56000010 			; <UNDEFINED> instruction: 0x56000010
40000054:	56000014 			; <UNDEFINED> instruction: 0x56000014
40000058:	000007ff 	strdeq	r0, [r0], -pc	; <UNPREDICTABLE>

4000005c <led_on>:
4000005c:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
40000060:	e28db000 	add	fp, sp, #0
40000064:	e24dd00c 	sub	sp, sp, #12
40000068:	e50b0008 	str	r0, [fp, #-8]
4000006c:	e59f1034 	ldr	r1, [pc, #52]	; 400000a8 <led_on+0x4c>
40000070:	e59f3030 	ldr	r3, [pc, #48]	; 400000a8 <led_on+0x4c>
40000074:	e5933000 	ldr	r3, [r3]
40000078:	e51b2008 	ldr	r2, [fp, #-8]
4000007c:	e2822005 	add	r2, r2, #5
40000080:	e3a00001 	mov	r0, #1
40000084:	e1a02210 	lsl	r2, r0, r2
40000088:	e1e02002 	mvn	r2, r2
4000008c:	e0033002 	and	r3, r3, r2
40000090:	e5813000 	str	r3, [r1]
40000094:	e3a03000 	mov	r3, #0
40000098:	e1a00003 	mov	r0, r3
4000009c:	e24bd000 	sub	sp, fp, #0
400000a0:	e49db004 	pop	{fp}		; (ldr fp, [sp], #4)
400000a4:	e12fff1e 	bx	lr
400000a8:	56000014 			; <UNDEFINED> instruction: 0x56000014

400000ac <led_off>:
400000ac:	e52db004 	push	{fp}		; (str fp, [sp, #-4]!)
400000b0:	e28db000 	add	fp, sp, #0
400000b4:	e24dd00c 	sub	sp, sp, #12
400000b8:	e50b0008 	str	r0, [fp, #-8]
400000bc:	e59f1030 	ldr	r1, [pc, #48]	; 400000f4 <led_off+0x48>
400000c0:	e59f302c 	ldr	r3, [pc, #44]	; 400000f4 <led_off+0x48>
400000c4:	e5933000 	ldr	r3, [r3]
400000c8:	e51b2008 	ldr	r2, [fp, #-8]
400000cc:	e2822005 	add	r2, r2, #5
400000d0:	e3a00001 	mov	r0, #1
400000d4:	e1a02210 	lsl	r2, r0, r2
400000d8:	e1833002 	orr	r3, r3, r2
400000dc:	e5813000 	str	r3, [r1]
400000e0:	e3a03000 	mov	r3, #0
400000e4:	e1a00003 	mov	r0, r3
400000e8:	e24bd000 	sub	sp, fp, #0
400000ec:	e49db004 	pop	{fp}		; (ldr fp, [sp], #4)
400000f0:	e12fff1e 	bx	lr
400000f4:	56000014 			; <UNDEFINED> instruction: 0x56000014

400000f8 <main>:
400000f8:	e92d4800 	push	{fp, lr}
400000fc:	e28db004 	add	fp, sp, #4
40000100:	e24dd008 	sub	sp, sp, #8
40000104:	e3a03000 	mov	r3, #0
40000108:	e50b3008 	str	r3, [fp, #-8]
4000010c:	ebffffc2 	bl	4000001c <led_init>
40000110:	e3a03000 	mov	r3, #0
40000114:	e50b3008 	str	r3, [fp, #-8]
40000118:	ea000004 	b	40000130 <main+0x38>
4000011c:	e51b0008 	ldr	r0, [fp, #-8]
40000120:	ebffffcd 	bl	4000005c <led_on>
40000124:	e51b3008 	ldr	r3, [fp, #-8]
40000128:	e2833001 	add	r3, r3, #1
4000012c:	e50b3008 	str	r3, [fp, #-8]
40000130:	e51b3008 	ldr	r3, [fp, #-8]
40000134:	e3530003 	cmp	r3, #3
40000138:	dafffff7 	ble	4000011c <main+0x24>
4000013c:	e3a03000 	mov	r3, #0
40000140:	e50b3008 	str	r3, [fp, #-8]
40000144:	ea000004 	b	4000015c <main+0x64>
40000148:	e51b0008 	ldr	r0, [fp, #-8]
4000014c:	ebffffd6 	bl	400000ac <led_off>
40000150:	e51b3008 	ldr	r3, [fp, #-8]
40000154:	e2833001 	add	r3, r3, #1
40000158:	e50b3008 	str	r3, [fp, #-8]
4000015c:	e51b3008 	ldr	r3, [fp, #-8]
40000160:	e3530003 	cmp	r3, #3
40000164:	dafffff7 	ble	40000148 <main+0x50>
40000168:	e3a03000 	mov	r3, #0
4000016c:	e1a00003 	mov	r0, r3
40000170:	e24bd004 	sub	sp, fp, #4
40000174:	e8bd4800 	pop	{fp, lr}
40000178:	e12fff1e 	bx	lr

Disassembly of section .comment:

00000000 <.comment>:
   0:	3a434347 	bcc	10d0d24 <_stack+0x1050d24>
   4:	4e472820 	cdpmi	8, 4, cr2, cr7, cr0, {1}
   8:	6f542055 	svcvs	0x00542055
   c:	20736c6f 	rsbscs	r6, r3, pc, ror #24
  10:	20726f66 	rsbscs	r6, r2, r6, ror #30
  14:	204d5241 	subcs	r5, sp, r1, asr #4
  18:	65626d45 	strbvs	r6, [r2, #-3397]!	; 0xfffff2bb
  1c:	64656464 	strbtvs	r6, [r5], #-1124	; 0xfffffb9c
  20:	6f725020 	svcvs	0x00725020
  24:	73736563 	cmnvc	r3, #415236096	; 0x18c00000
  28:	2973726f 	ldmdbcs	r3!, {r0, r1, r2, r3, r5, r6, r9, ip, sp, lr}^
  2c:	342e3520 	strtcc	r3, [lr], #-1312	; 0xfffffae0
  30:	3220312e 	eorcc	r3, r0, #-2147483637	; 0x8000000b
  34:	30363130 	eorscc	r3, r6, r0, lsr r1
  38:	20393139 	eorscs	r3, r9, r9, lsr r1
  3c:	6c657228 	sfmvs	f7, 2, [r5], #-160	; 0xffffff60
  40:	65736165 	ldrbvs	r6, [r3, #-357]!	; 0xfffffe9b
  44:	415b2029 	cmpmi	fp, r9, lsr #32
  48:	652f4d52 	strvs	r4, [pc, #-3410]!	; fffff2fe <__bss_end__+0xbffef182>
  4c:	6465626d 	strbtvs	r6, [r5], #-621	; 0xfffffd93
  50:	2d646564 	cfstr64cs	mvdx6, [r4, #-400]!	; 0xfffffe70
  54:	72622d35 	rsbvc	r2, r2, #3392	; 0xd40
  58:	68636e61 	stmdavs	r3!, {r0, r5, r6, r9, sl, fp, sp, lr}^
  5c:	76657220 	strbtvc	r7, [r5], -r0, lsr #4
  60:	6f697369 	svcvs	0x00697369
  64:	3432206e 	ldrtcc	r2, [r2], #-110	; 0xffffff92
  68:	36393430 			; <UNDEFINED> instruction: 0x36393430
  6c:	Address 0x0000006c is out of bounds.


Disassembly of section .debug_aranges:

00000000 <.debug_aranges>:
   0:	0000001c 	andeq	r0, r0, ip, lsl r0
   4:	00000002 	andeq	r0, r0, r2
   8:	00040000 	andeq	r0, r4, r0
   c:	00000000 	andeq	r0, r0, r0
  10:	40000000 	andmi	r0, r0, r0
  14:	0000001c 	andeq	r0, r0, ip, lsl r0
	...
  20:	0000001c 	andeq	r0, r0, ip, lsl r0
  24:	00470002 	subeq	r0, r7, r2
  28:	00040000 	andeq	r0, r4, r0
  2c:	00000000 	andeq	r0, r0, r0
  30:	4000001c 	andmi	r0, r0, ip, lsl r0
  34:	000000dc 	ldrdeq	r0, [r0], -ip
	...
  40:	0000001c 	andeq	r0, r0, ip, lsl r0
  44:	00d50002 	sbcseq	r0, r5, r2
  48:	00040000 	andeq	r0, r4, r0
  4c:	00000000 	andeq	r0, r0, r0
  50:	400000f8 	strdmi	r0, [r0], -r8
  54:	00000084 	andeq	r0, r0, r4, lsl #1
	...

Disassembly of section .debug_info:

00000000 <.debug_info>:
   0:	00000043 	andeq	r0, r0, r3, asr #32
   4:	00000002 	andeq	r0, r0, r2
   8:	01040000 	mrseq	r0, (UNDEF: 4)
   c:	00000000 	andeq	r0, r0, r0
  10:	40000000 	andmi	r0, r0, r0
  14:	4000001c 	andmi	r0, r0, ip, lsl r0
  18:	72617473 	rsbvc	r7, r1, #1929379840	; 0x73000000
  1c:	00532e74 	subseq	r2, r3, r4, ror lr
  20:	6d5c3a46 	vldrvs	s7, [ip, #-280]	; 0xfffffee8
  24:	32696e69 	rsbcc	r6, r9, #1680	; 0x690
  28:	5c303434 	cfldrspl	mvf3, [r0], #-208	; 0xffffff30
  2c:	6b726f77 	blvs	1c9be10 <_stack+0x1c1be10>
  30:	656c5c31 	strbvs	r5, [ip, #-3121]!	; 0xfffff3cf
  34:	47003264 	strmi	r3, [r0, -r4, ror #4]
  38:	4120554e 			; <UNDEFINED> instruction: 0x4120554e
  3c:	2e322053 	mrccs	0, 1, r2, cr2, cr3, {2}
  40:	322e3632 	eorcc	r3, lr, #52428800	; 0x3200000
  44:	8a800100 	bhi	fe00044c <__bss_end__+0xbdff02d0>
  48:	04000000 	streq	r0, [r0], #-0
  4c:	00001400 	andeq	r1, r0, r0, lsl #8
  50:	27010400 	strcs	r0, [r1, -r0, lsl #8]
  54:	0c000000 	stceq	0, cr0, [r0], {-0}
  58:	0000007b 	andeq	r0, r0, fp, ror r0
  5c:	00000010 	andeq	r0, r0, r0, lsl r0
  60:	4000001c 	andmi	r0, r0, ip, lsl r0
  64:	000000dc 	ldrdeq	r0, [r0], -ip
  68:	0000003b 	andeq	r0, r0, fp, lsr r0
  6c:	00000002 	andeq	r0, r0, r2
  70:	3a0b0100 	bcc	2c0478 <_stack+0x240478>
  74:	1c000000 	stcne	0, cr0, [r0], {-0}
  78:	40400000 	submi	r0, r0, r0
  7c:	01000000 	mrseq	r0, (UNDEF: 0)
  80:	0504039c 	streq	r0, [r4, #-924]	; 0xfffffc64
  84:	00746e69 	rsbseq	r6, r4, r9, ror #28
  88:	00000904 	andeq	r0, r0, r4, lsl #18
  8c:	3a150100 	bcc	540494 <_stack+0x4c0494>
  90:	5c000000 	stcpl	0, cr0, [r0], {-0}
  94:	50400000 	subpl	r0, r0, r0
  98:	01000000 	mrseq	r0, (UNDEF: 0)
  9c:	0000699c 	muleq	r0, ip, r9
  a0:	656c0500 	strbvs	r0, [ip, #-1280]!	; 0xfffffb00
  a4:	15010064 	strne	r0, [r1, #-100]	; 0xffffff9c
  a8:	0000003a 	andeq	r0, r0, sl, lsr r0
  ac:	00749102 	rsbseq	r9, r4, r2, lsl #2
  b0:	00007306 	andeq	r7, r0, r6, lsl #6
  b4:	3a1c0100 	bcc	7004bc <_stack+0x6804bc>
  b8:	ac000000 	stcge	0, cr0, [r0], {-0}
  bc:	4c400000 	marmi	acc0, r0, r0
  c0:	01000000 	mrseq	r0, (UNDEF: 0)
  c4:	656c059c 	strbvs	r0, [ip, #-1436]!	; 0xfffffa64
  c8:	1c010064 	stcne	0, cr0, [r1], {100}	; 0x64
  cc:	0000003a 	andeq	r0, r0, sl, lsr r0
  d0:	00749102 	rsbseq	r9, r4, r2, lsl #2
  d4:	00004f00 	andeq	r4, r0, r0, lsl #30
  d8:	90000400 	andls	r0, r0, r0, lsl #8
  dc:	04000000 	streq	r0, [r0], #-0
  e0:	00002701 	andeq	r2, r0, r1, lsl #14
  e4:	00810c00 	addeq	r0, r1, r0, lsl #24
  e8:	00100000 	andseq	r0, r0, r0
  ec:	00f80000 	rscseq	r0, r8, r0
  f0:	00844000 	addeq	r4, r4, r0
  f4:	007e0000 	rsbseq	r0, lr, r0
  f8:	88020000 	stmdahi	r2, {}	; <UNPREDICTABLE>
  fc:	01000000 	mrseq	r0, (UNDEF: 0)
 100:	00004b03 	andeq	r4, r0, r3, lsl #22
 104:	0000f800 	andeq	pc, r0, r0, lsl #16
 108:	00008440 	andeq	r8, r0, r0, asr #8
 10c:	4b9c0100 	blmi	fe700514 <__bss_end__+0xbe6f0398>
 110:	03000000 	movweq	r0, #0
 114:	05010069 	streq	r0, [r1, #-105]	; 0xffffff97
 118:	0000004b 	andeq	r0, r0, fp, asr #32
 11c:	00749102 	rsbseq	r9, r4, r2, lsl #2
 120:	69050404 	stmdbvs	r5, {r2, sl}
 124:	0000746e 	andeq	r7, r0, lr, ror #8

Disassembly of section .debug_abbrev:

00000000 <.debug_abbrev>:
   0:	10001101 	andne	r1, r0, r1, lsl #2
   4:	12011106 	andne	r1, r1, #-2147483647	; 0x80000001
   8:	1b080301 	blne	200c14 <_stack+0x180c14>
   c:	13082508 	movwne	r2, #34056	; 0x8508
  10:	00000005 	andeq	r0, r0, r5
  14:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
  18:	030b130e 	movweq	r1, #45838	; 0xb30e
  1c:	110e1b0e 	tstne	lr, lr, lsl #22
  20:	10061201 	andne	r1, r6, r1, lsl #4
  24:	02000017 	andeq	r0, r0, #23
  28:	193f002e 	ldmdbne	pc!, {r1, r2, r3, r5}	; <UNPREDICTABLE>
  2c:	0b3a0e03 	bleq	e83840 <_stack+0xe03840>
  30:	13490b3b 	movtne	r0, #39739	; 0x9b3b
  34:	06120111 			; <UNDEFINED> instruction: 0x06120111
  38:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
  3c:	03000019 	movweq	r0, #25
  40:	0b0b0024 	bleq	2c00d8 <_stack+0x2400d8>
  44:	08030b3e 	stmdaeq	r3, {r1, r2, r3, r4, r5, r8, r9, fp}
  48:	2e040000 	cdpcs	0, 0, cr0, cr4, cr0, {0}
  4c:	03193f01 	tsteq	r9, #1, 30
  50:	3b0b3a0e 	blcc	2ce890 <_stack+0x24e890>
  54:	4919270b 	ldmdbmi	r9, {r0, r1, r3, r8, r9, sl, sp}
  58:	12011113 	andne	r1, r1, #-1073741820	; 0xc0000004
  5c:	97184006 	ldrls	r4, [r8, -r6]
  60:	13011942 	movwne	r1, #6466	; 0x1942
  64:	05050000 	streq	r0, [r5, #-0]
  68:	3a080300 	bcc	200c70 <_stack+0x180c70>
  6c:	490b3b0b 	stmdbmi	fp, {r0, r1, r3, r8, r9, fp, ip, sp}
  70:	00180213 	andseq	r0, r8, r3, lsl r2
  74:	012e0600 			; <UNDEFINED> instruction: 0x012e0600
  78:	0e03193f 	mcreq	9, 0, r1, cr3, cr15, {1}
  7c:	0b3b0b3a 	bleq	ec2d6c <_stack+0xe42d6c>
  80:	13491927 	movtne	r1, #39207	; 0x9927
  84:	06120111 			; <UNDEFINED> instruction: 0x06120111
  88:	42971840 	addsmi	r1, r7, #64, 16	; 0x400000
  8c:	00000019 	andeq	r0, r0, r9, lsl r0
  90:	25011101 	strcs	r1, [r1, #-257]	; 0xfffffeff
  94:	030b130e 	movweq	r1, #45838	; 0xb30e
  98:	110e1b0e 	tstne	lr, lr, lsl #22
  9c:	10061201 	andne	r1, r6, r1, lsl #4
  a0:	02000017 	andeq	r0, r0, #23
  a4:	193f012e 	ldmdbne	pc!, {r1, r2, r3, r5, r8}	; <UNPREDICTABLE>
  a8:	0b3a0e03 	bleq	e838bc <_stack+0xe038bc>
  ac:	13490b3b 	movtne	r0, #39739	; 0x9b3b
  b0:	06120111 			; <UNDEFINED> instruction: 0x06120111
  b4:	42961840 	addsmi	r1, r6, #64, 16	; 0x400000
  b8:	00130119 	andseq	r0, r3, r9, lsl r1
  bc:	00340300 	eorseq	r0, r4, r0, lsl #6
  c0:	0b3a0803 	bleq	e820d4 <_stack+0xe020d4>
  c4:	13490b3b 	movtne	r0, #39739	; 0x9b3b
  c8:	00001802 	andeq	r1, r0, r2, lsl #16
  cc:	0b002404 	bleq	90e4 <_stack-0x76f1c>
  d0:	030b3e0b 	movweq	r3, #48651	; 0xbe0b
  d4:	00000008 	andeq	r0, r0, r8

Disassembly of section .debug_line:

00000000 <.debug_line>:
   0:	00000037 	andeq	r0, r0, r7, lsr r0
   4:	001e0002 	andseq	r0, lr, r2
   8:	01020000 	mrseq	r0, (UNDEF: 2)
   c:	000d0efb 	strdeq	r0, [sp], -fp
  10:	01010101 	tsteq	r1, r1, lsl #2
  14:	01000000 	mrseq	r0, (UNDEF: 0)
  18:	00010000 	andeq	r0, r1, r0
  1c:	72617473 	rsbvc	r7, r1, #1929379840	; 0x73000000
  20:	00532e74 	subseq	r2, r3, r4, ror lr
  24:	00000000 	andeq	r0, r0, r0
  28:	00020500 	andeq	r0, r2, r0, lsl #10
  2c:	15400000 	strbne	r0, [r0, #-0]
  30:	2f302f2f 	svccs	0x00302f2f
  34:	02022a31 	andeq	r2, r2, #200704	; 0x31000
  38:	3f010100 	svccc	0x00010100
  3c:	02000000 	andeq	r0, r0, #0
  40:	00001c00 	andeq	r1, r0, r0, lsl #24
  44:	fb010200 	blx	4084e <_stack-0x3f7b2>
  48:	01000d0e 	tsteq	r0, lr, lsl #26
  4c:	00010101 	andeq	r0, r1, r1, lsl #2
  50:	00010000 	andeq	r0, r1, r0
  54:	6c000100 	stfvss	f0, [r0], {-0}
  58:	632e6465 			; <UNDEFINED> instruction: 0x632e6465
  5c:	00000000 	andeq	r0, r0, r0
  60:	02050000 	andeq	r0, r5, #0
  64:	4000001c 	andmi	r0, r0, ip, lsl r0
  68:	4c010b03 	stcmi	11, cr0, [r1], {3}
  6c:	d92f6868 	stmdble	pc!, {r3, r5, r6, fp, sp, lr}	; <UNPREDICTABLE>
  70:	2f3d0883 	svccs	0x003d0883
  74:	210883a2 	smlatbcs	r8, r2, r3, r8
  78:	000a022f 	andeq	r0, sl, pc, lsr #4
  7c:	00580101 	subseq	r0, r8, r1, lsl #2
  80:	00020000 	andeq	r0, r2, r0
  84:	0000001d 	andeq	r0, r0, sp, lsl r0
  88:	0efb0102 	cdpeq	1, 15, cr0, cr11, cr2, {0}
  8c:	0101000d 	tsteq	r1, sp
  90:	00000101 	andeq	r0, r0, r1, lsl #2
  94:	00000100 	andeq	r0, r0, r0, lsl #2
  98:	616d0001 	cmnvs	sp, r1
  9c:	632e6e69 			; <UNDEFINED> instruction: 0x632e6e69
  a0:	00000000 	andeq	r0, r0, r0
  a4:	02050000 	andeq	r0, r5, #0
  a8:	400000f8 	strdmi	r0, [r0], -r8
  ac:	304c6715 	subcc	r6, ip, r5, lsl r7
  b0:	03040200 	movweq	r0, #16896	; 0x4200
  b4:	04020067 	streq	r0, [r2], #-103	; 0xffffff99
  b8:	02004903 	andeq	r4, r0, #49152	; 0xc000
  bc:	66060104 	strvs	r0, [r6], -r4, lsl #2
  c0:	02006a06 	andeq	r6, r0, #24576	; 0x6000
  c4:	00670304 	rsbeq	r0, r7, r4, lsl #6
  c8:	49030402 	stmdbmi	r3, {r1, sl}
  cc:	01040200 	mrseq	r0, R12_usr
  d0:	6a066606 	bvs	1998f0 <_stack+0x1198f0>
  d4:	0008022f 	andeq	r0, r8, pc, lsr #4
  d8:	Address 0x000000d8 is out of bounds.


Disassembly of section .debug_frame:

00000000 <.debug_frame>:
   0:	0000000c 	andeq	r0, r0, ip
   4:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
   8:	7c020001 	stcvc	0, cr0, [r2], {1}
   c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  10:	0000001c 	andeq	r0, r0, ip, lsl r0
  14:	00000000 	andeq	r0, r0, r0
  18:	4000001c 	andmi	r0, r0, ip, lsl r0
  1c:	00000040 	andeq	r0, r0, r0, asr #32
  20:	8b040e42 	blhi	103930 <_stack+0x83930>
  24:	0b0d4201 	bleq	350830 <_stack+0x2d0830>
  28:	420d0d52 	andmi	r0, sp, #5248	; 0x1480
  2c:	00000ecb 	andeq	r0, r0, fp, asr #29
  30:	0000001c 	andeq	r0, r0, ip, lsl r0
  34:	00000000 	andeq	r0, r0, r0
  38:	4000005c 	andmi	r0, r0, ip, asr r0
  3c:	00000050 	andeq	r0, r0, r0, asr r0
  40:	8b040e42 	blhi	103950 <_stack+0x83950>
  44:	0b0d4201 	bleq	350850 <_stack+0x2d0850>
  48:	420d0d5e 	andmi	r0, sp, #6016	; 0x1780
  4c:	00000ecb 	andeq	r0, r0, fp, asr #29
  50:	0000001c 	andeq	r0, r0, ip, lsl r0
  54:	00000000 	andeq	r0, r0, r0
  58:	400000ac 	andmi	r0, r0, ip, lsr #1
  5c:	0000004c 	andeq	r0, r0, ip, asr #32
  60:	8b040e42 	blhi	103970 <_stack+0x83970>
  64:	0b0d4201 	bleq	350870 <_stack+0x2d0870>
  68:	420d0d5c 	andmi	r0, sp, #92, 26	; 0x1700
  6c:	00000ecb 	andeq	r0, r0, fp, asr #29
  70:	0000000c 	andeq	r0, r0, ip
  74:	ffffffff 			; <UNDEFINED> instruction: 0xffffffff
  78:	7c020001 	stcvc	0, cr0, [r2], {1}
  7c:	000d0c0e 	andeq	r0, sp, lr, lsl #24
  80:	00000020 	andeq	r0, r0, r0, lsr #32
  84:	00000070 	andeq	r0, r0, r0, ror r0
  88:	400000f8 	strdmi	r0, [r0], -r8
  8c:	00000084 	andeq	r0, r0, r4, lsl #1
  90:	8b080e42 	blhi	2039a0 <_stack+0x1839a0>
  94:	42018e02 	andmi	r8, r1, #2, 28
  98:	7a040b0c 	bvc	102cd0 <_stack+0x82cd0>
  9c:	42080d0c 	andmi	r0, r8, #12, 26	; 0x300
  a0:	000ecbce 	andeq	ip, lr, lr, asr #23

Disassembly of section .debug_str:

00000000 <.debug_str>:
   0:	5f64656c 	svcpl	0x0064656c
   4:	74696e69 	strbtvc	r6, [r9], #-3689	; 0xfffff197
   8:	64656c00 	strbtvs	r6, [r5], #-3072	; 0xfffff400
   c:	006e6f5f 	rsbeq	r6, lr, pc, asr pc
  10:	6d5c3a46 	vldrvs	s7, [ip, #-280]	; 0xfffffee8
  14:	32696e69 	rsbcc	r6, r9, #1680	; 0x690
  18:	5c303434 	cfldrspl	mvf3, [r0], #-208	; 0xffffff30
  1c:	6b726f77 	blvs	1c9be00 <_stack+0x1c1be00>
  20:	656c5c31 	strbvs	r5, [ip, #-3121]!	; 0xfffff3cf
  24:	47003264 	strmi	r3, [r0, -r4, ror #4]
  28:	4320554e 			; <UNDEFINED> instruction: 0x4320554e
  2c:	35203131 	strcc	r3, [r0, #-305]!	; 0xfffffecf
  30:	312e342e 			; <UNDEFINED> instruction: 0x312e342e
  34:	31303220 	teqcc	r0, r0, lsr #4
  38:	31393036 	teqcc	r9, r6, lsr r0
  3c:	72282039 	eorvc	r2, r8, #57	; 0x39
  40:	61656c65 	cmnvs	r5, r5, ror #24
  44:	20296573 	eorcs	r6, r9, r3, ror r5
  48:	4d52415b 	ldfmie	f4, [r2, #-364]	; 0xfffffe94
  4c:	626d652f 	rsbvs	r6, sp, #197132288	; 0xbc00000
  50:	65646465 	strbvs	r6, [r4, #-1125]!	; 0xfffffb9b
  54:	2d352d64 	ldccs	13, cr2, [r5, #-400]!	; 0xfffffe70
  58:	6e617262 	cdpvs	2, 6, cr7, cr1, cr2, {3}
  5c:	72206863 	eorvc	r6, r0, #6488064	; 0x630000
  60:	73697665 	cmnvc	r9, #105906176	; 0x6500000
  64:	206e6f69 	rsbcs	r6, lr, r9, ror #30
  68:	34303432 	ldrtcc	r3, [r0], #-1074	; 0xfffffbce
  6c:	205d3639 	subscs	r3, sp, r9, lsr r6
  70:	6c00672d 	stcvs	7, cr6, [r0], {45}	; 0x2d
  74:	6f5f6465 	svcvs	0x005f6465
  78:	6c006666 	stcvs	6, cr6, [r0], {102}	; 0x66
  7c:	632e6465 			; <UNDEFINED> instruction: 0x632e6465
  80:	69616d00 	stmdbvs	r1!, {r8, sl, fp, sp, lr}^
  84:	00632e6e 	rsbeq	r2, r3, lr, ror #28
  88:	6e69616d 	powvsez	f6, f1, #5.0
	...

Disassembly of section .ARM.attributes:

00000000 <_stack-0x80000>:
   0:	00002b41 	andeq	r2, r0, r1, asr #22
   4:	61656100 	cmnvs	r5, r0, lsl #2
   8:	01006962 	tsteq	r0, r2, ror #18
   c:	00000021 	andeq	r0, r0, r1, lsr #32
  10:	4d524105 	ldfmie	f4, [r2, #-20]	; 0xffffffec
  14:	4d445437 	cfstrdmi	mvd5, [r4, #-220]	; 0xffffff24
  18:	02060049 	andeq	r0, r6, #73	; 0x49
  1c:	01090108 	tsteq	r9, r8, lsl #2
  20:	01140412 	tsteq	r4, r2, lsl r4
  24:	03170115 	tsteq	r7, #1073741829	; 0x40000005
  28:	011a0118 	tsteq	sl, r8, lsl r1
