set_family {PolarFire}
read_verilog -mode verilog_2k {C:\riscv-validation\riscv_validation_hs\component\User\GlueLogic\AXI_GLUE_LOGIC\1.0.7\vlog\AXI_glue_logic.v}
read_verilog -mode verilog_2k {C:\riscv-validation\riscv_validation_hs\component\Actel\DirectCore\COREI2C\7.1.102\rtl\vlog\core\corei2creal.v}
read_verilog -mode verilog_2k {C:\riscv-validation\riscv_validation_hs\component\Actel\DirectCore\COREI2C\7.1.102\rtl\vlog\core\corei2c.v}
read_verilog -mode verilog_2k {C:\riscv-validation\riscv_validation_hs\component\Actel\DirectCore\CORERISCV_AXI4\1.0.100\rtl\verilog\AsyncFifo.v}
read_verilog -mode verilog_2k {C:\riscv-validation\riscv_validation_hs\component\Actel\DirectCore\CORERISCV_AXI4\1.0.100\rtl\verilog\DebugTransportModuleJtag.v}
read_verilog -mode verilog_2k {C:\riscv-validation\riscv_validation_hs\component\Actel\DirectCore\CORERISCV_AXI4\1.0.100\rtl\verilog\Top.v}
read_verilog -mode verilog_2k {C:\riscv-validation\riscv_validation_hs\component\Actel\DirectCore\CORERISCV_AXI4\1.0.100\rtl\verilog\CoreRISCV_AXI4.v}
read_verilog -mode verilog_2k {C:\riscv-validation\riscv_validation_hs\component\Actel\DirectCore\CoreGPIO\3.1.101\rtl\vlog\core\coregpio.v}
read_verilog -mode verilog_2k {C:\riscv-validation\riscv_validation_hs\component\work\PROC_SUBSYSTEM\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSramIf.v}
read_verilog -mode verilog_2k {C:\riscv-validation\riscv_validation_hs\component\work\PROC_SUBSYSTEM\COREAHBLSRAM_PF_0\rtl\vlog\core\PROC_SUBSYSTEM_COREAHBLSRAM_PF_0_LSRAM_top.v}
read_verilog -mode verilog_2k {C:\riscv-validation\riscv_validation_hs\component\work\PROC_SUBSYSTEM\COREAHBLSRAM_PF_0\rtl\vlog\core\PROC_SUBSYSTEM_COREAHBLSRAM_PF_0_ram_wrapper.v}
read_verilog -mode verilog_2k {C:\riscv-validation\riscv_validation_hs\component\work\PROC_SUBSYSTEM\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_MEMIF.v}
read_verilog -mode verilog_2k {C:\riscv-validation\riscv_validation_hs\component\work\PROC_SUBSYSTEM\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_SramCtrlIf.v}
read_verilog -mode verilog_2k {C:\riscv-validation\riscv_validation_hs\component\work\PROC_SUBSYSTEM\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_PF.v}
read_verilog -mode verilog_2k {C:\riscv-validation\riscv_validation_hs\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\Clock_gen.v}
read_verilog -mode verilog_2k {C:\riscv-validation\riscv_validation_hs\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\Rx_async.v}
read_verilog -mode verilog_2k {C:\riscv-validation\riscv_validation_hs\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\Tx_async.v}
read_verilog -mode verilog_2k {C:\riscv-validation\riscv_validation_hs\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\fifo_256x8_g5.v}
read_verilog -mode verilog_2k {C:\riscv-validation\riscv_validation_hs\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\CoreUART.v}
read_verilog -mode verilog_2k {C:\riscv-validation\riscv_validation_hs\component\work\PROC_SUBSYSTEM\CoreUARTapb_0\rtl\vlog\core\CoreUARTapb.v}
read_verilog -mode verilog_2k -lib COREAHBLITE_LIB {C:\riscv-validation\riscv_validation_hs\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_addrdec.v}
read_verilog -mode verilog_2k -lib COREAHBLITE_LIB {C:\riscv-validation\riscv_validation_hs\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_defaultslavesm.v}
read_verilog -mode verilog_2k -lib COREAHBLITE_LIB {C:\riscv-validation\riscv_validation_hs\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_masterstage.v}
read_verilog -mode verilog_2k -lib COREAHBLITE_LIB {C:\riscv-validation\riscv_validation_hs\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavearbiter.v}
read_verilog -mode verilog_2k -lib COREAHBLITE_LIB {C:\riscv-validation\riscv_validation_hs\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_slavestage.v}
read_verilog -mode verilog_2k -lib COREAHBLITE_LIB {C:\riscv-validation\riscv_validation_hs\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite_matrix4x16.v}
read_verilog -mode verilog_2k -lib COREAHBLITE_LIB {C:\riscv-validation\riscv_validation_hs\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vlog\core\coreahblite.v}
read_verilog -mode verilog_2k -lib COREAHBTOAPB3_LIB {C:\riscv-validation\riscv_validation_hs\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core_obfuscated\coreahbtoapb3_ahbtoapbsm.v}
read_verilog -mode verilog_2k -lib COREAHBTOAPB3_LIB {C:\riscv-validation\riscv_validation_hs\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core_obfuscated\coreahbtoapb3_penablescheduler.v}
read_verilog -mode verilog_2k -lib COREAHBTOAPB3_LIB {C:\riscv-validation\riscv_validation_hs\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core_obfuscated\coreahbtoapb3_apbaddrdata.v}
read_verilog -mode verilog_2k -lib COREAHBTOAPB3_LIB {C:\riscv-validation\riscv_validation_hs\component\Actel\DirectCore\COREAHBTOAPB3\3.1.100\rtl\vlog\core_obfuscated\coreahbtoapb3.v}
read_verilog -mode verilog_2k -lib COREAPB3_LIB {C:\riscv-validation\riscv_validation_hs\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_muxptob3.v}
read_verilog -mode verilog_2k -lib COREAPB3_LIB {C:\riscv-validation\riscv_validation_hs\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3_iaddr_reg.v}
read_verilog -mode verilog_2k -lib COREAPB3_LIB {C:\riscv-validation\riscv_validation_hs\component\Actel\DirectCore\CoreAPB3\4.1.100\rtl\vlog\core\coreapb3.v}
read_verilog -mode verilog_2k -lib COREAXITOAHBL {C:\riscv-validation\riscv_validation_hs\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_AHBMasterCtrl.v}
read_verilog -mode verilog_2k -lib COREAXITOAHBL {C:\riscv-validation\riscv_validation_hs\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_AXIOutReg.v}
read_verilog -mode verilog_2k -lib COREAXITOAHBL {C:\riscv-validation\riscv_validation_hs\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_WSTRBAddrOffset.v}
read_verilog -mode verilog_2k -lib COREAXITOAHBL {C:\riscv-validation\riscv_validation_hs\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_WSTRBPopCntr.v}
read_verilog -mode verilog_2k -lib COREAXITOAHBL {C:\riscv-validation\riscv_validation_hs\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_readByteCnt.v}
read_verilog -mode verilog_2k -lib COREAXITOAHBL {C:\riscv-validation\riscv_validation_hs\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_AXISlaveCtrl.v}
read_verilog -mode verilog_2k -lib COREAXITOAHBL {C:\riscv-validation\riscv_validation_hs\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_RAM_syncWrAsyncRd.v}
read_verilog -mode verilog_2k -lib COREAXITOAHBL {C:\riscv-validation\riscv_validation_hs\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL_synchronizer.v}
read_verilog -mode verilog_2k -lib COREAXITOAHBL {C:\riscv-validation\riscv_validation_hs\component\Actel\DirectCore\COREAXITOAHBL\3.0.101\rtl\vlog\core\CoreAXItoAHBL.v}
read_verilog -mode verilog_2k -lib COREJTAGDEBUG_LIB {C:\riscv-validation\riscv_validation_hs\component\Actel\DirectCore\COREJTAGDEBUG\1.0.101\rtl\vlog\core\corejtagdebug_uj_jtag.v}
read_verilog -mode verilog_2k -lib COREJTAGDEBUG_LIB {C:\riscv-validation\riscv_validation_hs\component\Actel\DirectCore\COREJTAGDEBUG\1.0.101\rtl\vlog\core\corejtagdebug.v}
read_verilog -mode verilog_2k -lib CORESPI_LIB {C:\riscv-validation\riscv_validation_hs\component\Actel\DirectCore\CORESPI\5.1.104\rtl\vlog\core\spi_clockmux.v}
read_verilog -mode verilog_2k -lib CORESPI_LIB {C:\riscv-validation\riscv_validation_hs\component\Actel\DirectCore\CORESPI\5.1.104\rtl\vlog\core\spi_chanctrl.v}
read_verilog -mode verilog_2k -lib CORESPI_LIB {C:\riscv-validation\riscv_validation_hs\component\Actel\DirectCore\CORESPI\5.1.104\rtl\vlog\core\spi_control.v}
read_verilog -mode verilog_2k -lib CORESPI_LIB {C:\riscv-validation\riscv_validation_hs\component\Actel\DirectCore\CORESPI\5.1.104\rtl\vlog\core\spi_fifo.v}
read_verilog -mode verilog_2k -lib CORESPI_LIB {C:\riscv-validation\riscv_validation_hs\component\Actel\DirectCore\CORESPI\5.1.104\rtl\vlog\core\spi_rf.v}
read_verilog -mode verilog_2k -lib CORESPI_LIB {C:\riscv-validation\riscv_validation_hs\component\Actel\DirectCore\CORESPI\5.1.104\rtl\vlog\core\spi.v}
read_verilog -mode verilog_2k -lib CORESPI_LIB {C:\riscv-validation\riscv_validation_hs\component\Actel\DirectCore\CORESPI\5.1.104\rtl\vlog\core\corespi.v}
read_verilog -mode verilog_2k {C:\riscv-validation\riscv_validation_hs\component\work\PROC_SUBSYSTEM\PROC_SUBSYSTEM.v}
set_top_level {PROC_SUBSYSTEM}
map_netlist
check_constraints {C:\riscv-validation\riscv_validation_hs\constraint\synthesis_sdc_errors.log}
write_fdc {C:\riscv-validation\riscv_validation_hs\designer\PROC_SUBSYSTEM\synthesis.fdc}
