{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 14 22:25:45 2019 " "Info: Processing started: Mon Jan 14 22:25:45 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Projet_1 -c Projet_1 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Projet_1 -c Projet_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Projet_1.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file Projet_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Projet_1-Aprojet_1 " "Info: Found design unit 1: Projet_1-Aprojet_1" {  } { { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Projet_1 " "Info: Found entity 1: Projet_1" {  } { { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "Projet_1 " "Info: Elaborating entity \"Projet_1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "comp_unite Projet_1.vhd(68) " "Warning (10492): VHDL Process Statement warning at Projet_1.vhd(68): signal \"comp_unite\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 68 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CREATED_ALOAD_CCT" "" "Warning: Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "comp_unite\[0\] comp_unite\[0\]~_emulated comp_unite\[0\]~latch " "Warning (13310): Register \"comp_unite\[0\]\" is converted into an equivalent circuit using register \"comp_unite\[0\]~_emulated\" and latch \"comp_unite\[0\]~latch\"" {  } { { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "comp_unite\[1\] comp_unite\[1\]~_emulated comp_unite\[1\]~latch " "Warning (13310): Register \"comp_unite\[1\]\" is converted into an equivalent circuit using register \"comp_unite\[1\]~_emulated\" and latch \"comp_unite\[1\]~latch\"" {  } { { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "comp_unite\[2\] comp_unite\[2\]~_emulated comp_unite\[2\]~latch " "Warning (13310): Register \"comp_unite\[2\]\" is converted into an equivalent circuit using register \"comp_unite\[2\]~_emulated\" and latch \"comp_unite\[2\]~latch\"" {  } { { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "comp_unite\[3\] comp_unite\[3\]~_emulated comp_unite\[3\]~latch " "Warning (13310): Register \"comp_unite\[3\]\" is converted into an equivalent circuit using register \"comp_unite\[3\]~_emulated\" and latch \"comp_unite\[3\]~latch\"" {  } { { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 41 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "R " "Warning (15610): No output dependent on input pin \"R\"" {  } { { "Projet_1.vhd" "" { Text "C:/Users/Kratos/Desktop/Master/4 fpga et vhdl/TP/projet/Projet_1.vhd" 9 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "84 " "Info: Implemented 84 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Info: Implemented 27 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "54 " "Info: Implemented 54 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "261 " "Info: Peak virtual memory: 261 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 14 22:25:47 2019 " "Info: Processing ended: Mon Jan 14 22:25:47 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
