/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [6:0] _03_;
  wire [6:0] _04_;
  wire [3:0] _05_;
  reg [9:0] _06_;
  wire [7:0] celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [14:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [14:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [12:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_27z;
  wire [23:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [6:0] celloutsig_0_30z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [13:0] celloutsig_1_4z;
  wire [25:0] celloutsig_1_6z;
  wire [7:0] celloutsig_1_7z;
  wire [5:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = !(celloutsig_1_0z ? in_data[187] : in_data[161]);
  assign celloutsig_1_2z = !(celloutsig_1_0z ? in_data[181] : in_data[162]);
  assign celloutsig_0_13z = !(celloutsig_0_2z ? celloutsig_0_2z : celloutsig_0_0z[6]);
  assign celloutsig_0_4z = ~((in_data[30] | in_data[59]) & (in_data[61] | celloutsig_0_2z));
  assign celloutsig_0_27z = ~((celloutsig_0_6z | celloutsig_0_24z) & (celloutsig_0_3z | celloutsig_0_10z[2]));
  assign celloutsig_0_23z = celloutsig_0_16z[2] ^ celloutsig_0_0z[7];
  assign celloutsig_0_24z = _00_ ^ celloutsig_0_19z[4];
  assign celloutsig_0_0z = in_data[67:60] + in_data[19:12];
  assign celloutsig_1_7z = { celloutsig_1_6z[19:15], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z } + celloutsig_1_6z[23:16];
  assign celloutsig_0_30z = { celloutsig_0_28z[8:6], celloutsig_0_12z, _03_[2:0] } + { in_data[78:73], celloutsig_0_3z };
  reg [6:0] _17_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _17_ <= 7'h00;
    else _17_ <= { in_data[119:115], celloutsig_1_2z, celloutsig_1_2z };
  assign { _04_[6], _02_, _04_[4:3], _01_, _04_[1:0] } = _17_;
  reg [3:0] _18_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _18_ <= 4'h0;
    else _18_ <= { celloutsig_0_7z[0], celloutsig_0_10z };
  assign { _05_[3], _00_, _05_[1:0] } = _18_;
  reg [2:0] _19_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _19_ <= 3'h0;
    else _19_ <= { celloutsig_0_15z, celloutsig_0_2z, celloutsig_0_18z };
  assign _03_[2:0] = _19_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _06_ <= 10'h000;
    else _06_ <= { celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_13z };
  assign celloutsig_0_7z = { in_data[90:88], celloutsig_0_4z } / { 1'h1, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_6z };
  assign celloutsig_0_10z = { celloutsig_0_0z[3:2], celloutsig_0_1z } / { 1'h1, celloutsig_0_0z[1:0] };
  assign celloutsig_0_14z = { celloutsig_0_7z[1], celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_5z } / { 1'h1, _05_[1:0], celloutsig_0_0z, celloutsig_0_7z };
  assign celloutsig_0_37z = { _05_[3], _00_, celloutsig_0_10z, celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_30z, celloutsig_0_9z, celloutsig_0_9z } < { _05_[3], celloutsig_0_8z, _06_, celloutsig_0_24z };
  assign celloutsig_1_19z = in_data[119:117] < { celloutsig_1_6z[19], celloutsig_1_3z, celloutsig_1_10z };
  assign celloutsig_0_1z = in_data[55:52] < celloutsig_0_0z[5:2];
  assign celloutsig_0_18z = { in_data[58:51], celloutsig_0_15z, _05_[3], _00_, _05_[1:0] } < { celloutsig_0_16z[11:0], celloutsig_0_4z };
  assign celloutsig_1_4z = { in_data[177:170], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z } % { 1'h1, in_data[107:99], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_8z = { celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_6z } % { 1'h1, celloutsig_0_0z[3:1] };
  assign celloutsig_0_16z = { celloutsig_0_8z[3:2], celloutsig_0_8z, _05_[3], _00_, _05_[1:0], celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_6z } % { 1'h1, celloutsig_0_7z[2:0], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_5z };
  assign celloutsig_0_19z = { _05_[1:0], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_13z } % { 1'h1, in_data[20:12], celloutsig_0_6z, celloutsig_0_17z, celloutsig_0_18z };
  assign celloutsig_0_28z = { _05_[1], celloutsig_0_19z, celloutsig_0_12z, celloutsig_0_7z, _05_[3], _00_, _05_[1:0], celloutsig_0_1z } % { 1'h1, celloutsig_0_19z[3:2], celloutsig_0_3z, celloutsig_0_18z, celloutsig_0_23z, celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_27z, celloutsig_0_6z, celloutsig_0_27z };
  assign celloutsig_0_38z = & { celloutsig_0_19z[7:0], celloutsig_0_17z, celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_2z };
  assign celloutsig_0_9z = & { celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z[3:1] };
  assign celloutsig_0_12z = & { _00_, _05_[3], _05_[1:0], celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_15z = & { _00_, celloutsig_0_13z, _05_[3], _05_[1:0], celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_1_3z = | { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z, in_data[151:146] };
  assign celloutsig_0_6z = ~^ { in_data[63:49], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_1_18z = ~^ { _04_[6], _02_, _04_[4] };
  assign celloutsig_0_17z = ~^ { _00_, _05_[1], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_3z };
  assign celloutsig_0_2z = ~^ celloutsig_0_0z[4:1];
  assign celloutsig_0_3z = ~^ { celloutsig_0_0z[4:0], celloutsig_0_1z };
  assign celloutsig_0_5z = ^ { in_data[59:36], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_1_6z = { celloutsig_1_4z[13:3], celloutsig_1_2z, _04_[6], _02_, _04_[4:3], _01_, _04_[1:0], _04_[6], _02_, _04_[4:3], _01_, _04_[1:0] } >>> { in_data[130:123], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z, _04_[6], _02_, _04_[4:3], _01_, _04_[1:0], _04_[6], _02_, _04_[4:3], _01_, _04_[1:0], celloutsig_1_3z };
  assign celloutsig_1_9z = { _04_[6], _02_, _04_[4:3], _01_, _04_[1] } >>> { celloutsig_1_6z[7:6], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_10z = ~((celloutsig_1_9z[1] & celloutsig_1_7z[2]) | celloutsig_1_2z);
  assign celloutsig_1_0z = ~((in_data[177] & in_data[142]) | (in_data[131] & in_data[144]));
  assign _03_[6:3] = { celloutsig_0_28z[8:6], celloutsig_0_12z };
  assign { _04_[5], _04_[2] } = { _02_, _01_ };
  assign _05_[2] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_37z, celloutsig_0_38z };
endmodule
