Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Mar 27 20:07:20 2025
| Host         : ws11-11 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file cpu_top_timing_summary_routed.rpt -rpx cpu_top_timing_summary_routed.rpx -warn_on_violation
| Design       : cpu_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 81 register/latch pins with no clock driven by root clock pin: console_display/timing/clock_25Mhz_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: console_display/timing/h_sync_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 139 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 28 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 42 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.159        0.000                      0                 3760        0.043        0.000                      0                 3760        4.500        0.000                       0                   869  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
board_clock  {0.000 5.000}      10.000          100.000         
stm_sys_clk  {0.000 11.000}     22.000          45.455          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
board_clock         4.818        0.000                      0                   38        0.258        0.000                      0                   38        4.500        0.000                       0                    22  
stm_sys_clk         3.159        0.000                      0                 3561        0.043        0.000                      0                 3561        9.750        0.000                       0                   847  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  stm_sys_clk        stm_sys_clk              4.718        0.000                      0                  161       11.714        0.000                      0                  161  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  board_clock
  To Clock:  board_clock

Setup :            0  Failing Endpoints,  Worst Slack        4.818ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.258ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.818ns  (required time - arrival time)
  Source:                 led_display_memory/divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (board_clock rise@10.000ns - board_clock rise@0.000ns)
  Data Path Delay:        4.603ns  (logic 2.049ns (44.511%)  route 2.554ns (55.489%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.551     5.072    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X30Y28         FDRE                                         r  led_display_memory/divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y28         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  led_display_memory/divider_reg[2]/Q
                         net (fo=2, routed)           0.460     6.050    led_display_memory/divider_reg[2]
    SLICE_X32Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.724 r  led_display_memory/digit_select_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.724    led_display_memory/digit_select_reg[1]_i_7_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.838 r  led_display_memory/digit_select_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.838    led_display_memory/digit_select_reg[1]_i_6_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.151 f  led_display_memory/digit_select_reg[1]_i_5/O[3]
                         net (fo=1, routed)           0.804     7.955    led_display_memory/p_0_in__0[12]
    SLICE_X33Y31         LUT6 (Prop_lut6_I2_O)        0.306     8.261 r  led_display_memory/digit_select[1]_i_4/O
                         net (fo=3, routed)           0.630     8.891    led_display_memory/digit_select[1]_i_4_n_0
    SLICE_X33Y30         LUT3 (Prop_lut3_I2_O)        0.124     9.015 r  led_display_memory/divider[0]_i_1/O
                         net (fo=17, routed)          0.661     9.676    led_display_memory/clear
    SLICE_X30Y32         FDRE                                         r  led_display_memory/divider_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  board_clock (IN)
                         net (fo=0)                   0.000    10.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.437    14.778    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X30Y32         FDRE                                         r  led_display_memory/divider_reg[16]/C
                         clock pessimism              0.275    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X30Y32         FDRE (Setup_fdre_C_R)       -0.524    14.494    led_display_memory/divider_reg[16]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                          -9.676    
  -------------------------------------------------------------------
                         slack                                  4.818    

Slack (MET) :             4.838ns  (required time - arrival time)
  Source:                 led_display_memory/divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (board_clock rise@10.000ns - board_clock rise@0.000ns)
  Data Path Delay:        4.603ns  (logic 2.049ns (44.519%)  route 2.554ns (55.481%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.551     5.072    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X30Y28         FDRE                                         r  led_display_memory/divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y28         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  led_display_memory/divider_reg[2]/Q
                         net (fo=2, routed)           0.460     6.050    led_display_memory/divider_reg[2]
    SLICE_X32Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.724 r  led_display_memory/digit_select_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.724    led_display_memory/digit_select_reg[1]_i_7_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.838 r  led_display_memory/digit_select_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.838    led_display_memory/digit_select_reg[1]_i_6_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.151 f  led_display_memory/digit_select_reg[1]_i_5/O[3]
                         net (fo=1, routed)           0.804     7.955    led_display_memory/p_0_in__0[12]
    SLICE_X33Y31         LUT6 (Prop_lut6_I2_O)        0.306     8.261 r  led_display_memory/digit_select[1]_i_4/O
                         net (fo=3, routed)           0.630     8.891    led_display_memory/digit_select[1]_i_4_n_0
    SLICE_X33Y30         LUT3 (Prop_lut3_I2_O)        0.124     9.015 r  led_display_memory/divider[0]_i_1/O
                         net (fo=17, routed)          0.660     9.675    led_display_memory/clear
    SLICE_X30Y28         FDRE                                         r  led_display_memory/divider_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  board_clock (IN)
                         net (fo=0)                   0.000    10.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.433    14.774    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X30Y28         FDRE                                         r  led_display_memory/divider_reg[0]/C
                         clock pessimism              0.298    15.072    
                         clock uncertainty           -0.035    15.037    
    SLICE_X30Y28         FDRE (Setup_fdre_C_R)       -0.524    14.513    led_display_memory/divider_reg[0]
  -------------------------------------------------------------------
                         required time                         14.513    
                         arrival time                          -9.675    
  -------------------------------------------------------------------
                         slack                                  4.838    

Slack (MET) :             4.838ns  (required time - arrival time)
  Source:                 led_display_memory/divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (board_clock rise@10.000ns - board_clock rise@0.000ns)
  Data Path Delay:        4.603ns  (logic 2.049ns (44.519%)  route 2.554ns (55.481%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.551     5.072    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X30Y28         FDRE                                         r  led_display_memory/divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y28         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  led_display_memory/divider_reg[2]/Q
                         net (fo=2, routed)           0.460     6.050    led_display_memory/divider_reg[2]
    SLICE_X32Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.724 r  led_display_memory/digit_select_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.724    led_display_memory/digit_select_reg[1]_i_7_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.838 r  led_display_memory/digit_select_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.838    led_display_memory/digit_select_reg[1]_i_6_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.151 f  led_display_memory/digit_select_reg[1]_i_5/O[3]
                         net (fo=1, routed)           0.804     7.955    led_display_memory/p_0_in__0[12]
    SLICE_X33Y31         LUT6 (Prop_lut6_I2_O)        0.306     8.261 r  led_display_memory/digit_select[1]_i_4/O
                         net (fo=3, routed)           0.630     8.891    led_display_memory/digit_select[1]_i_4_n_0
    SLICE_X33Y30         LUT3 (Prop_lut3_I2_O)        0.124     9.015 r  led_display_memory/divider[0]_i_1/O
                         net (fo=17, routed)          0.660     9.675    led_display_memory/clear
    SLICE_X30Y28         FDRE                                         r  led_display_memory/divider_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  board_clock (IN)
                         net (fo=0)                   0.000    10.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.433    14.774    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X30Y28         FDRE                                         r  led_display_memory/divider_reg[1]/C
                         clock pessimism              0.298    15.072    
                         clock uncertainty           -0.035    15.037    
    SLICE_X30Y28         FDRE (Setup_fdre_C_R)       -0.524    14.513    led_display_memory/divider_reg[1]
  -------------------------------------------------------------------
                         required time                         14.513    
                         arrival time                          -9.675    
  -------------------------------------------------------------------
                         slack                                  4.838    

Slack (MET) :             4.838ns  (required time - arrival time)
  Source:                 led_display_memory/divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (board_clock rise@10.000ns - board_clock rise@0.000ns)
  Data Path Delay:        4.603ns  (logic 2.049ns (44.519%)  route 2.554ns (55.481%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.551     5.072    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X30Y28         FDRE                                         r  led_display_memory/divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y28         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  led_display_memory/divider_reg[2]/Q
                         net (fo=2, routed)           0.460     6.050    led_display_memory/divider_reg[2]
    SLICE_X32Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.724 r  led_display_memory/digit_select_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.724    led_display_memory/digit_select_reg[1]_i_7_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.838 r  led_display_memory/digit_select_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.838    led_display_memory/digit_select_reg[1]_i_6_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.151 f  led_display_memory/digit_select_reg[1]_i_5/O[3]
                         net (fo=1, routed)           0.804     7.955    led_display_memory/p_0_in__0[12]
    SLICE_X33Y31         LUT6 (Prop_lut6_I2_O)        0.306     8.261 r  led_display_memory/digit_select[1]_i_4/O
                         net (fo=3, routed)           0.630     8.891    led_display_memory/digit_select[1]_i_4_n_0
    SLICE_X33Y30         LUT3 (Prop_lut3_I2_O)        0.124     9.015 r  led_display_memory/divider[0]_i_1/O
                         net (fo=17, routed)          0.660     9.675    led_display_memory/clear
    SLICE_X30Y28         FDRE                                         r  led_display_memory/divider_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  board_clock (IN)
                         net (fo=0)                   0.000    10.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.433    14.774    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X30Y28         FDRE                                         r  led_display_memory/divider_reg[2]/C
                         clock pessimism              0.298    15.072    
                         clock uncertainty           -0.035    15.037    
    SLICE_X30Y28         FDRE (Setup_fdre_C_R)       -0.524    14.513    led_display_memory/divider_reg[2]
  -------------------------------------------------------------------
                         required time                         14.513    
                         arrival time                          -9.675    
  -------------------------------------------------------------------
                         slack                                  4.838    

Slack (MET) :             4.838ns  (required time - arrival time)
  Source:                 led_display_memory/divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (board_clock rise@10.000ns - board_clock rise@0.000ns)
  Data Path Delay:        4.603ns  (logic 2.049ns (44.519%)  route 2.554ns (55.481%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.774ns = ( 14.774 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.551     5.072    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X30Y28         FDRE                                         r  led_display_memory/divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y28         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  led_display_memory/divider_reg[2]/Q
                         net (fo=2, routed)           0.460     6.050    led_display_memory/divider_reg[2]
    SLICE_X32Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.724 r  led_display_memory/digit_select_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.724    led_display_memory/digit_select_reg[1]_i_7_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.838 r  led_display_memory/digit_select_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.838    led_display_memory/digit_select_reg[1]_i_6_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.151 f  led_display_memory/digit_select_reg[1]_i_5/O[3]
                         net (fo=1, routed)           0.804     7.955    led_display_memory/p_0_in__0[12]
    SLICE_X33Y31         LUT6 (Prop_lut6_I2_O)        0.306     8.261 r  led_display_memory/digit_select[1]_i_4/O
                         net (fo=3, routed)           0.630     8.891    led_display_memory/digit_select[1]_i_4_n_0
    SLICE_X33Y30         LUT3 (Prop_lut3_I2_O)        0.124     9.015 r  led_display_memory/divider[0]_i_1/O
                         net (fo=17, routed)          0.660     9.675    led_display_memory/clear
    SLICE_X30Y28         FDRE                                         r  led_display_memory/divider_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  board_clock (IN)
                         net (fo=0)                   0.000    10.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.433    14.774    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X30Y28         FDRE                                         r  led_display_memory/divider_reg[3]/C
                         clock pessimism              0.298    15.072    
                         clock uncertainty           -0.035    15.037    
    SLICE_X30Y28         FDRE (Setup_fdre_C_R)       -0.524    14.513    led_display_memory/divider_reg[3]
  -------------------------------------------------------------------
                         required time                         14.513    
                         arrival time                          -9.675    
  -------------------------------------------------------------------
                         slack                                  4.838    

Slack (MET) :             4.940ns  (required time - arrival time)
  Source:                 led_display_memory/divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (board_clock rise@10.000ns - board_clock rise@0.000ns)
  Data Path Delay:        4.479ns  (logic 2.049ns (45.748%)  route 2.430ns (54.252%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.551     5.072    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X30Y28         FDRE                                         r  led_display_memory/divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y28         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  led_display_memory/divider_reg[2]/Q
                         net (fo=2, routed)           0.460     6.050    led_display_memory/divider_reg[2]
    SLICE_X32Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.724 r  led_display_memory/digit_select_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.724    led_display_memory/digit_select_reg[1]_i_7_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.838 r  led_display_memory/digit_select_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.838    led_display_memory/digit_select_reg[1]_i_6_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.151 f  led_display_memory/digit_select_reg[1]_i_5/O[3]
                         net (fo=1, routed)           0.804     7.955    led_display_memory/p_0_in__0[12]
    SLICE_X33Y31         LUT6 (Prop_lut6_I2_O)        0.306     8.261 r  led_display_memory/digit_select[1]_i_4/O
                         net (fo=3, routed)           0.630     8.891    led_display_memory/digit_select[1]_i_4_n_0
    SLICE_X33Y30         LUT3 (Prop_lut3_I2_O)        0.124     9.015 r  led_display_memory/divider[0]_i_1/O
                         net (fo=17, routed)          0.536     9.551    led_display_memory/clear
    SLICE_X30Y30         FDRE                                         r  led_display_memory/divider_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  board_clock (IN)
                         net (fo=0)                   0.000    10.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.434    14.775    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X30Y30         FDRE                                         r  led_display_memory/divider_reg[10]/C
                         clock pessimism              0.275    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X30Y30         FDRE (Setup_fdre_C_R)       -0.524    14.491    led_display_memory/divider_reg[10]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                          -9.551    
  -------------------------------------------------------------------
                         slack                                  4.940    

Slack (MET) :             4.940ns  (required time - arrival time)
  Source:                 led_display_memory/divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (board_clock rise@10.000ns - board_clock rise@0.000ns)
  Data Path Delay:        4.479ns  (logic 2.049ns (45.748%)  route 2.430ns (54.252%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.551     5.072    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X30Y28         FDRE                                         r  led_display_memory/divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y28         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  led_display_memory/divider_reg[2]/Q
                         net (fo=2, routed)           0.460     6.050    led_display_memory/divider_reg[2]
    SLICE_X32Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.724 r  led_display_memory/digit_select_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.724    led_display_memory/digit_select_reg[1]_i_7_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.838 r  led_display_memory/digit_select_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.838    led_display_memory/digit_select_reg[1]_i_6_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.151 f  led_display_memory/digit_select_reg[1]_i_5/O[3]
                         net (fo=1, routed)           0.804     7.955    led_display_memory/p_0_in__0[12]
    SLICE_X33Y31         LUT6 (Prop_lut6_I2_O)        0.306     8.261 r  led_display_memory/digit_select[1]_i_4/O
                         net (fo=3, routed)           0.630     8.891    led_display_memory/digit_select[1]_i_4_n_0
    SLICE_X33Y30         LUT3 (Prop_lut3_I2_O)        0.124     9.015 r  led_display_memory/divider[0]_i_1/O
                         net (fo=17, routed)          0.536     9.551    led_display_memory/clear
    SLICE_X30Y30         FDRE                                         r  led_display_memory/divider_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  board_clock (IN)
                         net (fo=0)                   0.000    10.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.434    14.775    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X30Y30         FDRE                                         r  led_display_memory/divider_reg[11]/C
                         clock pessimism              0.275    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X30Y30         FDRE (Setup_fdre_C_R)       -0.524    14.491    led_display_memory/divider_reg[11]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                          -9.551    
  -------------------------------------------------------------------
                         slack                                  4.940    

Slack (MET) :             4.940ns  (required time - arrival time)
  Source:                 led_display_memory/divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (board_clock rise@10.000ns - board_clock rise@0.000ns)
  Data Path Delay:        4.479ns  (logic 2.049ns (45.748%)  route 2.430ns (54.252%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.551     5.072    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X30Y28         FDRE                                         r  led_display_memory/divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y28         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  led_display_memory/divider_reg[2]/Q
                         net (fo=2, routed)           0.460     6.050    led_display_memory/divider_reg[2]
    SLICE_X32Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.724 r  led_display_memory/digit_select_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.724    led_display_memory/digit_select_reg[1]_i_7_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.838 r  led_display_memory/digit_select_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.838    led_display_memory/digit_select_reg[1]_i_6_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.151 f  led_display_memory/digit_select_reg[1]_i_5/O[3]
                         net (fo=1, routed)           0.804     7.955    led_display_memory/p_0_in__0[12]
    SLICE_X33Y31         LUT6 (Prop_lut6_I2_O)        0.306     8.261 r  led_display_memory/digit_select[1]_i_4/O
                         net (fo=3, routed)           0.630     8.891    led_display_memory/digit_select[1]_i_4_n_0
    SLICE_X33Y30         LUT3 (Prop_lut3_I2_O)        0.124     9.015 r  led_display_memory/divider[0]_i_1/O
                         net (fo=17, routed)          0.536     9.551    led_display_memory/clear
    SLICE_X30Y30         FDRE                                         r  led_display_memory/divider_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  board_clock (IN)
                         net (fo=0)                   0.000    10.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.434    14.775    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X30Y30         FDRE                                         r  led_display_memory/divider_reg[8]/C
                         clock pessimism              0.275    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X30Y30         FDRE (Setup_fdre_C_R)       -0.524    14.491    led_display_memory/divider_reg[8]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                          -9.551    
  -------------------------------------------------------------------
                         slack                                  4.940    

Slack (MET) :             4.940ns  (required time - arrival time)
  Source:                 led_display_memory/divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (board_clock rise@10.000ns - board_clock rise@0.000ns)
  Data Path Delay:        4.479ns  (logic 2.049ns (45.748%)  route 2.430ns (54.252%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.551     5.072    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X30Y28         FDRE                                         r  led_display_memory/divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y28         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  led_display_memory/divider_reg[2]/Q
                         net (fo=2, routed)           0.460     6.050    led_display_memory/divider_reg[2]
    SLICE_X32Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.724 r  led_display_memory/digit_select_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.724    led_display_memory/digit_select_reg[1]_i_7_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.838 r  led_display_memory/digit_select_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.838    led_display_memory/digit_select_reg[1]_i_6_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.151 f  led_display_memory/digit_select_reg[1]_i_5/O[3]
                         net (fo=1, routed)           0.804     7.955    led_display_memory/p_0_in__0[12]
    SLICE_X33Y31         LUT6 (Prop_lut6_I2_O)        0.306     8.261 r  led_display_memory/digit_select[1]_i_4/O
                         net (fo=3, routed)           0.630     8.891    led_display_memory/digit_select[1]_i_4_n_0
    SLICE_X33Y30         LUT3 (Prop_lut3_I2_O)        0.124     9.015 r  led_display_memory/divider[0]_i_1/O
                         net (fo=17, routed)          0.536     9.551    led_display_memory/clear
    SLICE_X30Y30         FDRE                                         r  led_display_memory/divider_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  board_clock (IN)
                         net (fo=0)                   0.000    10.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.434    14.775    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X30Y30         FDRE                                         r  led_display_memory/divider_reg[9]/C
                         clock pessimism              0.275    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X30Y30         FDRE (Setup_fdre_C_R)       -0.524    14.491    led_display_memory/divider_reg[9]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                          -9.551    
  -------------------------------------------------------------------
                         slack                                  4.940    

Slack (MET) :             4.957ns  (required time - arrival time)
  Source:                 led_display_memory/divider_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (board_clock rise@10.000ns - board_clock rise@0.000ns)
  Data Path Delay:        4.462ns  (logic 2.049ns (45.925%)  route 2.413ns (54.075%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.551     5.072    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X30Y28         FDRE                                         r  led_display_memory/divider_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y28         FDRE (Prop_fdre_C_Q)         0.518     5.590 r  led_display_memory/divider_reg[2]/Q
                         net (fo=2, routed)           0.460     6.050    led_display_memory/divider_reg[2]
    SLICE_X32Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.724 r  led_display_memory/digit_select_reg[1]_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.724    led_display_memory/digit_select_reg[1]_i_7_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.838 r  led_display_memory/digit_select_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.838    led_display_memory/digit_select_reg[1]_i_6_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.151 f  led_display_memory/digit_select_reg[1]_i_5/O[3]
                         net (fo=1, routed)           0.804     7.955    led_display_memory/p_0_in__0[12]
    SLICE_X33Y31         LUT6 (Prop_lut6_I2_O)        0.306     8.261 r  led_display_memory/digit_select[1]_i_4/O
                         net (fo=3, routed)           0.630     8.891    led_display_memory/digit_select[1]_i_4_n_0
    SLICE_X33Y30         LUT3 (Prop_lut3_I2_O)        0.124     9.015 r  led_display_memory/divider[0]_i_1/O
                         net (fo=17, routed)          0.519     9.534    led_display_memory/clear
    SLICE_X30Y29         FDRE                                         r  led_display_memory/divider_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  board_clock (IN)
                         net (fo=0)                   0.000    10.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          1.434    14.775    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X30Y29         FDRE                                         r  led_display_memory/divider_reg[4]/C
                         clock pessimism              0.275    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X30Y29         FDRE (Setup_fdre_C_R)       -0.524    14.491    led_display_memory/divider_reg[4]
  -------------------------------------------------------------------
                         required time                         14.491    
                         arrival time                          -9.534    
  -------------------------------------------------------------------
                         slack                                  4.957    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 led_display_memory/digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/digit_select_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (board_clock rise@0.000ns - board_clock rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.183ns (50.159%)  route 0.182ns (49.841%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.555     1.438    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X33Y30         FDRE                                         r  led_display_memory/digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  led_display_memory/digit_select_reg[0]/Q
                         net (fo=10, routed)          0.182     1.761    led_display_memory/digit_select[0]
    SLICE_X33Y30         LUT5 (Prop_lut5_I3_O)        0.042     1.803 r  led_display_memory/digit_select[1]_i_1/O
                         net (fo=1, routed)           0.000     1.803    led_display_memory/digit_select[1]_i_1_n_0
    SLICE_X33Y30         FDRE                                         r  led_display_memory/digit_select_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.822     1.949    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X33Y30         FDRE                                         r  led_display_memory/digit_select_reg[1]/C
                         clock pessimism             -0.511     1.438    
    SLICE_X33Y30         FDRE (Hold_fdre_C_D)         0.107     1.545    led_display_memory/digit_select_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 led_display_memory/divider_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (board_clock rise@0.000ns - board_clock rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.555     1.438    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X30Y30         FDRE                                         r  led_display_memory/divider_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDRE (Prop_fdre_C_Q)         0.164     1.602 r  led_display_memory/divider_reg[10]/Q
                         net (fo=2, routed)           0.127     1.729    led_display_memory/divider_reg[10]
    SLICE_X30Y30         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.839 r  led_display_memory/divider_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.839    led_display_memory/divider_reg[8]_i_1_n_5
    SLICE_X30Y30         FDRE                                         r  led_display_memory/divider_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.822     1.949    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X30Y30         FDRE                                         r  led_display_memory/divider_reg[10]/C
                         clock pessimism             -0.511     1.438    
    SLICE_X30Y30         FDRE (Hold_fdre_C_D)         0.134     1.572    led_display_memory/divider_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 led_display_memory/divider_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (board_clock rise@0.000ns - board_clock rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.401%)  route 0.127ns (31.599%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.554     1.437    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X30Y29         FDRE                                         r  led_display_memory/divider_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  led_display_memory/divider_reg[6]/Q
                         net (fo=2, routed)           0.127     1.728    led_display_memory/divider_reg[6]
    SLICE_X30Y29         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.838 r  led_display_memory/divider_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.838    led_display_memory/divider_reg[4]_i_1_n_5
    SLICE_X30Y29         FDRE                                         r  led_display_memory/divider_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.821     1.948    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X30Y29         FDRE                                         r  led_display_memory/divider_reg[6]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X30Y29         FDRE (Hold_fdre_C_D)         0.134     1.571    led_display_memory/divider_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 led_display_memory/digit_select_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/digit_select_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (board_clock rise@0.000ns - board_clock rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.565%)  route 0.182ns (49.435%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.555     1.438    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X33Y30         FDRE                                         r  led_display_memory/digit_select_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  led_display_memory/digit_select_reg[0]/Q
                         net (fo=10, routed)          0.182     1.761    led_display_memory/digit_select[0]
    SLICE_X33Y30         LUT4 (Prop_lut4_I3_O)        0.045     1.806 r  led_display_memory/digit_select[0]_i_1/O
                         net (fo=1, routed)           0.000     1.806    led_display_memory/digit_select[0]_i_1_n_0
    SLICE_X33Y30         FDRE                                         r  led_display_memory/digit_select_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.822     1.949    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X33Y30         FDRE                                         r  led_display_memory/digit_select_reg[0]/C
                         clock pessimism             -0.511     1.438    
    SLICE_X33Y30         FDRE (Hold_fdre_C_D)         0.091     1.529    led_display_memory/digit_select_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 led_display_memory/divider_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (board_clock rise@0.000ns - board_clock rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.007%)  route 0.127ns (28.993%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.555     1.438    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X30Y30         FDRE                                         r  led_display_memory/divider_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y30         FDRE (Prop_fdre_C_Q)         0.164     1.602 r  led_display_memory/divider_reg[10]/Q
                         net (fo=2, routed)           0.127     1.729    led_display_memory/divider_reg[10]
    SLICE_X30Y30         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.875 r  led_display_memory/divider_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.875    led_display_memory/divider_reg[8]_i_1_n_4
    SLICE_X30Y30         FDRE                                         r  led_display_memory/divider_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.822     1.949    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X30Y30         FDRE                                         r  led_display_memory/divider_reg[11]/C
                         clock pessimism             -0.511     1.438    
    SLICE_X30Y30         FDRE (Hold_fdre_C_D)         0.134     1.572    led_display_memory/divider_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 led_display_memory/divider_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (board_clock rise@0.000ns - board_clock rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.007%)  route 0.127ns (28.993%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.554     1.437    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X30Y29         FDRE                                         r  led_display_memory/divider_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  led_display_memory/divider_reg[6]/Q
                         net (fo=2, routed)           0.127     1.728    led_display_memory/divider_reg[6]
    SLICE_X30Y29         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.874 r  led_display_memory/divider_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.874    led_display_memory/divider_reg[4]_i_1_n_4
    SLICE_X30Y29         FDRE                                         r  led_display_memory/divider_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.821     1.948    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X30Y29         FDRE                                         r  led_display_memory/divider_reg[7]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X30Y29         FDRE (Hold_fdre_C_D)         0.134     1.571    led_display_memory/divider_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 led_display_memory/divider_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (board_clock rise@0.000ns - board_clock rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.413%)  route 0.175ns (38.587%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.553     1.436    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X30Y28         FDRE                                         r  led_display_memory/divider_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y28         FDRE (Prop_fdre_C_Q)         0.164     1.600 f  led_display_memory/divider_reg[0]/Q
                         net (fo=3, routed)           0.175     1.775    led_display_memory/divider_reg[0]
    SLICE_X30Y28         LUT1 (Prop_lut1_I0_O)        0.045     1.820 r  led_display_memory/divider[0]_i_3/O
                         net (fo=1, routed)           0.000     1.820    led_display_memory/p_0_in__0[0]
    SLICE_X30Y28         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.890 r  led_display_memory/divider_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.890    led_display_memory/divider_reg[0]_i_2_n_7
    SLICE_X30Y28         FDRE                                         r  led_display_memory/divider_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.820     1.947    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X30Y28         FDRE                                         r  led_display_memory/divider_reg[0]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X30Y28         FDRE (Hold_fdre_C_D)         0.134     1.570    led_display_memory/divider_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 led_display_memory/divider_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (board_clock rise@0.000ns - board_clock rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.273ns (59.635%)  route 0.185ns (40.365%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.553     1.436    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X30Y28         FDRE                                         r  led_display_memory/divider_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y28         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  led_display_memory/divider_reg[3]/Q
                         net (fo=2, routed)           0.185     1.785    led_display_memory/divider_reg[3]
    SLICE_X30Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.894 r  led_display_memory/divider_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.894    led_display_memory/divider_reg[0]_i_2_n_4
    SLICE_X30Y28         FDRE                                         r  led_display_memory/divider_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.820     1.947    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X30Y28         FDRE                                         r  led_display_memory/divider_reg[3]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X30Y28         FDRE (Hold_fdre_C_D)         0.134     1.570    led_display_memory/divider_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 led_display_memory/divider_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (board_clock rise@0.000ns - board_clock rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.279ns (60.439%)  route 0.183ns (39.561%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.557     1.440    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X30Y32         FDRE                                         r  led_display_memory/divider_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y32         FDRE (Prop_fdre_C_Q)         0.164     1.604 r  led_display_memory/divider_reg[16]/Q
                         net (fo=2, routed)           0.183     1.787    led_display_memory/divider_reg[16]
    SLICE_X30Y32         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.902 r  led_display_memory/divider_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.902    led_display_memory/divider_reg[16]_i_1_n_7
    SLICE_X30Y32         FDRE                                         r  led_display_memory/divider_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.824     1.951    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X30Y32         FDRE                                         r  led_display_memory/divider_reg[16]/C
                         clock pessimism             -0.511     1.440    
    SLICE_X30Y32         FDRE (Hold_fdre_C_D)         0.134     1.574    led_display_memory/divider_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.902    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 led_display_memory/divider_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_display_memory/divider_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by board_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             board_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (board_clock rise@0.000ns - board_clock rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.279ns (60.439%)  route 0.183ns (39.561%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.554     1.437    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X30Y29         FDRE                                         r  led_display_memory/divider_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y29         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  led_display_memory/divider_reg[4]/Q
                         net (fo=2, routed)           0.183     1.784    led_display_memory/divider_reg[4]
    SLICE_X30Y29         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.899 r  led_display_memory/divider_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.899    led_display_memory/divider_reg[4]_i_1_n_7
    SLICE_X30Y29         FDRE                                         r  led_display_memory/divider_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock board_clock rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  board_clock (IN)
                         net (fo=0)                   0.000     0.000    board_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  board_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    board_clock_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  board_clock_IBUF_BUFG_inst/O
                         net (fo=21, routed)          0.821     1.948    led_display_memory/board_clock_IBUF_BUFG
    SLICE_X30Y29         FDRE                                         r  led_display_memory/divider_reg[4]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X30Y29         FDRE (Hold_fdre_C_D)         0.134     1.571    led_display_memory/divider_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.328    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         board_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { board_clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  board_clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   console_display/timing/clock_25Mhz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   console_display/timing/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y30   led_display_memory/digit_select_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y30   led_display_memory/digit_select_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y28   led_display_memory/divider_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y30   led_display_memory/divider_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y30   led_display_memory/divider_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y31   led_display_memory/divider_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y31   led_display_memory/divider_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   console_display/timing/clock_25Mhz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   console_display/timing/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   console_display/timing/clock_25Mhz_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   console_display/timing/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y28   led_display_memory/divider_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y28   led_display_memory/divider_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y28   led_display_memory/divider_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y28   led_display_memory/divider_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y30   led_display_memory/digit_select_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y30   led_display_memory/digit_select_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y32   led_display_memory/divider_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   console_display/timing/clock_25Mhz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   console_display/timing/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y30   led_display_memory/digit_select_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y30   led_display_memory/digit_select_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y30   led_display_memory/digit_select_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y30   led_display_memory/digit_select_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y28   led_display_memory/divider_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y28   led_display_memory/divider_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y30   led_display_memory/divider_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  stm_sys_clk
  To Clock:  stm_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.159ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.159ns  (required time - arrival time)
  Source:                 dp_0/execute_r/rd_alu_z_reg/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/hazard_detect/stall_count_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        7.435ns  (logic 1.680ns (22.596%)  route 5.755ns (77.404%))
  Logic Levels:           8  (LUT4=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 15.935 - 11.000 ) 
    Source Clock Delay      (SCD):    5.431ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.299     3.781    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.877 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=847, routed)         1.554     5.431    dp_0/execute_r/stm_sys_clk_IBUF_BUFG
    SLICE_X40Y53         FDRE                                         r  dp_0/execute_r/rd_alu_z_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y53         FDRE (Prop_fdre_C_Q)         0.456     5.887 f  dp_0/execute_r/rd_alu_z_reg/Q
                         net (fo=20, routed)          1.294     7.181    dp_0/decode_r/alu_z_mem
    SLICE_X33Y55         LUT5 (Prop_lut5_I0_O)        0.124     7.305 r  dp_0/decode_r/rd_memory_ctl[memory_read]_i_6/O
                         net (fo=3, routed)           0.649     7.955    dp_0/decode_r/rd_memory_ctl[memory_read]_i_6_n_0
    SLICE_X33Y56         LUT4 (Prop_lut4_I3_O)        0.152     8.107 r  dp_0/decode_r/rd_memory_ctl[memory_read]_i_4/O
                         net (fo=18, routed)          0.856     8.963    dp_0/fetch_r/stall_pipeline_low_reg_3
    SLICE_X31Y59         LUT6 (Prop_lut6_I2_O)        0.332     9.295 r  dp_0/fetch_r/rd_reg_data1[15]_i_5/O
                         net (fo=1, routed)           0.296     9.591    dp_0/fetch_r/rd_reg_data1[15]_i_5_n_0
    SLICE_X31Y60         LUT6 (Prop_lut6_I1_O)        0.124     9.715 r  dp_0/fetch_r/rd_reg_data1[15]_i_2/O
                         net (fo=18, routed)          0.479    10.194    dp_0/decode_r/rd_instruction_reg[9]_1
    SLICE_X35Y61         LUT6 (Prop_lut6_I1_O)        0.124    10.318 f  dp_0/decode_r/stall_count[0]_i_7/O
                         net (fo=1, routed)           0.264    10.583    dp_0/fetch_r/rd_reg_write_index_reg[2]_1
    SLICE_X35Y61         LUT6 (Prop_lut6_I5_O)        0.124    10.707 r  dp_0/fetch_r/stall_count[0]_i_3/O
                         net (fo=1, routed)           0.501    11.208    dp_0/decode_r/rd_reg_write_index_reg[0]_0
    SLICE_X34Y60         LUT6 (Prop_lut6_I2_O)        0.124    11.332 f  dp_0/decode_r/stall_count[0]_i_2/O
                         net (fo=2, routed)           0.890    12.222    dp_0/hazard_detect/rd_memory_ctl_reg[memory_read]
    SLICE_X15Y60         LUT5 (Prop_lut5_I4_O)        0.120    12.342 r  dp_0/hazard_detect/stall_count[0]_i_1/O
                         net (fo=1, routed)           0.524    12.866    dp_0/hazard_detect/stall_count[0]_i_1_n_0
    SLICE_X15Y60         FDRE                                         r  dp_0/hazard_detect/stall_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    12.411 f  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.995    14.406    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.497 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=847, routed)         1.438    15.935    dp_0/hazard_detect/stm_sys_clk_IBUF_BUFG
    SLICE_X15Y60         FDRE                                         r  dp_0/hazard_detect/stall_count_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.387    16.322    
                         clock uncertainty           -0.035    16.286    
    SLICE_X15Y60         FDRE (Setup_fdre_C_D)       -0.262    16.024    dp_0/hazard_detect/stall_count_reg[0]
  -------------------------------------------------------------------
                         required time                         16.024    
                         arrival time                         -12.866    
  -------------------------------------------------------------------
                         slack                                  3.159    

Slack (MET) :             4.038ns  (required time - arrival time)
  Source:                 dp_0/hazard_detect/stall_pipeline_low_reg/C
                            (falling edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/ALU_inst/temp_result0/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk rise@22.000ns - stm_sys_clk fall@11.000ns)
  Data Path Delay:        6.376ns  (logic 1.343ns (21.062%)  route 5.033ns (78.938%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 27.030 - 22.000 ) 
    Source Clock Delay      (SCD):    5.429ns = ( 16.429 - 11.000 ) 
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482    12.482 f  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.299    14.781    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.877 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=847, routed)         1.552    16.429    dp_0/hazard_detect/stm_sys_clk_IBUF_BUFG
    SLICE_X29Y60         FDRE                                         r  dp_0/hazard_detect/stall_pipeline_low_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDRE (Prop_fdre_C_Q)         0.459    16.888 r  dp_0/hazard_detect/stall_pipeline_low_reg/Q
                         net (fo=81, routed)          1.167    18.055    dp_0/decode_r/E[0]
    SLICE_X33Y56         LUT4 (Prop_lut4_I0_O)        0.152    18.207 r  dp_0/decode_r/rd_memory_ctl[memory_read]_i_4/O
                         net (fo=18, routed)          0.856    19.063    dp_0/fetch_r/stall_pipeline_low_reg_3
    SLICE_X31Y59         LUT6 (Prop_lut6_I2_O)        0.332    19.395 r  dp_0/fetch_r/rd_reg_data1[15]_i_5/O
                         net (fo=1, routed)           0.296    19.691    dp_0/fetch_r/rd_reg_data1[15]_i_5_n_0
    SLICE_X31Y60         LUT6 (Prop_lut6_I1_O)        0.124    19.815 r  dp_0/fetch_r/rd_reg_data1[15]_i_2/O
                         net (fo=18, routed)          0.916    20.731    dp_0/Register_File_inst/rd_instruction_reg[9]
    SLICE_X39Y68         MUXF7 (Prop_muxf7_S_O)       0.276    21.007 r  dp_0/Register_File_inst/rd_reg_data1_reg[3]_i_1/O
                         net (fo=8, routed)           1.798    22.805    dp_0/ALU_inst/display_decode_i[s2_reg_b_data][3]
    DSP48_X1Y20          DSP48E1                                      r  dp_0/ALU_inst/temp_result0/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    23.411 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.995    25.406    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.497 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=847, routed)         1.532    27.030    dp_0/ALU_inst/stm_sys_clk_IBUF_BUFG
    DSP48_X1Y20          DSP48E1                                      r  dp_0/ALU_inst/temp_result0/CLK
                         clock pessimism              0.387    27.416    
                         clock uncertainty           -0.035    27.381    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_A[3])
                                                     -0.537    26.844    dp_0/ALU_inst/temp_result0
  -------------------------------------------------------------------
                         required time                         26.844    
                         arrival time                         -22.805    
  -------------------------------------------------------------------
                         slack                                  4.038    

Slack (MET) :             4.172ns  (required time - arrival time)
  Source:                 dp_0/hazard_detect/stall_pipeline_low_reg/C
                            (falling edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/ALU_inst/temp_result0/A[7]
                            (rising edge-triggered cell DSP48E1 clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk rise@22.000ns - stm_sys_clk fall@11.000ns)
  Data Path Delay:        6.245ns  (logic 1.359ns (21.763%)  route 4.886ns (78.237%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 27.030 - 22.000 ) 
    Source Clock Delay      (SCD):    5.429ns = ( 16.429 - 11.000 ) 
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482    12.482 f  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.299    14.781    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.877 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=847, routed)         1.552    16.429    dp_0/hazard_detect/stm_sys_clk_IBUF_BUFG
    SLICE_X29Y60         FDRE                                         r  dp_0/hazard_detect/stall_pipeline_low_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDRE (Prop_fdre_C_Q)         0.459    16.888 r  dp_0/hazard_detect/stall_pipeline_low_reg/Q
                         net (fo=81, routed)          1.167    18.055    dp_0/decode_r/E[0]
    SLICE_X33Y56         LUT4 (Prop_lut4_I0_O)        0.152    18.207 r  dp_0/decode_r/rd_memory_ctl[memory_read]_i_4/O
                         net (fo=18, routed)          0.856    19.063    dp_0/fetch_r/stall_pipeline_low_reg_3
    SLICE_X31Y59         LUT6 (Prop_lut6_I2_O)        0.332    19.395 r  dp_0/fetch_r/rd_reg_data1[15]_i_5/O
                         net (fo=1, routed)           0.296    19.691    dp_0/fetch_r/rd_reg_data1[15]_i_5_n_0
    SLICE_X31Y60         LUT6 (Prop_lut6_I1_O)        0.124    19.815 r  dp_0/fetch_r/rd_reg_data1[15]_i_2/O
                         net (fo=18, routed)          1.096    20.911    dp_0/Register_File_inst/rd_instruction_reg[9]
    SLICE_X46Y68         MUXF7 (Prop_muxf7_S_O)       0.292    21.203 r  dp_0/Register_File_inst/rd_reg_data1_reg[7]_i_1/O
                         net (fo=6, routed)           1.471    22.673    dp_0/ALU_inst/display_decode_i[s2_reg_b_data][7]
    DSP48_X1Y20          DSP48E1                                      r  dp_0/ALU_inst/temp_result0/A[7]
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    23.411 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.995    25.406    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.497 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=847, routed)         1.532    27.030    dp_0/ALU_inst/stm_sys_clk_IBUF_BUFG
    DSP48_X1Y20          DSP48E1                                      r  dp_0/ALU_inst/temp_result0/CLK
                         clock pessimism              0.387    27.416    
                         clock uncertainty           -0.035    27.381    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_A[7])
                                                     -0.535    26.846    dp_0/ALU_inst/temp_result0
  -------------------------------------------------------------------
                         required time                         26.846    
                         arrival time                         -22.673    
  -------------------------------------------------------------------
                         slack                                  4.172    

Slack (MET) :             4.222ns  (required time - arrival time)
  Source:                 dp_0/hazard_detect/stall_pipeline_low_reg/C
                            (falling edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/ALU_inst/temp_result0/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk rise@22.000ns - stm_sys_clk fall@11.000ns)
  Data Path Delay:        6.192ns  (logic 1.343ns (21.688%)  route 4.849ns (78.312%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 27.030 - 22.000 ) 
    Source Clock Delay      (SCD):    5.429ns = ( 16.429 - 11.000 ) 
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482    12.482 f  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.299    14.781    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.877 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=847, routed)         1.552    16.429    dp_0/hazard_detect/stm_sys_clk_IBUF_BUFG
    SLICE_X29Y60         FDRE                                         r  dp_0/hazard_detect/stall_pipeline_low_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDRE (Prop_fdre_C_Q)         0.459    16.888 r  dp_0/hazard_detect/stall_pipeline_low_reg/Q
                         net (fo=81, routed)          1.167    18.055    dp_0/decode_r/E[0]
    SLICE_X33Y56         LUT4 (Prop_lut4_I0_O)        0.152    18.207 r  dp_0/decode_r/rd_memory_ctl[memory_read]_i_4/O
                         net (fo=18, routed)          0.856    19.063    dp_0/fetch_r/stall_pipeline_low_reg_3
    SLICE_X31Y59         LUT6 (Prop_lut6_I2_O)        0.332    19.395 r  dp_0/fetch_r/rd_reg_data1[15]_i_5/O
                         net (fo=1, routed)           0.296    19.691    dp_0/fetch_r/rd_reg_data1[15]_i_5_n_0
    SLICE_X31Y60         LUT6 (Prop_lut6_I1_O)        0.124    19.815 r  dp_0/fetch_r/rd_reg_data1[15]_i_2/O
                         net (fo=18, routed)          1.085    20.900    dp_0/Register_File_inst/rd_instruction_reg[9]
    SLICE_X40Y67         MUXF7 (Prop_muxf7_S_O)       0.276    21.176 r  dp_0/Register_File_inst/rd_reg_data1_reg[0]_i_1/O
                         net (fo=5, routed)           1.446    22.621    dp_0/ALU_inst/display_decode_i[s2_reg_b_data][0]
    DSP48_X1Y20          DSP48E1                                      r  dp_0/ALU_inst/temp_result0/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    23.411 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.995    25.406    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.497 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=847, routed)         1.532    27.030    dp_0/ALU_inst/stm_sys_clk_IBUF_BUFG
    DSP48_X1Y20          DSP48E1                                      r  dp_0/ALU_inst/temp_result0/CLK
                         clock pessimism              0.387    27.416    
                         clock uncertainty           -0.035    27.381    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_A[0])
                                                     -0.537    26.844    dp_0/ALU_inst/temp_result0
  -------------------------------------------------------------------
                         required time                         26.844    
                         arrival time                         -22.621    
  -------------------------------------------------------------------
                         slack                                  4.222    

Slack (MET) :             4.279ns  (required time - arrival time)
  Source:                 dp_0/hazard_detect/stall_pipeline_low_reg/C
                            (falling edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/ALU_inst/temp_result0/A[11]
                            (rising edge-triggered cell DSP48E1 clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk rise@22.000ns - stm_sys_clk fall@11.000ns)
  Data Path Delay:        6.136ns  (logic 1.343ns (21.886%)  route 4.793ns (78.114%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 27.030 - 22.000 ) 
    Source Clock Delay      (SCD):    5.429ns = ( 16.429 - 11.000 ) 
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482    12.482 f  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.299    14.781    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.877 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=847, routed)         1.552    16.429    dp_0/hazard_detect/stm_sys_clk_IBUF_BUFG
    SLICE_X29Y60         FDRE                                         r  dp_0/hazard_detect/stall_pipeline_low_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDRE (Prop_fdre_C_Q)         0.459    16.888 r  dp_0/hazard_detect/stall_pipeline_low_reg/Q
                         net (fo=81, routed)          1.167    18.055    dp_0/decode_r/E[0]
    SLICE_X33Y56         LUT4 (Prop_lut4_I0_O)        0.152    18.207 r  dp_0/decode_r/rd_memory_ctl[memory_read]_i_4/O
                         net (fo=18, routed)          0.856    19.063    dp_0/fetch_r/stall_pipeline_low_reg_3
    SLICE_X31Y59         LUT6 (Prop_lut6_I2_O)        0.332    19.395 r  dp_0/fetch_r/rd_reg_data1[15]_i_5/O
                         net (fo=1, routed)           0.296    19.691    dp_0/fetch_r/rd_reg_data1[15]_i_5_n_0
    SLICE_X31Y60         LUT6 (Prop_lut6_I1_O)        0.124    19.815 r  dp_0/fetch_r/rd_reg_data1[15]_i_2/O
                         net (fo=18, routed)          1.203    21.018    dp_0/Register_File_inst/rd_instruction_reg[9]
    SLICE_X49Y66         MUXF7 (Prop_muxf7_S_O)       0.276    21.294 r  dp_0/Register_File_inst/rd_reg_data1_reg[11]_i_1/O
                         net (fo=8, routed)           1.271    22.565    dp_0/ALU_inst/display_decode_i[s2_reg_b_data][11]
    DSP48_X1Y20          DSP48E1                                      r  dp_0/ALU_inst/temp_result0/A[11]
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    23.411 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.995    25.406    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.497 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=847, routed)         1.532    27.030    dp_0/ALU_inst/stm_sys_clk_IBUF_BUFG
    DSP48_X1Y20          DSP48E1                                      r  dp_0/ALU_inst/temp_result0/CLK
                         clock pessimism              0.387    27.416    
                         clock uncertainty           -0.035    27.381    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_A[11])
                                                     -0.537    26.844    dp_0/ALU_inst/temp_result0
  -------------------------------------------------------------------
                         required time                         26.844    
                         arrival time                         -22.565    
  -------------------------------------------------------------------
                         slack                                  4.279    

Slack (MET) :             4.279ns  (required time - arrival time)
  Source:                 dp_0/hazard_detect/stall_pipeline_low_reg/C
                            (falling edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/ALU_inst/temp_result0/A[9]
                            (rising edge-triggered cell DSP48E1 clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk rise@22.000ns - stm_sys_clk fall@11.000ns)
  Data Path Delay:        6.138ns  (logic 1.359ns (22.141%)  route 4.779ns (77.859%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 27.030 - 22.000 ) 
    Source Clock Delay      (SCD):    5.429ns = ( 16.429 - 11.000 ) 
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482    12.482 f  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.299    14.781    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.877 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=847, routed)         1.552    16.429    dp_0/hazard_detect/stm_sys_clk_IBUF_BUFG
    SLICE_X29Y60         FDRE                                         r  dp_0/hazard_detect/stall_pipeline_low_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDRE (Prop_fdre_C_Q)         0.459    16.888 r  dp_0/hazard_detect/stall_pipeline_low_reg/Q
                         net (fo=81, routed)          1.167    18.055    dp_0/decode_r/E[0]
    SLICE_X33Y56         LUT4 (Prop_lut4_I0_O)        0.152    18.207 r  dp_0/decode_r/rd_memory_ctl[memory_read]_i_4/O
                         net (fo=18, routed)          0.856    19.063    dp_0/fetch_r/stall_pipeline_low_reg_3
    SLICE_X31Y59         LUT6 (Prop_lut6_I2_O)        0.332    19.395 r  dp_0/fetch_r/rd_reg_data1[15]_i_5/O
                         net (fo=1, routed)           0.296    19.691    dp_0/fetch_r/rd_reg_data1[15]_i_5_n_0
    SLICE_X31Y60         LUT6 (Prop_lut6_I1_O)        0.124    19.815 r  dp_0/fetch_r/rd_reg_data1[15]_i_2/O
                         net (fo=18, routed)          1.095    20.910    dp_0/Register_File_inst/rd_instruction_reg[9]
    SLICE_X46Y66         MUXF7 (Prop_muxf7_S_O)       0.292    21.202 r  dp_0/Register_File_inst/rd_reg_data1_reg[9]_i_1/O
                         net (fo=8, routed)           1.365    22.567    dp_0/ALU_inst/display_decode_i[s2_reg_b_data][9]
    DSP48_X1Y20          DSP48E1                                      r  dp_0/ALU_inst/temp_result0/A[9]
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    23.411 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.995    25.406    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.497 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=847, routed)         1.532    27.030    dp_0/ALU_inst/stm_sys_clk_IBUF_BUFG
    DSP48_X1Y20          DSP48E1                                      r  dp_0/ALU_inst/temp_result0/CLK
                         clock pessimism              0.387    27.416    
                         clock uncertainty           -0.035    27.381    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_A[9])
                                                     -0.535    26.846    dp_0/ALU_inst/temp_result0
  -------------------------------------------------------------------
                         required time                         26.846    
                         arrival time                         -22.567    
  -------------------------------------------------------------------
                         slack                                  4.279    

Slack (MET) :             4.320ns  (required time - arrival time)
  Source:                 dp_0/hazard_detect/stall_pipeline_low_reg/C
                            (falling edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/ALU_inst/temp_result0/A[13]
                            (rising edge-triggered cell DSP48E1 clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk rise@22.000ns - stm_sys_clk fall@11.000ns)
  Data Path Delay:        6.097ns  (logic 1.359ns (22.291%)  route 4.738ns (77.709%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 27.030 - 22.000 ) 
    Source Clock Delay      (SCD):    5.429ns = ( 16.429 - 11.000 ) 
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482    12.482 f  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.299    14.781    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.877 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=847, routed)         1.552    16.429    dp_0/hazard_detect/stm_sys_clk_IBUF_BUFG
    SLICE_X29Y60         FDRE                                         r  dp_0/hazard_detect/stall_pipeline_low_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDRE (Prop_fdre_C_Q)         0.459    16.888 r  dp_0/hazard_detect/stall_pipeline_low_reg/Q
                         net (fo=81, routed)          1.167    18.055    dp_0/decode_r/E[0]
    SLICE_X33Y56         LUT4 (Prop_lut4_I0_O)        0.152    18.207 r  dp_0/decode_r/rd_memory_ctl[memory_read]_i_4/O
                         net (fo=18, routed)          0.856    19.063    dp_0/fetch_r/stall_pipeline_low_reg_3
    SLICE_X31Y59         LUT6 (Prop_lut6_I2_O)        0.332    19.395 r  dp_0/fetch_r/rd_reg_data1[15]_i_5/O
                         net (fo=1, routed)           0.296    19.691    dp_0/fetch_r/rd_reg_data1[15]_i_5_n_0
    SLICE_X31Y60         LUT6 (Prop_lut6_I1_O)        0.124    19.815 r  dp_0/fetch_r/rd_reg_data1[15]_i_2/O
                         net (fo=18, routed)          1.018    20.833    dp_0/Register_File_inst/rd_instruction_reg[9]
    SLICE_X42Y66         MUXF7 (Prop_muxf7_S_O)       0.292    21.125 r  dp_0/Register_File_inst/rd_reg_data1_reg[13]_i_1/O
                         net (fo=8, routed)           1.401    22.526    dp_0/ALU_inst/display_decode_i[s2_reg_b_data][13]
    DSP48_X1Y20          DSP48E1                                      r  dp_0/ALU_inst/temp_result0/A[13]
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    23.411 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.995    25.406    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.497 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=847, routed)         1.532    27.030    dp_0/ALU_inst/stm_sys_clk_IBUF_BUFG
    DSP48_X1Y20          DSP48E1                                      r  dp_0/ALU_inst/temp_result0/CLK
                         clock pessimism              0.387    27.416    
                         clock uncertainty           -0.035    27.381    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_A[13])
                                                     -0.535    26.846    dp_0/ALU_inst/temp_result0
  -------------------------------------------------------------------
                         required time                         26.846    
                         arrival time                         -22.526    
  -------------------------------------------------------------------
                         slack                                  4.320    

Slack (MET) :             4.351ns  (required time - arrival time)
  Source:                 dp_0/hazard_detect/stall_pipeline_low_reg/C
                            (falling edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/decode_r/rd_reg_data1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk rise@22.000ns - stm_sys_clk fall@11.000ns)
  Data Path Delay:        6.279ns  (logic 1.343ns (21.390%)  route 4.936ns (78.610%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.940ns = ( 26.940 - 22.000 ) 
    Source Clock Delay      (SCD):    5.429ns = ( 16.429 - 11.000 ) 
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482    12.482 f  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.299    14.781    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.877 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=847, routed)         1.552    16.429    dp_0/hazard_detect/stm_sys_clk_IBUF_BUFG
    SLICE_X29Y60         FDRE                                         r  dp_0/hazard_detect/stall_pipeline_low_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDRE (Prop_fdre_C_Q)         0.459    16.888 r  dp_0/hazard_detect/stall_pipeline_low_reg/Q
                         net (fo=81, routed)          1.167    18.055    dp_0/decode_r/E[0]
    SLICE_X33Y56         LUT4 (Prop_lut4_I0_O)        0.152    18.207 r  dp_0/decode_r/rd_memory_ctl[memory_read]_i_4/O
                         net (fo=18, routed)          0.856    19.063    dp_0/fetch_r/stall_pipeline_low_reg_3
    SLICE_X31Y59         LUT6 (Prop_lut6_I2_O)        0.332    19.395 r  dp_0/fetch_r/rd_reg_data1[15]_i_5/O
                         net (fo=1, routed)           0.296    19.691    dp_0/fetch_r/rd_reg_data1[15]_i_5_n_0
    SLICE_X31Y60         LUT6 (Prop_lut6_I1_O)        0.124    19.815 r  dp_0/fetch_r/rd_reg_data1[15]_i_2/O
                         net (fo=18, routed)          0.916    20.731    dp_0/Register_File_inst/rd_instruction_reg[9]
    SLICE_X39Y68         MUXF7 (Prop_muxf7_S_O)       0.276    21.007 r  dp_0/Register_File_inst/rd_reg_data1_reg[3]_i_1/O
                         net (fo=8, routed)           1.701    22.708    dp_0/decode_r/rd_instruction_reg[9]_3[3]
    SLICE_X50Y50         FDRE                                         r  dp_0/decode_r/rd_reg_data1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    23.411 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.995    25.406    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.497 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=847, routed)         1.443    26.940    dp_0/decode_r/stm_sys_clk_IBUF_BUFG
    SLICE_X50Y50         FDRE                                         r  dp_0/decode_r/rd_reg_data1_reg[3]/C
                         clock pessimism              0.387    27.327    
                         clock uncertainty           -0.035    27.291    
    SLICE_X50Y50         FDRE (Setup_fdre_C_D)       -0.233    27.058    dp_0/decode_r/rd_reg_data1_reg[3]
  -------------------------------------------------------------------
                         required time                         27.058    
                         arrival time                         -22.708    
  -------------------------------------------------------------------
                         slack                                  4.351    

Slack (MET) :             4.358ns  (required time - arrival time)
  Source:                 dp_0/hazard_detect/stall_pipeline_low_reg/C
                            (falling edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/ALU_inst/temp_result0/A[24]
                            (rising edge-triggered cell DSP48E1 clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk rise@22.000ns - stm_sys_clk fall@11.000ns)
  Data Path Delay:        6.056ns  (logic 1.343ns (22.175%)  route 4.713ns (77.825%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 27.030 - 22.000 ) 
    Source Clock Delay      (SCD):    5.429ns = ( 16.429 - 11.000 ) 
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482    12.482 f  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.299    14.781    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.877 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=847, routed)         1.552    16.429    dp_0/hazard_detect/stm_sys_clk_IBUF_BUFG
    SLICE_X29Y60         FDRE                                         r  dp_0/hazard_detect/stall_pipeline_low_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDRE (Prop_fdre_C_Q)         0.459    16.888 r  dp_0/hazard_detect/stall_pipeline_low_reg/Q
                         net (fo=81, routed)          1.167    18.055    dp_0/decode_r/E[0]
    SLICE_X33Y56         LUT4 (Prop_lut4_I0_O)        0.152    18.207 r  dp_0/decode_r/rd_memory_ctl[memory_read]_i_4/O
                         net (fo=18, routed)          0.856    19.063    dp_0/fetch_r/stall_pipeline_low_reg_3
    SLICE_X31Y59         LUT6 (Prop_lut6_I2_O)        0.332    19.395 r  dp_0/fetch_r/rd_reg_data1[15]_i_5/O
                         net (fo=1, routed)           0.296    19.691    dp_0/fetch_r/rd_reg_data1[15]_i_5_n_0
    SLICE_X31Y60         LUT6 (Prop_lut6_I1_O)        0.124    19.815 r  dp_0/fetch_r/rd_reg_data1[15]_i_2/O
                         net (fo=18, routed)          0.930    20.745    dp_0/Register_File_inst/rd_instruction_reg[9]
    SLICE_X43Y64         MUXF7 (Prop_muxf7_S_O)       0.276    21.021 r  dp_0/Register_File_inst/rd_reg_data1_reg[15]_i_1/O
                         net (fo=22, routed)          1.465    22.485    dp_0/ALU_inst/display_decode_i[s2_reg_b_data][15]
    DSP48_X1Y20          DSP48E1                                      r  dp_0/ALU_inst/temp_result0/A[24]
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    23.411 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.995    25.406    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.497 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=847, routed)         1.532    27.030    dp_0/ALU_inst/stm_sys_clk_IBUF_BUFG
    DSP48_X1Y20          DSP48E1                                      r  dp_0/ALU_inst/temp_result0/CLK
                         clock pessimism              0.387    27.416    
                         clock uncertainty           -0.035    27.381    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_A[24])
                                                     -0.537    26.844    dp_0/ALU_inst/temp_result0
  -------------------------------------------------------------------
                         required time                         26.844    
                         arrival time                         -22.485    
  -------------------------------------------------------------------
                         slack                                  4.358    

Slack (MET) :             4.358ns  (required time - arrival time)
  Source:                 dp_0/hazard_detect/stall_pipeline_low_reg/C
                            (falling edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/ALU_inst/temp_result0/A[25]
                            (rising edge-triggered cell DSP48E1 clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk rise@22.000ns - stm_sys_clk fall@11.000ns)
  Data Path Delay:        6.056ns  (logic 1.343ns (22.175%)  route 4.713ns (77.825%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.030ns = ( 27.030 - 22.000 ) 
    Source Clock Delay      (SCD):    5.429ns = ( 16.429 - 11.000 ) 
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482    12.482 f  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.299    14.781    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    14.877 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=847, routed)         1.552    16.429    dp_0/hazard_detect/stm_sys_clk_IBUF_BUFG
    SLICE_X29Y60         FDRE                                         r  dp_0/hazard_detect/stall_pipeline_low_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y60         FDRE (Prop_fdre_C_Q)         0.459    16.888 r  dp_0/hazard_detect/stall_pipeline_low_reg/Q
                         net (fo=81, routed)          1.167    18.055    dp_0/decode_r/E[0]
    SLICE_X33Y56         LUT4 (Prop_lut4_I0_O)        0.152    18.207 r  dp_0/decode_r/rd_memory_ctl[memory_read]_i_4/O
                         net (fo=18, routed)          0.856    19.063    dp_0/fetch_r/stall_pipeline_low_reg_3
    SLICE_X31Y59         LUT6 (Prop_lut6_I2_O)        0.332    19.395 r  dp_0/fetch_r/rd_reg_data1[15]_i_5/O
                         net (fo=1, routed)           0.296    19.691    dp_0/fetch_r/rd_reg_data1[15]_i_5_n_0
    SLICE_X31Y60         LUT6 (Prop_lut6_I1_O)        0.124    19.815 r  dp_0/fetch_r/rd_reg_data1[15]_i_2/O
                         net (fo=18, routed)          0.930    20.745    dp_0/Register_File_inst/rd_instruction_reg[9]
    SLICE_X43Y64         MUXF7 (Prop_muxf7_S_O)       0.276    21.021 r  dp_0/Register_File_inst/rd_reg_data1_reg[15]_i_1/O
                         net (fo=22, routed)          1.465    22.485    dp_0/ALU_inst/display_decode_i[s2_reg_b_data][15]
    DSP48_X1Y20          DSP48E1                                      r  dp_0/ALU_inst/temp_result0/A[25]
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    23.411 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.995    25.406    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    25.497 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=847, routed)         1.532    27.030    dp_0/ALU_inst/stm_sys_clk_IBUF_BUFG
    DSP48_X1Y20          DSP48E1                                      r  dp_0/ALU_inst/temp_result0/CLK
                         clock pessimism              0.387    27.416    
                         clock uncertainty           -0.035    27.381    
    DSP48_X1Y20          DSP48E1 (Setup_dsp48e1_CLK_A[25])
                                                     -0.537    26.844    dp_0/ALU_inst/temp_result0
  -------------------------------------------------------------------
                         required time                         26.844    
                         arrival time                         -22.485    
  -------------------------------------------------------------------
                         slack                                  4.358    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 dp_0/execute_r/rd_inport_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/mem_r/rd_inport_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (stm_sys_clk rise@0.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.141ns (37.196%)  route 0.238ns (62.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.429ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.986     1.236    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.262 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=847, routed)         0.563     1.824    dp_0/execute_r/stm_sys_clk_IBUF_BUFG
    SLICE_X35Y49         FDRE                                         r  dp_0/execute_r/rd_inport_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y49         FDRE (Prop_fdre_C_Q)         0.141     1.965 r  dp_0/execute_r/rd_inport_data_reg[7]/Q
                         net (fo=2, routed)           0.238     2.203    dp_0/mem_r/rd_inport_data_reg[15]_0[1]
    SLICE_X40Y49         FDRE                                         r  dp_0/mem_r/rd_inport_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.129     1.567    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.596 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=847, routed)         0.834     2.429    dp_0/mem_r/stm_sys_clk_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  dp_0/mem_r/rd_inport_data_reg[7]/C
                         clock pessimism             -0.339     2.090    
    SLICE_X40Y49         FDRE (Hold_fdre_C_D)         0.070     2.160    dp_0/mem_r/rd_inport_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.160    
                         arrival time                           2.203    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 dp_0/decode_r/rd_memory_ctl_reg[op_code_mem][6]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/execute_r/rd_memory_ctl_reg[op_code_mem][6]/D
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (stm_sys_clk rise@0.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.141ns (36.164%)  route 0.249ns (63.836%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.428ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.986     1.236    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.262 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=847, routed)         0.562     1.824    dp_0/decode_r/stm_sys_clk_IBUF_BUFG
    SLICE_X32Y51         FDRE                                         r  dp_0/decode_r/rd_memory_ctl_reg[op_code_mem][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y51         FDRE (Prop_fdre_C_Q)         0.141     1.965 r  dp_0/decode_r/rd_memory_ctl_reg[op_code_mem][6]/Q
                         net (fo=2, routed)           0.249     2.213    dp_0/execute_r/D[6]
    SLICE_X32Y47         FDRE                                         r  dp_0/execute_r/rd_memory_ctl_reg[op_code_mem][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.129     1.567    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.596 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=847, routed)         0.833     2.428    dp_0/execute_r/stm_sys_clk_IBUF_BUFG
    SLICE_X32Y47         FDRE                                         r  dp_0/execute_r/rd_memory_ctl_reg[op_code_mem][6]/C
                         clock pessimism             -0.334     2.094    
    SLICE_X32Y47         FDRE (Hold_fdre_C_D)         0.072     2.166    dp_0/execute_r/rd_memory_ctl_reg[op_code_mem][6]
  -------------------------------------------------------------------
                         required time                         -2.166    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 dp_0/fetch_r/rd_instruction_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/decode_r/rd_extended_disp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (stm_sys_clk rise@0.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.186ns (42.288%)  route 0.254ns (57.712%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.425ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.986     1.236    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.262 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=847, routed)         0.561     1.823    dp_0/fetch_r/stm_sys_clk_IBUF_BUFG
    SLICE_X32Y54         FDRE                                         r  dp_0/fetch_r/rd_instruction_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54         FDRE (Prop_fdre_C_Q)         0.141     1.964 r  dp_0/fetch_r/rd_instruction_reg[1]/Q
                         net (fo=16, routed)          0.254     2.217    dp_0/fetch_r/rd_m_1_reg[1]
    SLICE_X37Y54         LUT6 (Prop_lut6_I4_O)        0.045     2.262 r  dp_0/fetch_r/rd_extended_disp[2]_i_1/O
                         net (fo=1, routed)           0.000     2.262    dp_0/decode_r/rd_instruction_reg[8]_0[1]
    SLICE_X37Y54         FDRE                                         r  dp_0/decode_r/rd_extended_disp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.129     1.567    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.596 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=847, routed)         0.829     2.425    dp_0/decode_r/stm_sys_clk_IBUF_BUFG
    SLICE_X37Y54         FDRE                                         r  dp_0/decode_r/rd_extended_disp_reg[2]/C
                         clock pessimism             -0.339     2.086    
    SLICE_X37Y54         FDRE (Hold_fdre_C_D)         0.092     2.178    dp_0/decode_r/rd_extended_disp_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.178    
                         arrival time                           2.262    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 dp_0/execute_r/rd_inport_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/mem_r/rd_inport_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (stm_sys_clk rise@0.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.141ns (33.588%)  route 0.279ns (66.411%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.427ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.986     1.236    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.262 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=847, routed)         0.560     1.822    dp_0/execute_r/stm_sys_clk_IBUF_BUFG
    SLICE_X33Y58         FDRE                                         r  dp_0/execute_r/rd_inport_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.141     1.963 r  dp_0/execute_r/rd_inport_data_reg[9]/Q
                         net (fo=2, routed)           0.279     2.241    dp_0/mem_r/rd_inport_data_reg[15]_0[3]
    SLICE_X45Y54         FDRE                                         r  dp_0/mem_r/rd_inport_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.129     1.567    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.596 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=847, routed)         0.831     2.427    dp_0/mem_r/stm_sys_clk_IBUF_BUFG
    SLICE_X45Y54         FDRE                                         r  dp_0/mem_r/rd_inport_data_reg[9]/C
                         clock pessimism             -0.339     2.088    
    SLICE_X45Y54         FDRE (Hold_fdre_C_D)         0.066     2.154    dp_0/mem_r/rd_inport_data_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.154    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 dp_0/fetch_r/rd_instruction_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/decode_r/rd_extended_disp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (stm_sys_clk rise@0.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.187ns (39.863%)  route 0.282ns (60.137%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.425ns
    Source Clock Delay      (SCD):    1.823ns
    Clock Pessimism Removal (CPR):    0.339ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.986     1.236    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.262 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=847, routed)         0.561     1.823    dp_0/fetch_r/stm_sys_clk_IBUF_BUFG
    SLICE_X31Y55         FDRE                                         r  dp_0/fetch_r/rd_instruction_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y55         FDRE (Prop_fdre_C_Q)         0.141     1.964 r  dp_0/fetch_r/rd_instruction_reg[6]/Q
                         net (fo=14, routed)          0.282     2.246    dp_0/fetch_r/rd_m_1_reg[6]
    SLICE_X37Y55         LUT4 (Prop_lut4_I2_O)        0.046     2.292 r  dp_0/fetch_r/rd_extended_disp[7]_i_1/O
                         net (fo=1, routed)           0.000     2.292    dp_0/decode_r/rd_instruction_reg[8]_0[6]
    SLICE_X37Y55         FDRE                                         r  dp_0/decode_r/rd_extended_disp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.129     1.567    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.596 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=847, routed)         0.829     2.425    dp_0/decode_r/stm_sys_clk_IBUF_BUFG
    SLICE_X37Y55         FDRE                                         r  dp_0/decode_r/rd_extended_disp_reg[7]/C
                         clock pessimism             -0.339     2.086    
    SLICE_X37Y55         FDRE (Hold_fdre_C_D)         0.107     2.193    dp_0/decode_r/rd_extended_disp_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.193    
                         arrival time                           2.292    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 dp_0/decode_r/rd_memory_ctl_reg[op_code_mem][2]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/execute_r/rd_memory_ctl_reg[op_code_mem][2]/D
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (stm_sys_clk rise@0.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.038%)  route 0.299ns (67.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.428ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.986     1.236    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.262 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=847, routed)         0.562     1.824    dp_0/decode_r/stm_sys_clk_IBUF_BUFG
    SLICE_X31Y52         FDRE                                         r  dp_0/decode_r/rd_memory_ctl_reg[op_code_mem][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDRE (Prop_fdre_C_Q)         0.141     1.965 r  dp_0/decode_r/rd_memory_ctl_reg[op_code_mem][2]/Q
                         net (fo=34, routed)          0.299     2.264    dp_0/execute_r/D[2]
    SLICE_X32Y48         FDRE                                         r  dp_0/execute_r/rd_memory_ctl_reg[op_code_mem][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.129     1.567    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.596 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=847, routed)         0.833     2.428    dp_0/execute_r/stm_sys_clk_IBUF_BUFG
    SLICE_X32Y48         FDRE                                         r  dp_0/execute_r/rd_memory_ctl_reg[op_code_mem][2]/C
                         clock pessimism             -0.334     2.094    
    SLICE_X32Y48         FDRE (Hold_fdre_C_D)         0.070     2.164    dp_0/execute_r/rd_memory_ctl_reg[op_code_mem][2]
  -------------------------------------------------------------------
                         required time                         -2.164    
                         arrival time                           2.264    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 dp_0/execute_r/rd_reg_data1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_9_9/DP.HIGH/WADR3
                            (rising edge-triggered cell RAMD64E clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (stm_sys_clk rise@0.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.164ns (45.412%)  route 0.197ns (54.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.428ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.587ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.986     1.236    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.262 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=847, routed)         0.564     1.825    dp_0/execute_r/stm_sys_clk_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  dp_0/execute_r/rd_reg_data1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.989 r  dp_0/execute_r/rd_reg_data1_reg[4]/Q
                         net (fo=389, routed)         0.197     2.187    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_9_9/A3
    SLICE_X38Y48         RAMD64E                                      r  dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_9_9/DP.HIGH/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.129     1.567    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.596 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=847, routed)         0.833     2.428    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_9_9/WCLK
    SLICE_X38Y48         RAMD64E                                      r  dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_9_9/DP.HIGH/CLK
                         clock pessimism             -0.587     1.841    
    SLICE_X38Y48         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     2.081    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_9_9/DP.HIGH
  -------------------------------------------------------------------
                         required time                         -2.081    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 dp_0/execute_r/rd_reg_data1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_9_9/DP.LOW/WADR3
                            (rising edge-triggered cell RAMD64E clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (stm_sys_clk rise@0.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.164ns (45.412%)  route 0.197ns (54.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.428ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.587ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.986     1.236    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.262 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=847, routed)         0.564     1.825    dp_0/execute_r/stm_sys_clk_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  dp_0/execute_r/rd_reg_data1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.989 r  dp_0/execute_r/rd_reg_data1_reg[4]/Q
                         net (fo=389, routed)         0.197     2.187    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_9_9/A3
    SLICE_X38Y48         RAMD64E                                      r  dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_9_9/DP.LOW/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.129     1.567    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.596 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=847, routed)         0.833     2.428    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_9_9/WCLK
    SLICE_X38Y48         RAMD64E                                      r  dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_9_9/DP.LOW/CLK
                         clock pessimism             -0.587     1.841    
    SLICE_X38Y48         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     2.081    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_9_9/DP.LOW
  -------------------------------------------------------------------
                         required time                         -2.081    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 dp_0/execute_r/rd_reg_data1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_9_9/SP.HIGH/WADR3
                            (rising edge-triggered cell RAMD64E clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (stm_sys_clk rise@0.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.164ns (45.412%)  route 0.197ns (54.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.428ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.587ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.986     1.236    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.262 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=847, routed)         0.564     1.825    dp_0/execute_r/stm_sys_clk_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  dp_0/execute_r/rd_reg_data1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.989 r  dp_0/execute_r/rd_reg_data1_reg[4]/Q
                         net (fo=389, routed)         0.197     2.187    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_9_9/A3
    SLICE_X38Y48         RAMD64E                                      r  dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_9_9/SP.HIGH/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.129     1.567    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.596 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=847, routed)         0.833     2.428    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_9_9/WCLK
    SLICE_X38Y48         RAMD64E                                      r  dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_9_9/SP.HIGH/CLK
                         clock pessimism             -0.587     1.841    
    SLICE_X38Y48         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     2.081    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_9_9/SP.HIGH
  -------------------------------------------------------------------
                         required time                         -2.081    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 dp_0/execute_r/rd_reg_data1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_9_9/SP.LOW/WADR3
                            (rising edge-triggered cell RAMD64E clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             stm_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (stm_sys_clk rise@0.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.164ns (45.412%)  route 0.197ns (54.588%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.428ns
    Source Clock Delay      (SCD):    1.825ns
    Clock Pessimism Removal (CPR):    0.587ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250     0.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.986     1.236    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.262 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=847, routed)         0.564     1.825    dp_0/execute_r/stm_sys_clk_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  dp_0/execute_r/rd_reg_data1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.989 r  dp_0/execute_r/rd_reg_data1_reg[4]/Q
                         net (fo=389, routed)         0.197     2.187    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_9_9/A3
    SLICE_X38Y48         RAMD64E                                      r  dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_9_9/SP.LOW/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.129     1.567    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.596 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=847, routed)         0.833     2.428    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_9_9/WCLK
    SLICE_X38Y48         RAMD64E                                      r  dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_9_9/SP.LOW/CLK
                         clock pessimism             -0.587     1.841    
    SLICE_X38Y48         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     2.081    dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_384_511_9_9/SP.LOW
  -------------------------------------------------------------------
                         required time                         -2.081    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.105    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         stm_sys_clk
Waveform(ns):       { 0.000 11.000 }
Period(ns):         22.000
Sources:            { stm_sys_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         22.000      19.845     BUFGCTRL_X0Y0  stm_sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C       n/a            1.000         22.000      21.000     SLICE_X36Y62   dp_0/execute_r/rd_instruction_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         22.000      21.000     SLICE_X36Y61   dp_0/execute_r/rd_instruction_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         22.000      21.000     SLICE_X36Y61   dp_0/execute_r/rd_instruction_reg[5]/C
Min Period        n/a     FDRE/C       n/a            1.000         22.000      21.000     SLICE_X36Y62   dp_0/execute_r/rd_instruction_reg[6]/C
Min Period        n/a     FDRE/C       n/a            1.000         22.000      21.000     SLICE_X36Y61   dp_0/execute_r/rd_instruction_reg[7]/C
Min Period        n/a     FDRE/C       n/a            1.000         22.000      21.000     SLICE_X36Y63   dp_0/execute_r/rd_instruction_reg[8]/C
Min Period        n/a     FDRE/C       n/a            1.000         22.000      21.000     SLICE_X33Y60   dp_0/execute_r/rd_instruction_reg[9]/C
Min Period        n/a     FDRE/C       n/a            1.000         22.000      21.000     SLICE_X43Y60   dp_0/execute_r/rd_m_1_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         22.000      21.000     SLICE_X41Y48   dp_0/execute_r/rd_memory_ctl_reg[memory_read]/C
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X38Y46   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_9_9/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X38Y46   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_9_9/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X38Y39   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_0_0/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X38Y39   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_0_0/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X38Y39   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_0_0/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X38Y39   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_0_0/SP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X30Y44   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_13_13/DP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X30Y44   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_13_13/DP.LOW/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X30Y44   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_13_13/SP.HIGH/CLK
Low Pulse Width   Slow    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X30Y44   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_13_13/SP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X38Y46   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_9_9/SP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X38Y46   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_128_255_9_9/SP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X38Y39   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_0_0/DP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X38Y39   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_0_0/DP.LOW/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X38Y39   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_0_0/SP.HIGH/CLK
High Pulse Width  Slow    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X38Y39   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_0_0/SP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X42Y49   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_10_10/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X42Y49   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_10_10/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X42Y49   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_10_10/SP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK  n/a            1.250         11.000      9.750      SLICE_X42Y49   dp_0/mem/ram_0/xpm_memory_dpdistram_inst/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_256_383_10_10/SP.LOW/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  stm_sys_clk
  To Clock:  stm_sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.718ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       11.714ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.718ns  (required time - arrival time)
  Source:                 ctrl_0/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/out_r/out_i_reg[9]/CLR
                            (recovery check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        5.534ns  (logic 0.606ns (10.950%)  route 4.928ns (89.050%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 15.945 - 11.000 ) 
    Source Clock Delay      (SCD):    5.431ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.299     3.781    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.877 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=847, routed)         1.554     5.431    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X28Y53         FDRE                                         r  ctrl_0/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y53         FDRE (Prop_fdre_C_Q)         0.456     5.887 r  ctrl_0/state_reg[2]/Q
                         net (fo=65, routed)          1.081     6.968    ctrl_0/state[2]
    SLICE_X34Y56         LUT4 (Prop_lut4_I2_O)        0.150     7.118 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=446, routed)         3.847    10.965    dp_0/out_r/sys_rst_i
    SLICE_X48Y37         FDCE                                         f  dp_0/out_r/out_i_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    12.411 f  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.995    14.406    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.497 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=847, routed)         1.447    15.945    dp_0/out_r/stm_sys_clk_IBUF_BUFG
    SLICE_X48Y37         FDCE                                         r  dp_0/out_r/out_i_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.380    16.324    
                         clock uncertainty           -0.035    16.289    
    SLICE_X48Y37         FDCE (Recov_fdce_C_CLR)     -0.606    15.683    dp_0/out_r/out_i_reg[9]
  -------------------------------------------------------------------
                         required time                         15.683    
                         arrival time                         -10.965    
  -------------------------------------------------------------------
                         slack                                  4.718    

Slack (MET) :             4.814ns  (required time - arrival time)
  Source:                 ctrl_0/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[4][15]/CLR
                            (recovery check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        5.430ns  (logic 0.606ns (11.161%)  route 4.824ns (88.839%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 15.929 - 11.000 ) 
    Source Clock Delay      (SCD):    5.431ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.299     3.781    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.877 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=847, routed)         1.554     5.431    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X28Y53         FDRE                                         r  ctrl_0/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y53         FDRE (Prop_fdre_C_Q)         0.456     5.887 r  ctrl_0/state_reg[2]/Q
                         net (fo=65, routed)          1.081     6.968    ctrl_0/state[2]
    SLICE_X34Y56         LUT4 (Prop_lut4_I2_O)        0.150     7.118 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=446, routed)         3.742    10.861    dp_0/Register_File_inst/sys_rst_i
    SLICE_X43Y64         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[4][15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    12.411 f  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.995    14.406    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.497 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=847, routed)         1.432    15.929    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X43Y64         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[4][15]/C  (IS_INVERTED)
                         clock pessimism              0.387    16.316    
                         clock uncertainty           -0.035    16.280    
    SLICE_X43Y64         FDCE (Recov_fdce_C_CLR)     -0.606    15.674    dp_0/Register_File_inst/reg_file_reg[4][15]
  -------------------------------------------------------------------
                         required time                         15.674    
                         arrival time                         -10.861    
  -------------------------------------------------------------------
                         slack                                  4.814    

Slack (MET) :             4.902ns  (required time - arrival time)
  Source:                 ctrl_0/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[6][6]/CLR
                            (recovery check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        5.430ns  (logic 0.606ns (11.161%)  route 4.824ns (88.839%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.929ns = ( 15.929 - 11.000 ) 
    Source Clock Delay      (SCD):    5.431ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.299     3.781    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.877 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=847, routed)         1.554     5.431    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X28Y53         FDRE                                         r  ctrl_0/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y53         FDRE (Prop_fdre_C_Q)         0.456     5.887 r  ctrl_0/state_reg[2]/Q
                         net (fo=65, routed)          1.081     6.968    ctrl_0/state[2]
    SLICE_X34Y56         LUT4 (Prop_lut4_I2_O)        0.150     7.118 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=446, routed)         3.742    10.861    dp_0/Register_File_inst/sys_rst_i
    SLICE_X42Y64         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[6][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    12.411 f  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.995    14.406    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.497 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=847, routed)         1.432    15.929    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X42Y64         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[6][6]/C  (IS_INVERTED)
                         clock pessimism              0.387    16.316    
                         clock uncertainty           -0.035    16.280    
    SLICE_X42Y64         FDCE (Recov_fdce_C_CLR)     -0.518    15.762    dp_0/Register_File_inst/reg_file_reg[6][6]
  -------------------------------------------------------------------
                         required time                         15.762    
                         arrival time                         -10.861    
  -------------------------------------------------------------------
                         slack                                  4.902    

Slack (MET) :             4.906ns  (required time - arrival time)
  Source:                 ctrl_0/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/out_r/out_i_reg[12]/CLR
                            (recovery check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        5.346ns  (logic 0.606ns (11.335%)  route 4.740ns (88.665%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 15.938 - 11.000 ) 
    Source Clock Delay      (SCD):    5.431ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.299     3.781    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.877 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=847, routed)         1.554     5.431    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X28Y53         FDRE                                         r  ctrl_0/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y53         FDRE (Prop_fdre_C_Q)         0.456     5.887 r  ctrl_0/state_reg[2]/Q
                         net (fo=65, routed)          1.081     6.968    ctrl_0/state[2]
    SLICE_X34Y56         LUT4 (Prop_lut4_I2_O)        0.150     7.118 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=446, routed)         3.659    10.777    dp_0/out_r/sys_rst_i
    SLICE_X48Y56         FDCE                                         f  dp_0/out_r/out_i_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    12.411 f  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.995    14.406    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.497 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=847, routed)         1.441    15.938    dp_0/out_r/stm_sys_clk_IBUF_BUFG
    SLICE_X48Y56         FDCE                                         r  dp_0/out_r/out_i_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.387    16.325    
                         clock uncertainty           -0.035    16.289    
    SLICE_X48Y56         FDCE (Recov_fdce_C_CLR)     -0.606    15.683    dp_0/out_r/out_i_reg[12]
  -------------------------------------------------------------------
                         required time                         15.683    
                         arrival time                         -10.777    
  -------------------------------------------------------------------
                         slack                                  4.906    

Slack (MET) :             4.906ns  (required time - arrival time)
  Source:                 ctrl_0/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/out_r/out_i_reg[13]/CLR
                            (recovery check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        5.346ns  (logic 0.606ns (11.335%)  route 4.740ns (88.665%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 15.938 - 11.000 ) 
    Source Clock Delay      (SCD):    5.431ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.299     3.781    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.877 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=847, routed)         1.554     5.431    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X28Y53         FDRE                                         r  ctrl_0/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y53         FDRE (Prop_fdre_C_Q)         0.456     5.887 r  ctrl_0/state_reg[2]/Q
                         net (fo=65, routed)          1.081     6.968    ctrl_0/state[2]
    SLICE_X34Y56         LUT4 (Prop_lut4_I2_O)        0.150     7.118 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=446, routed)         3.659    10.777    dp_0/out_r/sys_rst_i
    SLICE_X48Y56         FDCE                                         f  dp_0/out_r/out_i_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    12.411 f  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.995    14.406    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.497 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=847, routed)         1.441    15.938    dp_0/out_r/stm_sys_clk_IBUF_BUFG
    SLICE_X48Y56         FDCE                                         r  dp_0/out_r/out_i_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.387    16.325    
                         clock uncertainty           -0.035    16.289    
    SLICE_X48Y56         FDCE (Recov_fdce_C_CLR)     -0.606    15.683    dp_0/out_r/out_i_reg[13]
  -------------------------------------------------------------------
                         required time                         15.683    
                         arrival time                         -10.777    
  -------------------------------------------------------------------
                         slack                                  4.906    

Slack (MET) :             4.906ns  (required time - arrival time)
  Source:                 ctrl_0/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/out_r/out_i_reg[14]/CLR
                            (recovery check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        5.346ns  (logic 0.606ns (11.335%)  route 4.740ns (88.665%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 15.938 - 11.000 ) 
    Source Clock Delay      (SCD):    5.431ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.299     3.781    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.877 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=847, routed)         1.554     5.431    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X28Y53         FDRE                                         r  ctrl_0/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y53         FDRE (Prop_fdre_C_Q)         0.456     5.887 r  ctrl_0/state_reg[2]/Q
                         net (fo=65, routed)          1.081     6.968    ctrl_0/state[2]
    SLICE_X34Y56         LUT4 (Prop_lut4_I2_O)        0.150     7.118 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=446, routed)         3.659    10.777    dp_0/out_r/sys_rst_i
    SLICE_X48Y56         FDCE                                         f  dp_0/out_r/out_i_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    12.411 f  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.995    14.406    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.497 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=847, routed)         1.441    15.938    dp_0/out_r/stm_sys_clk_IBUF_BUFG
    SLICE_X48Y56         FDCE                                         r  dp_0/out_r/out_i_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.387    16.325    
                         clock uncertainty           -0.035    16.289    
    SLICE_X48Y56         FDCE (Recov_fdce_C_CLR)     -0.606    15.683    dp_0/out_r/out_i_reg[14]
  -------------------------------------------------------------------
                         required time                         15.683    
                         arrival time                         -10.777    
  -------------------------------------------------------------------
                         slack                                  4.906    

Slack (MET) :             4.906ns  (required time - arrival time)
  Source:                 ctrl_0/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/out_r/out_i_reg[15]/CLR
                            (recovery check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        5.346ns  (logic 0.606ns (11.335%)  route 4.740ns (88.665%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.938ns = ( 15.938 - 11.000 ) 
    Source Clock Delay      (SCD):    5.431ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.299     3.781    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.877 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=847, routed)         1.554     5.431    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X28Y53         FDRE                                         r  ctrl_0/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y53         FDRE (Prop_fdre_C_Q)         0.456     5.887 r  ctrl_0/state_reg[2]/Q
                         net (fo=65, routed)          1.081     6.968    ctrl_0/state[2]
    SLICE_X34Y56         LUT4 (Prop_lut4_I2_O)        0.150     7.118 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=446, routed)         3.659    10.777    dp_0/out_r/sys_rst_i
    SLICE_X48Y56         FDCE                                         f  dp_0/out_r/out_i_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    12.411 f  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.995    14.406    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.497 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=847, routed)         1.441    15.938    dp_0/out_r/stm_sys_clk_IBUF_BUFG
    SLICE_X48Y56         FDCE                                         r  dp_0/out_r/out_i_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.387    16.325    
                         clock uncertainty           -0.035    16.289    
    SLICE_X48Y56         FDCE (Recov_fdce_C_CLR)     -0.606    15.683    dp_0/out_r/out_i_reg[15]
  -------------------------------------------------------------------
                         required time                         15.683    
                         arrival time                         -10.777    
  -------------------------------------------------------------------
                         slack                                  4.906    

Slack (MET) :             5.149ns  (required time - arrival time)
  Source:                 ctrl_0/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/out_r/out_i_reg[10]/CLR
                            (recovery check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        5.102ns  (logic 0.606ns (11.877%)  route 4.496ns (88.123%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 15.944 - 11.000 ) 
    Source Clock Delay      (SCD):    5.431ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.299     3.781    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.877 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=847, routed)         1.554     5.431    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X28Y53         FDRE                                         r  ctrl_0/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y53         FDRE (Prop_fdre_C_Q)         0.456     5.887 r  ctrl_0/state_reg[2]/Q
                         net (fo=65, routed)          1.081     6.968    ctrl_0/state[2]
    SLICE_X34Y56         LUT4 (Prop_lut4_I2_O)        0.150     7.118 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=446, routed)         3.415    10.533    dp_0/out_r/sys_rst_i
    SLICE_X47Y40         FDCE                                         f  dp_0/out_r/out_i_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    12.411 f  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.995    14.406    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.497 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=847, routed)         1.446    15.944    dp_0/out_r/stm_sys_clk_IBUF_BUFG
    SLICE_X47Y40         FDCE                                         r  dp_0/out_r/out_i_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.380    16.323    
                         clock uncertainty           -0.035    16.288    
    SLICE_X47Y40         FDCE (Recov_fdce_C_CLR)     -0.606    15.682    dp_0/out_r/out_i_reg[10]
  -------------------------------------------------------------------
                         required time                         15.682    
                         arrival time                         -10.533    
  -------------------------------------------------------------------
                         slack                                  5.149    

Slack (MET) :             5.149ns  (required time - arrival time)
  Source:                 ctrl_0/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/out_r/out_i_reg[11]/CLR
                            (recovery check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        5.102ns  (logic 0.606ns (11.877%)  route 4.496ns (88.123%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns = ( 15.944 - 11.000 ) 
    Source Clock Delay      (SCD):    5.431ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.299     3.781    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.877 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=847, routed)         1.554     5.431    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X28Y53         FDRE                                         r  ctrl_0/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y53         FDRE (Prop_fdre_C_Q)         0.456     5.887 r  ctrl_0/state_reg[2]/Q
                         net (fo=65, routed)          1.081     6.968    ctrl_0/state[2]
    SLICE_X34Y56         LUT4 (Prop_lut4_I2_O)        0.150     7.118 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=446, routed)         3.415    10.533    dp_0/out_r/sys_rst_i
    SLICE_X47Y40         FDCE                                         f  dp_0/out_r/out_i_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    12.411 f  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.995    14.406    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.497 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=847, routed)         1.446    15.944    dp_0/out_r/stm_sys_clk_IBUF_BUFG
    SLICE_X47Y40         FDCE                                         r  dp_0/out_r/out_i_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.380    16.323    
                         clock uncertainty           -0.035    16.288    
    SLICE_X47Y40         FDCE (Recov_fdce_C_CLR)     -0.606    15.682    dp_0/out_r/out_i_reg[11]
  -------------------------------------------------------------------
                         required time                         15.682    
                         arrival time                         -10.533    
  -------------------------------------------------------------------
                         slack                                  5.149    

Slack (MET) :             5.268ns  (required time - arrival time)
  Source:                 ctrl_0/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/out_r/out_i_reg[1]/CLR
                            (recovery check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@0.000ns)
  Data Path Delay:        4.984ns  (logic 0.606ns (12.160%)  route 4.378ns (87.840%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.945ns = ( 15.945 - 11.000 ) 
    Source Clock Delay      (SCD):    5.431ns
    Clock Pessimism Removal (CPR):    0.380ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000     0.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.482     1.482 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           2.299     3.781    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.877 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=847, routed)         1.554     5.431    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X28Y53         FDRE                                         r  ctrl_0/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y53         FDRE (Prop_fdre_C_Q)         0.456     5.887 r  ctrl_0/state_reg[2]/Q
                         net (fo=65, routed)          1.081     6.968    ctrl_0/state[2]
    SLICE_X34Y56         LUT4 (Prop_lut4_I2_O)        0.150     7.118 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=446, routed)         3.296    10.415    dp_0/out_r/sys_rst_i
    SLICE_X28Y43         FDCE                                         f  dp_0/out_r/out_i_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         1.411    12.411 f  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.995    14.406    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    14.497 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=847, routed)         1.447    15.945    dp_0/out_r/stm_sys_clk_IBUF_BUFG
    SLICE_X28Y43         FDCE                                         r  dp_0/out_r/out_i_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.380    16.324    
                         clock uncertainty           -0.035    16.289    
    SLICE_X28Y43         FDCE (Recov_fdce_C_CLR)     -0.606    15.683    dp_0/out_r/out_i_reg[1]
  -------------------------------------------------------------------
                         required time                         15.683    
                         arrival time                         -10.415    
  -------------------------------------------------------------------
                         slack                                  5.268    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.714ns  (arrival time - required time)
  Source:                 ctrl_0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[7][13]/CLR
                            (removal check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@22.000ns)
  Data Path Delay:        0.857ns  (logic 0.184ns (21.472%)  route 0.673ns (78.528%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns = ( 13.421 - 11.000 ) 
    Source Clock Delay      (SCD):    1.824ns = ( 23.824 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250    22.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.986    23.236    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.262 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=847, routed)         0.562    23.824    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X28Y52         FDRE                                         r  ctrl_0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y52         FDRE (Prop_fdre_C_Q)         0.141    23.965 r  ctrl_0/state_reg[0]/Q
                         net (fo=62, routed)          0.359    24.324    ctrl_0/state[0]
    SLICE_X34Y56         LUT4 (Prop_lut4_I3_O)        0.043    24.367 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=446, routed)         0.314    24.680    dp_0/Register_File_inst/sys_rst_i
    SLICE_X43Y63         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[7][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438    11.438 f  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.129    12.567    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.596 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=847, routed)         0.826    13.421    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X43Y63         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[7][13]/C  (IS_INVERTED)
                         clock pessimism             -0.339    13.082    
                         clock uncertainty            0.035    13.118    
    SLICE_X43Y63         FDCE (Remov_fdce_C_CLR)     -0.151    12.967    dp_0/Register_File_inst/reg_file_reg[7][13]
  -------------------------------------------------------------------
                         required time                        -12.967    
                         arrival time                          24.680    
  -------------------------------------------------------------------
                         slack                                 11.714    

Slack (MET) :             11.904ns  (arrival time - required time)
  Source:                 ctrl_0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[6][1]/CLR
                            (removal check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@22.000ns)
  Data Path Delay:        1.046ns  (logic 0.184ns (17.598%)  route 0.862ns (82.402%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.257ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.419ns = ( 13.419 - 11.000 ) 
    Source Clock Delay      (SCD):    1.824ns = ( 23.824 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250    22.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.986    23.236    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.262 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=847, routed)         0.562    23.824    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X28Y52         FDRE                                         r  ctrl_0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y52         FDRE (Prop_fdre_C_Q)         0.141    23.965 r  ctrl_0/state_reg[0]/Q
                         net (fo=62, routed)          0.359    24.324    ctrl_0/state[0]
    SLICE_X34Y56         LUT4 (Prop_lut4_I3_O)        0.043    24.367 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=446, routed)         0.502    24.869    dp_0/Register_File_inst/sys_rst_i
    SLICE_X39Y65         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[6][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438    11.438 f  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.129    12.567    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.596 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=847, routed)         0.823    13.419    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X39Y65         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[6][1]/C  (IS_INVERTED)
                         clock pessimism             -0.339    13.080    
                         clock uncertainty            0.035    13.116    
    SLICE_X39Y65         FDCE (Remov_fdce_C_CLR)     -0.151    12.965    dp_0/Register_File_inst/reg_file_reg[6][1]
  -------------------------------------------------------------------
                         required time                        -12.965    
                         arrival time                          24.869    
  -------------------------------------------------------------------
                         slack                                 11.904    

Slack (MET) :             11.916ns  (arrival time - required time)
  Source:                 ctrl_0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[3][14]/CLR
                            (removal check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@22.000ns)
  Data Path Delay:        1.077ns  (logic 0.184ns (17.086%)  route 0.893ns (82.914%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns = ( 13.417 - 11.000 ) 
    Source Clock Delay      (SCD):    1.824ns = ( 23.824 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250    22.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.986    23.236    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.262 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=847, routed)         0.562    23.824    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X28Y52         FDRE                                         r  ctrl_0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y52         FDRE (Prop_fdre_C_Q)         0.141    23.965 r  ctrl_0/state_reg[0]/Q
                         net (fo=62, routed)          0.359    24.324    ctrl_0/state[0]
    SLICE_X34Y56         LUT4 (Prop_lut4_I3_O)        0.043    24.367 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=446, routed)         0.533    24.900    dp_0/Register_File_inst/sys_rst_i
    SLICE_X38Y67         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[3][14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438    11.438 f  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.129    12.567    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.596 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=847, routed)         0.821    13.417    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X38Y67         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[3][14]/C  (IS_INVERTED)
                         clock pessimism             -0.339    13.078    
                         clock uncertainty            0.035    13.114    
    SLICE_X38Y67         FDCE (Remov_fdce_C_CLR)     -0.129    12.985    dp_0/Register_File_inst/reg_file_reg[3][14]
  -------------------------------------------------------------------
                         required time                        -12.985    
                         arrival time                          24.900    
  -------------------------------------------------------------------
                         slack                                 11.916    

Slack (MET) :             11.916ns  (arrival time - required time)
  Source:                 ctrl_0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[3][1]/CLR
                            (removal check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@22.000ns)
  Data Path Delay:        1.077ns  (logic 0.184ns (17.086%)  route 0.893ns (82.914%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns = ( 13.417 - 11.000 ) 
    Source Clock Delay      (SCD):    1.824ns = ( 23.824 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250    22.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.986    23.236    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.262 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=847, routed)         0.562    23.824    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X28Y52         FDRE                                         r  ctrl_0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y52         FDRE (Prop_fdre_C_Q)         0.141    23.965 r  ctrl_0/state_reg[0]/Q
                         net (fo=62, routed)          0.359    24.324    ctrl_0/state[0]
    SLICE_X34Y56         LUT4 (Prop_lut4_I3_O)        0.043    24.367 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=446, routed)         0.533    24.900    dp_0/Register_File_inst/sys_rst_i
    SLICE_X38Y67         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[3][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438    11.438 f  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.129    12.567    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.596 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=847, routed)         0.821    13.417    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X38Y67         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[3][1]/C  (IS_INVERTED)
                         clock pessimism             -0.339    13.078    
                         clock uncertainty            0.035    13.114    
    SLICE_X38Y67         FDCE (Remov_fdce_C_CLR)     -0.129    12.985    dp_0/Register_File_inst/reg_file_reg[3][1]
  -------------------------------------------------------------------
                         required time                        -12.985    
                         arrival time                          24.900    
  -------------------------------------------------------------------
                         slack                                 11.916    

Slack (MET) :             11.916ns  (arrival time - required time)
  Source:                 ctrl_0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[3][2]/CLR
                            (removal check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@22.000ns)
  Data Path Delay:        1.077ns  (logic 0.184ns (17.086%)  route 0.893ns (82.914%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns = ( 13.417 - 11.000 ) 
    Source Clock Delay      (SCD):    1.824ns = ( 23.824 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250    22.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.986    23.236    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.262 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=847, routed)         0.562    23.824    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X28Y52         FDRE                                         r  ctrl_0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y52         FDRE (Prop_fdre_C_Q)         0.141    23.965 r  ctrl_0/state_reg[0]/Q
                         net (fo=62, routed)          0.359    24.324    ctrl_0/state[0]
    SLICE_X34Y56         LUT4 (Prop_lut4_I3_O)        0.043    24.367 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=446, routed)         0.533    24.900    dp_0/Register_File_inst/sys_rst_i
    SLICE_X38Y67         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[3][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438    11.438 f  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.129    12.567    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.596 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=847, routed)         0.821    13.417    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X38Y67         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[3][2]/C  (IS_INVERTED)
                         clock pessimism             -0.339    13.078    
                         clock uncertainty            0.035    13.114    
    SLICE_X38Y67         FDCE (Remov_fdce_C_CLR)     -0.129    12.985    dp_0/Register_File_inst/reg_file_reg[3][2]
  -------------------------------------------------------------------
                         required time                        -12.985    
                         arrival time                          24.900    
  -------------------------------------------------------------------
                         slack                                 11.916    

Slack (MET) :             11.916ns  (arrival time - required time)
  Source:                 ctrl_0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[3][3]/CLR
                            (removal check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@22.000ns)
  Data Path Delay:        1.077ns  (logic 0.184ns (17.086%)  route 0.893ns (82.914%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns = ( 13.417 - 11.000 ) 
    Source Clock Delay      (SCD):    1.824ns = ( 23.824 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250    22.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.986    23.236    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.262 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=847, routed)         0.562    23.824    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X28Y52         FDRE                                         r  ctrl_0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y52         FDRE (Prop_fdre_C_Q)         0.141    23.965 r  ctrl_0/state_reg[0]/Q
                         net (fo=62, routed)          0.359    24.324    ctrl_0/state[0]
    SLICE_X34Y56         LUT4 (Prop_lut4_I3_O)        0.043    24.367 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=446, routed)         0.533    24.900    dp_0/Register_File_inst/sys_rst_i
    SLICE_X38Y67         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[3][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438    11.438 f  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.129    12.567    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.596 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=847, routed)         0.821    13.417    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X38Y67         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[3][3]/C  (IS_INVERTED)
                         clock pessimism             -0.339    13.078    
                         clock uncertainty            0.035    13.114    
    SLICE_X38Y67         FDCE (Remov_fdce_C_CLR)     -0.129    12.985    dp_0/Register_File_inst/reg_file_reg[3][3]
  -------------------------------------------------------------------
                         required time                        -12.985    
                         arrival time                          24.900    
  -------------------------------------------------------------------
                         slack                                 11.916    

Slack (MET) :             11.938ns  (arrival time - required time)
  Source:                 ctrl_0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[5][0]/CLR
                            (removal check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@22.000ns)
  Data Path Delay:        1.077ns  (logic 0.184ns (17.086%)  route 0.893ns (82.914%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns = ( 13.417 - 11.000 ) 
    Source Clock Delay      (SCD):    1.824ns = ( 23.824 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250    22.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.986    23.236    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.262 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=847, routed)         0.562    23.824    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X28Y52         FDRE                                         r  ctrl_0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y52         FDRE (Prop_fdre_C_Q)         0.141    23.965 r  ctrl_0/state_reg[0]/Q
                         net (fo=62, routed)          0.359    24.324    ctrl_0/state[0]
    SLICE_X34Y56         LUT4 (Prop_lut4_I3_O)        0.043    24.367 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=446, routed)         0.533    24.900    dp_0/Register_File_inst/sys_rst_i
    SLICE_X39Y67         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[5][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438    11.438 f  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.129    12.567    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.596 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=847, routed)         0.821    13.417    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X39Y67         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[5][0]/C  (IS_INVERTED)
                         clock pessimism             -0.339    13.078    
                         clock uncertainty            0.035    13.114    
    SLICE_X39Y67         FDCE (Remov_fdce_C_CLR)     -0.151    12.963    dp_0/Register_File_inst/reg_file_reg[5][0]
  -------------------------------------------------------------------
                         required time                        -12.963    
                         arrival time                          24.900    
  -------------------------------------------------------------------
                         slack                                 11.938    

Slack (MET) :             11.938ns  (arrival time - required time)
  Source:                 ctrl_0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[5][13]/CLR
                            (removal check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@22.000ns)
  Data Path Delay:        1.077ns  (logic 0.184ns (17.086%)  route 0.893ns (82.914%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.255ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns = ( 13.417 - 11.000 ) 
    Source Clock Delay      (SCD):    1.824ns = ( 23.824 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250    22.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.986    23.236    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.262 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=847, routed)         0.562    23.824    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X28Y52         FDRE                                         r  ctrl_0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y52         FDRE (Prop_fdre_C_Q)         0.141    23.965 r  ctrl_0/state_reg[0]/Q
                         net (fo=62, routed)          0.359    24.324    ctrl_0/state[0]
    SLICE_X34Y56         LUT4 (Prop_lut4_I3_O)        0.043    24.367 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=446, routed)         0.533    24.900    dp_0/Register_File_inst/sys_rst_i
    SLICE_X39Y67         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[5][13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438    11.438 f  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.129    12.567    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.596 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=847, routed)         0.821    13.417    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X39Y67         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[5][13]/C  (IS_INVERTED)
                         clock pessimism             -0.339    13.078    
                         clock uncertainty            0.035    13.114    
    SLICE_X39Y67         FDCE (Remov_fdce_C_CLR)     -0.151    12.963    dp_0/Register_File_inst/reg_file_reg[5][13]
  -------------------------------------------------------------------
                         required time                        -12.963    
                         arrival time                          24.900    
  -------------------------------------------------------------------
                         slack                                 11.938    

Slack (MET) :             11.951ns  (arrival time - required time)
  Source:                 ctrl_0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[6][0]/CLR
                            (removal check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@22.000ns)
  Data Path Delay:        1.094ns  (logic 0.184ns (16.817%)  route 0.910ns (83.183%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.421ns = ( 13.421 - 11.000 ) 
    Source Clock Delay      (SCD):    1.824ns = ( 23.824 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250    22.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.986    23.236    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.262 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=847, routed)         0.562    23.824    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X28Y52         FDRE                                         r  ctrl_0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y52         FDRE (Prop_fdre_C_Q)         0.141    23.965 r  ctrl_0/state_reg[0]/Q
                         net (fo=62, routed)          0.359    24.324    ctrl_0/state[0]
    SLICE_X34Y56         LUT4 (Prop_lut4_I3_O)        0.043    24.367 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=446, routed)         0.551    24.918    dp_0/Register_File_inst/sys_rst_i
    SLICE_X41Y64         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[6][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438    11.438 f  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.129    12.567    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.596 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=847, routed)         0.826    13.421    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X41Y64         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[6][0]/C  (IS_INVERTED)
                         clock pessimism             -0.339    13.082    
                         clock uncertainty            0.035    13.118    
    SLICE_X41Y64         FDCE (Remov_fdce_C_CLR)     -0.151    12.967    dp_0/Register_File_inst/reg_file_reg[6][0]
  -------------------------------------------------------------------
                         required time                        -12.967    
                         arrival time                          24.918    
  -------------------------------------------------------------------
                         slack                                 11.951    

Slack (MET) :             11.954ns  (arrival time - required time)
  Source:                 ctrl_0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Destination:            dp_0/Register_File_inst/reg_file_reg[6][12]/CLR
                            (removal check against rising-edge clock stm_sys_clk  {rise@0.000ns fall@11.000ns period=22.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -11.000ns  (stm_sys_clk fall@11.000ns - stm_sys_clk rise@22.000ns)
  Data Path Delay:        1.118ns  (logic 0.184ns (16.462%)  route 0.934ns (83.538%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.420ns = ( 13.420 - 11.000 ) 
    Source Clock Delay      (SCD):    1.824ns = ( 23.824 - 22.000 ) 
    Clock Pessimism Removal (CPR):    0.339ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock stm_sys_clk rise edge)
                                                     22.000    22.000 r  
    K17                                               0.000    22.000 r  stm_sys_clk (IN)
                         net (fo=0)                   0.000    22.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.250    22.250 r  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.986    23.236    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    23.262 r  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=847, routed)         0.562    23.824    ctrl_0/stm_sys_clk_IBUF_BUFG
    SLICE_X28Y52         FDRE                                         r  ctrl_0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y52         FDRE (Prop_fdre_C_Q)         0.141    23.965 r  ctrl_0/state_reg[0]/Q
                         net (fo=62, routed)          0.359    24.324    ctrl_0/state[0]
    SLICE_X34Y56         LUT4 (Prop_lut4_I3_O)        0.043    24.367 f  ctrl_0/xpm_memory_dpdistram_inst_i_1/O
                         net (fo=446, routed)         0.574    24.941    dp_0/Register_File_inst/sys_rst_i
    SLICE_X42Y65         FDCE                                         f  dp_0/Register_File_inst/reg_file_reg[6][12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock stm_sys_clk fall edge)
                                                     11.000    11.000 f  
    K17                                               0.000    11.000 f  stm_sys_clk (IN)
                         net (fo=0)                   0.000    11.000    stm_sys_clk
    K17                  IBUF (Prop_ibuf_I_O)         0.438    11.438 f  stm_sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.129    12.567    stm_sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    12.596 f  stm_sys_clk_IBUF_BUFG_inst/O
                         net (fo=847, routed)         0.825    13.420    dp_0/Register_File_inst/stm_sys_clk_IBUF_BUFG
    SLICE_X42Y65         FDCE                                         r  dp_0/Register_File_inst/reg_file_reg[6][12]/C  (IS_INVERTED)
                         clock pessimism             -0.339    13.081    
                         clock uncertainty            0.035    13.117    
    SLICE_X42Y65         FDCE (Remov_fdce_C_CLR)     -0.129    12.988    dp_0/Register_File_inst/reg_file_reg[6][12]
  -------------------------------------------------------------------
                         required time                        -12.988    
                         arrival time                          24.941    
  -------------------------------------------------------------------
                         slack                                 11.954    





