ncverilog(64): 15.20-s084: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s084: Started on Jan 19, 2022 at 14:42:00 CST
ncverilog
	/home/goodfrank1688/icc_template/sim/test.v
	/home/goodfrank1688/icc_template/src/avg.v
	/home/goodfrank1688/icc_template/src/def.v
	+incdir+/home/goodfrank1688/icc_template/src
	+nc64bit
	+access+r
	+define+FSDB_FILE="avg.fsdb"
Recompiling... reason: file '../src/avg.v' is newer than expected.
	expected: Tue Jan 18 21:58:03 2022
	actual:   Tue Jan 18 22:44:50 2022
file: /home/goodfrank1688/icc_template/src/avg.v
	module worklib.avg:v
		errors: 0, warnings: 0
file: /home/goodfrank1688/icc_template/src/def.v
ncvlog: *W,SPDUSD: Include directory /home/goodfrank1688/icc_template/src given but not used.
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 1
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                  2       2
		Registers:               10      10
		Scalar wires:             3       -
		Vectored wires:           2       -
		Always blocks:            2       2
		Initial blocks:           5       5
		Pseudo assignments:       1       1
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.test:v
Loading snapshot worklib.test:v .................... Done
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
FSDB Dumper for IUS, Release Verdi_O-2018.09, Linux x86_64/64bit, 08/30/2018
(C) 1996 - 2018 by Synopsys, Inc.
*Verdi* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi* : Create FSDB file 'avg.fsdb'
*Verdi* : Begin traversing the scope (test), layer (0).
*Verdi* : Enable +struct and +mda dumping.
*Verdi* : End of traversing.
Simulation complete via $finish(1) at time 40242 NS + 0
../sim/test.v:67    $finish;
ncsim> exit
TOOL:	ncverilog	15.20-s084: Exiting on Jan 19, 2022 at 14:42:00 CST  (total: 00:00:00)
