vendor_name = ModelSim
source_file = 1, C:/Users/maria/OneDrive/Documentos/MMS/Maria/Github/Projeto_LSD/Comp2Bits/Comp2Bits.vhd
source_file = 1, C:/Users/maria/OneDrive/Documentos/MMS/Maria/Github/Projeto_LSD/Comp2Bits/db/Comp2Bits.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = Comp2Bits
instance = comp, \b[1]~I\, b[1], Comp2Bits, 1
instance = comp, \a[1]~I\, a[1], Comp2Bits, 1
instance = comp, \b[0]~I\, b[0], Comp2Bits, 1
instance = comp, \a[0]~I\, a[0], Comp2Bits, 1
instance = comp, \LessThan0~0\, LessThan0~0, Comp2Bits, 1
instance = comp, \LessThan1~0\, LessThan1~0, Comp2Bits, 1
instance = comp, \Equal0~0\, Equal0~0, Comp2Bits, 1
instance = comp, \maior~I\, maior, Comp2Bits, 1
instance = comp, \menor~I\, menor, Comp2Bits, 1
instance = comp, \igual~I\, igual, Comp2Bits, 1
