{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/ethlink.vhd " "Source file: /home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/ethlink.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1592400022069 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1592400022069 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/ethlink.vhd " "Source file: /home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/ethlink.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1592400022575 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1592400022575 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/ethlink.vhd " "Source file: /home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/ethlink.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1592400023080 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1592400023080 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1592400023736 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Standard Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1592400023737 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 17 15:20:23 2020 " "Processing started: Wed Jun 17 15:20:23 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1592400023737 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400023737 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TestBench_LS -c TestBench_LS " "Command: quartus_map --read_settings_files=on --write_settings_files=off TestBench_LS -c TestBench_LS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400023737 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1592400029553 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ethFifo.v(24) " "Verilog HDL information at ethFifo.v(24): always construct contains both blocking and non-blocking assignments" {  } { { "IP/ethFIFO/ethFifo.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/IP/ethFIFO/ethFifo.v" 24 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1592400038568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IP/ethFIFO/ethFifo.v 1 1 " "Found 1 design units, including 1 entities, in source file IP/ethFIFO/ethFifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 ethFifo " "Found entity 1: ethFifo" {  } { { "IP/ethFIFO/ethFifo.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/IP/ethFIFO/ethFifo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400038570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethlink/bufferfifo.vhd 3 1 " "Found 3 design units, including 1 entities, in source file ethlink/bufferfifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_bufferfifo " "Found design unit 1: component_bufferfifo" {  } { { "ethlink/bufferfifo.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/bufferfifo.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038876 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 bufferfifo-rtl " "Found design unit 2: bufferfifo-rtl" {  } { { "ethlink/bufferfifo.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/bufferfifo.vhd" 139 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038876 ""} { "Info" "ISGN_ENTITY_NAME" "1 bufferfifo " "Found entity 1: bufferfifo" {  } { { "ethlink/bufferfifo.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/bufferfifo.vhd" 123 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400038876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controller-rtl " "Found design unit 1: Controller-rtl" {  } { { "Controller.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/Controller.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038877 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/Controller.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400038877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethlink/ethlink.vhd 3 1 " "Found 3 design units, including 1 entities, in source file ethlink/ethlink.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_ethlink " "Found design unit 1: component_ethlink" {  } { { "ethlink/ethlink.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/ethlink.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038879 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ethlink-rtl " "Found design unit 2: ethlink-rtl" {  } { { "ethlink/ethlink.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/ethlink.vhd" 134 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038879 ""} { "Info" "ISGN_ENTITY_NAME" "1 ethlink " "Found entity 1: ethlink" {  } { { "ethlink/ethlink.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/ethlink.vhd" 127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400038879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethlink/altiobuf1.vhd 4 2 " "Found 4 design units, including 2 entities, in source file ethlink/altiobuf1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altiobuf1_iobuf_bidir_hto-RTL " "Found design unit 1: altiobuf1_iobuf_bidir_hto-RTL" {  } { { "ethlink/altiobuf1.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/altiobuf1.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038907 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 altiobuf1-RTL " "Found design unit 2: altiobuf1-RTL" {  } { { "ethlink/altiobuf1.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/altiobuf1.vhd" 135 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038907 ""} { "Info" "ISGN_ENTITY_NAME" "1 altiobuf1_iobuf_bidir_hto " "Found entity 1: altiobuf1_iobuf_bidir_hto" {  } { { "ethlink/altiobuf1.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/altiobuf1.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038907 ""} { "Info" "ISGN_ENTITY_NAME" "2 altiobuf1 " "Found entity 2: altiobuf1" {  } { { "ethlink/altiobuf1.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/altiobuf1.vhd" 124 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400038907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethlink/mac/rxtagbuf1.vhd 3 1 " "Found 3 design units, including 1 entities, in source file ethlink/mac/rxtagbuf1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_rxtagbuf1 " "Found design unit 1: component_rxtagbuf1" {  } { { "ethlink/mac/rxtagbuf1.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/rxtagbuf1.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038907 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 rxtagbuf1-rtl " "Found design unit 2: rxtagbuf1-rtl" {  } { { "ethlink/mac/rxtagbuf1.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/rxtagbuf1.vhd" 143 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038907 ""} { "Info" "ISGN_ENTITY_NAME" "1 rxtagbuf1 " "Found entity 1: rxtagbuf1" {  } { { "ethlink/mac/rxtagbuf1.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/rxtagbuf1.vhd" 127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400038907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethlink/mac/pkg_crc32_d8.vhd 2 0 " "Found 2 design units, including 0 entities, in source file ethlink/mac/pkg_crc32_d8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pkg_crc32_d8 " "Found design unit 1: pkg_crc32_d8" {  } { { "ethlink/mac/pkg_crc32_d8.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/pkg_crc32_d8.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038908 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 pkg_crc32_d8-body " "Found design unit 2: pkg_crc32_d8-body" {  } { { "ethlink/mac/pkg_crc32_d8.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/pkg_crc32_d8.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400038908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethlink/mac/altrxtagbuf1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ethlink/mac/altrxtagbuf1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altrxtagbuf1-SYN " "Found design unit 1: altrxtagbuf1-SYN" {  } { { "ethlink/mac/altrxtagbuf1.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/altrxtagbuf1.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038909 ""} { "Info" "ISGN_ENTITY_NAME" "1 altrxtagbuf1 " "Found entity 1: altrxtagbuf1" {  } { { "ethlink/mac/altrxtagbuf1.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/altrxtagbuf1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400038909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethlink/mac/altrxdatabuf1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ethlink/mac/altrxdatabuf1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altrxdatabuf1-SYN " "Found design unit 1: altrxdatabuf1-SYN" {  } { { "ethlink/mac/altrxdatabuf1.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/altrxdatabuf1.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038909 ""} { "Info" "ISGN_ENTITY_NAME" "1 altrxdatabuf1 " "Found entity 1: altrxdatabuf1" {  } { { "ethlink/mac/altrxdatabuf1.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/altrxdatabuf1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400038909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethlink/mac/altdcfiforx2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ethlink/mac/altdcfiforx2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altdcfiforx2-SYN " "Found design unit 1: altdcfiforx2-SYN" {  } { { "ethlink/mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/altdcfiforx2.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038910 ""} { "Info" "ISGN_ENTITY_NAME" "1 altdcfiforx2 " "Found entity 1: altdcfiforx2" {  } { { "ethlink/mac/altdcfiforx2.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/altdcfiforx2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400038910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethlink/mac/altdcfiforx1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ethlink/mac/altdcfiforx1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altdcfiforx1-SYN " "Found design unit 1: altdcfiforx1-SYN" {  } { { "ethlink/mac/altdcfiforx1.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/altdcfiforx1.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038910 ""} { "Info" "ISGN_ENTITY_NAME" "1 altdcfiforx1 " "Found entity 1: altdcfiforx1" {  } { { "ethlink/mac/altdcfiforx1.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/altdcfiforx1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400038910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethlink/mac/altdcfifo2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ethlink/mac/altdcfifo2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altdcfifo2-SYN " "Found design unit 1: altdcfifo2-SYN" {  } { { "ethlink/mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/altdcfifo2.vhd" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038911 ""} { "Info" "ISGN_ENTITY_NAME" "1 altdcfifo2 " "Found entity 1: altdcfifo2" {  } { { "ethlink/mac/altdcfifo2.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/altdcfifo2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400038911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethlink/mac/globals.vhd 1 0 " "Found 1 design units, including 0 entities, in source file ethlink/mac/globals.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 globals " "Found design unit 1: globals" {  } { { "ethlink/mac/globals.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/globals.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400038911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethlink/mac/rgmii/rgmii1.vhd 3 1 " "Found 3 design units, including 1 entities, in source file ethlink/mac/rgmii/rgmii1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_rgmii1 " "Found design unit 1: component_rgmii1" {  } { { "ethlink/mac/rgmii/rgmii1.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/rgmii/rgmii1.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038912 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 rgmii1-rtl " "Found design unit 2: rgmii1-rtl" {  } { { "ethlink/mac/rgmii/rgmii1.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/rgmii/rgmii1.vhd" 158 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038912 ""} { "Info" "ISGN_ENTITY_NAME" "1 rgmii1 " "Found entity 1: rgmii1" {  } { { "ethlink/mac/rgmii/rgmii1.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/rgmii/rgmii1.vhd" 140 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400038912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethlink/mac/rgmii/ddout1.vhd 3 1 " "Found 3 design units, including 1 entities, in source file ethlink/mac/rgmii/ddout1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_ddout1 " "Found design unit 1: component_ddout1" {  } { { "ethlink/mac/rgmii/ddout1.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/rgmii/ddout1.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038913 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ddout1-rtl " "Found design unit 2: ddout1-rtl" {  } { { "ethlink/mac/rgmii/ddout1.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/rgmii/ddout1.vhd" 125 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038913 ""} { "Info" "ISGN_ENTITY_NAME" "1 ddout1 " "Found entity 1: ddout1" {  } { { "ethlink/mac/rgmii/ddout1.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/rgmii/ddout1.vhd" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400038913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethlink/mac/rgmii/ddin1.vhd 3 1 " "Found 3 design units, including 1 entities, in source file ethlink/mac/rgmii/ddin1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_ddin1 " "Found design unit 1: component_ddin1" {  } { { "ethlink/mac/rgmii/ddin1.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/rgmii/ddin1.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038913 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ddin1-rtl " "Found design unit 2: ddin1-rtl" {  } { { "ethlink/mac/rgmii/ddin1.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/rgmii/ddin1.vhd" 125 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038913 ""} { "Info" "ISGN_ENTITY_NAME" "1 ddin1 " "Found entity 1: ddin1" {  } { { "ethlink/mac/rgmii/ddin1.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/rgmii/ddin1.vhd" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400038913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethlink/mac/rgmii/altddout1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ethlink/mac/rgmii/altddout1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altddout1-SYN " "Found design unit 1: altddout1-SYN" {  } { { "ethlink/mac/rgmii/altddout1.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/rgmii/altddout1.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038914 ""} { "Info" "ISGN_ENTITY_NAME" "1 altddout1 " "Found entity 1: altddout1" {  } { { "ethlink/mac/rgmii/altddout1.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/rgmii/altddout1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400038914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethlink/mac/rgmii/altddin1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ethlink/mac/rgmii/altddin1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altddin1-SYN " "Found design unit 1: altddin1-SYN" {  } { { "ethlink/mac/rgmii/altddin1.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/rgmii/altddin1.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038914 ""} { "Info" "ISGN_ENTITY_NAME" "1 altddin1 " "Found entity 1: altddin1" {  } { { "ethlink/mac/rgmii/altddin1.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/rgmii/altddin1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400038914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethlink/mac/txport1.vhd 3 1 " "Found 3 design units, including 1 entities, in source file ethlink/mac/txport1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_txport1 " "Found design unit 1: component_txport1" {  } { { "ethlink/mac/txport1.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/txport1.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038916 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 txport1-rtl " "Found design unit 2: txport1-rtl" {  } { { "ethlink/mac/txport1.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/txport1.vhd" 362 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038916 ""} { "Info" "ISGN_ENTITY_NAME" "1 txport1 " "Found entity 1: txport1" {  } { { "ethlink/mac/txport1.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/txport1.vhd" 344 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400038916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethlink/mac/txrxint.vhd 3 1 " "Found 3 design units, including 1 entities, in source file ethlink/mac/txrxint.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_txrxint " "Found design unit 1: component_txrxint" {  } { { "ethlink/mac/txrxint.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/txrxint.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038918 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 txrxint-rtl " "Found design unit 2: txrxint-rtl" {  } { { "ethlink/mac/txrxint.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/txrxint.vhd" 315 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038918 ""} { "Info" "ISGN_ENTITY_NAME" "1 txrxint " "Found entity 1: txrxint" {  } { { "ethlink/mac/txrxint.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/txrxint.vhd" 297 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400038918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethlink/mac/userlib.vhd 2 0 " "Found 2 design units, including 0 entities, in source file ethlink/mac/userlib.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 userlib " "Found design unit 1: userlib" {  } { { "ethlink/mac/userlib.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/userlib.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038918 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 userlib-body " "Found design unit 2: userlib-body" {  } { { "ethlink/mac/userlib.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/userlib.vhd" 85 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400038918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethlink/mac/txframe1.vhd 3 1 " "Found 3 design units, including 1 entities, in source file ethlink/mac/txframe1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_txframe1 " "Found design unit 1: component_txframe1" {  } { { "ethlink/mac/txframe1.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/txframe1.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038921 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 txframe1-rtl " "Found design unit 2: txframe1-rtl" {  } { { "ethlink/mac/txframe1.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/txframe1.vhd" 277 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038921 ""} { "Info" "ISGN_ENTITY_NAME" "1 txframe1 " "Found entity 1: txframe1" {  } { { "ethlink/mac/txframe1.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/txframe1.vhd" 259 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400038921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethlink/mac/rxframe1.vhd 3 1 " "Found 3 design units, including 1 entities, in source file ethlink/mac/rxframe1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_rxframe1 " "Found design unit 1: component_rxframe1" {  } { { "ethlink/mac/rxframe1.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/rxframe1.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038925 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 rxframe1-rtl " "Found design unit 2: rxframe1-rtl" {  } { { "ethlink/mac/rxframe1.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/rxframe1.vhd" 271 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038925 ""} { "Info" "ISGN_ENTITY_NAME" "1 rxframe1 " "Found entity 1: rxframe1" {  } { { "ethlink/mac/rxframe1.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/rxframe1.vhd" 253 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400038925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethlink/mac/rxdatabuf1.vhd 3 1 " "Found 3 design units, including 1 entities, in source file ethlink/mac/rxdatabuf1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_rxdatabuf1 " "Found design unit 1: component_rxdatabuf1" {  } { { "ethlink/mac/rxdatabuf1.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/rxdatabuf1.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038925 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 rxdatabuf1-rtl " "Found design unit 2: rxdatabuf1-rtl" {  } { { "ethlink/mac/rxdatabuf1.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/rxdatabuf1.vhd" 143 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038925 ""} { "Info" "ISGN_ENTITY_NAME" "1 rxdatabuf1 " "Found entity 1: rxdatabuf1" {  } { { "ethlink/mac/rxdatabuf1.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/rxdatabuf1.vhd" 127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400038925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethlink/mac/regsync1.vhd 3 1 " "Found 3 design units, including 1 entities, in source file ethlink/mac/regsync1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_regsync1 " "Found design unit 1: component_regsync1" {  } { { "ethlink/mac/regsync1.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/regsync1.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038926 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 regsync1-rtl " "Found design unit 2: regsync1-rtl" {  } { { "ethlink/mac/regsync1.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/regsync1.vhd" 154 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038926 ""} { "Info" "ISGN_ENTITY_NAME" "1 regsync1 " "Found entity 1: regsync1" {  } { { "ethlink/mac/regsync1.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/regsync1.vhd" 136 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400038926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethlink/mac/dcfiforx2.vhd 3 1 " "Found 3 design units, including 1 entities, in source file ethlink/mac/dcfiforx2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_dcfiforx2 " "Found design unit 1: component_dcfiforx2" {  } { { "ethlink/mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/dcfiforx2.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038926 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dcfiforx2-rtl " "Found design unit 2: dcfiforx2-rtl" {  } { { "ethlink/mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/dcfiforx2.vhd" 143 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038926 ""} { "Info" "ISGN_ENTITY_NAME" "1 dcfiforx2 " "Found entity 1: dcfiforx2" {  } { { "ethlink/mac/dcfiforx2.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/dcfiforx2.vhd" 127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400038926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethlink/mac/dcfiforx1.vhd 3 1 " "Found 3 design units, including 1 entities, in source file ethlink/mac/dcfiforx1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_dcfiforx1 " "Found design unit 1: component_dcfiforx1" {  } { { "ethlink/mac/dcfiforx1.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/dcfiforx1.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038927 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dcfiforx1-rtl " "Found design unit 2: dcfiforx1-rtl" {  } { { "ethlink/mac/dcfiforx1.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/dcfiforx1.vhd" 143 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038927 ""} { "Info" "ISGN_ENTITY_NAME" "1 dcfiforx1 " "Found entity 1: dcfiforx1" {  } { { "ethlink/mac/dcfiforx1.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/dcfiforx1.vhd" 127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400038927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethlink/mac/dcfifo8bit.vhd 3 1 " "Found 3 design units, including 1 entities, in source file ethlink/mac/dcfifo8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_dcfifo8bit " "Found design unit 1: component_dcfifo8bit" {  } { { "ethlink/mac/dcfifo8bit.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/dcfifo8bit.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038927 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dcfifo8bit-rtl " "Found design unit 2: dcfifo8bit-rtl" {  } { { "ethlink/mac/dcfifo8bit.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/dcfifo8bit.vhd" 144 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038927 ""} { "Info" "ISGN_ENTITY_NAME" "1 dcfifo8bit " "Found entity 1: dcfifo8bit" {  } { { "ethlink/mac/dcfifo8bit.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/dcfifo8bit.vhd" 128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400038927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethlink/mac/dcfifo2.vhd 3 1 " "Found 3 design units, including 1 entities, in source file ethlink/mac/dcfifo2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_dcfifo2 " "Found design unit 1: component_dcfifo2" {  } { { "ethlink/mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/dcfifo2.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038928 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dcfifo2-rtl " "Found design unit 2: dcfifo2-rtl" {  } { { "ethlink/mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/dcfifo2.vhd" 143 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038928 ""} { "Info" "ISGN_ENTITY_NAME" "1 dcfifo2 " "Found entity 1: dcfifo2" {  } { { "ethlink/mac/dcfifo2.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/dcfifo2.vhd" 127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400038928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethlink/mac/crc32.vhd 3 1 " "Found 3 design units, including 1 entities, in source file ethlink/mac/crc32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_crc32 " "Found design unit 1: component_crc32" {  } { { "ethlink/mac/crc32.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/crc32.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038929 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 crc32-rtl " "Found design unit 2: crc32-rtl" {  } { { "ethlink/mac/crc32.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/crc32.vhd" 140 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038929 ""} { "Info" "ISGN_ENTITY_NAME" "1 crc32 " "Found entity 1: crc32" {  } { { "ethlink/mac/crc32.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/crc32.vhd" 122 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400038929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethlink/mac/maclut.vhd 3 1 " "Found 3 design units, including 1 entities, in source file ethlink/mac/maclut.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_maclut " "Found design unit 1: component_maclut" {  } { { "ethlink/mac/maclut.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/maclut.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038929 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 maclut-rtl " "Found design unit 2: maclut-rtl" {  } { { "ethlink/mac/maclut.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/maclut.vhd" 190 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038929 ""} { "Info" "ISGN_ENTITY_NAME" "1 maclut " "Found entity 1: maclut" {  } { { "ethlink/mac/maclut.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/maclut.vhd" 172 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400038929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethlink/mac/mac_sgmii.vhd 3 1 " "Found 3 design units, including 1 entities, in source file ethlink/mac/mac_sgmii.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_mac_sgmii " "Found design unit 1: component_mac_sgmii" {  } { { "ethlink/mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/mac_sgmii.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038931 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mac_sgmii-rtl " "Found design unit 2: mac_sgmii-rtl" {  } { { "ethlink/mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/mac_sgmii.vhd" 237 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038931 ""} { "Info" "ISGN_ENTITY_NAME" "1 mac_sgmii " "Found entity 1: mac_sgmii" {  } { { "ethlink/mac/mac_sgmii.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/mac_sgmii.vhd" 219 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400038931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethlink/mac/mac_rgmii.vhd 3 1 " "Found 3 design units, including 1 entities, in source file ethlink/mac/mac_rgmii.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_mac_rgmii " "Found design unit 1: component_mac_rgmii" {  } { { "ethlink/mac/mac_rgmii.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/mac_rgmii.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038932 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mac_rgmii-rtl " "Found design unit 2: mac_rgmii-rtl" {  } { { "ethlink/mac/mac_rgmii.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/mac_rgmii.vhd" 244 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038932 ""} { "Info" "ISGN_ENTITY_NAME" "1 mac_rgmii " "Found entity 1: mac_rgmii" {  } { { "ethlink/mac/mac_rgmii.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/mac_rgmii.vhd" 226 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400038932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethlink/mac/mac_gmii.vhd 3 1 " "Found 3 design units, including 1 entities, in source file ethlink/mac/mac_gmii.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_mac_gmii " "Found design unit 1: component_mac_gmii" {  } { { "ethlink/mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/mac_gmii.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038933 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mac_gmii-rtl " "Found design unit 2: mac_gmii-rtl" {  } { { "ethlink/mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/mac_gmii.vhd" 245 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038933 ""} { "Info" "ISGN_ENTITY_NAME" "1 mac_gmii " "Found entity 1: mac_gmii" {  } { { "ethlink/mac/mac_gmii.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/mac_gmii.vhd" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400038933 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "streamFIFO.v(41) " "Verilog HDL information at streamFIFO.v(41): always construct contains both blocking and non-blocking assignments" {  } { { "IP/StreamFifo/streamFIFO.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/IP/StreamFifo/streamFIFO.v" 41 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1592400038934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IP/StreamFifo/streamFIFO.v 1 1 " "Found 1 design units, including 1 entities, in source file IP/StreamFifo/streamFIFO.v" { { "Info" "ISGN_ENTITY_NAME" "1 streamFIFO " "Found entity 1: streamFIFO" {  } { { "IP/StreamFifo/streamFIFO.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/IP/StreamFifo/streamFIFO.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400038934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/testbench_ls.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/testbench_ls.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ls " "Found entity 1: testbench_ls" {  } { { "testbench_ls/synthesis/testbench_ls.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/testbench_ls.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400038937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "testbench_ls/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400038938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "testbench_ls/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400038938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/testbench_ls_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/testbench_ls_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ls_irq_mapper " "Found entity 1: testbench_ls_irq_mapper" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_irq_mapper.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400038939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ls_mm_interconnect_0 " "Found entity 1: testbench_ls_mm_interconnect_0" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400038952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_003.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_003.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ls_mm_interconnect_0_avalon_st_adapter_003 " "Found entity 1: testbench_ls_mm_interconnect_0_avalon_st_adapter_003" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_003.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_003.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400038953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ls_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0 " "Found entity 1: testbench_ls_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_003_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400038954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_002.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_002.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ls_mm_interconnect_0_avalon_st_adapter_002 " "Found entity 1: testbench_ls_mm_interconnect_0_avalon_st_adapter_002" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_002.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_002.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400038954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ls_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0 " "Found entity 1: testbench_ls_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400038955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ls_mm_interconnect_0_avalon_st_adapter " "Found entity 1: testbench_ls_mm_interconnect_0_avalon_st_adapter" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400038955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ls_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: testbench_ls_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400038956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "testbench_ls/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400038957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "testbench_ls/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400038957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "testbench_ls/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400038958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "testbench_ls/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400038958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "testbench_ls/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400038961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "testbench_ls/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400038961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "testbench_ls/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400038962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_rsp_mux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_rsp_mux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ls_mm_interconnect_0_rsp_mux_004 " "Found entity 1: testbench_ls_mm_interconnect_0_rsp_mux_004" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_rsp_mux_004.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_rsp_mux_004.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400038963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file testbench_ls/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "testbench_ls/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038964 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "testbench_ls/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400038964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ls_mm_interconnect_0_rsp_mux_001 " "Found entity 1: testbench_ls_mm_interconnect_0_rsp_mux_001" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400038965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ls_mm_interconnect_0_rsp_mux " "Found entity 1: testbench_ls_mm_interconnect_0_rsp_mux" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400038966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_rsp_demux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_rsp_demux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ls_mm_interconnect_0_rsp_demux_005 " "Found entity 1: testbench_ls_mm_interconnect_0_rsp_demux_005" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_rsp_demux_005.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_rsp_demux_005.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400038966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ls_mm_interconnect_0_rsp_demux_003 " "Found entity 1: testbench_ls_mm_interconnect_0_rsp_demux_003" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_rsp_demux_003.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400038967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ls_mm_interconnect_0_rsp_demux_002 " "Found entity 1: testbench_ls_mm_interconnect_0_rsp_demux_002" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_rsp_demux_002.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400038967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ls_mm_interconnect_0_rsp_demux " "Found entity 1: testbench_ls_mm_interconnect_0_rsp_demux" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400038968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_cmd_mux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_cmd_mux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ls_mm_interconnect_0_cmd_mux_005 " "Found entity 1: testbench_ls_mm_interconnect_0_cmd_mux_005" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_cmd_mux_005.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_cmd_mux_005.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400038969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ls_mm_interconnect_0_cmd_mux_003 " "Found entity 1: testbench_ls_mm_interconnect_0_cmd_mux_003" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_cmd_mux_003.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400038969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ls_mm_interconnect_0_cmd_mux_002 " "Found entity 1: testbench_ls_mm_interconnect_0_cmd_mux_002" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_cmd_mux_002.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400038970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ls_mm_interconnect_0_cmd_mux " "Found entity 1: testbench_ls_mm_interconnect_0_cmd_mux" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400038971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_cmd_demux_004.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_cmd_demux_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ls_mm_interconnect_0_cmd_demux_004 " "Found entity 1: testbench_ls_mm_interconnect_0_cmd_demux_004" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_cmd_demux_004.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_cmd_demux_004.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400038971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ls_mm_interconnect_0_cmd_demux_002 " "Found entity 1: testbench_ls_mm_interconnect_0_cmd_demux_002" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_cmd_demux_002.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400038972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ls_mm_interconnect_0_cmd_demux_001 " "Found entity 1: testbench_ls_mm_interconnect_0_cmd_demux_001" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400038973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ls_mm_interconnect_0_cmd_demux " "Found entity 1: testbench_ls_mm_interconnect_0_cmd_demux" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400038973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "testbench_ls/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400038975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file testbench_ls/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "testbench_ls/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038976 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "testbench_ls/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400038976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "testbench_ls/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400038977 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel testbench_ls_mm_interconnect_0_router_010.sv(48) " "Verilog HDL Declaration information at testbench_ls_mm_interconnect_0_router_010.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_router_010.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_router_010.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400038978 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel testbench_ls_mm_interconnect_0_router_010.sv(49) " "Verilog HDL Declaration information at testbench_ls_mm_interconnect_0_router_010.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_router_010.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_router_010.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400038978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_router_010.sv 2 2 " "Found 2 design units, including 2 entities, in source file testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_router_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ls_mm_interconnect_0_router_010_default_decode " "Found entity 1: testbench_ls_mm_interconnect_0_router_010_default_decode" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_router_010.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_router_010.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038978 ""} { "Info" "ISGN_ENTITY_NAME" "2 testbench_ls_mm_interconnect_0_router_010 " "Found entity 2: testbench_ls_mm_interconnect_0_router_010" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_router_010.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_router_010.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400038978 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel testbench_ls_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at testbench_ls_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_router_008.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400038979 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel testbench_ls_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at testbench_ls_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_router_008.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400038979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ls_mm_interconnect_0_router_008_default_decode " "Found entity 1: testbench_ls_mm_interconnect_0_router_008_default_decode" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_router_008.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038979 ""} { "Info" "ISGN_ENTITY_NAME" "2 testbench_ls_mm_interconnect_0_router_008 " "Found entity 2: testbench_ls_mm_interconnect_0_router_008" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_router_008.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400038979 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel testbench_ls_mm_interconnect_0_router_007.sv(48) " "Verilog HDL Declaration information at testbench_ls_mm_interconnect_0_router_007.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_router_007.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_router_007.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400038979 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel testbench_ls_mm_interconnect_0_router_007.sv(49) " "Verilog HDL Declaration information at testbench_ls_mm_interconnect_0_router_007.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_router_007.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_router_007.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400038979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_router_007.sv 2 2 " "Found 2 design units, including 2 entities, in source file testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_router_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ls_mm_interconnect_0_router_007_default_decode " "Found entity 1: testbench_ls_mm_interconnect_0_router_007_default_decode" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_router_007.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_router_007.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038980 ""} { "Info" "ISGN_ENTITY_NAME" "2 testbench_ls_mm_interconnect_0_router_007 " "Found entity 2: testbench_ls_mm_interconnect_0_router_007" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_router_007.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_router_007.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400038980 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel testbench_ls_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at testbench_ls_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_router_005.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400038980 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel testbench_ls_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at testbench_ls_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_router_005.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400038980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ls_mm_interconnect_0_router_005_default_decode " "Found entity 1: testbench_ls_mm_interconnect_0_router_005_default_decode" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_router_005.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038981 ""} { "Info" "ISGN_ENTITY_NAME" "2 testbench_ls_mm_interconnect_0_router_005 " "Found entity 2: testbench_ls_mm_interconnect_0_router_005" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_router_005.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400038981 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel testbench_ls_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at testbench_ls_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_router_004.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400038981 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel testbench_ls_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at testbench_ls_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_router_004.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400038981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ls_mm_interconnect_0_router_004_default_decode " "Found entity 1: testbench_ls_mm_interconnect_0_router_004_default_decode" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_router_004.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038982 ""} { "Info" "ISGN_ENTITY_NAME" "2 testbench_ls_mm_interconnect_0_router_004 " "Found entity 2: testbench_ls_mm_interconnect_0_router_004" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_router_004.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400038982 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel testbench_ls_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at testbench_ls_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_router_001.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400038982 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel testbench_ls_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at testbench_ls_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_router_001.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400038982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ls_mm_interconnect_0_router_001_default_decode " "Found entity 1: testbench_ls_mm_interconnect_0_router_001_default_decode" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_router_001.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038983 ""} { "Info" "ISGN_ENTITY_NAME" "2 testbench_ls_mm_interconnect_0_router_001 " "Found entity 2: testbench_ls_mm_interconnect_0_router_001" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_router_001.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400038983 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel testbench_ls_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at testbench_ls_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_router.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400038983 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel testbench_ls_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at testbench_ls_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_router.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400038983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ls_mm_interconnect_0_router_default_decode " "Found entity 1: testbench_ls_mm_interconnect_0_router_default_decode" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_router.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038984 ""} { "Info" "ISGN_ENTITY_NAME" "2 testbench_ls_mm_interconnect_0_router " "Found entity 2: testbench_ls_mm_interconnect_0_router" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_router.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400038984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "testbench_ls/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400038985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "testbench_ls/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400038986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "testbench_ls/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400038987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "testbench_ls/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400038988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/testbench_ls_system_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/testbench_ls_system_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ls_system_ram " "Found entity 1: testbench_ls_system_ram" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_system_ram.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_system_ram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400038989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/testbench_ls_sys_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/testbench_ls_sys_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ls_sys_timer " "Found entity 1: testbench_ls_sys_timer" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_sys_timer.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_sys_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400038990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/testbench_ls_pilot_sig.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/testbench_ls_pilot_sig.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ls_pilot_sig " "Found entity 1: testbench_ls_pilot_sig" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_pilot_sig.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_pilot_sig.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400038991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/testbench_ls_nios_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/testbench_ls_nios_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ls_nios_cpu " "Found entity 1: testbench_ls_nios_cpu" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_nios_cpu.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_nios_cpu.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400038991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/testbench_ls_nios_cpu_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/testbench_ls_nios_cpu_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ls_nios_cpu_cpu_test_bench " "Found entity 1: testbench_ls_nios_cpu_cpu_test_bench" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_nios_cpu_cpu_test_bench.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_nios_cpu_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400038993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400038993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/testbench_ls_nios_cpu_cpu.v 27 27 " "Found 27 design units, including 27 entities, in source file testbench_ls/synthesis/submodules/testbench_ls_nios_cpu_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ls_nios_cpu_cpu_ic_data_module " "Found entity 1: testbench_ls_nios_cpu_cpu_ic_data_module" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_nios_cpu_cpu.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_nios_cpu_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039647 ""} { "Info" "ISGN_ENTITY_NAME" "2 testbench_ls_nios_cpu_cpu_ic_tag_module " "Found entity 2: testbench_ls_nios_cpu_cpu_ic_tag_module" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_nios_cpu_cpu.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_nios_cpu_cpu.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039647 ""} { "Info" "ISGN_ENTITY_NAME" "3 testbench_ls_nios_cpu_cpu_bht_module " "Found entity 3: testbench_ls_nios_cpu_cpu_bht_module" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_nios_cpu_cpu.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_nios_cpu_cpu.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039647 ""} { "Info" "ISGN_ENTITY_NAME" "4 testbench_ls_nios_cpu_cpu_register_bank_a_module " "Found entity 4: testbench_ls_nios_cpu_cpu_register_bank_a_module" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_nios_cpu_cpu.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_nios_cpu_cpu.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039647 ""} { "Info" "ISGN_ENTITY_NAME" "5 testbench_ls_nios_cpu_cpu_register_bank_b_module " "Found entity 5: testbench_ls_nios_cpu_cpu_register_bank_b_module" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_nios_cpu_cpu.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_nios_cpu_cpu.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039647 ""} { "Info" "ISGN_ENTITY_NAME" "6 testbench_ls_nios_cpu_cpu_dc_tag_module " "Found entity 6: testbench_ls_nios_cpu_cpu_dc_tag_module" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_nios_cpu_cpu.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_nios_cpu_cpu.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039647 ""} { "Info" "ISGN_ENTITY_NAME" "7 testbench_ls_nios_cpu_cpu_dc_data_module " "Found entity 7: testbench_ls_nios_cpu_cpu_dc_data_module" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_nios_cpu_cpu.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_nios_cpu_cpu.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039647 ""} { "Info" "ISGN_ENTITY_NAME" "8 testbench_ls_nios_cpu_cpu_dc_victim_module " "Found entity 8: testbench_ls_nios_cpu_cpu_dc_victim_module" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_nios_cpu_cpu.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_nios_cpu_cpu.v" 494 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039647 ""} { "Info" "ISGN_ENTITY_NAME" "9 testbench_ls_nios_cpu_cpu_nios2_oci_debug " "Found entity 9: testbench_ls_nios_cpu_cpu_nios2_oci_debug" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_nios_cpu_cpu.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_nios_cpu_cpu.v" 562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039647 ""} { "Info" "ISGN_ENTITY_NAME" "10 testbench_ls_nios_cpu_cpu_nios2_oci_break " "Found entity 10: testbench_ls_nios_cpu_cpu_nios2_oci_break" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_nios_cpu_cpu.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_nios_cpu_cpu.v" 708 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039647 ""} { "Info" "ISGN_ENTITY_NAME" "11 testbench_ls_nios_cpu_cpu_nios2_oci_xbrk " "Found entity 11: testbench_ls_nios_cpu_cpu_nios2_oci_xbrk" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_nios_cpu_cpu.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_nios_cpu_cpu.v" 1001 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039647 ""} { "Info" "ISGN_ENTITY_NAME" "12 testbench_ls_nios_cpu_cpu_nios2_oci_dbrk " "Found entity 12: testbench_ls_nios_cpu_cpu_nios2_oci_dbrk" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_nios_cpu_cpu.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_nios_cpu_cpu.v" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039647 ""} { "Info" "ISGN_ENTITY_NAME" "13 testbench_ls_nios_cpu_cpu_nios2_oci_itrace " "Found entity 13: testbench_ls_nios_cpu_cpu_nios2_oci_itrace" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_nios_cpu_cpu.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_nios_cpu_cpu.v" 1451 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039647 ""} { "Info" "ISGN_ENTITY_NAME" "14 testbench_ls_nios_cpu_cpu_nios2_oci_td_mode " "Found entity 14: testbench_ls_nios_cpu_cpu_nios2_oci_td_mode" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_nios_cpu_cpu.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_nios_cpu_cpu.v" 1634 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039647 ""} { "Info" "ISGN_ENTITY_NAME" "15 testbench_ls_nios_cpu_cpu_nios2_oci_dtrace " "Found entity 15: testbench_ls_nios_cpu_cpu_nios2_oci_dtrace" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_nios_cpu_cpu.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_nios_cpu_cpu.v" 1702 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039647 ""} { "Info" "ISGN_ENTITY_NAME" "16 testbench_ls_nios_cpu_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 16: testbench_ls_nios_cpu_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_nios_cpu_cpu.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_nios_cpu_cpu.v" 1784 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039647 ""} { "Info" "ISGN_ENTITY_NAME" "17 testbench_ls_nios_cpu_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 17: testbench_ls_nios_cpu_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_nios_cpu_cpu.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_nios_cpu_cpu.v" 1856 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039647 ""} { "Info" "ISGN_ENTITY_NAME" "18 testbench_ls_nios_cpu_cpu_nios2_oci_fifo_cnt_inc " "Found entity 18: testbench_ls_nios_cpu_cpu_nios2_oci_fifo_cnt_inc" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_nios_cpu_cpu.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_nios_cpu_cpu.v" 1899 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039647 ""} { "Info" "ISGN_ENTITY_NAME" "19 testbench_ls_nios_cpu_cpu_nios2_oci_fifo " "Found entity 19: testbench_ls_nios_cpu_cpu_nios2_oci_fifo" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_nios_cpu_cpu.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_nios_cpu_cpu.v" 1946 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039647 ""} { "Info" "ISGN_ENTITY_NAME" "20 testbench_ls_nios_cpu_cpu_nios2_oci_pib " "Found entity 20: testbench_ls_nios_cpu_cpu_nios2_oci_pib" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_nios_cpu_cpu.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_nios_cpu_cpu.v" 2432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039647 ""} { "Info" "ISGN_ENTITY_NAME" "21 testbench_ls_nios_cpu_cpu_nios2_oci_im " "Found entity 21: testbench_ls_nios_cpu_cpu_nios2_oci_im" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_nios_cpu_cpu.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_nios_cpu_cpu.v" 2455 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039647 ""} { "Info" "ISGN_ENTITY_NAME" "22 testbench_ls_nios_cpu_cpu_nios2_performance_monitors " "Found entity 22: testbench_ls_nios_cpu_cpu_nios2_performance_monitors" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_nios_cpu_cpu.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_nios_cpu_cpu.v" 2525 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039647 ""} { "Info" "ISGN_ENTITY_NAME" "23 testbench_ls_nios_cpu_cpu_nios2_avalon_reg " "Found entity 23: testbench_ls_nios_cpu_cpu_nios2_avalon_reg" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_nios_cpu_cpu.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_nios_cpu_cpu.v" 2542 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039647 ""} { "Info" "ISGN_ENTITY_NAME" "24 testbench_ls_nios_cpu_cpu_ociram_sp_ram_module " "Found entity 24: testbench_ls_nios_cpu_cpu_ociram_sp_ram_module" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_nios_cpu_cpu.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_nios_cpu_cpu.v" 2635 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039647 ""} { "Info" "ISGN_ENTITY_NAME" "25 testbench_ls_nios_cpu_cpu_nios2_ocimem " "Found entity 25: testbench_ls_nios_cpu_cpu_nios2_ocimem" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_nios_cpu_cpu.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_nios_cpu_cpu.v" 2700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039647 ""} { "Info" "ISGN_ENTITY_NAME" "26 testbench_ls_nios_cpu_cpu_nios2_oci " "Found entity 26: testbench_ls_nios_cpu_cpu_nios2_oci" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_nios_cpu_cpu.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_nios_cpu_cpu.v" 2881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039647 ""} { "Info" "ISGN_ENTITY_NAME" "27 testbench_ls_nios_cpu_cpu " "Found entity 27: testbench_ls_nios_cpu_cpu" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_nios_cpu_cpu.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_nios_cpu_cpu.v" 3426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/testbench_ls_nios_cpu_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/testbench_ls_nios_cpu_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ls_nios_cpu_cpu_debug_slave_sysclk " "Found entity 1: testbench_ls_nios_cpu_cpu_debug_slave_sysclk" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_nios_cpu_cpu_debug_slave_sysclk.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_nios_cpu_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/testbench_ls_nios_cpu_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/testbench_ls_nios_cpu_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ls_nios_cpu_cpu_debug_slave_wrapper " "Found entity 1: testbench_ls_nios_cpu_cpu_debug_slave_wrapper" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_nios_cpu_cpu_debug_slave_wrapper.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_nios_cpu_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/testbench_ls_nios_cpu_cpu_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/testbench_ls_nios_cpu_cpu_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ls_nios_cpu_cpu_mult_cell " "Found entity 1: testbench_ls_nios_cpu_cpu_mult_cell" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_nios_cpu_cpu_mult_cell.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_nios_cpu_cpu_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/testbench_ls_nios_cpu_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/testbench_ls_nios_cpu_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ls_nios_cpu_cpu_debug_slave_tck " "Found entity 1: testbench_ls_nios_cpu_cpu_debug_slave_tck" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_nios_cpu_cpu_debug_slave_tck.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_nios_cpu_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/testbench_ls_jtag.v 5 5 " "Found 5 design units, including 5 entities, in source file testbench_ls/synthesis/submodules/testbench_ls_jtag.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ls_jtag_sim_scfifo_w " "Found entity 1: testbench_ls_jtag_sim_scfifo_w" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_jtag.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_jtag.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039653 ""} { "Info" "ISGN_ENTITY_NAME" "2 testbench_ls_jtag_scfifo_w " "Found entity 2: testbench_ls_jtag_scfifo_w" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_jtag.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_jtag.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039653 ""} { "Info" "ISGN_ENTITY_NAME" "3 testbench_ls_jtag_sim_scfifo_r " "Found entity 3: testbench_ls_jtag_sim_scfifo_r" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_jtag.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_jtag.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039653 ""} { "Info" "ISGN_ENTITY_NAME" "4 testbench_ls_jtag_scfifo_r " "Found entity 4: testbench_ls_jtag_scfifo_r" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_jtag.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_jtag.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039653 ""} { "Info" "ISGN_ENTITY_NAME" "5 testbench_ls_jtag " "Found entity 5: testbench_ls_jtag" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_jtag.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_jtag.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/testbench_ls_input_IO.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/testbench_ls_input_IO.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ls_input_IO " "Found entity 1: testbench_ls_input_IO" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_input_IO.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_input_IO.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/testbench_ls_from_ETH_to_DDR.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/testbench_ls_from_ETH_to_DDR.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ls_from_ETH_to_DDR " "Found entity 1: testbench_ls_from_ETH_to_DDR" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_from_ETH_to_DDR.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_from_ETH_to_DDR.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/testbench_ls_from_ETH_to_DDR_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/testbench_ls_from_ETH_to_DDR_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ls_from_ETH_to_DDR_avalon_st_adapter " "Found entity 1: testbench_ls_from_ETH_to_DDR_avalon_st_adapter" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_from_ETH_to_DDR_avalon_st_adapter.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_from_ETH_to_DDR_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/testbench_ls_from_ETH_to_DDR_avalon_st_adapter_data_format_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/testbench_ls_from_ETH_to_DDR_avalon_st_adapter_data_format_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ls_from_ETH_to_DDR_avalon_st_adapter_data_format_adapter_0 " "Found entity 1: testbench_ls_from_ETH_to_DDR_avalon_st_adapter_data_format_adapter_0" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_from_ETH_to_DDR_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_from_ETH_to_DDR_avalon_st_adapter_data_format_adapter_0.sv" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039655 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ethFifo.v(24) " "Verilog HDL information at ethFifo.v(24): always construct contains both blocking and non-blocking assignments" {  } { { "testbench_ls/synthesis/submodules/ethFifo.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/ethFifo.v" 24 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1592400039656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/ethFifo.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/ethFifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 ethFifo " "Found entity 1: ethFifo" {  } { { "testbench_ls/synthesis/submodules/ethFifo.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/ethFifo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/testbench_ls_from_ETH_to_DDR_data_format_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/testbench_ls_from_ETH_to_DDR_data_format_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ls_from_ETH_to_DDR_data_format_adapter_0 " "Found entity 1: testbench_ls_from_ETH_to_DDR_data_format_adapter_0" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_from_ETH_to_DDR_data_format_adapter_0.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_from_ETH_to_DDR_data_format_adapter_0.sv" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/testbench_ls_from_ETH_to_DDR_data_format_adapter_0_state_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/testbench_ls_from_ETH_to_DDR_data_format_adapter_0_state_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ls_from_ETH_to_DDR_data_format_adapter_0_state_ram " "Found entity 1: testbench_ls_from_ETH_to_DDR_data_format_adapter_0_state_ram" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_from_ETH_to_DDR_data_format_adapter_0_state_ram.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_from_ETH_to_DDR_data_format_adapter_0_state_ram.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/testbench_ls_from_ETH_to_DDR_data_format_adapter_0_data_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/testbench_ls_from_ETH_to_DDR_data_format_adapter_0_data_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ls_from_ETH_to_DDR_data_format_adapter_0_data_ram " "Found entity 1: testbench_ls_from_ETH_to_DDR_data_format_adapter_0_data_ram" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_from_ETH_to_DDR_data_format_adapter_0_data_ram.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_from_ETH_to_DDR_data_format_adapter_0_data_ram.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/testbench_ls_from_ETH_to_DDR_data_format_adapter_0_sop_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/testbench_ls_from_ETH_to_DDR_data_format_adapter_0_sop_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ls_from_ETH_to_DDR_data_format_adapter_0_sop_ram " "Found entity 1: testbench_ls_from_ETH_to_DDR_data_format_adapter_0_sop_ram" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_from_ETH_to_DDR_data_format_adapter_0_sop_ram.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_from_ETH_to_DDR_data_format_adapter_0_sop_ram.sv" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/testbench_ls_from_ETH_to_DDR_ETH_DMA.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/testbench_ls_from_ETH_to_DDR_ETH_DMA.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ls_from_ETH_to_DDR_ETH_DMA " "Found entity 1: testbench_ls_from_ETH_to_DDR_ETH_DMA" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_from_ETH_to_DDR_ETH_DMA.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_from_ETH_to_DDR_ETH_DMA.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/write_master.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/write_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_master " "Found entity 1: write_master" {  } { { "testbench_ls/synthesis/submodules/write_master.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/write_master.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/byte_enable_generator.v 8 8 " "Found 8 design units, including 8 entities, in source file testbench_ls/synthesis/submodules/byte_enable_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 byte_enable_generator " "Found entity 1: byte_enable_generator" {  } { { "testbench_ls/synthesis/submodules/byte_enable_generator.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/byte_enable_generator.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039667 ""} { "Info" "ISGN_ENTITY_NAME" "2 one_thousand_twenty_four_byteenable_FSM " "Found entity 2: one_thousand_twenty_four_byteenable_FSM" {  } { { "testbench_ls/synthesis/submodules/byte_enable_generator.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/byte_enable_generator.v" 177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039667 ""} { "Info" "ISGN_ENTITY_NAME" "3 five_hundred_twelve_bit_byteenable_FSM " "Found entity 3: five_hundred_twelve_bit_byteenable_FSM" {  } { { "testbench_ls/synthesis/submodules/byte_enable_generator.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/byte_enable_generator.v" 285 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039667 ""} { "Info" "ISGN_ENTITY_NAME" "4 two_hundred_fifty_six_bit_byteenable_FSM " "Found entity 4: two_hundred_fifty_six_bit_byteenable_FSM" {  } { { "testbench_ls/synthesis/submodules/byte_enable_generator.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/byte_enable_generator.v" 393 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039667 ""} { "Info" "ISGN_ENTITY_NAME" "5 one_hundred_twenty_eight_bit_byteenable_FSM " "Found entity 5: one_hundred_twenty_eight_bit_byteenable_FSM" {  } { { "testbench_ls/synthesis/submodules/byte_enable_generator.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/byte_enable_generator.v" 500 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039667 ""} { "Info" "ISGN_ENTITY_NAME" "6 sixty_four_bit_byteenable_FSM " "Found entity 6: sixty_four_bit_byteenable_FSM" {  } { { "testbench_ls/synthesis/submodules/byte_enable_generator.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/byte_enable_generator.v" 606 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039667 ""} { "Info" "ISGN_ENTITY_NAME" "7 thirty_two_bit_byteenable_FSM " "Found entity 7: thirty_two_bit_byteenable_FSM" {  } { { "testbench_ls/synthesis/submodules/byte_enable_generator.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/byte_enable_generator.v" 711 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039667 ""} { "Info" "ISGN_ENTITY_NAME" "8 sixteen_bit_byteenable_FSM " "Found entity 8: sixteen_bit_byteenable_FSM" {  } { { "testbench_ls/synthesis/submodules/byte_enable_generator.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/byte_enable_generator.v" 818 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/ST_to_MM_Adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/ST_to_MM_Adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ST_to_MM_Adapter " "Found entity 1: ST_to_MM_Adapter" {  } { { "testbench_ls/synthesis/submodules/ST_to_MM_Adapter.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/ST_to_MM_Adapter.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/write_burst_control.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/write_burst_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_burst_control " "Found entity 1: write_burst_control" {  } { { "testbench_ls/synthesis/submodules/write_burst_control.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/write_burst_control.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/dispatcher.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/dispatcher.v" { { "Info" "ISGN_ENTITY_NAME" "1 dispatcher " "Found entity 1: dispatcher" {  } { { "testbench_ls/synthesis/submodules/dispatcher.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/dispatcher.v" 76 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/descriptor_buffers.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/descriptor_buffers.v" { { "Info" "ISGN_ENTITY_NAME" "1 descriptor_buffers " "Found entity 1: descriptor_buffers" {  } { { "testbench_ls/synthesis/submodules/descriptor_buffers.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/descriptor_buffers.v" 54 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/csr_block.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/csr_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 csr_block " "Found entity 1: csr_block" {  } { { "testbench_ls/synthesis/submodules/csr_block.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/csr_block.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/response_block.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/response_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 response_block " "Found entity 1: response_block" {  } { { "testbench_ls/synthesis/submodules/response_block.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/response_block.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/fifo_with_byteenables.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/fifo_with_byteenables.v" { { "Info" "ISGN_ENTITY_NAME" "1 fifo_with_byteenables " "Found entity 1: fifo_with_byteenables" {  } { { "testbench_ls/synthesis/submodules/fifo_with_byteenables.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/fifo_with_byteenables.v" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/read_signal_breakout.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/read_signal_breakout.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_signal_breakout " "Found entity 1: read_signal_breakout" {  } { { "testbench_ls/synthesis/submodules/read_signal_breakout.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/read_signal_breakout.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/write_signal_breakout.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/write_signal_breakout.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_signal_breakout " "Found entity 1: write_signal_breakout" {  } { { "testbench_ls/synthesis/submodules/write_signal_breakout.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/write_signal_breakout.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/testbench_ls_dma_fifo_susbystem.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/testbench_ls_dma_fifo_susbystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ls_dma_fifo_susbystem " "Found entity 1: testbench_ls_dma_fifo_susbystem" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_dma_fifo_susbystem.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_dma_fifo_susbystem.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/testbench_ls_dma_fifo_subsystem_1_dma.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/testbench_ls_dma_fifo_subsystem_1_dma.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ls_dma_fifo_subsystem_1_dma " "Found entity 1: testbench_ls_dma_fifo_subsystem_1_dma" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_dma_fifo_subsystem_1_dma.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_dma_fifo_subsystem_1_dma.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/read_master.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/read_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_master " "Found entity 1: read_master" {  } { { "testbench_ls/synthesis/submodules/read_master.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/read_master.v" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/MM_to_ST_Adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/MM_to_ST_Adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 MM_to_ST_Adapter " "Found entity 1: MM_to_ST_Adapter" {  } { { "testbench_ls/synthesis/submodules/MM_to_ST_Adapter.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/MM_to_ST_Adapter.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/read_burst_control.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/read_burst_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_burst_control " "Found entity 1: read_burst_control" {  } { { "testbench_ls/synthesis/submodules/read_burst_control.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/read_burst_control.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039680 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "streamFIFO.v(41) " "Verilog HDL information at streamFIFO.v(41): always construct contains both blocking and non-blocking assignments" {  } { { "testbench_ls/synthesis/submodules/streamFIFO.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/streamFIFO.v" 41 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1592400039680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/streamFIFO.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/streamFIFO.v" { { "Info" "ISGN_ENTITY_NAME" "1 streamFIFO " "Found entity 1: streamFIFO" {  } { { "testbench_ls/synthesis/submodules/streamFIFO.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/streamFIFO.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/testbench_ls_dma_fifo_subsystem_1.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/testbench_ls_dma_fifo_subsystem_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ls_dma_fifo_subsystem_1 " "Found entity 1: testbench_ls_dma_fifo_subsystem_1" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_dma_fifo_subsystem_1.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_dma_fifo_subsystem_1.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ls_ddr2_ram " "Found entity 1: testbench_ls_ddr2_ram" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ls_ddr2_ram_mm_interconnect_0 " "Found entity 1: testbench_ls_ddr2_ram_mm_interconnect_0" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_mm_interconnect_0.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/altera_mem_if_dll_stratixiv.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/altera_mem_if_dll_stratixiv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_stratixiv " "Found entity 1: altera_mem_if_dll_stratixiv" {  } { { "testbench_ls/synthesis/submodules/altera_mem_if_dll_stratixiv.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/altera_mem_if_dll_stratixiv.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/altera_mem_if_oct_stratixiv.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_stratixiv " "Found entity 1: altera_mem_if_oct_stratixiv" {  } { { "testbench_ls/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/altera_mem_if_oct_stratixiv.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_c0.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_c0.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ls_ddr2_ram_c0 " "Found entity 1: testbench_ls_ddr2_ram_c0" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_c0.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_c0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_mm_st_converter " "Found entity 1: alt_mem_ddrx_mm_st_converter" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_mm_st_converter.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/alt_mem_ddrx_addr_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/alt_mem_ddrx_addr_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_addr_cmd " "Found entity 1: alt_mem_ddrx_addr_cmd" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_addr_cmd.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_addr_cmd.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_addr_cmd_wrap " "Found entity 1: alt_mem_ddrx_addr_cmd_wrap" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_addr_cmd_wrap.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/alt_mem_ddrx_ddr2_odt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/alt_mem_ddrx_ddr2_odt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ddr2_odt_gen " "Found entity 1: alt_mem_ddrx_ddr2_odt_gen" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_ddr2_odt_gen.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_ddr2_odt_gen.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ddr3_odt_gen " "Found entity 1: alt_mem_ddrx_ddr3_odt_gen" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_ddr3_odt_gen.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_lpddr2_addr_cmd " "Found entity 1: alt_mem_ddrx_lpddr2_addr_cmd" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/alt_mem_ddrx_odt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/alt_mem_ddrx_odt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_odt_gen " "Found entity 1: alt_mem_ddrx_odt_gen" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_odt_gen.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_odt_gen.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039696 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "i I alt_mem_ddrx_rdwr_data_tmg.v(114) " "Verilog HDL Declaration information at alt_mem_ddrx_rdwr_data_tmg.v(114): object \"i\" differs only in case from object \"I\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v" 114 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_rdwr_data_tmg " "Found entity 1: alt_mem_ddrx_rdwr_data_tmg" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_rdwr_data_tmg.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/alt_mem_ddrx_arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/alt_mem_ddrx_arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_arbiter " "Found entity 1: alt_mem_ddrx_arbiter" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_arbiter.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_arbiter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/alt_mem_ddrx_burst_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/alt_mem_ddrx_burst_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_burst_gen " "Found entity 1: alt_mem_ddrx_burst_gen" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_burst_gen.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_burst_gen.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/alt_mem_ddrx_cmd_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/alt_mem_ddrx_cmd_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_cmd_gen " "Found entity 1: alt_mem_ddrx_cmd_gen" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_cmd_gen.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_cmd_gen.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039711 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CAS_WR_LAT cfg_cas_wr_lat alt_mem_ddrx_csr.v(61) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(61): object \"CFG_CAS_WR_LAT\" differs only in case from object \"cfg_cas_wr_lat\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_csr.v" 61 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039713 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADD_LAT cfg_add_lat alt_mem_ddrx_csr.v(62) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(62): object \"CFG_ADD_LAT\" differs only in case from object \"cfg_add_lat\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_csr.v" 62 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039713 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TCL cfg_tcl alt_mem_ddrx_csr.v(63) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(63): object \"CFG_TCL\" differs only in case from object \"cfg_tcl\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_csr.v" 63 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039713 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BURST_LENGTH cfg_burst_length alt_mem_ddrx_csr.v(64) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(64): object \"CFG_BURST_LENGTH\" differs only in case from object \"cfg_burst_length\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_csr.v" 64 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039713 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRRD cfg_trrd alt_mem_ddrx_csr.v(65) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(65): object \"CFG_TRRD\" differs only in case from object \"cfg_trrd\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_csr.v" 65 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039713 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TFAW cfg_tfaw alt_mem_ddrx_csr.v(66) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(66): object \"CFG_TFAW\" differs only in case from object \"cfg_tfaw\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_csr.v" 66 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039713 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRFC cfg_trfc alt_mem_ddrx_csr.v(67) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(67): object \"CFG_TRFC\" differs only in case from object \"cfg_trfc\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_csr.v" 67 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039713 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TREFI cfg_trefi alt_mem_ddrx_csr.v(68) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(68): object \"CFG_TREFI\" differs only in case from object \"cfg_trefi\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_csr.v" 68 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039713 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRCD cfg_trcd alt_mem_ddrx_csr.v(69) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(69): object \"CFG_TRCD\" differs only in case from object \"cfg_trcd\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_csr.v" 69 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039713 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRP cfg_trp alt_mem_ddrx_csr.v(70) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(70): object \"CFG_TRP\" differs only in case from object \"cfg_trp\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_csr.v" 70 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039713 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWR cfg_twr alt_mem_ddrx_csr.v(71) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(71): object \"CFG_TWR\" differs only in case from object \"cfg_twr\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_csr.v" 71 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039713 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWTR cfg_twtr alt_mem_ddrx_csr.v(72) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(72): object \"CFG_TWTR\" differs only in case from object \"cfg_twtr\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_csr.v" 72 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039713 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRTP cfg_trtp alt_mem_ddrx_csr.v(73) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(73): object \"CFG_TRTP\" differs only in case from object \"cfg_trtp\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_csr.v" 73 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039713 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRAS cfg_tras alt_mem_ddrx_csr.v(74) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(74): object \"CFG_TRAS\" differs only in case from object \"cfg_tras\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_csr.v" 74 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039713 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRC cfg_trc alt_mem_ddrx_csr.v(75) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(75): object \"CFG_TRC\" differs only in case from object \"cfg_trc\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_csr.v" 75 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039713 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_AUTO_PD_CYCLES cfg_auto_pd_cycles alt_mem_ddrx_csr.v(76) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(76): object \"CFG_AUTO_PD_CYCLES\" differs only in case from object \"cfg_auto_pd_cycles\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_csr.v" 76 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039713 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADDR_ORDER cfg_addr_order alt_mem_ddrx_csr.v(79) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(79): object \"CFG_ADDR_ORDER\" differs only in case from object \"cfg_addr_order\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_csr.v" 79 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039713 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REORDER_DATA cfg_reorder_data alt_mem_ddrx_csr.v(80) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(80): object \"CFG_REORDER_DATA\" differs only in case from object \"cfg_reorder_data\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_csr.v" 80 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039713 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_STARVE_LIMIT cfg_starve_limit alt_mem_ddrx_csr.v(81) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(81): object \"CFG_STARVE_LIMIT\" differs only in case from object \"cfg_starve_limit\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_csr.v" 81 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039713 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_COL_ADDR_WIDTH cfg_col_addr_width alt_mem_ddrx_csr.v(33) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(33): object \"CFG_COL_ADDR_WIDTH\" differs only in case from object \"cfg_col_addr_width\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_csr.v" 33 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039713 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ROW_ADDR_WIDTH cfg_row_addr_width alt_mem_ddrx_csr.v(32) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(32): object \"CFG_ROW_ADDR_WIDTH\" differs only in case from object \"cfg_row_addr_width\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_csr.v" 32 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039713 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BANK_ADDR_WIDTH cfg_bank_addr_width alt_mem_ddrx_csr.v(34) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(34): object \"CFG_BANK_ADDR_WIDTH\" differs only in case from object \"cfg_bank_addr_width\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_csr.v" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039714 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CS_ADDR_WIDTH cfg_cs_addr_width alt_mem_ddrx_csr.v(31) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(31): object \"CFG_CS_ADDR_WIDTH\" differs only in case from object \"cfg_cs_addr_width\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_csr.v" 31 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039714 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_ECC cfg_enable_ecc alt_mem_ddrx_csr.v(36) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(36): object \"CFG_ENABLE_ECC\" differs only in case from object \"cfg_enable_ecc\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_csr.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039714 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_AUTO_CORR cfg_enable_auto_corr alt_mem_ddrx_csr.v(37) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(37): object \"CFG_ENABLE_AUTO_CORR\" differs only in case from object \"cfg_enable_auto_corr\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_csr.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039714 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REGDIMM_ENABLE cfg_regdimm_enable alt_mem_ddrx_csr.v(38) " "Verilog HDL Declaration information at alt_mem_ddrx_csr.v(38): object \"CFG_REGDIMM_ENABLE\" differs only in case from object \"cfg_regdimm_enable\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_csr.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/alt_mem_ddrx_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/alt_mem_ddrx_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_csr " "Found entity 1: alt_mem_ddrx_csr" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_csr.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_csr.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/alt_mem_ddrx_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/alt_mem_ddrx_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_buffer " "Found entity 1: alt_mem_ddrx_buffer" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_buffer.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_buffer.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/alt_mem_ddrx_buffer_manager.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/alt_mem_ddrx_buffer_manager.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_buffer_manager " "Found entity 1: alt_mem_ddrx_buffer_manager" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_buffer_manager.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_buffer_manager.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/alt_mem_ddrx_burst_tracking.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/alt_mem_ddrx_burst_tracking.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_burst_tracking " "Found entity 1: alt_mem_ddrx_burst_tracking" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_burst_tracking.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_burst_tracking.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/alt_mem_ddrx_dataid_manager.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/alt_mem_ddrx_dataid_manager.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_dataid_manager " "Found entity 1: alt_mem_ddrx_dataid_manager" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_dataid_manager.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_dataid_manager.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/alt_mem_ddrx_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/alt_mem_ddrx_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_fifo " "Found entity 1: alt_mem_ddrx_fifo" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_fifo.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_fifo.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/alt_mem_ddrx_list.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/alt_mem_ddrx_list.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_list " "Found entity 1: alt_mem_ddrx_list" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_list.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_list.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/alt_mem_ddrx_rdata_path.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/alt_mem_ddrx_rdata_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_rdata_path " "Found entity 1: alt_mem_ddrx_rdata_path" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_rdata_path.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_rdata_path.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/alt_mem_ddrx_wdata_path.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/alt_mem_ddrx_wdata_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_wdata_path " "Found entity 1: alt_mem_ddrx_wdata_path" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_wdata_path.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_wdata_path.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_decoder " "Found entity 1: alt_mem_ddrx_ecc_decoder" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_ecc_decoder.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v 3 3 " "Found 3 design units, including 3 entities, in source file testbench_ls/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_decoder_32_decode " "Found entity 1: alt_mem_ddrx_ecc_decoder_32_decode" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039728 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_decoder_32_altecc_decoder " "Found entity 2: alt_mem_ddrx_ecc_decoder_32_altecc_decoder" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" 238 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039728 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_mem_ddrx_ecc_decoder_32 " "Found entity 3: alt_mem_ddrx_ecc_decoder_32" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v" 412 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v 3 3 " "Found 3 design units, including 3 entities, in source file testbench_ls/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_decoder_64_decode " "Found entity 1: alt_mem_ddrx_ecc_decoder_64_decode" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039732 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_decoder_64_altecc_decoder " "Found entity 2: alt_mem_ddrx_ecc_decoder_64_altecc_decoder" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" 390 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039732 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_mem_ddrx_ecc_decoder_64 " "Found entity 3: alt_mem_ddrx_ecc_decoder_64" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v" 630 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder " "Found entity 1: alt_mem_ddrx_ecc_encoder" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_ecc_encoder.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v 2 2 " "Found 2 design units, including 2 entities, in source file testbench_ls/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder_32_altecc_encoder " "Found entity 1: alt_mem_ddrx_ecc_encoder_32_altecc_encoder" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039734 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_encoder_32 " "Found entity 2: alt_mem_ddrx_ecc_encoder_32" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v" 229 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v 2 2 " "Found 2 design units, including 2 entities, in source file testbench_ls/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder_64_altecc_encoder " "Found entity 1: alt_mem_ddrx_ecc_encoder_64_altecc_encoder" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039736 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_mem_ddrx_ecc_encoder_64 " "Found entity 2: alt_mem_ddrx_ecc_encoder_64" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v" 328 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039736 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_LOCAL_DATA_WIDTH cfg_local_data_width alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(20) " "Verilog HDL Declaration information at alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(20): object \"CFG_LOCAL_DATA_WIDTH\" differs only in case from object \"cfg_local_data_width\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039738 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_LOCAL_DM_WIDTH cfg_local_dm_width alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(158) " "Verilog HDL Declaration information at alt_mem_ddrx_ecc_encoder_decoder_wrapper.v(158): object \"CFG_LOCAL_DM_WIDTH\" differs only in case from object \"cfg_local_dm_width\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 158 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_ecc_encoder_decoder_wrapper " "Found entity 1: alt_mem_ddrx_ecc_encoder_decoder_wrapper" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/alt_mem_ddrx_axi_st_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/alt_mem_ddrx_axi_st_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_axi_st_converter " "Found entity 1: alt_mem_ddrx_axi_st_converter" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_axi_st_converter.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_axi_st_converter.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/alt_mem_ddrx_input_if.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/alt_mem_ddrx_input_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_input_if " "Found entity 1: alt_mem_ddrx_input_if" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_input_if.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_input_if.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/alt_mem_ddrx_rank_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/alt_mem_ddrx_rank_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_rank_timer " "Found entity 1: alt_mem_ddrx_rank_timer" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_rank_timer.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_rank_timer.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/alt_mem_ddrx_sideband.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/alt_mem_ddrx_sideband.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_sideband " "Found entity 1: alt_mem_ddrx_sideband" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_sideband.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_sideband.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/alt_mem_ddrx_tbp.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/alt_mem_ddrx_tbp.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_tbp " "Found entity 1: alt_mem_ddrx_tbp" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_tbp.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_tbp.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/alt_mem_ddrx_timing_param.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/alt_mem_ddrx_timing_param.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_timing_param " "Found entity 1: alt_mem_ddrx_timing_param" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_timing_param.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_timing_param.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039756 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_OUTPUT_REGD cfg_output_regd alt_mem_ddrx_controller.v(43) " "Verilog HDL Declaration information at alt_mem_ddrx_controller.v(43): object \"CFG_OUTPUT_REGD\" differs only in case from object \"cfg_output_regd\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_controller.v" 43 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/alt_mem_ddrx_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/alt_mem_ddrx_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_controller " "Found entity 1: alt_mem_ddrx_controller" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_controller.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_controller.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039761 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TYPE cfg_type alt_mem_ddrx_controller_st_top.v(150) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(150): object \"CFG_TYPE\" differs only in case from object \"cfg_type\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 150 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039763 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BURST_LENGTH cfg_burst_length alt_mem_ddrx_controller_st_top.v(152) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(152): object \"CFG_BURST_LENGTH\" differs only in case from object \"cfg_burst_length\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 152 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039763 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADDR_ORDER cfg_addr_order alt_mem_ddrx_controller_st_top.v(157) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(157): object \"CFG_ADDR_ORDER\" differs only in case from object \"cfg_addr_order\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 157 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039763 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_ECC cfg_enable_ecc alt_mem_ddrx_controller_st_top.v(271) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(271): object \"CFG_ENABLE_ECC\" differs only in case from object \"cfg_enable_ecc\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 271 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039763 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_AUTO_CORR cfg_enable_auto_corr alt_mem_ddrx_controller_st_top.v(272) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(272): object \"CFG_ENABLE_AUTO_CORR\" differs only in case from object \"cfg_enable_auto_corr\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 272 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039763 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_GEN_SBE cfg_gen_sbe alt_mem_ddrx_controller_st_top.v(182) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(182): object \"CFG_GEN_SBE\" differs only in case from object \"cfg_gen_sbe\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 182 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039763 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_GEN_DBE cfg_gen_dbe alt_mem_ddrx_controller_st_top.v(183) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(183): object \"CFG_GEN_DBE\" differs only in case from object \"cfg_gen_dbe\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 183 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039763 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REORDER_DATA cfg_reorder_data alt_mem_ddrx_controller_st_top.v(154) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(154): object \"CFG_REORDER_DATA\" differs only in case from object \"cfg_reorder_data\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 154 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039763 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_USER_RFSH cfg_user_rfsh alt_mem_ddrx_controller_st_top.v(305) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(305): object \"CFG_USER_RFSH\" differs only in case from object \"cfg_user_rfsh\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 305 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039764 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_REGDIMM_ENABLE cfg_regdimm_enable alt_mem_ddrx_controller_st_top.v(306) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(306): object \"CFG_REGDIMM_ENABLE\" differs only in case from object \"cfg_regdimm_enable\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 306 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039764 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_BURST_INTERRUPT cfg_enable_burst_interrupt alt_mem_ddrx_controller_st_top.v(307) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(307): object \"CFG_ENABLE_BURST_INTERRUPT\" differs only in case from object \"cfg_enable_burst_interrupt\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 307 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039764 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_BURST_TERMINATE cfg_enable_burst_terminate alt_mem_ddrx_controller_st_top.v(308) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(308): object \"CFG_ENABLE_BURST_TERMINATE\" differs only in case from object \"cfg_enable_burst_terminate\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 308 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039764 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_DQS_TRACKING cfg_enable_dqs_tracking alt_mem_ddrx_controller_st_top.v(203) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(203): object \"CFG_ENABLE_DQS_TRACKING\" differs only in case from object \"cfg_enable_dqs_tracking\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 203 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039764 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_OUTPUT_REGD cfg_output_regd alt_mem_ddrx_controller_st_top.v(303) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(303): object \"CFG_OUTPUT_REGD\" differs only in case from object \"cfg_output_regd\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 303 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039764 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_NO_DM cfg_enable_no_dm alt_mem_ddrx_controller_st_top.v(199) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(199): object \"CFG_ENABLE_NO_DM\" differs only in case from object \"cfg_enable_no_dm\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 199 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039764 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_ECC_CODE_OVERWRITES cfg_enable_ecc_code_overwrites alt_mem_ddrx_controller_st_top.v(274) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(274): object \"CFG_ENABLE_ECC_CODE_OVERWRITES\" differs only in case from object \"cfg_enable_ecc_code_overwrites\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 274 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039764 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CAS_WR_LAT cfg_cas_wr_lat alt_mem_ddrx_controller_st_top.v(255) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(255): object \"CFG_CAS_WR_LAT\" differs only in case from object \"cfg_cas_wr_lat\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 255 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039764 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ADD_LAT cfg_add_lat alt_mem_ddrx_controller_st_top.v(256) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(256): object \"CFG_ADD_LAT\" differs only in case from object \"cfg_add_lat\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 256 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039764 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TCL cfg_tcl alt_mem_ddrx_controller_st_top.v(257) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(257): object \"CFG_TCL\" differs only in case from object \"cfg_tcl\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 257 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039764 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRRD cfg_trrd alt_mem_ddrx_controller_st_top.v(258) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(258): object \"CFG_TRRD\" differs only in case from object \"cfg_trrd\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 258 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039764 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TFAW cfg_tfaw alt_mem_ddrx_controller_st_top.v(259) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(259): object \"CFG_TFAW\" differs only in case from object \"cfg_tfaw\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 259 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039764 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRFC cfg_trfc alt_mem_ddrx_controller_st_top.v(260) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(260): object \"CFG_TRFC\" differs only in case from object \"cfg_trfc\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 260 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039764 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TREFI cfg_trefi alt_mem_ddrx_controller_st_top.v(261) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(261): object \"CFG_TREFI\" differs only in case from object \"cfg_trefi\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 261 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039764 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRCD cfg_trcd alt_mem_ddrx_controller_st_top.v(262) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(262): object \"CFG_TRCD\" differs only in case from object \"cfg_trcd\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 262 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039764 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRP cfg_trp alt_mem_ddrx_controller_st_top.v(263) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(263): object \"CFG_TRP\" differs only in case from object \"cfg_trp\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 263 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039764 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWR cfg_twr alt_mem_ddrx_controller_st_top.v(264) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(264): object \"CFG_TWR\" differs only in case from object \"cfg_twr\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 264 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039764 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TWTR cfg_twtr alt_mem_ddrx_controller_st_top.v(265) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(265): object \"CFG_TWTR\" differs only in case from object \"cfg_twtr\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 265 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039764 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRTP cfg_trtp alt_mem_ddrx_controller_st_top.v(266) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(266): object \"CFG_TRTP\" differs only in case from object \"cfg_trtp\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 266 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039764 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRAS cfg_tras alt_mem_ddrx_controller_st_top.v(267) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(267): object \"CFG_TRAS\" differs only in case from object \"cfg_tras\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 267 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039764 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TRC cfg_trc alt_mem_ddrx_controller_st_top.v(268) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(268): object \"CFG_TRC\" differs only in case from object \"cfg_trc\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 268 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039764 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_AUTO_PD_CYCLES cfg_auto_pd_cycles alt_mem_ddrx_controller_st_top.v(269) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(269): object \"CFG_AUTO_PD_CYCLES\" differs only in case from object \"cfg_auto_pd_cycles\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 269 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039764 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_SELF_RFSH_EXIT_CYCLES cfg_self_rfsh_exit_cycles alt_mem_ddrx_controller_st_top.v(174) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(174): object \"CFG_SELF_RFSH_EXIT_CYCLES\" differs only in case from object \"cfg_self_rfsh_exit_cycles\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 174 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039764 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_PDN_EXIT_CYCLES cfg_pdn_exit_cycles alt_mem_ddrx_controller_st_top.v(175) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(175): object \"CFG_PDN_EXIT_CYCLES\" differs only in case from object \"cfg_pdn_exit_cycles\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 175 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039764 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_POWER_SAVING_EXIT_CYCLES cfg_power_saving_exit_cycles alt_mem_ddrx_controller_st_top.v(176) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(176): object \"CFG_POWER_SAVING_EXIT_CYCLES\" differs only in case from object \"cfg_power_saving_exit_cycles\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 176 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039764 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MEM_CLK_ENTRY_CYCLES cfg_mem_clk_entry_cycles alt_mem_ddrx_controller_st_top.v(177) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(177): object \"CFG_MEM_CLK_ENTRY_CYCLES\" differs only in case from object \"cfg_mem_clk_entry_cycles\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 177 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039764 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TMRD cfg_tmrd alt_mem_ddrx_controller_st_top.v(270) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(270): object \"CFG_TMRD\" differs only in case from object \"cfg_tmrd\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 270 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039764 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_COL_ADDR_WIDTH cfg_col_addr_width alt_mem_ddrx_controller_st_top.v(251) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(251): object \"CFG_COL_ADDR_WIDTH\" differs only in case from object \"cfg_col_addr_width\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 251 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039764 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ROW_ADDR_WIDTH cfg_row_addr_width alt_mem_ddrx_controller_st_top.v(252) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(252): object \"CFG_ROW_ADDR_WIDTH\" differs only in case from object \"cfg_row_addr_width\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 252 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039764 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_BANK_ADDR_WIDTH cfg_bank_addr_width alt_mem_ddrx_controller_st_top.v(253) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(253): object \"CFG_BANK_ADDR_WIDTH\" differs only in case from object \"cfg_bank_addr_width\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 253 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039764 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CS_ADDR_WIDTH cfg_cs_addr_width alt_mem_ddrx_controller_st_top.v(254) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(254): object \"CFG_CS_ADDR_WIDTH\" differs only in case from object \"cfg_cs_addr_width\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 254 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039764 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_ENABLE_INTR cfg_enable_intr alt_mem_ddrx_controller_st_top.v(184) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(184): object \"CFG_ENABLE_INTR\" differs only in case from object \"cfg_enable_intr\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 184 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039764 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MASK_SBE_INTR cfg_mask_sbe_intr alt_mem_ddrx_controller_st_top.v(185) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(185): object \"CFG_MASK_SBE_INTR\" differs only in case from object \"cfg_mask_sbe_intr\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 185 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039764 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MASK_DBE_INTR cfg_mask_dbe_intr alt_mem_ddrx_controller_st_top.v(186) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(186): object \"CFG_MASK_DBE_INTR\" differs only in case from object \"cfg_mask_dbe_intr\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 186 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039764 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CLR_INTR cfg_clr_intr alt_mem_ddrx_controller_st_top.v(188) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(188): object \"CFG_CLR_INTR\" differs only in case from object \"cfg_clr_intr\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 188 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039764 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_CAL_REQ cfg_cal_req alt_mem_ddrx_controller_st_top.v(275) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(275): object \"CFG_CAL_REQ\" differs only in case from object \"cfg_cal_req\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 275 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039764 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_RDWR cfg_extra_ctl_clk_act_to_rdwr alt_mem_ddrx_controller_st_top.v(276) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(276): object \"CFG_EXTRA_CTL_CLK_ACT_TO_RDWR\" differs only in case from object \"cfg_extra_ctl_clk_act_to_rdwr\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 276 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039764 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_PCH cfg_extra_ctl_clk_act_to_pch alt_mem_ddrx_controller_st_top.v(277) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(277): object \"CFG_EXTRA_CTL_CLK_ACT_TO_PCH\" differs only in case from object \"cfg_extra_ctl_clk_act_to_pch\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 277 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039764 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_ACT cfg_extra_ctl_clk_act_to_act alt_mem_ddrx_controller_st_top.v(278) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(278): object \"CFG_EXTRA_CTL_CLK_ACT_TO_ACT\" differs only in case from object \"cfg_extra_ctl_clk_act_to_act\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 278 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039765 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_RD cfg_extra_ctl_clk_rd_to_rd alt_mem_ddrx_controller_st_top.v(279) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(279): object \"CFG_EXTRA_CTL_CLK_RD_TO_RD\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_rd\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039765 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP cfg_extra_ctl_clk_rd_to_rd_diff_chip alt_mem_ddrx_controller_st_top.v(280) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(280): object \"CFG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_rd_diff_chip\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 280 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039765 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_WR cfg_extra_ctl_clk_rd_to_wr alt_mem_ddrx_controller_st_top.v(281) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(281): object \"CFG_EXTRA_CTL_CLK_RD_TO_WR\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_wr\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 281 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039765 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_WR_BC cfg_extra_ctl_clk_rd_to_wr_bc alt_mem_ddrx_controller_st_top.v(282) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(282): object \"CFG_EXTRA_CTL_CLK_RD_TO_WR_BC\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_wr_bc\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 282 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039765 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP cfg_extra_ctl_clk_rd_to_wr_diff_chip alt_mem_ddrx_controller_st_top.v(283) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(283): object \"CFG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_wr_diff_chip\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 283 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039765 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_TO_PCH cfg_extra_ctl_clk_rd_to_pch alt_mem_ddrx_controller_st_top.v(284) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(284): object \"CFG_EXTRA_CTL_CLK_RD_TO_PCH\" differs only in case from object \"cfg_extra_ctl_clk_rd_to_pch\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 284 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039765 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_RD_AP_TO_VALID cfg_extra_ctl_clk_rd_ap_to_valid alt_mem_ddrx_controller_st_top.v(285) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(285): object \"CFG_EXTRA_CTL_CLK_RD_AP_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_rd_ap_to_valid\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 285 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039765 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_WR cfg_extra_ctl_clk_wr_to_wr alt_mem_ddrx_controller_st_top.v(286) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(286): object \"CFG_EXTRA_CTL_CLK_WR_TO_WR\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_wr\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 286 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039765 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP cfg_extra_ctl_clk_wr_to_wr_diff_chip alt_mem_ddrx_controller_st_top.v(287) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(287): object \"CFG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_wr_diff_chip\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 287 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039765 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_RD cfg_extra_ctl_clk_wr_to_rd alt_mem_ddrx_controller_st_top.v(288) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(288): object \"CFG_EXTRA_CTL_CLK_WR_TO_RD\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_rd\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 288 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039765 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_RD_BC cfg_extra_ctl_clk_wr_to_rd_bc alt_mem_ddrx_controller_st_top.v(289) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(289): object \"CFG_EXTRA_CTL_CLK_WR_TO_RD_BC\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_rd_bc\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 289 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039765 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP cfg_extra_ctl_clk_wr_to_rd_diff_chip alt_mem_ddrx_controller_st_top.v(290) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(290): object \"CFG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_rd_diff_chip\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 290 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039765 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_TO_PCH cfg_extra_ctl_clk_wr_to_pch alt_mem_ddrx_controller_st_top.v(291) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(291): object \"CFG_EXTRA_CTL_CLK_WR_TO_PCH\" differs only in case from object \"cfg_extra_ctl_clk_wr_to_pch\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 291 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039765 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_WR_AP_TO_VALID cfg_extra_ctl_clk_wr_ap_to_valid alt_mem_ddrx_controller_st_top.v(292) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(292): object \"CFG_EXTRA_CTL_CLK_WR_AP_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_wr_ap_to_valid\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 292 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039765 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PCH_TO_VALID cfg_extra_ctl_clk_pch_to_valid alt_mem_ddrx_controller_st_top.v(293) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(293): object \"CFG_EXTRA_CTL_CLK_PCH_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_pch_to_valid\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 293 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039765 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID cfg_extra_ctl_clk_pch_all_to_valid alt_mem_ddrx_controller_st_top.v(294) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(294): object \"CFG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_pch_all_to_valid\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 294 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039765 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK cfg_extra_ctl_clk_act_to_act_diff_bank alt_mem_ddrx_controller_st_top.v(295) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(295): object \"CFG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK\" differs only in case from object \"cfg_extra_ctl_clk_act_to_act_diff_bank\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 295 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039765 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT cfg_extra_ctl_clk_four_act_to_act alt_mem_ddrx_controller_st_top.v(296) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(296): object \"CFG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT\" differs only in case from object \"cfg_extra_ctl_clk_four_act_to_act\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 296 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039765 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ARF_TO_VALID cfg_extra_ctl_clk_arf_to_valid alt_mem_ddrx_controller_st_top.v(297) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(297): object \"CFG_EXTRA_CTL_CLK_ARF_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_arf_to_valid\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 297 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039765 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PDN_TO_VALID cfg_extra_ctl_clk_pdn_to_valid alt_mem_ddrx_controller_st_top.v(298) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(298): object \"CFG_EXTRA_CTL_CLK_PDN_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_pdn_to_valid\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 298 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039765 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_SRF_TO_VALID cfg_extra_ctl_clk_srf_to_valid alt_mem_ddrx_controller_st_top.v(299) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(299): object \"CFG_EXTRA_CTL_CLK_SRF_TO_VALID\" differs only in case from object \"cfg_extra_ctl_clk_srf_to_valid\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 299 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039765 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL cfg_extra_ctl_clk_srf_to_zq_cal alt_mem_ddrx_controller_st_top.v(300) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(300): object \"CFG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL\" differs only in case from object \"cfg_extra_ctl_clk_srf_to_zq_cal\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 300 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039765 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_ARF_PERIOD cfg_extra_ctl_clk_arf_period alt_mem_ddrx_controller_st_top.v(301) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(301): object \"CFG_EXTRA_CTL_CLK_ARF_PERIOD\" differs only in case from object \"cfg_extra_ctl_clk_arf_period\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 301 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039765 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_EXTRA_CTL_CLK_PDN_PERIOD cfg_extra_ctl_clk_pdn_period alt_mem_ddrx_controller_st_top.v(302) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(302): object \"CFG_EXTRA_CTL_CLK_PDN_PERIOD\" differs only in case from object \"cfg_extra_ctl_clk_pdn_period\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 302 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039765 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_STARVE_LIMIT cfg_starve_limit alt_mem_ddrx_controller_st_top.v(156) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(156): object \"CFG_STARVE_LIMIT\" differs only in case from object \"cfg_starve_limit\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 156 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039765 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_WRITE_ODT_CHIP cfg_write_odt_chip alt_mem_ddrx_controller_st_top.v(193) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(193): object \"CFG_WRITE_ODT_CHIP\" differs only in case from object \"cfg_write_odt_chip\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 193 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039765 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_READ_ODT_CHIP cfg_read_odt_chip alt_mem_ddrx_controller_st_top.v(194) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(194): object \"CFG_READ_ODT_CHIP\" differs only in case from object \"cfg_read_odt_chip\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 194 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039765 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_INTERFACE_WIDTH cfg_interface_width alt_mem_ddrx_controller_st_top.v(151) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(151): object \"CFG_INTERFACE_WIDTH\" differs only in case from object \"cfg_interface_width\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 151 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039765 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_DEVICE_WIDTH cfg_device_width alt_mem_ddrx_controller_st_top.v(153) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(153): object \"CFG_DEVICE_WIDTH\" differs only in case from object \"cfg_device_width\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 153 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039765 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_TCCD cfg_tccd alt_mem_ddrx_controller_st_top.v(172) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(172): object \"CFG_TCCD\" differs only in case from object \"cfg_tccd\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 172 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039765 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CFG_MASK_CORR_DROPPED_INTR cfg_mask_corr_dropped_intr alt_mem_ddrx_controller_st_top.v(304) " "Verilog HDL Declaration information at alt_mem_ddrx_controller_st_top.v(304): object \"CFG_MASK_CORR_DROPPED_INTR\" differs only in case from object \"cfg_mask_corr_dropped_intr\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 304 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_ddrx_controller_st_top " "Found entity 1: alt_mem_ddrx_controller_st_top" {  } { { "testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_ddrx_controller_st_top.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_mem_if_nextgen_ddr2_controller_core " "Found entity 1: alt_mem_if_nextgen_ddr2_controller_core" {  } { { "testbench_ls/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/alt_mem_if_nextgen_ddr2_controller_core.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_dmaster.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_dmaster.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ls_ddr2_ram_dmaster " "Found entity 1: testbench_ls_ddr2_ram_dmaster" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_dmaster.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_dmaster.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_dmaster_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_dmaster_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ls_ddr2_ram_dmaster_p2b_adapter " "Found entity 1: testbench_ls_ddr2_ram_dmaster_p2b_adapter" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_dmaster_p2b_adapter.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_dmaster_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_dmaster_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_dmaster_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ls_ddr2_ram_dmaster_b2p_adapter " "Found entity 1: testbench_ls_ddr2_ram_dmaster_b2p_adapter" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_dmaster_b2p_adapter.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_dmaster_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file testbench_ls/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "testbench_ls/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039773 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "testbench_ls/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039773 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "testbench_ls/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039773 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "testbench_ls/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039773 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "testbench_ls/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039773 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "testbench_ls/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039773 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "testbench_ls/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "testbench_ls/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "testbench_ls/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_dmaster_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_dmaster_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ls_ddr2_ram_dmaster_timing_adt " "Found entity 1: testbench_ls_ddr2_ram_dmaster_timing_adt" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_dmaster_timing_adt.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_dmaster_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "testbench_ls/synthesis/submodules/altera_avalon_st_jtag_interface.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file testbench_ls/synthesis/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "testbench_ls/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039778 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "testbench_ls/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039778 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "testbench_ls/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "testbench_ls/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "testbench_ls/synthesis/submodules/altera_jtag_streaming.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "testbench_ls/synthesis/submodules/altera_avalon_st_idle_remover.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "testbench_ls/synthesis/submodules/altera_avalon_st_idle_inserter.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "testbench_ls/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ls_ddr2_ram_s0 " "Found entity 1: testbench_ls_ddr2_ram_s0" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ls_ddr2_ram_s0_mm_interconnect_0_cmd_demux_002 " "Found entity 1: testbench_ls_ddr2_ram_s0_mm_interconnect_0_cmd_demux_002" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_cmd_demux_002.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/sequencer_scc_acv_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/sequencer_scc_acv_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_acv_wrapper " "Found entity 1: sequencer_scc_acv_wrapper" {  } { { "testbench_ls/synthesis/submodules/sequencer_scc_acv_wrapper.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/sequencer_scc_acv_wrapper.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/rw_manager_datamux.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/rw_manager_datamux.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_datamux " "Found entity 1: rw_manager_datamux" {  } { { "testbench_ls/synthesis/submodules/rw_manager_datamux.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/rw_manager_datamux.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/sequencer_scc_sv_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/sequencer_scc_sv_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_sv_wrapper " "Found entity 1: sequencer_scc_sv_wrapper" {  } { { "testbench_ls/synthesis/submodules/sequencer_scc_sv_wrapper.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/sequencer_scc_sv_wrapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/rw_manager_read_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/rw_manager_read_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_read_datapath " "Found entity 1: rw_manager_read_datapath" {  } { { "testbench_ls/synthesis/submodules/rw_manager_read_datapath.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/rw_manager_read_datapath.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ls_ddr2_ram_s0_mm_interconnect_0_cmd_demux_001 " "Found entity 1: testbench_ls_ddr2_ram_s0_mm_interconnect_0_cmd_demux_001" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ls_ddr2_ram_s0_mm_interconnect_0_rsp_mux_002 " "Found entity 1: testbench_ls_ddr2_ram_s0_mm_interconnect_0_rsp_mux_002" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_rsp_mux_002.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/sequencer_data_mgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/sequencer_data_mgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_data_mgr " "Found entity 1: sequencer_data_mgr" {  } { { "testbench_ls/synthesis/submodules/sequencer_data_mgr.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/sequencer_data_mgr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_ac_ROM_no_ifdef_params " "Found entity 1: rw_manager_ac_ROM_no_ifdef_params" {  } { { "testbench_ls/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/rw_manager_ac_ROM_no_ifdef_params.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/rw_manager_bitcheck.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/rw_manager_bitcheck.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_bitcheck " "Found entity 1: rw_manager_bitcheck" {  } { { "testbench_ls/synthesis/submodules/rw_manager_bitcheck.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/rw_manager_bitcheck.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/rw_manager_di_buffer_wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/rw_manager_di_buffer_wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_di_buffer_wrap " "Found entity 1: rw_manager_di_buffer_wrap" {  } { { "testbench_ls/synthesis/submodules/rw_manager_di_buffer_wrap.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/rw_manager_di_buffer_wrap.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ls_ddr2_ram_s0_mm_interconnect_0 " "Found entity 1: testbench_ls_ddr2_ram_s0_mm_interconnect_0" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ls_ddr2_ram_s0_mm_interconnect_0_rsp_demux_003 " "Found entity 1: testbench_ls_ddr2_ram_s0_mm_interconnect_0_rsp_demux_003" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_rsp_demux_003.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039798 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_003.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039799 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_003.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_003_default_decode " "Found entity 1: testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_003_default_decode" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_003.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039800 ""} { "Info" "ISGN_ENTITY_NAME" "2 testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_003 " "Found entity 2: testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_003" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_003.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/sequencer_scc_mgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/sequencer_scc_mgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_mgr " "Found entity 1: sequencer_scc_mgr" {  } { { "testbench_ls/synthesis/submodules/sequencer_scc_mgr.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/sequencer_scc_mgr.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039802 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_002.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039802 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_002.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_002_default_decode " "Found entity 1: testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_002_default_decode" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_002.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039803 ""} { "Info" "ISGN_ENTITY_NAME" "2 testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_002 " "Found entity 2: testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_002" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_002.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/altera_avalon_mm_bridge.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/altera_avalon_mm_bridge.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_mm_bridge " "Found entity 1: altera_avalon_mm_bridge" {  } { { "testbench_ls/synthesis/submodules/altera_avalon_mm_bridge.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/altera_avalon_mm_bridge.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ls_ddr2_ram_s0_irq_mapper " "Found entity 1: testbench_ls_ddr2_ram_s0_irq_mapper" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_irq_mapper.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/rw_manager_lfsr36.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/rw_manager_lfsr36.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_lfsr36 " "Found entity 1: rw_manager_lfsr36" {  } { { "testbench_ls/synthesis/submodules/rw_manager_lfsr36.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/rw_manager_lfsr36.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039805 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel testbench_ls_ddr2_ram_s0_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at testbench_ls_ddr2_ram_s0_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_router.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039806 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel testbench_ls_ddr2_ram_s0_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at testbench_ls_ddr2_ram_s0_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_router.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_default_decode " "Found entity 1: testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_default_decode" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_router.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039807 ""} { "Info" "ISGN_ENTITY_NAME" "2 testbench_ls_ddr2_ram_s0_mm_interconnect_0_router " "Found entity 2: testbench_ls_ddr2_ram_s0_mm_interconnect_0_router" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_router.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/rw_manager_inst_ROM_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/rw_manager_inst_ROM_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_inst_ROM_reg " "Found entity 1: rw_manager_inst_ROM_reg" {  } { { "testbench_ls/synthesis/submodules/rw_manager_inst_ROM_reg.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/rw_manager_inst_ROM_reg.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ls_ddr2_ram_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: testbench_ls_ddr2_ram_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/sequencer_scc_reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/sequencer_scc_reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_reg_file " "Found entity 1: sequencer_scc_reg_file" {  } { { "testbench_ls/synthesis/submodules/sequencer_scc_reg_file.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/sequencer_scc_reg_file.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/rw_manager_di_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/rw_manager_di_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_di_buffer " "Found entity 1: rw_manager_di_buffer" {  } { { "testbench_ls/synthesis/submodules/rw_manager_di_buffer.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/rw_manager_di_buffer.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ls_ddr2_ram_s0_mm_interconnect_0_rsp_mux " "Found entity 1: testbench_ls_ddr2_ram_s0_mm_interconnect_0_rsp_mux" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/rw_manager_ram_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/rw_manager_ram_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_ram_csr " "Found entity 1: rw_manager_ram_csr" {  } { { "testbench_ls/synthesis/submodules/rw_manager_ram_csr.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/rw_manager_ram_csr.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/sequencer_scc_sv_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/sequencer_scc_sv_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_sv_phase_decode " "Found entity 1: sequencer_scc_sv_phase_decode" {  } { { "testbench_ls/synthesis/submodules/sequencer_scc_sv_phase_decode.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/sequencer_scc_sv_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039813 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_001.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039813 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_001.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_001_default_decode " "Found entity 1: testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_001_default_decode" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_001.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039814 ""} { "Info" "ISGN_ENTITY_NAME" "2 testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_001 " "Found entity 2: testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_001" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_001.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039814 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_008.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039814 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_008.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_008_default_decode " "Found entity 1: testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_008_default_decode" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_008.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039815 ""} { "Info" "ISGN_ENTITY_NAME" "2 testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_008 " "Found entity 2: testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_008" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_008.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ls_ddr2_ram_s0_mm_interconnect_0_cmd_mux_003 " "Found entity 1: testbench_ls_ddr2_ram_s0_mm_interconnect_0_cmd_mux_003" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_cmd_mux_003.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039816 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sequencer_phy_mgr.sv(398) " "Verilog HDL information at sequencer_phy_mgr.sv(398): always construct contains both blocking and non-blocking assignments" {  } { { "testbench_ls/synthesis/submodules/sequencer_phy_mgr.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/sequencer_phy_mgr.sv" 398 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1592400039817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/sequencer_phy_mgr.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/sequencer_phy_mgr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_phy_mgr " "Found entity 1: sequencer_phy_mgr" {  } { { "testbench_ls/synthesis/submodules/sequencer_phy_mgr.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/sequencer_phy_mgr.sv" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/rw_manager_lfsr12.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/rw_manager_lfsr12.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_lfsr12 " "Found entity 1: rw_manager_lfsr12" {  } { { "testbench_ls/synthesis/submodules/rw_manager_lfsr12.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/rw_manager_lfsr12.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/rw_manager_generic.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/rw_manager_generic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_generic " "Found entity 1: rw_manager_generic" {  } { { "testbench_ls/synthesis/submodules/rw_manager_generic.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/rw_manager_generic.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/rw_manager_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/rw_manager_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_ram " "Found entity 1: rw_manager_ram" {  } { { "testbench_ls/synthesis/submodules/rw_manager_ram.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/rw_manager_ram.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/rw_manager_ddr2.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/rw_manager_ddr2.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_ddr2 " "Found entity 1: rw_manager_ddr2" {  } { { "testbench_ls/synthesis/submodules/rw_manager_ddr2.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/rw_manager_ddr2.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/rw_manager_write_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/rw_manager_write_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_write_decoder " "Found entity 1: rw_manager_write_decoder" {  } { { "testbench_ls/synthesis/submodules/rw_manager_write_decoder.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/rw_manager_write_decoder.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ls_ddr2_ram_s0_mm_interconnect_0_avalon_st_adapter " "Found entity 1: testbench_ls_ddr2_ram_s0_mm_interconnect_0_avalon_st_adapter" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/sequencer_scc_siii_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/sequencer_scc_siii_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_siii_wrapper " "Found entity 1: sequencer_scc_siii_wrapper" {  } { { "testbench_ls/synthesis/submodules/sequencer_scc_siii_wrapper.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/sequencer_scc_siii_wrapper.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039824 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_006.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039825 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_006.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_006_default_decode " "Found entity 1: testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_006_default_decode" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_006.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039826 ""} { "Info" "ISGN_ENTITY_NAME" "2 testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_006 " "Found entity 2: testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_006" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_006.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/sequencer_scc_siii_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/sequencer_scc_siii_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_siii_phase_decode " "Found entity 1: sequencer_scc_siii_phase_decode" {  } { { "testbench_ls/synthesis/submodules/sequencer_scc_siii_phase_decode.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/sequencer_scc_siii_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_inst_ROM_no_ifdef_params " "Found entity 1: rw_manager_inst_ROM_no_ifdef_params" {  } { { "testbench_ls/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/rw_manager_inst_ROM_no_ifdef_params.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench " "Found entity 1: altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench" {  } { { "testbench_ls/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_test_bench.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/rw_manager_data_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/rw_manager_data_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_data_decoder " "Found entity 1: rw_manager_data_decoder" {  } { { "testbench_ls/synthesis/submodules/rw_manager_data_decoder.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/rw_manager_data_decoder.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v 3 3 " "Found 3 design units, including 3 entities, in source file testbench_ls/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module " "Found entity 1: altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_a_module" {  } { { "testbench_ls/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039834 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_b_module " "Found entity 2: altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst_register_bank_b_module" {  } { { "testbench_ls/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039834 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst " "Found entity 3: altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst" {  } { { "testbench_ls/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/altera_mem_if_sequencer_cpu_no_ifdef_params_synth_cpu_inst.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ls_ddr2_ram_s0_mm_interconnect_0_cmd_mux " "Found entity 1: testbench_ls_ddr2_ram_s0_mm_interconnect_0_cmd_mux" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/altera_mem_if_sequencer_rst.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/altera_mem_if_sequencer_rst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_rst " "Found entity 1: altera_mem_if_sequencer_rst" {  } { { "testbench_ls/synthesis/submodules/altera_mem_if_sequencer_rst.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/altera_mem_if_sequencer_rst.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039836 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_rsp_demux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_rsp_demux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ls_ddr2_ram_s0_mm_interconnect_0_rsp_demux_005 " "Found entity 1: testbench_ls_ddr2_ram_s0_mm_interconnect_0_rsp_demux_005" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_rsp_demux_005.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_rsp_demux_005.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_sequencer_mem_no_ifdef_params " "Found entity 1: altera_mem_if_sequencer_mem_no_ifdef_params" {  } { { "testbench_ls/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/altera_mem_if_sequencer_mem_no_ifdef_params.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/rw_manager_pattern_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/rw_manager_pattern_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_pattern_fifo " "Found entity 1: rw_manager_pattern_fifo" {  } { { "testbench_ls/synthesis/submodules/rw_manager_pattern_fifo.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/rw_manager_pattern_fifo.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/sequencer_reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/sequencer_reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_reg_file " "Found entity 1: sequencer_reg_file" {  } { { "testbench_ls/synthesis/submodules/sequencer_reg_file.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/sequencer_reg_file.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/rw_manager_ac_ROM_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/rw_manager_ac_ROM_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_ac_ROM_reg " "Found entity 1: rw_manager_ac_ROM_reg" {  } { { "testbench_ls/synthesis/submodules/rw_manager_ac_ROM_reg.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/rw_manager_ac_ROM_reg.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/rw_manager_data_broadcast.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/rw_manager_data_broadcast.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_data_broadcast " "Found entity 1: rw_manager_data_broadcast" {  } { { "testbench_ls/synthesis/submodules/rw_manager_data_broadcast.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/rw_manager_data_broadcast.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/sequencer_scc_acv_phase_decode.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/sequencer_scc_acv_phase_decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 sequencer_scc_acv_phase_decode " "Found entity 1: sequencer_scc_acv_phase_decode" {  } { { "testbench_ls/synthesis/submodules/sequencer_scc_acv_phase_decode.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/sequencer_scc_acv_phase_decode.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_cmd_mux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_cmd_mux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ls_ddr2_ram_s0_mm_interconnect_0_cmd_mux_005 " "Found entity 1: testbench_ls_ddr2_ram_s0_mm_interconnect_0_cmd_mux_005" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_cmd_mux_005.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_cmd_mux_005.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ls_ddr2_ram_s0_mm_interconnect_0_rsp_mux_001 " "Found entity 1: testbench_ls_ddr2_ram_s0_mm_interconnect_0_rsp_mux_001" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/rw_manager_jumplogic.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/rw_manager_jumplogic.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_jumplogic " "Found entity 1: rw_manager_jumplogic" {  } { { "testbench_ls/synthesis/submodules/rw_manager_jumplogic.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/rw_manager_jumplogic.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039844 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RATE rate rw_manager_core.sv(76) " "Verilog HDL Declaration information at rw_manager_core.sv(76): object \"RATE\" differs only in case from object \"rate\" in the same scope" {  } { { "testbench_ls/synthesis/submodules/rw_manager_core.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/rw_manager_core.sv" 76 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1592400039846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/rw_manager_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/rw_manager_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_core " "Found entity 1: rw_manager_core" {  } { { "testbench_ls/synthesis/submodules/rw_manager_core.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/rw_manager_core.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/rw_manager_lfsr72.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/rw_manager_lfsr72.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_lfsr72 " "Found entity 1: rw_manager_lfsr72" {  } { { "testbench_ls/synthesis/submodules/rw_manager_lfsr72.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/rw_manager_lfsr72.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ls_ddr2_ram_s0_mm_interconnect_0_cmd_demux " "Found entity 1: testbench_ls_ddr2_ram_s0_mm_interconnect_0_cmd_demux" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_s0_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039848 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/rw_manager_dm_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/rw_manager_dm_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 rw_manager_dm_decoder " "Found entity 1: rw_manager_dm_decoder" {  } { { "testbench_ls/synthesis/submodules/rw_manager_dm_decoder.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/rw_manager_dm_decoder.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/afi_mux_ddrx.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/afi_mux_ddrx.v" { { "Info" "ISGN_ENTITY_NAME" "1 afi_mux_ddrx " "Found entity 1: afi_mux_ddrx" {  } { { "testbench_ls/synthesis/submodules/afi_mux_ddrx.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/afi_mux_ddrx.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ls_ddr2_ram_p0_clock_pair_generator " "Found entity 1: testbench_ls_ddr2_ram_p0_clock_pair_generator" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_p0_clock_pair_generator.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_p0_read_valid_selector.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_p0_read_valid_selector.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ls_ddr2_ram_p0_read_valid_selector " "Found entity 1: testbench_ls_ddr2_ram_p0_read_valid_selector" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_p0_read_valid_selector.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_p0_read_valid_selector.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_p0_addr_cmd_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_p0_addr_cmd_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ls_ddr2_ram_p0_addr_cmd_datapath " "Found entity 1: testbench_ls_ddr2_ram_p0_addr_cmd_datapath" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_p0_addr_cmd_datapath.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_p0_addr_cmd_datapath.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ls_ddr2_ram_p0_reset " "Found entity 1: testbench_ls_ddr2_ram_p0_reset" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_p0_reset.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ls_ddr2_ram_p0_acv_ldc " "Found entity 1: testbench_ls_ddr2_ram_p0_acv_ldc" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_p0_acv_ldc.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_p0_memphy.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_p0_memphy.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ls_ddr2_ram_p0_memphy " "Found entity 1: testbench_ls_ddr2_ram_p0_memphy" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_p0_memphy.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_p0_memphy.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ls_ddr2_ram_p0_reset_sync " "Found entity 1: testbench_ls_ddr2_ram_p0_reset_sync" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_p0_reset_sync.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_p0_new_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_p0_new_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ls_ddr2_ram_p0_new_io_pads " "Found entity 1: testbench_ls_ddr2_ram_p0_new_io_pads" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_p0_new_io_pads.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_p0_new_io_pads.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_p0_fr_cycle_shifter.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_p0_fr_cycle_shifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ls_ddr2_ram_p0_fr_cycle_shifter " "Found entity 1: testbench_ls_ddr2_ram_p0_fr_cycle_shifter" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_p0_fr_cycle_shifter.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_p0_fr_cycle_shifter.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_p0_fr_cycle_extender.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_p0_fr_cycle_extender.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ls_ddr2_ram_p0_fr_cycle_extender " "Found entity 1: testbench_ls_ddr2_ram_p0_fr_cycle_extender" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_p0_fr_cycle_extender.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_p0_fr_cycle_extender.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_p0_read_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_p0_read_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ls_ddr2_ram_p0_read_datapath " "Found entity 1: testbench_ls_ddr2_ram_p0_read_datapath" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_p0_read_datapath.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_p0_read_datapath.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_p0_write_datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_p0_write_datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ls_ddr2_ram_p0_write_datapath " "Found entity 1: testbench_ls_ddr2_ram_p0_write_datapath" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_p0_write_datapath.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_p0_write_datapath.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_p0_simple_ddio_out.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_p0_simple_ddio_out.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ls_ddr2_ram_p0_simple_ddio_out " "Found entity 1: testbench_ls_ddr2_ram_p0_simple_ddio_out" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_p0_simple_ddio_out.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_p0_simple_ddio_out.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ls_ddr2_ram_p0_phy_csr " "Found entity 1: testbench_ls_ddr2_ram_p0_phy_csr" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_p0_phy_csr.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ls_ddr2_ram_p0_iss_probe " "Found entity 1: testbench_ls_ddr2_ram_p0_iss_probe" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_p0_iss_probe.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_p0_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_p0_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ls_ddr2_ram_p0_addr_cmd_pads " "Found entity 1: testbench_ls_ddr2_ram_p0_addr_cmd_pads" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_p0_addr_cmd_pads.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_p0_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_p0_flop_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_p0_flop_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ls_ddr2_ram_p0_flop_mem " "Found entity 1: testbench_ls_ddr2_ram_p0_flop_mem" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_p0_flop_mem.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_p0_flop_mem.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ls_ddr2_ram_p0 " "Found entity 1: testbench_ls_ddr2_ram_p0" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_p0.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ls_ddr2_ram_p0_altdqdqs " "Found entity 1: testbench_ls_ddr2_ram_p0_altdqdqs" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_p0_altdqdqs.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/altdq_dqs2_ddio_3reg_stratixiv.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/altdq_dqs2_ddio_3reg_stratixiv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_ddio_3reg_stratixiv " "Found entity 1: altdq_dqs2_ddio_3reg_stratixiv" {  } { { "testbench_ls/synthesis/submodules/altdq_dqs2_ddio_3reg_stratixiv.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/altdq_dqs2_ddio_3reg_stratixiv.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_pll0.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_pll0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ls_ddr2_ram_pll0 " "Found entity 1: testbench_ls_ddr2_ram_pll0" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_pll0.sv" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_pll0.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_ls/synthesis/submodules/testbench_ls_ctrl_sig.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_ls/synthesis/submodules/testbench_ls_ctrl_sig.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench_ls_ctrl_sig " "Found entity 1: testbench_ls_ctrl_sig" {  } { { "testbench_ls/synthesis/submodules/testbench_ls_ctrl_sig.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/testbench_ls/synthesis/submodules/testbench_ls_ctrl_sig.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039903 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "TestBench_LS.v(538) " "Verilog HDL information at TestBench_LS.v(538): always construct contains both blocking and non-blocking assignments" {  } { { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 538 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1592400039903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TestBench_LS.v 1 1 " "Found 1 design units, including 1 entities, in source file TestBench_LS.v" { { "Info" "ISGN_ENTITY_NAME" "1 TestBench_LS " "Found entity 1: TestBench_LS" {  } { { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "primitiveFIFO.v 1 1 " "Found 1 design units, including 1 entities, in source file primitiveFIFO.v" { { "Info" "ISGN_ENTITY_NAME" "1 primitiveFIFO " "Found entity 1: primitiveFIFO" {  } { { "primitiveFIFO.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/primitiveFIFO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll40MHz.v 1 1 " "Found 1 design units, including 1 entities, in source file pll40MHz.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll40MHz " "Found entity 1: pll40MHz" {  } { { "pll40MHz.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/pll40MHz.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll125MHz.v 1 1 " "Found 1 design units, including 1 entities, in source file pll125MHz.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll125MHz " "Found entity 1: pll125MHz" {  } { { "pll125MHz.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/pll125MHz.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethlink/mac/dpram1.vhd 3 1 " "Found 3 design units, including 1 entities, in source file ethlink/mac/dpram1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_dpram1 " "Found design unit 1: component_dpram1" {  } { { "ethlink/mac/dpram1.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/dpram1.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039909 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dpram1-rtl " "Found design unit 2: dpram1-rtl" {  } { { "ethlink/mac/dpram1.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/dpram1.vhd" 137 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039909 ""} { "Info" "ISGN_ENTITY_NAME" "1 dpram1 " "Found entity 1: dpram1" {  } { { "ethlink/mac/dpram1.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/dpram1.vhd" 121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethlink/mac/altdpram1_64_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ethlink/mac/altdpram1_64_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altdpram1_64_8-SYN " "Found design unit 1: altdpram1_64_8-SYN" {  } { { "ethlink/mac/altdpram1_64_8.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/altdpram1_64_8.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039910 ""} { "Info" "ISGN_ENTITY_NAME" "1 altdpram1_64_8 " "Found entity 1: altdpram1_64_8" {  } { { "ethlink/mac/altdpram1_64_8.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/altdpram1_64_8.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethlink/mac/dpram2.vhd 3 1 " "Found 3 design units, including 1 entities, in source file ethlink/mac/dpram2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_dpram2 " "Found design unit 1: component_dpram2" {  } { { "ethlink/mac/dpram2.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/dpram2.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039910 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dpram2-rtl " "Found design unit 2: dpram2-rtl" {  } { { "ethlink/mac/dpram2.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/dpram2.vhd" 136 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039910 ""} { "Info" "ISGN_ENTITY_NAME" "1 dpram2 " "Found entity 1: dpram2" {  } { { "ethlink/mac/dpram2.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/dpram2.vhd" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethlink/mac/altdpram2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ethlink/mac/altdpram2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altdpram2-SYN " "Found design unit 1: altdpram2-SYN" {  } { { "ethlink/mac/altdpram2.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/altdpram2.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039911 ""} { "Info" "ISGN_ENTITY_NAME" "1 altdpram2 " "Found entity 1: altdpram2" {  } { { "ethlink/mac/altdpram2.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/altdpram2.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethlink/mac/rxport1.vhd 3 1 " "Found 3 design units, including 1 entities, in source file ethlink/mac/rxport1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_rxport1 " "Found design unit 1: component_rxport1" {  } { { "ethlink/mac/rxport1.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/rxport1.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039912 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 rxport1-rtl " "Found design unit 2: rxport1-rtl" {  } { { "ethlink/mac/rxport1.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/rxport1.vhd" 335 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039912 ""} { "Info" "ISGN_ENTITY_NAME" "1 rxport1 " "Found entity 1: rxport1" {  } { { "ethlink/mac/rxport1.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/rxport1.vhd" 317 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethlink/mac/syncrst1.vhd 3 1 " "Found 3 design units, including 1 entities, in source file ethlink/mac/syncrst1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_syncrst1 " "Found design unit 1: component_syncrst1" {  } { { "ethlink/mac/syncrst1.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/syncrst1.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039913 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 syncrst1-rtl " "Found design unit 2: syncrst1-rtl" {  } { { "ethlink/mac/syncrst1.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/syncrst1.vhd" 130 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039913 ""} { "Info" "ISGN_ENTITY_NAME" "1 syncrst1 " "Found entity 1: syncrst1" {  } { { "ethlink/mac/syncrst1.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/syncrst1.vhd" 112 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethlink/mac/scfiforeg1.vhd 3 1 " "Found 3 design units, including 1 entities, in source file ethlink/mac/scfiforeg1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_scfiforeg1 " "Found design unit 1: component_scfiforeg1" {  } { { "ethlink/mac/scfiforeg1.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/scfiforeg1.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039914 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 scfiforeg1-rtl " "Found design unit 2: scfiforeg1-rtl" {  } { { "ethlink/mac/scfiforeg1.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/scfiforeg1.vhd" 150 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039914 ""} { "Info" "ISGN_ENTITY_NAME" "1 scfiforeg1 " "Found entity 1: scfiforeg1" {  } { { "ethlink/mac/scfiforeg1.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/scfiforeg1.vhd" 132 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethlink/mac/regfile1.vhd 3 1 " "Found 3 design units, including 1 entities, in source file ethlink/mac/regfile1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_regfile1 " "Found design unit 1: component_regfile1" {  } { { "ethlink/mac/regfile1.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/regfile1.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039915 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 regfile1-rtl " "Found design unit 2: regfile1-rtl" {  } { { "ethlink/mac/regfile1.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/regfile1.vhd" 166 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039915 ""} { "Info" "ISGN_ENTITY_NAME" "1 regfile1 " "Found entity 1: regfile1" {  } { { "ethlink/mac/regfile1.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/regfile1.vhd" 148 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethlink/mac/sgmii/sgmii1.vhd 3 1 " "Found 3 design units, including 1 entities, in source file ethlink/mac/sgmii/sgmii1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_sgmii1 " "Found design unit 1: component_sgmii1" {  } { { "ethlink/mac/sgmii/sgmii1.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/sgmii/sgmii1.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039915 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 sgmii1-rtl " "Found design unit 2: sgmii1-rtl" {  } { { "ethlink/mac/sgmii/sgmii1.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/sgmii/sgmii1.vhd" 145 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039915 ""} { "Info" "ISGN_ENTITY_NAME" "1 sgmii1 " "Found entity 1: sgmii1" {  } { { "ethlink/mac/sgmii/sgmii1.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/sgmii/sgmii1.vhd" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethlink/mac/sgmii/alttse1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ethlink/mac/sgmii/alttse1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alttse1-SYN " "Found design unit 1: alttse1-SYN" {  } { { "ethlink/mac/sgmii/alttse1.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/sgmii/alttse1.vhd" 65 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039916 ""} { "Info" "ISGN_ENTITY_NAME" "1 alttse1 " "Found entity 1: alttse1" {  } { { "ethlink/mac/sgmii/alttse1.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/sgmii/alttse1.vhd" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethlink/mac/framegen.vhd 3 1 " "Found 3 design units, including 1 entities, in source file ethlink/mac/framegen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_framegen " "Found design unit 1: component_framegen" {  } { { "ethlink/mac/framegen.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/framegen.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039917 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 framegen-rtl " "Found design unit 2: framegen-rtl" {  } { { "ethlink/mac/framegen.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/framegen.vhd" 214 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039917 ""} { "Info" "ISGN_ENTITY_NAME" "1 framegen " "Found entity 1: framegen" {  } { { "ethlink/mac/framegen.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/framegen.vhd" 196 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethlink/mac/cmdctrl.vhd 3 1 " "Found 3 design units, including 1 entities, in source file ethlink/mac/cmdctrl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 component_cmdctrl " "Found design unit 1: component_cmdctrl" {  } { { "ethlink/mac/cmdctrl.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/cmdctrl.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039920 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 cmdctrl-rtl " "Found design unit 2: cmdctrl-rtl" {  } { { "ethlink/mac/cmdctrl.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/cmdctrl.vhd" 407 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039920 ""} { "Info" "ISGN_ENTITY_NAME" "1 cmdctrl " "Found entity 1: cmdctrl" {  } { { "ethlink/mac/cmdctrl.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/mac/cmdctrl.vhd" 389 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FifoToRAM.v 1 1 " "Found 1 design units, including 1 entities, in source file FifoToRAM.v" { { "Info" "ISGN_ENTITY_NAME" "1 FifoToRAM " "Found entity 1: FifoToRAM" {  } { { "FifoToRAM.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/FifoToRAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ethlink/altbufferfifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ethlink/altbufferfifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 altbufferfifo-SYN " "Found design unit 1: altbufferfifo-SYN" {  } { { "ethlink/altbufferfifo.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/altbufferfifo.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039922 ""} { "Info" "ISGN_ENTITY_NAME" "1 altbufferfifo " "Found entity 1: altbufferfifo" {  } { { "ethlink/altbufferfifo.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/altbufferfifo.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1592400039922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400039922 ""}
{ "Error" "EVRFX_VHDL_NO_UNIQUE_OPER_DEFN_MATCH" "0 \"=\" ethlink.vhd(1045) " "VHDL error at ethlink.vhd(1045): can't determine definition of operator \"\"=\"\" -- found 0 possible definitions" {  } { { "ethlink/ethlink.vhd" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/ethlink/ethlink.vhd" 1045 0 0 } }  } 0 10327 "VHDL error at %3!s!: can't determine definition of operator \"%2!s!\" -- found %1!d! possible definitions" 0 0 "Analysis & Synthesis" 0 -1 1592400039927 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rstn TestBench_LS.v(300) " "Verilog HDL Implicit Net warning at TestBench_LS.v(300): created implicit net for \"rstn\"" {  } { { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 300 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592400039927 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_200 TestBench_LS.v(301) " "Verilog HDL Implicit Net warning at TestBench_LS.v(301): created implicit net for \"clk_200\"" {  } { { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 301 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592400039927 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ToRamWR TestBench_LS.v(393) " "Verilog HDL Implicit Net warning at TestBench_LS.v(393): created implicit net for \"ToRamWR\"" {  } { { "TestBench_LS.v" "" { Text "/home/na62torino/Data/TestBench_CLONE_RECOVERED/TestBench_LS.v" 393 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1592400039927 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/na62torino/Data/TestBench_CLONE_RECOVERED/output_files/TestBench_LS.map.smsg " "Generated suppressed messages file /home/na62torino/Data/TestBench_CLONE_RECOVERED/output_files/TestBench_LS.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400040050 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1177 " "Peak virtual memory: 1177 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1592400041856 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jun 17 15:20:41 2020 " "Processing ended: Wed Jun 17 15:20:41 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1592400041856 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1592400041856 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1592400041856 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400041856 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1592400042001 ""}
