ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccfvFZ61.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"rtc.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.MX_RTC_Init,"ax",%progbits
  16              		.align	1
  17              		.global	MX_RTC_Init
  18              		.arch armv7e-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	MX_RTC_Init:
  25              	.LFB1163:
  26              		.file 1 "Core/Src/rtc.c"
   1:Core/Src/rtc.c **** /* USER CODE BEGIN Header */
   2:Core/Src/rtc.c **** /**
   3:Core/Src/rtc.c ****   ******************************************************************************
   4:Core/Src/rtc.c ****   * @file    rtc.c
   5:Core/Src/rtc.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/rtc.c ****   *          of the RTC instances.
   7:Core/Src/rtc.c ****   ******************************************************************************
   8:Core/Src/rtc.c ****   * @attention
   9:Core/Src/rtc.c ****   *
  10:Core/Src/rtc.c ****   * Copyright (c) 2022 STMicroelectronics.
  11:Core/Src/rtc.c ****   * All rights reserved.
  12:Core/Src/rtc.c ****   *
  13:Core/Src/rtc.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/rtc.c ****   * in the root directory of this software component.
  15:Core/Src/rtc.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/rtc.c ****   *
  17:Core/Src/rtc.c ****   ******************************************************************************
  18:Core/Src/rtc.c ****   */
  19:Core/Src/rtc.c **** /* USER CODE END Header */
  20:Core/Src/rtc.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/rtc.c **** #include "rtc.h"
  22:Core/Src/rtc.c **** 
  23:Core/Src/rtc.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/rtc.c **** 
  25:Core/Src/rtc.c **** /* USER CODE END 0 */
  26:Core/Src/rtc.c **** 
  27:Core/Src/rtc.c **** RTC_HandleTypeDef hrtc;
  28:Core/Src/rtc.c **** 
  29:Core/Src/rtc.c **** /* RTC init function */
  30:Core/Src/rtc.c **** void MX_RTC_Init(void)
  31:Core/Src/rtc.c **** {
  27              		.loc 1 31 1 view -0
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccfvFZ61.s 			page 2


  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 24
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 00B5     		push	{lr}
  32              		.cfi_def_cfa_offset 4
  33              		.cfi_offset 14, -4
  34 0002 87B0     		sub	sp, sp, #28
  35              		.cfi_def_cfa_offset 32
  32:Core/Src/rtc.c **** 
  33:Core/Src/rtc.c ****   /* USER CODE BEGIN RTC_Init 0 */
  34:Core/Src/rtc.c **** 
  35:Core/Src/rtc.c ****   /* USER CODE END RTC_Init 0 */
  36:Core/Src/rtc.c **** 
  37:Core/Src/rtc.c ****   RTC_TimeTypeDef sTime = {0};
  36              		.loc 1 37 3 view .LVU1
  37              		.loc 1 37 19 is_stmt 0 view .LVU2
  38 0004 0023     		movs	r3, #0
  39 0006 0193     		str	r3, [sp, #4]
  40 0008 0293     		str	r3, [sp, #8]
  41 000a 0393     		str	r3, [sp, #12]
  42 000c 0493     		str	r3, [sp, #16]
  43 000e 0593     		str	r3, [sp, #20]
  38:Core/Src/rtc.c ****   RTC_DateTypeDef sDate = {0};
  44              		.loc 1 38 3 is_stmt 1 view .LVU3
  45              		.loc 1 38 19 is_stmt 0 view .LVU4
  46 0010 0093     		str	r3, [sp]
  39:Core/Src/rtc.c **** 
  40:Core/Src/rtc.c ****   /* USER CODE BEGIN RTC_Init 1 */
  41:Core/Src/rtc.c **** 
  42:Core/Src/rtc.c ****   /* USER CODE END RTC_Init 1 */
  43:Core/Src/rtc.c **** 
  44:Core/Src/rtc.c ****   /** Initialize RTC Only
  45:Core/Src/rtc.c ****   */
  46:Core/Src/rtc.c ****   hrtc.Instance = RTC;
  47              		.loc 1 46 3 is_stmt 1 view .LVU5
  48              		.loc 1 46 17 is_stmt 0 view .LVU6
  49 0012 2348     		ldr	r0, .L11
  50 0014 234A     		ldr	r2, .L11+4
  51 0016 0260     		str	r2, [r0]
  47:Core/Src/rtc.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
  52              		.loc 1 47 3 is_stmt 1 view .LVU7
  53              		.loc 1 47 24 is_stmt 0 view .LVU8
  54 0018 4360     		str	r3, [r0, #4]
  48:Core/Src/rtc.c ****   hrtc.Init.AsynchPrediv = 127;
  55              		.loc 1 48 3 is_stmt 1 view .LVU9
  56              		.loc 1 48 26 is_stmt 0 view .LVU10
  57 001a 7F22     		movs	r2, #127
  58 001c 8260     		str	r2, [r0, #8]
  49:Core/Src/rtc.c ****   hrtc.Init.SynchPrediv = 255;
  59              		.loc 1 49 3 is_stmt 1 view .LVU11
  60              		.loc 1 49 25 is_stmt 0 view .LVU12
  61 001e FF22     		movs	r2, #255
  62 0020 C260     		str	r2, [r0, #12]
  50:Core/Src/rtc.c ****   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
  63              		.loc 1 50 3 is_stmt 1 view .LVU13
  64              		.loc 1 50 20 is_stmt 0 view .LVU14
  65 0022 0361     		str	r3, [r0, #16]
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccfvFZ61.s 			page 3


  51:Core/Src/rtc.c ****   hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
  66              		.loc 1 51 3 is_stmt 1 view .LVU15
  67              		.loc 1 51 25 is_stmt 0 view .LVU16
  68 0024 4361     		str	r3, [r0, #20]
  52:Core/Src/rtc.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
  69              		.loc 1 52 3 is_stmt 1 view .LVU17
  70              		.loc 1 52 28 is_stmt 0 view .LVU18
  71 0026 8361     		str	r3, [r0, #24]
  53:Core/Src/rtc.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
  72              		.loc 1 53 3 is_stmt 1 view .LVU19
  73              		.loc 1 53 24 is_stmt 0 view .LVU20
  74 0028 4FF08042 		mov	r2, #1073741824
  75 002c C261     		str	r2, [r0, #28]
  54:Core/Src/rtc.c ****   hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
  76              		.loc 1 54 3 is_stmt 1 view .LVU21
  77              		.loc 1 54 26 is_stmt 0 view .LVU22
  78 002e 0362     		str	r3, [r0, #32]
  55:Core/Src/rtc.c ****   hrtc.Init.BinMode = RTC_BINARY_NONE;
  79              		.loc 1 55 3 is_stmt 1 view .LVU23
  80              		.loc 1 55 21 is_stmt 0 view .LVU24
  81 0030 4362     		str	r3, [r0, #36]
  56:Core/Src/rtc.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
  82              		.loc 1 56 3 is_stmt 1 view .LVU25
  83              		.loc 1 56 7 is_stmt 0 view .LVU26
  84 0032 FFF7FEFF 		bl	HAL_RTC_Init
  85              	.LVL0:
  86              		.loc 1 56 6 view .LVU27
  87 0036 38BB     		cbnz	r0, .L7
  88              	.L2:
  57:Core/Src/rtc.c ****   {
  58:Core/Src/rtc.c ****     Error_Handler();
  59:Core/Src/rtc.c ****   }
  60:Core/Src/rtc.c **** 
  61:Core/Src/rtc.c ****   /* USER CODE BEGIN Check_RTC_BKUP */
  62:Core/Src/rtc.c **** 
  63:Core/Src/rtc.c ****   /* USER CODE END Check_RTC_BKUP */
  64:Core/Src/rtc.c **** 
  65:Core/Src/rtc.c ****   /** Initialize RTC and set the Time and Date
  66:Core/Src/rtc.c ****   */
  67:Core/Src/rtc.c ****   sTime.Hours = 0x0;
  89              		.loc 1 67 3 is_stmt 1 view .LVU28
  90              		.loc 1 67 15 is_stmt 0 view .LVU29
  91 0038 0023     		movs	r3, #0
  92 003a 8DF80430 		strb	r3, [sp, #4]
  68:Core/Src/rtc.c ****   sTime.Minutes = 0x0;
  93              		.loc 1 68 3 is_stmt 1 view .LVU30
  94              		.loc 1 68 17 is_stmt 0 view .LVU31
  95 003e 8DF80530 		strb	r3, [sp, #5]
  69:Core/Src/rtc.c ****   sTime.Seconds = 0x0;
  96              		.loc 1 69 3 is_stmt 1 view .LVU32
  97              		.loc 1 69 17 is_stmt 0 view .LVU33
  98 0042 8DF80630 		strb	r3, [sp, #6]
  70:Core/Src/rtc.c ****   sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
  99              		.loc 1 70 3 is_stmt 1 view .LVU34
 100              		.loc 1 70 24 is_stmt 0 view .LVU35
 101 0046 0493     		str	r3, [sp, #16]
  71:Core/Src/rtc.c ****   sTime.StoreOperation = RTC_STOREOPERATION_RESET;
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccfvFZ61.s 			page 4


 102              		.loc 1 71 3 is_stmt 1 view .LVU36
 103              		.loc 1 71 24 is_stmt 0 view .LVU37
 104 0048 0593     		str	r3, [sp, #20]
  72:Core/Src/rtc.c ****   if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 105              		.loc 1 72 3 is_stmt 1 view .LVU38
 106              		.loc 1 72 7 is_stmt 0 view .LVU39
 107 004a 0122     		movs	r2, #1
 108 004c 01A9     		add	r1, sp, #4
 109 004e 1448     		ldr	r0, .L11
 110 0050 FFF7FEFF 		bl	HAL_RTC_SetTime
 111              	.LVL1:
 112              		.loc 1 72 6 view .LVU40
 113 0054 D8B9     		cbnz	r0, .L8
 114              	.L3:
  73:Core/Src/rtc.c ****   {
  74:Core/Src/rtc.c ****     Error_Handler();
  75:Core/Src/rtc.c ****   }
  76:Core/Src/rtc.c ****   sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 115              		.loc 1 76 3 is_stmt 1 view .LVU41
 116              		.loc 1 76 17 is_stmt 0 view .LVU42
 117 0056 0122     		movs	r2, #1
 118 0058 8DF80020 		strb	r2, [sp]
  77:Core/Src/rtc.c ****   sDate.Month = RTC_MONTH_JANUARY;
 119              		.loc 1 77 3 is_stmt 1 view .LVU43
 120              		.loc 1 77 15 is_stmt 0 view .LVU44
 121 005c 8DF80120 		strb	r2, [sp, #1]
  78:Core/Src/rtc.c ****   sDate.Date = 0x1;
 122              		.loc 1 78 3 is_stmt 1 view .LVU45
 123              		.loc 1 78 14 is_stmt 0 view .LVU46
 124 0060 8DF80220 		strb	r2, [sp, #2]
  79:Core/Src/rtc.c ****   sDate.Year = 0x0;
 125              		.loc 1 79 3 is_stmt 1 view .LVU47
 126              		.loc 1 79 14 is_stmt 0 view .LVU48
 127 0064 0023     		movs	r3, #0
 128 0066 8DF80330 		strb	r3, [sp, #3]
  80:Core/Src/rtc.c **** 
  81:Core/Src/rtc.c ****   if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 129              		.loc 1 81 3 is_stmt 1 view .LVU49
 130              		.loc 1 81 7 is_stmt 0 view .LVU50
 131 006a 6946     		mov	r1, sp
 132 006c 0C48     		ldr	r0, .L11
 133 006e FFF7FEFF 		bl	HAL_RTC_SetDate
 134              	.LVL2:
 135              		.loc 1 81 6 view .LVU51
 136 0072 78B9     		cbnz	r0, .L9
 137              	.L4:
  82:Core/Src/rtc.c ****   {
  83:Core/Src/rtc.c ****     Error_Handler();
  84:Core/Src/rtc.c ****   }
  85:Core/Src/rtc.c **** 
  86:Core/Src/rtc.c ****   /** Enable the WakeUp
  87:Core/Src/rtc.c ****   */
  88:Core/Src/rtc.c ****   if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, 0, RTC_WAKEUPCLOCK_RTCCLK_DIV16, 0) != HAL_OK)
 138              		.loc 1 88 3 is_stmt 1 view .LVU52
 139              		.loc 1 88 7 is_stmt 0 view .LVU53
 140 0074 0023     		movs	r3, #0
 141 0076 1A46     		mov	r2, r3
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccfvFZ61.s 			page 5


 142 0078 1946     		mov	r1, r3
 143 007a 0948     		ldr	r0, .L11
 144 007c FFF7FEFF 		bl	HAL_RTCEx_SetWakeUpTimer_IT
 145              	.LVL3:
 146              		.loc 1 88 6 view .LVU54
 147 0080 58B9     		cbnz	r0, .L10
 148              	.L1:
  89:Core/Src/rtc.c ****   {
  90:Core/Src/rtc.c ****     Error_Handler();
  91:Core/Src/rtc.c ****   }
  92:Core/Src/rtc.c ****   /* USER CODE BEGIN RTC_Init 2 */
  93:Core/Src/rtc.c **** 
  94:Core/Src/rtc.c ****   /* USER CODE END RTC_Init 2 */
  95:Core/Src/rtc.c **** 
  96:Core/Src/rtc.c **** }
 149              		.loc 1 96 1 view .LVU55
 150 0082 07B0     		add	sp, sp, #28
 151              		.cfi_remember_state
 152              		.cfi_def_cfa_offset 4
 153              		@ sp needed
 154 0084 5DF804FB 		ldr	pc, [sp], #4
 155              	.L7:
 156              		.cfi_restore_state
  58:Core/Src/rtc.c ****   }
 157              		.loc 1 58 5 is_stmt 1 view .LVU56
 158 0088 FFF7FEFF 		bl	Error_Handler
 159              	.LVL4:
 160 008c D4E7     		b	.L2
 161              	.L8:
  74:Core/Src/rtc.c ****   }
 162              		.loc 1 74 5 view .LVU57
 163 008e FFF7FEFF 		bl	Error_Handler
 164              	.LVL5:
 165 0092 E0E7     		b	.L3
 166              	.L9:
  83:Core/Src/rtc.c ****   }
 167              		.loc 1 83 5 view .LVU58
 168 0094 FFF7FEFF 		bl	Error_Handler
 169              	.LVL6:
 170 0098 ECE7     		b	.L4
 171              	.L10:
  90:Core/Src/rtc.c ****   }
 172              		.loc 1 90 5 view .LVU59
 173 009a FFF7FEFF 		bl	Error_Handler
 174              	.LVL7:
 175              		.loc 1 96 1 is_stmt 0 view .LVU60
 176 009e F0E7     		b	.L1
 177              	.L12:
 178              		.align	2
 179              	.L11:
 180 00a0 00000000 		.word	.LANCHOR0
 181 00a4 00280040 		.word	1073752064
 182              		.cfi_endproc
 183              	.LFE1163:
 185              		.section	.text.HAL_RTC_MspInit,"ax",%progbits
 186              		.align	1
 187              		.global	HAL_RTC_MspInit
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccfvFZ61.s 			page 6


 188              		.syntax unified
 189              		.thumb
 190              		.thumb_func
 191              		.fpu softvfp
 193              	HAL_RTC_MspInit:
 194              	.LVL8:
 195              	.LFB1164:
  97:Core/Src/rtc.c **** 
  98:Core/Src/rtc.c **** void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
  99:Core/Src/rtc.c **** {
 196              		.loc 1 99 1 is_stmt 1 view -0
 197              		.cfi_startproc
 198              		@ args = 0, pretend = 0, frame = 64
 199              		@ frame_needed = 0, uses_anonymous_args = 0
 200              		.loc 1 99 1 is_stmt 0 view .LVU62
 201 0000 10B5     		push	{r4, lr}
 202              		.cfi_def_cfa_offset 8
 203              		.cfi_offset 4, -8
 204              		.cfi_offset 14, -4
 205 0002 90B0     		sub	sp, sp, #64
 206              		.cfi_def_cfa_offset 72
 207 0004 0446     		mov	r4, r0
 100:Core/Src/rtc.c **** 
 101:Core/Src/rtc.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 208              		.loc 1 101 3 is_stmt 1 view .LVU63
 209              		.loc 1 101 28 is_stmt 0 view .LVU64
 210 0006 3822     		movs	r2, #56
 211 0008 0021     		movs	r1, #0
 212 000a 02A8     		add	r0, sp, #8
 213              	.LVL9:
 214              		.loc 1 101 28 view .LVU65
 215 000c FFF7FEFF 		bl	memset
 216              	.LVL10:
 102:Core/Src/rtc.c ****   if(rtcHandle->Instance==RTC)
 217              		.loc 1 102 3 is_stmt 1 view .LVU66
 218              		.loc 1 102 15 is_stmt 0 view .LVU67
 219 0010 2268     		ldr	r2, [r4]
 220              		.loc 1 102 5 view .LVU68
 221 0012 164B     		ldr	r3, .L19
 222 0014 9A42     		cmp	r2, r3
 223 0016 01D0     		beq	.L17
 224              	.L13:
 103:Core/Src/rtc.c ****   {
 104:Core/Src/rtc.c ****   /* USER CODE BEGIN RTC_MspInit 0 */
 105:Core/Src/rtc.c **** 
 106:Core/Src/rtc.c ****   /* USER CODE END RTC_MspInit 0 */
 107:Core/Src/rtc.c **** 
 108:Core/Src/rtc.c ****   /** Initializes the peripherals clocks
 109:Core/Src/rtc.c ****   */
 110:Core/Src/rtc.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 111:Core/Src/rtc.c ****     PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 112:Core/Src/rtc.c **** 
 113:Core/Src/rtc.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 114:Core/Src/rtc.c ****     {
 115:Core/Src/rtc.c ****       Error_Handler();
 116:Core/Src/rtc.c ****     }
 117:Core/Src/rtc.c **** 
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccfvFZ61.s 			page 7


 118:Core/Src/rtc.c ****     /* RTC clock enable */
 119:Core/Src/rtc.c ****     __HAL_RCC_RTC_ENABLE();
 120:Core/Src/rtc.c ****     __HAL_RCC_RTCAPB_CLK_ENABLE();
 121:Core/Src/rtc.c **** 
 122:Core/Src/rtc.c ****     /* RTC interrupt Init */
 123:Core/Src/rtc.c ****     HAL_NVIC_SetPriority(RTC_WKUP_IRQn, 0, 0);
 124:Core/Src/rtc.c ****     HAL_NVIC_EnableIRQ(RTC_WKUP_IRQn);
 125:Core/Src/rtc.c ****   /* USER CODE BEGIN RTC_MspInit 1 */
 126:Core/Src/rtc.c **** 
 127:Core/Src/rtc.c ****   /* USER CODE END RTC_MspInit 1 */
 128:Core/Src/rtc.c ****   }
 129:Core/Src/rtc.c **** }
 225              		.loc 1 129 1 view .LVU69
 226 0018 10B0     		add	sp, sp, #64
 227              		.cfi_remember_state
 228              		.cfi_def_cfa_offset 8
 229              		@ sp needed
 230 001a 10BD     		pop	{r4, pc}
 231              	.LVL11:
 232              	.L17:
 233              		.cfi_restore_state
 110:Core/Src/rtc.c ****     PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 234              		.loc 1 110 5 is_stmt 1 view .LVU70
 110:Core/Src/rtc.c ****     PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 235              		.loc 1 110 46 is_stmt 0 view .LVU71
 236 001c 4FF48033 		mov	r3, #65536
 237 0020 0293     		str	r3, [sp, #8]
 111:Core/Src/rtc.c **** 
 238              		.loc 1 111 5 is_stmt 1 view .LVU72
 111:Core/Src/rtc.c **** 
 239              		.loc 1 111 43 is_stmt 0 view .LVU73
 240 0022 4FF40073 		mov	r3, #512
 241 0026 0F93     		str	r3, [sp, #60]
 113:Core/Src/rtc.c ****     {
 242              		.loc 1 113 5 is_stmt 1 view .LVU74
 113:Core/Src/rtc.c ****     {
 243              		.loc 1 113 9 is_stmt 0 view .LVU75
 244 0028 02A8     		add	r0, sp, #8
 245 002a FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 246              	.LVL12:
 113:Core/Src/rtc.c ****     {
 247              		.loc 1 113 8 view .LVU76
 248 002e C8B9     		cbnz	r0, .L18
 249              	.L15:
 119:Core/Src/rtc.c ****     __HAL_RCC_RTCAPB_CLK_ENABLE();
 250              		.loc 1 119 5 is_stmt 1 view .LVU77
 251              	.LBB10:
 252              	.LBI10:
 253              		.file 2 "Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h"
   1:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
   2:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   ******************************************************************************
   3:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @file    stm32wlxx_ll_rcc.h
   4:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @author  MCD Application Team
   5:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief   Header file of RCC LL module.
   6:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   ******************************************************************************
   7:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @attention
   8:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccfvFZ61.s 			page 8


   9:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * Copyright (c) 2020 STMicroelectronics.
  10:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * All rights reserved.
  11:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *
  12:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * in the root directory of this software component.
  14:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *
  16:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   ******************************************************************************
  17:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
  18:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
  19:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  20:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #ifndef __STM32WLxx_LL_RCC_H
  21:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define __STM32WLxx_LL_RCC_H
  22:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
  23:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #ifdef __cplusplus
  24:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** extern "C" {
  25:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #endif
  26:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
  27:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /* Includes ------------------------------------------------------------------*/
  28:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #include "stm32wlxx.h"
  29:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
  30:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @addtogroup STM32WLxx_LL_Driver
  31:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
  32:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
  33:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
  34:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #if defined(RCC)
  35:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
  36:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL RCC
  37:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
  38:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
  39:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
  40:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /* Private types -------------------------------------------------------------*/
  41:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /* Private variables ---------------------------------------------------------*/
  42:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_Private_Variables RCC Private Variables
  43:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
  44:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
  45:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
  46:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define HSE_CONTROL_UNLOCK_KEY 0xCAFECAFEU
  47:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
  48:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
  49:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
  50:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
  51:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
  52:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /* Private constants ---------------------------------------------------------*/
  53:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /* Private macros ------------------------------------------------------------*/
  54:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #if defined(USE_FULL_LL_DRIVER)
  55:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_Private_Macros RCC Private Macros
  56:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
  57:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
  58:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
  59:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
  60:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
  61:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #endif /*USE_FULL_LL_DRIVER*/
  62:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
  63:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /* Exported types ------------------------------------------------------------*/
  64:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #if defined(USE_FULL_LL_DRIVER)
  65:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Types RCC Exported Types
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccfvFZ61.s 			page 9


  66:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
  67:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
  68:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
  69:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup LL_ES_CLOCK_FREQ Clocks Frequency Structure
  70:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
  71:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
  72:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
  73:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
  74:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  RCC Clocks Frequency Structure
  75:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
  76:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** typedef struct
  77:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
  78:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   uint32_t SYSCLK_Frequency;         /*!< SYSCLK clock frequency */
  79:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   uint32_t HCLK1_Frequency;          /*!< HCLK1 clock frequency  */
  80:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #if defined(DUAL_CORE)
  81:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   uint32_t HCLK2_Frequency;          /*!< HCLK2 clock frequency  */
  82:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #endif /* DUAL_CORE */
  83:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   uint32_t HCLK3_Frequency;          /*!< HCLK3 clock frequency  */
  84:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   uint32_t PCLK1_Frequency;          /*!< PCLK1 clock frequency  */
  85:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   uint32_t PCLK2_Frequency;          /*!< PCLK2 clock frequency  */
  86:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** } LL_RCC_ClocksTypeDef;
  87:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
  88:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
  89:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
  90:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
  91:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
  92:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
  93:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
  94:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
  95:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #endif /* USE_FULL_LL_DRIVER */
  96:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
  97:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /* Exported constants --------------------------------------------------------*/
  98:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Constants RCC Exported Constants
  99:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
 100:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 101:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 102:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_OSC_VALUES Oscillator Values adaptation
 103:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief    Defines used to adapt values of different oscillators
 104:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @note     These values could be modified in the user environment according to
 105:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *           HW set-up.
 106:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
 107:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 108:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #if !defined  (HSE_VALUE)
 109:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define HSE_VALUE    32000000U  /*!< Value of the HSE oscillator in Hz */
 110:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #endif /* HSE_VALUE */
 111:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 112:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #if !defined  (HSI_VALUE)
 113:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define HSI_VALUE    16000000U  /*!< Value of the HSI oscillator in Hz */
 114:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #endif /* HSI_VALUE */
 115:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 116:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #if !defined  (LSE_VALUE)
 117:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LSE_VALUE    32768U     /*!< Value of the LSE oscillator in Hz */
 118:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #endif /* LSE_VALUE */
 119:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 120:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #if !defined  (LSI_VALUE)
 121:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LSI_VALUE    32000U     /*!< Value of the LSI oscillator in Hz */
 122:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #endif /* LSI_VALUE */
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccfvFZ61.s 			page 10


 123:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 124:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #if !defined  (EXTERNAL_CLOCK_VALUE)
 125:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define EXTERNAL_CLOCK_VALUE    48000U /*!< Value of the I2S_CKIN external oscillator in Hz */
 126:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #endif /* EXTERNAL_CLOCK_VALUE */
 127:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 128:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 129:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
 130:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 131:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 132:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_CLEAR_FLAG Clear Flags Defines
 133:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief    Flags defines which can be used with LL_RCC_WriteReg function
 134:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
 135:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 136:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_CICR_LSIRDYC                RCC_CICR_LSIRDYC    /*!< LSI Ready Interrupt Clear */
 137:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_CICR_LSERDYC                RCC_CICR_LSERDYC     /*!< LSE Ready Interrupt Clear */
 138:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_CICR_MSIRDYC                RCC_CICR_MSIRDYC     /*!< MSI Ready Interrupt Clear */
 139:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_CICR_HSIRDYC                RCC_CICR_HSIRDYC     /*!< HSI Ready Interrupt Clear */
 140:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_CICR_HSERDYC                RCC_CICR_HSERDYC     /*!< HSE Ready Interrupt Clear */
 141:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_CICR_PLLRDYC                RCC_CICR_PLLRDYC     /*!< PLL Ready Interrupt Clear */
 142:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_CICR_LSECSSC                RCC_CICR_LSECSSC     /*!< LSE Clock Security System Inte
 143:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_CICR_CSSC                   RCC_CICR_CSSC        /*!< Clock Security System Interrup
 144:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 145:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
 146:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 147:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 148:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_GET_FLAG Get Flags Defines
 149:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief    Flags defines which can be used with LL_RCC_ReadReg function
 150:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
 151:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 152:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_CIFR_LSIRDYF                RCC_CIFR_LSIRDYF     /*!< LSI Ready Interrupt flag */
 153:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_CIFR_LSERDYF                RCC_CIFR_LSERDYF     /*!< LSE Ready Interrupt flag */
 154:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_CIFR_MSIRDYF                RCC_CIFR_MSIRDYF     /*!< MSI Ready Interrupt flag */
 155:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_CIFR_HSIRDYF                RCC_CIFR_HSIRDYF     /*!< HSI Ready Interrupt flag */
 156:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_CIFR_HSERDYF                RCC_CIFR_HSERDYF     /*!< HSE Ready Interrupt flag */
 157:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_CIFR_PLLRDYF                RCC_CIFR_PLLRDYF     /*!< PLL Ready Interrupt flag */
 158:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_CIFR_LSECSSF                RCC_CIFR_LSECSSF     /*!< LSE Clock Security System Inte
 159:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_CIFR_CSSF                   RCC_CIFR_CSSF        /*!< Clock Security System Interrup
 160:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_CSR_LPWRRSTF                RCC_CSR_LPWRRSTF     /*!< Low-Power reset flag */
 161:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_CSR_OBLRSTF                 RCC_CSR_OBLRSTF      /*!< OBL reset flag */
 162:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_CSR_PINRSTF                 RCC_CSR_PINRSTF      /*!< PIN reset flag */
 163:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_CSR_SFTRSTF                 RCC_CSR_SFTRSTF      /*!< Software Reset flag */
 164:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_CSR_IWDGRSTF                RCC_CSR_IWDGRSTF     /*!< Independent Watchdog reset fla
 165:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_CSR_WWDGRSTF                RCC_CSR_WWDGRSTF     /*!< Window watchdog reset flag */
 166:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_CSR_BORRSTF                 RCC_CSR_BORRSTF      /*!< BOR reset flag */
 167:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_CSR_RFILASTF                RCC_CSR_RFILARSTF    /*!< Radio illegal access flag */
 168:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 169:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 170:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
 171:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 172:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 173:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_IT IT Defines
 174:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief    IT defines which can be used with LL_RCC_ReadReg and  LL_RCC_WriteReg functions
 175:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
 176:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 177:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_CIER_LSIRDYIE               RCC_CIER_LSIRDYIE      /*!< LSI Ready Interrupt Enable *
 178:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_CIER_LSERDYIE               RCC_CIER_LSERDYIE      /*!< LSE Ready Interrupt Enable *
 179:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_CIER_MSIRDYIE               RCC_CIER_MSIRDYIE      /*!< MSI Ready Interrupt Enable *
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccfvFZ61.s 			page 11


 180:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_CIER_HSIRDYIE               RCC_CIER_HSIRDYIE      /*!< HSI Ready Interrupt Enable *
 181:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_CIER_HSERDYIE               RCC_CIER_HSERDYIE      /*!< HSE Ready Interrupt Enable *
 182:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_CIER_PLLRDYIE               RCC_CIER_PLLRDYIE      /*!< PLL Ready Interrupt Enable *
 183:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_CIER_LSECSSIE               RCC_CIER_LSECSSIE      /*!< LSE CSS Interrupt Enable */
 184:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 185:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
 186:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 187:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 188:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LSEDRIVE  LSE oscillator drive capability
 189:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
 190:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 191:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_LSEDRIVE_LOW                0x00000000U             /*!< Xtal mode lower driving cap
 192:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_LSEDRIVE_MEDIUMLOW          RCC_BDCR_LSEDRV_0       /*!< Xtal mode medium low drivin
 193:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_LSEDRIVE_MEDIUMHIGH         RCC_BDCR_LSEDRV_1       /*!< Xtal mode medium high drivi
 194:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_LSEDRIVE_HIGH               RCC_BDCR_LSEDRV         /*!< Xtal mode higher driving ca
 195:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 196:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
 197:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 198:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 199:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_MSIRANGE  MSI clock ranges
 200:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
 201:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 202:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_MSIRANGE_0                  RCC_CR_MSIRANGE_0  /*!< MSI = 100 KHz  */
 203:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_MSIRANGE_1                  RCC_CR_MSIRANGE_1  /*!< MSI = 200 KHz  */
 204:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_MSIRANGE_2                  RCC_CR_MSIRANGE_2  /*!< MSI = 400 KHz  */
 205:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_MSIRANGE_3                  RCC_CR_MSIRANGE_3  /*!< MSI = 800 KHz  */
 206:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_MSIRANGE_4                  RCC_CR_MSIRANGE_4  /*!< MSI = 1 MHz    */
 207:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_MSIRANGE_5                  RCC_CR_MSIRANGE_5  /*!< MSI = 2 MHz    */
 208:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_MSIRANGE_6                  RCC_CR_MSIRANGE_6  /*!< MSI = 4 MHz    */
 209:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_MSIRANGE_7                  RCC_CR_MSIRANGE_7  /*!< MSI = 8 MHz    */
 210:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_MSIRANGE_8                  RCC_CR_MSIRANGE_8  /*!< MSI = 16 MHz   */
 211:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_MSIRANGE_9                  RCC_CR_MSIRANGE_9  /*!< MSI = 24 MHz   */
 212:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_MSIRANGE_10                 RCC_CR_MSIRANGE_10 /*!< MSI = 32 MHz   */
 213:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_MSIRANGE_11                 RCC_CR_MSIRANGE_11 /*!< MSI = 48 MHz   */
 214:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 215:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
 216:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 217:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 218:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_MSISRANGE  MSI range after Standby mode
 219:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
 220:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 221:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_MSISRANGE_4                 RCC_CSR_MSISRANGE_1  /*!< MSI = 1 MHz    */
 222:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_MSISRANGE_5                 RCC_CSR_MSISRANGE_2  /*!< MSI = 2 MHz    */
 223:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_MSISRANGE_6                 RCC_CSR_MSISRANGE_4  /*!< MSI = 4 MHz    */
 224:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_MSISRANGE_7                 RCC_CSR_MSISRANGE_8  /*!< MSI = 8 MHz    */
 225:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 226:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
 227:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 228:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 229:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 230:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LSCO_CLKSOURCE  LSCO Selection
 231:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
 232:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 233:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_LSCO_CLKSOURCE_LSI          0x00000000U           /*!< LSI selection for low speed c
 234:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_LSCO_CLKSOURCE_LSE          RCC_BDCR_LSCOSEL      /*!< LSE selection for low speed c
 235:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 236:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccfvFZ61.s 			page 12


 237:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 238:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 239:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SYS_CLKSOURCE  System clock switch
 240:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
 241:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 242:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_MSI           0x00000000U    /*!< MSI selection as system clock */
 243:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_HSI           RCC_CFGR_SW_0    /*!< HSI selection as system clock */
 244:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_HSE           RCC_CFGR_SW_1    /*!< HSE selection as system clock */
 245:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_PLL           (RCC_CFGR_SW_1 | RCC_CFGR_SW_0)    /*!< PLL selection as
 246:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 247:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
 248:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 249:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 250:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SYS_CLKSOURCE_STATUS  System clock switch status
 251:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
 252:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 253:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_MSI    0x00000000U   /*!< MSI used as system clock */
 254:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_HSI    RCC_CFGR_SWS_0   /*!< HSI used as system clock */
 255:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_HSE    RCC_CFGR_SWS_1   /*!< HSE used as system clock */
 256:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_SYS_CLKSOURCE_STATUS_PLL    (RCC_CFGR_SWS_1 | RCC_CFGR_SWS_0)   /*!< PLL used as sys
 257:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 258:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
 259:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 260:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 261:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_SYSCLK_DIV  AHB prescaler
 262:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
 263:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 264:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_1                0x00000000U   /*!< SYSCLK not divided */
 265:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_2                RCC_CFGR_HPRE_3   /*!< SYSCLK divided by 2 */
 266:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_3                RCC_CFGR_HPRE_0   /*!< SYSCLK divided by 3 */
 267:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_4                (RCC_CFGR_HPRE_3 | RCC_CFGR_HPRE_0)   /*!< SYSCLK divide
 268:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_5                RCC_CFGR_HPRE_1   /*!< SYSCLK divided by 5 */
 269:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_6                (RCC_CFGR_HPRE_2 | RCC_CFGR_HPRE_0)   /*!< SYSCLK divide
 270:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_8                (RCC_CFGR_HPRE_3 | RCC_CFGR_HPRE_1)   /*!< SYSCLK divide
 271:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_10               (RCC_CFGR_HPRE_2 | RCC_CFGR_HPRE_1)  /*!< SYSCLK divided
 272:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_16               (RCC_CFGR_HPRE_3 | RCC_CFGR_HPRE_1 | RCC_CFGR_HPRE_0)  /
 273:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_32               (RCC_CFGR_HPRE_2 | RCC_CFGR_HPRE_1 | RCC_CFGR_HPRE_0)  /
 274:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_64               (RCC_CFGR_HPRE_3 | RCC_CFGR_HPRE_2)  /*!< SYSCLK divided
 275:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_128              (RCC_CFGR_HPRE_3 | RCC_CFGR_HPRE_2 | RCC_CFGR_HPRE_0) /*
 276:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_256              (RCC_CFGR_HPRE_3 | RCC_CFGR_HPRE_2 | RCC_CFGR_HPRE_1) /*
 277:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_SYSCLK_DIV_512              (RCC_CFGR_HPRE_3 | RCC_CFGR_HPRE_2 | RCC_CFGR_HPRE_1 | R
 278:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 279:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
 280:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 281:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 282:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_APB1_DIV  APB low-speed prescaler (APB1)
 283:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
 284:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 285:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_APB1_DIV_1                  0x00000000U                            /*!< HCLK1 not di
 286:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_APB1_DIV_2                  RCC_CFGR_PPRE1_2                       /*!< HCLK1 divide
 287:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_APB1_DIV_4                  (RCC_CFGR_PPRE1_2 | RCC_CFGR_PPRE1_0)  /*!< HCLK1 divide
 288:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_APB1_DIV_8                  (RCC_CFGR_PPRE1_2 | RCC_CFGR_PPRE1_1)  /*!< HCLK1 divide
 289:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_APB1_DIV_16                 (RCC_CFGR_PPRE1_2 | RCC_CFGR_PPRE1_1 | RCC_CFGR_PPRE1_0)
 290:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 291:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
 292:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 293:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccfvFZ61.s 			page 13


 294:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_APB2_DIV  APB high-speed prescaler (APB2)
 295:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
 296:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 297:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_APB2_DIV_1                  0x00000000U                            /*!< HCLK1 not di
 298:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_APB2_DIV_2                  RCC_CFGR_PPRE2_2                       /*!< HCLK1 divide
 299:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_APB2_DIV_4                  (RCC_CFGR_PPRE2_2 | RCC_CFGR_PPRE2_0)  /*!< HCLK1 divide
 300:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_APB2_DIV_8                  (RCC_CFGR_PPRE2_2 | RCC_CFGR_PPRE2_1)  /*!< HCLK1 divide
 301:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_APB2_DIV_16                 (RCC_CFGR_PPRE2_2 | RCC_CFGR_PPRE2_1 | RCC_CFGR_PPRE2_0)
 302:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 303:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
 304:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 305:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 306:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_STOP_WAKEUPCLOCK  Wakeup from Stop and CSS backup clock selection
 307:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
 308:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 309:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_STOP_WAKEUPCLOCK_MSI        0x00000000U             /*!< MSI selection after wake-up
 310:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_STOP_WAKEUPCLOCK_HSI        RCC_CFGR_STOPWUCK       /*!< HSI selection after wake-up
 311:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 312:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
 313:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 314:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 315:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_MCO1SOURCE  MCO1 SOURCE selection
 316:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
 317:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 318:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_NOCLOCK          0x00000000U                                             
 319:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_SYSCLK           RCC_CFGR_MCOSEL_0                                       
 320:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_MSI              RCC_CFGR_MCOSEL_1                                       
 321:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_HSI              (RCC_CFGR_MCOSEL_0| RCC_CFGR_MCOSEL_1)                  
 322:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_HSE              RCC_CFGR_MCOSEL_2                                       
 323:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_PLLCLK           (RCC_CFGR_MCOSEL_0|RCC_CFGR_MCOSEL_2)                   
 324:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_LSI              (RCC_CFGR_MCOSEL_1|RCC_CFGR_MCOSEL_2)                   
 325:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_LSE              RCC_CFGR_MCOSEL_3                                       
 326:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_PLLPCLK          (RCC_CFGR_MCOSEL_0|RCC_CFGR_MCOSEL_2|RCC_CFGR_MCOSEL_3) 
 327:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_MCO1SOURCE_PLLQCLK          (RCC_CFGR_MCOSEL_1|RCC_CFGR_MCOSEL_2|RCC_CFGR_MCOSEL_3) 
 328:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 329:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
 330:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 331:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 332:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_MCO1_DIV  MCO1 prescaler
 333:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
 334:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 335:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_1                  0x00000000U                                   /*!< MCO n
 336:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_2                  RCC_CFGR_MCOPRE_0                             /*!< MCO d
 337:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_4                  RCC_CFGR_MCOPRE_1                             /*!< MCO d
 338:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_8                  (RCC_CFGR_MCOPRE_1 | RCC_CFGR_MCOPRE_0)       /*!< MCO d
 339:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_MCO1_DIV_16                 RCC_CFGR_MCOPRE_2                             /*!< MCO d
 340:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 341:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
 342:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 343:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 344:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #if defined(USE_FULL_LL_DRIVER)
 345:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PERIPH_FREQUENCY Peripheral clock frequency
 346:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
 347:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 348:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PERIPH_FREQUENCY_NO         0x00000000U                 /*!< No clock enabled for th
 349:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PERIPH_FREQUENCY_NA         0xFFFFFFFFU                 /*!< Frequency cannot be pro
 350:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccfvFZ61.s 			page 14


 351:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
 352:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 353:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #endif /* USE_FULL_LL_DRIVER */
 354:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 355:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_USART1_CLKSOURCE USARTx CLKSOURCE
 356:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
 357:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 358:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_PCLK2      (RCC_CCIPR_USART1SEL << 16U)                           /
 359:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_SYSCLK     ((RCC_CCIPR_USART1SEL << 16U) | RCC_CCIPR_USART1SEL_0) /
 360:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_HSI        ((RCC_CCIPR_USART1SEL << 16U) | RCC_CCIPR_USART1SEL_1) /
 361:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE_LSE        ((RCC_CCIPR_USART1SEL << 16U) | RCC_CCIPR_USART1SEL)   /
 362:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE_PCLK1      (RCC_CCIPR_USART2SEL << 16U)                           /
 363:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE_SYSCLK     ((RCC_CCIPR_USART2SEL << 16U) | RCC_CCIPR_USART2SEL_0) /
 364:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE_HSI        ((RCC_CCIPR_USART2SEL << 16U) | RCC_CCIPR_USART2SEL_1) /
 365:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE_LSE        ((RCC_CCIPR_USART2SEL << 16U) | RCC_CCIPR_USART2SEL)   /
 366:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 367:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
 368:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 369:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 370:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_I2S2_CLKSOURCE Peripheral I2S clock source selection
 371:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
 372:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 373:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_I2S2_CLKSOURCE_PLL         RCC_CCIPR_I2S2SEL_0          /*!< PLL clock used as I2S2 
 374:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_I2S2_CLKSOURCE_HSI         RCC_CCIPR_I2S2SEL_1          /*!< HSI clock used as I2S2 
 375:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_I2S2_CLKSOURCE_PIN         RCC_CCIPR_I2S2SEL            /*!< External clock used as 
 376:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 377:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
 378:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 379:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 380:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LPUART1_CLKSOURCE LPUART1 CLKSOURCE
 381:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
 382:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 383:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_LPUART1_CLKSOURCE_PCLK1     0x00000000U               /*!< PCLK1 selected as LPUART1
 384:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_LPUART1_CLKSOURCE_SYSCLK    RCC_CCIPR_LPUART1SEL_0    /*!< SYCLK selected as LPUART1
 385:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_LPUART1_CLKSOURCE_HSI       RCC_CCIPR_LPUART1SEL_1    /*!< HSI selected as LPUART1 c
 386:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_LPUART1_CLKSOURCE_LSE       RCC_CCIPR_LPUART1SEL      /*!< LSE selected as LPUART1 c
 387:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 388:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
 389:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 390:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 391:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_I2Cx_CLKSOURCE I2Cx CLKSOURCE
 392:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
 393:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 394:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_I2C1_CLKSOURCE_PCLK1        (uint32_t)((RCC_CCIPR_I2C1SEL << 4) | (0x00000000U >> 4)
 395:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_I2C1_CLKSOURCE_SYSCLK       (uint32_t)((RCC_CCIPR_I2C1SEL << 4) | (RCC_CCIPR_I2C1SEL
 396:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_I2C1_CLKSOURCE_HSI          (uint32_t)((RCC_CCIPR_I2C1SEL << 4) | (RCC_CCIPR_I2C1SEL
 397:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_I2C2_CLKSOURCE_PCLK1        (uint32_t)((RCC_CCIPR_I2C2SEL << 4) | (0x00000000U >> 4)
 398:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_I2C2_CLKSOURCE_SYSCLK       (uint32_t)((RCC_CCIPR_I2C2SEL << 4) | (RCC_CCIPR_I2C2SEL
 399:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_I2C2_CLKSOURCE_HSI          (uint32_t)((RCC_CCIPR_I2C2SEL << 4) | (RCC_CCIPR_I2C2SEL
 400:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_I2C3_CLKSOURCE_PCLK1        (uint32_t)((RCC_CCIPR_I2C3SEL << 4) | (0x00000000U >> 4)
 401:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_I2C3_CLKSOURCE_SYSCLK       (uint32_t)((RCC_CCIPR_I2C3SEL << 4) | (RCC_CCIPR_I2C3SEL
 402:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_I2C3_CLKSOURCE_HSI          (uint32_t)((RCC_CCIPR_I2C3SEL << 4) | (RCC_CCIPR_I2C3SEL
 403:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 404:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
 405:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 406:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 407:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LPTIMx_CLKSOURCE LPTIMx CLKSOURCE
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccfvFZ61.s 			page 15


 408:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
 409:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 410:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_LPTIM1_CLKSOURCE_PCLK1      (uint32_t)(RCC_CCIPR_LPTIM1SEL | (0x00000000U >> 16))   
 411:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_LPTIM1_CLKSOURCE_LSI        (uint32_t)(RCC_CCIPR_LPTIM1SEL | (RCC_CCIPR_LPTIM1SEL_0 
 412:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_LPTIM1_CLKSOURCE_HSI        (uint32_t)(RCC_CCIPR_LPTIM1SEL | (RCC_CCIPR_LPTIM1SEL_1 
 413:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_LPTIM1_CLKSOURCE_LSE        (uint32_t)(RCC_CCIPR_LPTIM1SEL | (RCC_CCIPR_LPTIM1SEL >>
 414:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_LPTIM2_CLKSOURCE_PCLK1      (uint32_t)(RCC_CCIPR_LPTIM2SEL | (0x00000000U >> 16))   
 415:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_LPTIM2_CLKSOURCE_LSI        (uint32_t)(RCC_CCIPR_LPTIM2SEL | (RCC_CCIPR_LPTIM2SEL_0 
 416:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_LPTIM2_CLKSOURCE_HSI        (uint32_t)(RCC_CCIPR_LPTIM2SEL | (RCC_CCIPR_LPTIM2SEL_1 
 417:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_LPTIM2_CLKSOURCE_LSE        (uint32_t)(RCC_CCIPR_LPTIM2SEL | (RCC_CCIPR_LPTIM2SEL >>
 418:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_LPTIM3_CLKSOURCE_PCLK1      (uint32_t)(RCC_CCIPR_LPTIM3SEL | (0x00000000U >> 16))   
 419:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_LPTIM3_CLKSOURCE_LSI        (uint32_t)(RCC_CCIPR_LPTIM3SEL | (RCC_CCIPR_LPTIM3SEL_0 
 420:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_LPTIM3_CLKSOURCE_HSI        (uint32_t)(RCC_CCIPR_LPTIM3SEL | (RCC_CCIPR_LPTIM3SEL_1 
 421:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_LPTIM3_CLKSOURCE_LSE        (uint32_t)(RCC_CCIPR_LPTIM3SEL | (RCC_CCIPR_LPTIM3SEL >>
 422:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 423:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 424:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
 425:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 426:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 427:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_ADC_CLKSRC ADC CLKSRC
 428:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
 429:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 430:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_ADC_CLKSOURCE_NONE             0x00000000U        /*!< no Clock used as ADC clock*/
 431:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_ADC_CLKSOURCE_HSI              RCC_CCIPR_ADCSEL_0 /*!< HSI selected as ADC clock*/
 432:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_ADC_CLKSOURCE_PLL              RCC_CCIPR_ADCSEL_1 /*!< PLL selected as ADC clock*/
 433:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_ADC_CLKSOURCE_SYSCLK           RCC_CCIPR_ADCSEL   /*!< SYSCLK selected as ADC clock*
 434:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 435:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
 436:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 437:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 438:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_RNG_CLKSRC RNG CLKSRC
 439:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
 440:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 441:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_RNG_CLKSOURCE_PLL              0x00000000U        /*!< PLL selected as RNG Clock */
 442:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_RNG_CLKSOURCE_LSI              RCC_CCIPR_RNGSEL_0 /*!< LSI selected as RNG clock*/
 443:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_RNG_CLKSOURCE_LSE              RCC_CCIPR_RNGSEL_1 /*!< LSE selected as RNG clock*/
 444:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_RNG_CLKSOURCE_MSI              (RCC_CCIPR_RNGSEL_1 | RCC_CCIPR_RNGSEL_0)  /*!< MSI s
 445:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 446:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
 447:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 448:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 449:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_USARTx USARTx
 450:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
 451:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 452:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_USART1_CLKSOURCE            RCC_CCIPR_USART1SEL   /*!< USART1 clock source selection
 453:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_USART2_CLKSOURCE            RCC_CCIPR_USART2SEL   /*!< USART2 clock source selection
 454:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 455:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 456:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
 457:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 458:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 459:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_I2S2 Peripheral I2S get clock source
 460:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
 461:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 462:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_I2S2_CLKSOURCE              RCC_CCIPR_I2S2SEL /*!< I2S2 Clock source selection */
 463:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 464:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccfvFZ61.s 			page 16


 465:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 466:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 467:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LPUART1 LPUART1
 468:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
 469:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 470:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_LPUART1_CLKSOURCE           RCC_CCIPR_LPUART1SEL  /*!< LPUART1 clock source selectio
 471:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 472:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
 473:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 474:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 475:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_I2Cx I2Cx
 476:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
 477:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 478:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_I2C1_CLKSOURCE              RCC_CCIPR_I2C1SEL    /*!< I2C1 clock source selection bi
 479:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_I2C2_CLKSOURCE              RCC_CCIPR_I2C2SEL    /*!< I2C2 clock source selection bi
 480:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_I2C3_CLKSOURCE              RCC_CCIPR_I2C3SEL    /*!< I2C3 clock source selection bi
 481:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 482:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
 483:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 484:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 485:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LPTIMx LPTIMx
 486:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
 487:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 488:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_LPTIM1_CLKSOURCE            RCC_CCIPR_LPTIM1SEL  /*!< LPTIM1 clock source selection 
 489:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_LPTIM2_CLKSOURCE            RCC_CCIPR_LPTIM2SEL  /*!< LPTIM2 clock source selection 
 490:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_LPTIM3_CLKSOURCE            RCC_CCIPR_LPTIM3SEL  /*!< LPTIM2 clock source selection 
 491:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 492:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 493:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
 494:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 495:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 496:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_RNG RNG
 497:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
 498:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 499:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_RNG_CLKSOURCE               RCC_CCIPR_RNGSEL  /*!< RNG clock source selection bits *
 500:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 501:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
 502:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 503:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 504:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_ADC ADC
 505:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
 506:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 507:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_ADC_CLKSOURCE               RCC_CCIPR_ADCSEL   /*!< ADC clock source selection bits 
 508:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 509:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
 510:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 511:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 512:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_RTC_CLKSOURCE  RTC clock source selection
 513:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
 514:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 515:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_NONE          0x00000000U                   /*!< No clock used as RTC 
 516:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_LSE           RCC_BDCR_RTCSEL_0             /*!< LSE oscillator clock 
 517:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_LSI           RCC_BDCR_RTCSEL_1             /*!< LSI oscillator clock 
 518:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_RTC_CLKSOURCE_HSE_DIV32     RCC_BDCR_RTCSEL               /*!< HSE oscillator clock 
 519:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 520:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 521:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccfvFZ61.s 			page 17


 522:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 523:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 524:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLSOURCE  PLL entry clock source
 525:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
 526:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 527:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_NONE              0x00000000U             /*!< No clock */
 528:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_MSI               RCC_PLLCFGR_PLLSRC_0  /*!< MSI clock selected as PLL ent
 529:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSI               RCC_PLLCFGR_PLLSRC_1  /*!< HSI clock selected as PLL ent
 530:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLSOURCE_HSE               (RCC_PLLCFGR_PLLSRC_1 | RCC_PLLCFGR_PLLSRC_0)  /*!< HSE 
 531:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 532:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
 533:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 534:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 535:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLM_DIV  PLL.division factor
 536:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
 537:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 538:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_1                  0x00000000U                                 /*!< PLL div
 539:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_2                  (RCC_PLLCFGR_PLLM_0)                        /*!< PLL div
 540:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_3                  (RCC_PLLCFGR_PLLM_1)                        /*!< PLL div
 541:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_4                  ((RCC_PLLCFGR_PLLM_1 | RCC_PLLCFGR_PLLM_0)) /*!< PLL div
 542:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_5                  (RCC_PLLCFGR_PLLM_2)                        /*!< PLL div
 543:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_6                  ((RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_0)) /*!< PLL div
 544:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_7                  ((RCC_PLLCFGR_PLLM_2 | RCC_PLLCFGR_PLLM_1)) /*!< PLL div
 545:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLM_DIV_8                  (RCC_PLLCFGR_PLLM)                          /*!< PLL div
 546:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 547:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
 548:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 549:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 550:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLR_DIV  PLL division factor (PLLR)
 551:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
 552:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 553:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLR_DIV_2                  (RCC_PLLCFGR_PLLR_0)                     /*!< Main PLL d
 554:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLR_DIV_3                  (RCC_PLLCFGR_PLLR_1)                     /*!< Main PLL d
 555:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLR_DIV_4                  (RCC_PLLCFGR_PLLR_1|RCC_PLLCFGR_PLLR_0)  /*!< Main PLL d
 556:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLR_DIV_5                  (RCC_PLLCFGR_PLLR_2)                     /*!< Main PLL d
 557:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLR_DIV_6                  (RCC_PLLCFGR_PLLR_2|RCC_PLLCFGR_PLLR_0)  /*!< Main PLL d
 558:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLR_DIV_7                  (RCC_PLLCFGR_PLLR_2|RCC_PLLCFGR_PLLR_1)  /*!< Main PLL d
 559:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLR_DIV_8                  (RCC_PLLCFGR_PLLR)                       /*!< Main PLL d
 560:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 561:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
 562:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 563:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 564:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLP_DIV  PLL division factor (PLLP)
 565:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
 566:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 567:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_2                  (RCC_PLLCFGR_PLLP_0)                                    
 568:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_3                  (RCC_PLLCFGR_PLLP_1)                                    
 569:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_4                  (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_1)                 
 570:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_5                  (RCC_PLLCFGR_PLLP_2)                                    
 571:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_6                  (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_2)                 
 572:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_7                  (RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_2)                 
 573:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_8                  (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_
 574:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_9                  (RCC_PLLCFGR_PLLP_3)                                    
 575:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_10                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_3)                 
 576:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_11                 (RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_3)                 
 577:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_12                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_
 578:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_13                 (RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_3)                 
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccfvFZ61.s 			page 18


 579:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_14                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_
 580:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_15                 (RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_
 581:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_16                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_
 582:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_17                 (RCC_PLLCFGR_PLLP_4)                                    
 583:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_18                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_4)                 
 584:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_19                 (RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_4)                 
 585:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_20                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_
 586:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_21                 (RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_4)                 
 587:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_22                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_
 588:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_23                 (RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_
 589:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_24                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_
 590:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_25                 (RCC_PLLCFGR_PLLP_3|RCC_PLLCFGR_PLLP_4)                 
 591:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_26                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_3|RCC_PLLCFGR_PLLP_
 592:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_27                 (RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_3|RCC_PLLCFGR_PLLP_
 593:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_28                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_
 594:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_29                 (RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_3|RCC_PLLCFGR_PLLP_
 595:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_30                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_
 596:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_31                 (RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_2|RCC_PLLCFGR_PLLP_
 597:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLP_DIV_32                 (RCC_PLLCFGR_PLLP_0|RCC_PLLCFGR_PLLP_1|RCC_PLLCFGR_PLLP_
 598:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 599:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
 600:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 601:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 602:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_PLLQ_DIV  PLL division factor (PLLQ)
 603:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
 604:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 605:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLQ_DIV_2                  (RCC_PLLCFGR_PLLQ_0)                    /*!< Main PLL di
 606:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLQ_DIV_3                  (RCC_PLLCFGR_PLLQ_1)                    /*!< Main PLL di
 607:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLQ_DIV_4                  (RCC_PLLCFGR_PLLQ_1|RCC_PLLCFGR_PLLQ_0) /*!< Main PLL di
 608:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLQ_DIV_5                  (RCC_PLLCFGR_PLLQ_2)                    /*!< Main PLL di
 609:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLQ_DIV_6                  (RCC_PLLCFGR_PLLQ_2|RCC_PLLCFGR_PLLQ_0) /*!< Main PLL di
 610:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLQ_DIV_7                  (RCC_PLLCFGR_PLLQ_2|RCC_PLLCFGR_PLLQ_1) /*!< Main PLL di
 611:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_PLLQ_DIV_8                  (RCC_PLLCFGR_PLLQ)                      /*!< Main PLL di
 612:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 613:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
 614:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 615:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 616:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_MSIRANGESEL  MSI clock range selection
 617:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
 618:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 619:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_MSIRANGESEL_STANDBY         0U                  /*!< MSI Range is provided by MSISRA
 620:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_MSIRANGESEL_RUN             1U                  /*!< MSI Range is provided by MSIRAN
 621:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 622:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
 623:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 624:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 625:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_EC_LSIPRE  LSI division factor
 626:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
 627:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 628:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_LSI_PREDIV_1                0x00000000U         /*!< LSI division factor by 1   */
 629:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_LSI_PREDIV_128              RCC_CSR_LSIPRE      /*!< LSI division factor by 128 */
 630:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 631:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
 632:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 633:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 634:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 635:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccfvFZ61.s 			page 19


 636:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 637:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 638:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /* Exported macro ------------------------------------------------------------*/
 639:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Macros RCC Exported Macros
 640:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
 641:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 642:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 643:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_EM_WRITE_READ Common Write and read registers Macros
 644:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
 645:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 646:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 647:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 648:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Write a value in RCC register
 649:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @param  __REG__ Register to be written
 650:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @param  __VALUE__ Value to be written in the register
 651:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval None
 652:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 653:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_WriteReg(__REG__, __VALUE__) WRITE_REG(RCC->__REG__, (__VALUE__))
 654:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 655:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 656:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Read a value in RCC register
 657:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @param  __REG__ Register to be read
 658:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval Register value
 659:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 660:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define LL_RCC_ReadReg(__REG__) READ_REG(RCC->__REG__)
 661:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 662:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
 663:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 664:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 665:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_EM_CALC_FREQ Calculate frequencies
 666:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
 667:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 668:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 669:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 670:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLRCLK frequency on system domain
 671:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLCLK_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (),
 672:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *             @ref LL_RCC_PLL_GetN (), @ref LL_RCC_PLL_GetR ());
 673:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on MSI/HSE/HSI)
 674:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @param  __PLLM__ This parameter can be one of the following values:
 675:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
 676:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
 677:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
 678:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
 679:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
 680:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
 681:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
 682:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
 683:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @param  __PLLN__ Between Min_Data = 6 and Max_Data = 127
 684:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @param  __PLLR__ This parameter can be one of the following values:
 685:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_2
 686:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_3
 687:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_4
 688:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_5
 689:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_6
 690:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_7
 691:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLR_DIV_8
 692:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval PLL clock frequency (in Hz)
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccfvFZ61.s 			page 20


 693:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 694:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define __LL_RCC_CALC_PLLCLK_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLR__)  \
 695:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   ((__INPUTFREQ__) * (__PLLN__)  / ((((__PLLM__)>> RCC_PLLCFGR_PLLM_Pos) + 1U)) / \
 696:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****    (((__PLLR__) >> RCC_PLLCFGR_PLLR_Pos) + 1U))
 697:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 698:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 699:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLPCLK frequency used on ADC domain
 700:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLCLK_ADC_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (),
 701:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *             @ref LL_RCC_PLL_GetN (), @ref LL_RCC_PLL_GetP ());
 702:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on MSI/HSE/HSI)
 703:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @param  __PLLM__ This parameter can be one of the following values:
 704:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
 705:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
 706:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
 707:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
 708:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
 709:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
 710:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
 711:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
 712:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @param  __PLLN__ Between Min_Data = 6 and Max_Data = 127
 713:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @param  __PLLP__ This parameter can be one of the following values:
 714:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_2
 715:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_3
 716:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_4
 717:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_5
 718:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_6
 719:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_7
 720:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_8
 721:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_9
 722:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_10
 723:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_11
 724:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_12
 725:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_13
 726:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_14
 727:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_15
 728:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_16
 729:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_17
 730:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_18
 731:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_19
 732:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_20
 733:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_21
 734:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_22
 735:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_23
 736:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_24
 737:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_25
 738:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_26
 739:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_27
 740:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_28
 741:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_29
 742:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_30
 743:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_31
 744:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLP_DIV_32
 745:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval PLL clock frequency (in Hz)
 746:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 747:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define __LL_RCC_CALC_PLLCLK_ADC_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLP__)  \
 748:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   ((__INPUTFREQ__) * (__PLLN__) / ((((__PLLM__)>> RCC_PLLCFGR_PLLM_Pos) + 1U)) / \
 749:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****    (((__PLLP__) >> RCC_PLLCFGR_PLLP_Pos) + 1U))
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccfvFZ61.s 			page 21


 750:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 751:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 752:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLQCLK frequency used on RNG domain
 753:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLCLK_RNG_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (),
 754:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *             @ref LL_RCC_PLL_GetN (), @ref LL_RCC_PLL_GetQ ());
 755:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on MSI/HSE/HSI)
 756:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @param  __PLLM__ This parameter can be one of the following values:
 757:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
 758:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
 759:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
 760:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
 761:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
 762:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
 763:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
 764:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
 765:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @param  __PLLN__ Between Min_Data = 6 and Max_Data = 127
 766:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @param  __PLLQ__ This parameter can be one of the following values:
 767:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_2
 768:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_3
 769:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_4
 770:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_5
 771:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_6
 772:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_7
 773:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_8
 774:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval PLL clock frequency (in Hz)
 775:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 776:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define __LL_RCC_CALC_PLLCLK_RNG_FREQ(__INPUTFREQ__, __PLLM__, __PLLN__, __PLLQ__)  \
 777:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   ((__INPUTFREQ__) * (__PLLN__) / ((((__PLLM__)>> RCC_PLLCFGR_PLLM_Pos) + 1U)) / \
 778:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****    (((__PLLQ__) >> RCC_PLLCFGR_PLLQ_Pos) + 1U))
 779:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 780:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 781:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Helper macro to calculate the PLLQCLK frequency used on I2S domain
 782:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @note ex: @ref __LL_RCC_CALC_PLLCLK_I2S2_FREQ (HSE_VALUE,@ref LL_RCC_PLL_GetDivider (),
 783:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *             @ref LL_RCC_PLL_GetN (), @ref LL_RCC_PLL_GetQ ());
 784:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @param  __INPUTFREQ__ PLL Input frequency (based on MSI/HSE/HSI)
 785:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @param  __PLLM__ This parameter can be one of the following values:
 786:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_1
 787:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_2
 788:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_3
 789:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_4
 790:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_5
 791:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_6
 792:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_7
 793:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLM_DIV_8
 794:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @param  __PLLN__ Between Min_Data = 6 and Max_Data = 127
 795:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @param  __PLLQ__ This parameter can be one of the following values:
 796:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_2
 797:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_3
 798:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_4
 799:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_5
 800:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_6
 801:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_7
 802:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_PLLQ_DIV_8
 803:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval PLL clock frequency (in Hz)
 804:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 805:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define __LL_RCC_CALC_PLLCLK_I2S2_FREQ __LL_RCC_CALC_PLLCLK_RNG_FREQ
 806:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccfvFZ61.s 			page 22


 807:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 808:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Helper macro to calculate the HCLK1 frequency
 809:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @param  __SYSCLKFREQ__ SYSCLK frequency (based on MSI/HSE/HSI/PLLCLK)
 810:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @param  __CPU1PRESCALER__ This parameter can be one of the following values:
 811:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_1
 812:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_2
 813:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_3
 814:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_4
 815:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_5
 816:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_6
 817:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_8
 818:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_10
 819:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_16
 820:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_32
 821:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_64
 822:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_128
 823:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_256
 824:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_512
 825:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval HCLK1 clock frequency (in Hz)
 826:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 827:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define __LL_RCC_CALC_HCLK1_FREQ(__SYSCLKFREQ__,__CPU1PRESCALER__)  \
 828:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   ((__SYSCLKFREQ__) / AHBPrescTable[((__CPU1PRESCALER__) & RCC_CFGR_HPRE) >>  RCC_CFGR_HPRE_Pos])
 829:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 830:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #if defined(DUAL_CORE)
 831:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 832:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Helper macro to calculate the HCLK2 frequency
 833:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @param  __SYSCLKFREQ__ SYSCLK frequency (based on MSI/HSE/HSI/PLLCLK)
 834:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @param  __CPU2PRESCALER__ This parameter can be one of the following values:
 835:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_1
 836:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_2
 837:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_3
 838:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_4
 839:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_5
 840:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_6
 841:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_8
 842:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_10
 843:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_16
 844:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_32
 845:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_64
 846:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_128
 847:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_256
 848:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_512
 849:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval HCLK2 clock frequency (in Hz)
 850:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 851:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define __LL_RCC_CALC_HCLK2_FREQ(__SYSCLKFREQ__, __CPU2PRESCALER__)  \
 852:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   ((__SYSCLKFREQ__) / AHBPrescTable[((__CPU2PRESCALER__) &  RCC_EXTCFGR_C2HPRE) >>  RCC_EXTCFGR_C2H
 853:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #endif  /* DUAL_CORE */
 854:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 855:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 856:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Helper macro to calculate the HCLK3 frequency
 857:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @param  __SYSCLKFREQ__ SYSCLK frequency (based on MSI/HSE/HSI/PLLCLK)
 858:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @param  __AHB3PRESCALER__ This parameter can be one of the following values:
 859:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_1
 860:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_2
 861:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_3
 862:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_4
 863:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_5
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccfvFZ61.s 			page 23


 864:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_6
 865:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_8
 866:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_10
 867:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_16
 868:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_32
 869:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_64
 870:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_128
 871:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_256
 872:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_512
 873:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval HCLK3 clock frequency (in Hz)
 874:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 875:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define __LL_RCC_CALC_HCLK3_FREQ(__SYSCLKFREQ__, __AHB3PRESCALER__)  \
 876:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   ((__SYSCLKFREQ__) / AHBPrescTable[(((__AHB3PRESCALER__) >> 4U) & RCC_EXTCFGR_SHDHPRE) >>  RCC_EXT
 877:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 878:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 879:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 880:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Helper macro to calculate the PCLK1 frequency (ABP1)
 881:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @param  __HCLKFREQ__ HCLK frequency
 882:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @param  __APB1PRESCALER__ This parameter can be one of the following values:
 883:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_1
 884:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_2
 885:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_4
 886:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_8
 887:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_16
 888:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval PCLK1 clock frequency (in Hz)
 889:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 890:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define __LL_RCC_CALC_PCLK1_FREQ(__HCLKFREQ__, __APB1PRESCALER__)  \
 891:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   ((__HCLKFREQ__) >> APBPrescTable[(__APB1PRESCALER__) >>  RCC_CFGR_PPRE1_Pos])
 892:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 893:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 894:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Helper macro to calculate the PCLK2 frequency (ABP2)
 895:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @param  __HCLKFREQ__ HCLK frequency
 896:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @param  __APB2PRESCALER__ This parameter can be one of the following values:
 897:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_1
 898:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_2
 899:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_4
 900:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_8
 901:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_16
 902:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval PCLK2 clock frequency (in Hz)
 903:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 904:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define __LL_RCC_CALC_PCLK2_FREQ(__HCLKFREQ__, __APB2PRESCALER__)  \
 905:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   ((__HCLKFREQ__) >> APBPrescTable[(__APB2PRESCALER__) >>  RCC_CFGR_PPRE2_Pos])
 906:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 907:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 908:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Helper macro to calculate the MSI frequency (in Hz)
 909:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @note __MSISEL__ can be retrieved thanks to function LL_RCC_MSI_IsEnabledRangeSelect()
 910:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @note if __MSISEL__ is equal to LL_RCC_MSIRANGESEL_STANDBY,
 911:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *        __MSIRANGE__can be retrieved by LL_RCC_MSI_GetRangeAfterStandby()
 912:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *        else by LL_RCC_MSI_GetRange()
 913:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *        ex: __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 914:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *              (LL_RCC_MSI_IsEnabledRangeSelect()?
 915:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *               LL_RCC_MSI_GetRange():
 916:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *               LL_RCC_MSI_GetRangeAfterStandby()))
 917:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @param  __MSISEL__ This parameter can be one of the following values:
 918:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGESEL_STANDBY
 919:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGESEL_RUN
 920:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @param  __MSIRANGE__ This parameter can be one of the following values:
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccfvFZ61.s 			page 24


 921:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_0
 922:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_1
 923:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_2
 924:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_3
 925:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_4
 926:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_5
 927:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_6
 928:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_7
 929:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_8
 930:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_9
 931:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_10
 932:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_11
 933:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSISRANGE_4
 934:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSISRANGE_5
 935:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSISRANGE_6
 936:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSISRANGE_7
 937:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval MSI clock frequency (in Hz)
 938:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 939:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #define __LL_RCC_CALC_MSI_FREQ(__MSISEL__, __MSIRANGE__)    \
 940:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   (((__MSISEL__) == LL_RCC_MSIRANGESEL_STANDBY) ? \
 941:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****    (MSIRangeTable[((__MSIRANGE__) & RCC_CSR_MSISRANGE_Msk) >> RCC_CSR_MSISRANGE_Pos ]) : \
 942:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****    (MSIRangeTable[((__MSIRANGE__) & RCC_CR_MSIRANGE_Msk) >> RCC_CR_MSIRANGE_Pos]))
 943:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 944:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 945:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
 946:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 947:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 948:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 949:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 950:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
 951:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 952:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 953:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /* Exported functions --------------------------------------------------------*/
 954:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_Exported_Functions RCC Exported Functions
 955:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
 956:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 957:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 958:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_EF_HSE HSE
 959:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
 960:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 961:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 962:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 963:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Enable HSE VDDTCXO output on package pin PB0-VDDTCXO
 964:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @note PB0 must be configured in analog mode prior enabling VDDTCXO supply
 965:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll CR           HSEBYPPWR        LL_RCC_HSE_EnableTcxo
 966:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval None
 967:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 968:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_EnableTcxo(void)
 969:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
 970:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 971:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
 972:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 973:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 974:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Disable HSE VDDTCXO output on package pin PB0-VDDTCXO
 975:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll CR           HSEBYPPWR        LL_RCC_HSE_DisableTcxo
 976:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval None
 977:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccfvFZ61.s 			page 25


 978:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_DisableTcxo(void)
 979:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
 980:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 981:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
 982:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 983:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 984:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Get HSE VDDTCXO output on package pin PB0-VDDTCXO
 985:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll CR           HSEBYPPWR        LL_RCC_HSE_IsEnabledTcxo
 986:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval None
 987:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 988:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSE_IsEnabledTcxo(void)
 989:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
 990:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   return ((READ_BIT(RCC->CR, RCC_CR_HSEBYPPWR) == (RCC_CR_HSEBYPPWR)) ? 1UL : 0UL);
 991:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
 992:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 993:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
 994:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
 995:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Enable HSE sysclk and pll prescaler division by 2
 996:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll CR           HSEPRE        LL_RCC_HSE_EnableDiv2
 997:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval None
 998:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
 999:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_EnableDiv2(void)
1000:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
1001:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSEPRE);
1002:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
1003:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1004:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
1005:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Disable HSE sysclk and pll prescaler division by 2
1006:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll CR           HSEPRE        LL_RCC_HSE_DisableDiv2
1007:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval None
1008:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1009:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_DisableDiv2(void)
1010:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
1011:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEPRE);
1012:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
1013:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1014:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
1015:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Get HSE sysclk and pll prescaler  division by 2
1016:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll CR           HSEPRE        LL_RCC_HSE_IsEnabledDiv2
1017:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval None
1018:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1019:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSE_IsEnabledDiv2(void)
1020:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
1021:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
1022:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
1023:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1024:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
1025:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Enable the Clock Security System.
1026:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll CR           CSSON         LL_RCC_HSE_EnableCSS
1027:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval None
1028:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1029:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_EnableCSS(void)
1030:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
1031:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_CSSON);
1032:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
1033:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1034:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccfvFZ61.s 			page 26


1035:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Enable HSE crystal oscillator (HSE ON)
1036:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
1037:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval None
1038:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1039:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_Enable(void)
1040:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
1041:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSEON);
1042:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
1043:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1044:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
1045:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Disable HSE crystal oscillator (HSE ON)
1046:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll CR           HSEON         LL_RCC_HSE_Disable
1047:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval None
1048:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1049:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSE_Disable(void)
1050:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
1051:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
1052:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
1053:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1054:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
1055:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Check if HSE oscillator Ready
1056:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
1057:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1058:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1059:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
1060:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
1061:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
1062:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
1063:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1064:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
1065:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
1066:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1067:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1068:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_EF_HSI HSI
1069:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
1070:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1071:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1072:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
1073:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Enable HSI even in stop mode
1074:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @note HSI oscillator is forced ON even in Stop mode
1075:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll CR           HSIKERON      LL_RCC_HSI_EnableInStopMode
1076:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval None
1077:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1078:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_EnableInStopMode(void)
1079:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
1080:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSIKERON);
1081:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
1082:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1083:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
1084:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Disable HSI in stop mode
1085:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll CR           HSIKERON      LL_RCC_HSI_DisableInStopMode
1086:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval None
1087:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1088:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_DisableInStopMode(void)
1089:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
1090:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSIKERON);
1091:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccfvFZ61.s 			page 27


1092:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1093:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
1094:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Check if HSI in stop mode is ready
1095:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll CR           HSIKERON        LL_RCC_HSI_IsEnabledInStopMode
1096:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1097:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1098:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI_IsEnabledInStopMode(void)
1099:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
1100:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   return ((READ_BIT(RCC->CR, RCC_CR_HSIKERON) == (RCC_CR_HSIKERON)) ? 1UL : 0UL);
1101:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
1102:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1103:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
1104:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Enable HSI oscillator
1105:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll CR           HSION         LL_RCC_HSI_Enable
1106:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval None
1107:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1108:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_Enable(void)
1109:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
1110:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSION);
1111:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
1112:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1113:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
1114:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Disable HSI oscillator
1115:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll CR           HSION         LL_RCC_HSI_Disable
1116:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval None
1117:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1118:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_Disable(void)
1119:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
1120:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSION);
1121:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
1122:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1123:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
1124:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Check if HSI clock is ready
1125:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
1126:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1127:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1128:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
1129:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
1130:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
1131:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
1132:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1133:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
1134:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Enable HSI Automatic from stop mode
1135:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll CR           HSIASFS       LL_RCC_HSI_EnableAutoFromStop
1136:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval None
1137:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1138:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_EnableAutoFromStop(void)
1139:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
1140:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_HSIASFS);
1141:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
1142:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1143:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
1144:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Disable HSI Automatic from stop mode
1145:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll CR           HSIASFS       LL_RCC_HSI_DisableAutoFromStop
1146:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval None
1147:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1148:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_DisableAutoFromStop(void)
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccfvFZ61.s 			page 28


1149:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
1150:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_HSIASFS);
1151:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
1152:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
1153:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Get HSI Calibration value
1154:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @note When HSITRIM is written, HSICAL is updated with the sum of
1155:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *       HSITRIM and the factory trim value
1156:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll ICSCR        HSICAL        LL_RCC_HSI_GetCalibration
1157:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval Between Min_Data = 0x00 and Max_Data = 0xFF
1158:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1159:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI_GetCalibration(void)
1160:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
1161:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->ICSCR, RCC_ICSCR_HSICAL) >> RCC_ICSCR_HSICAL_Pos);
1162:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
1163:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1164:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
1165:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Set HSI Calibration trimming
1166:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @note user-programmable trimming value that is added to the HSICAL
1167:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @note Default value is 64, which, when added to the HSICAL value,
1168:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *       should trim the HSI to 16 MHz +/- 1 %
1169:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll ICSCR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
1170:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @param  Value Between Min_Data = 0 and Max_Data = 127
1171:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval None
1172:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1173:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
1174:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
1175:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
1176:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
1177:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1178:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
1179:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Get HSI Calibration trimming
1180:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll ICSCR        HSITRIM       LL_RCC_HSI_GetCalibTrimming
1181:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval Between Min_Data = 0 and Max_Data = 127
1182:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1183:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_HSI_GetCalibTrimming(void)
1184:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
1185:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->ICSCR, RCC_ICSCR_HSITRIM) >> RCC_ICSCR_HSITRIM_Pos);
1186:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
1187:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1188:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
1189:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
1190:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1191:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1192:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_EF_LSE LSE
1193:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
1194:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1195:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1196:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
1197:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Enable  Low Speed External (LSE) crystal.
1198:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll BDCR         LSEON         LL_RCC_LSE_Enable
1199:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval None
1200:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1201:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_Enable(void)
1202:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
1203:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
1204:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
1205:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccfvFZ61.s 			page 29


1206:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
1207:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Disable  Low Speed External (LSE) crystal.
1208:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll BDCR         LSEON         LL_RCC_LSE_Disable
1209:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval None
1210:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1211:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_Disable(void)
1212:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
1213:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
1214:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
1215:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1216:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
1217:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Check if Low Speed External (LSE) crystal has been enabled or not
1218:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll BDCR         LSEON         LL_RCC_LSE_IsEnabled
1219:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1220:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1221:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSE_IsEnabled(void)
1222:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
1223:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
1224:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
1225:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1226:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
1227:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Enable external clock source (LSE bypass).
1228:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll BDCR         LSEBYP        LL_RCC_LSE_EnableBypass
1229:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval None
1230:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1231:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_EnableBypass(void)
1232:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
1233:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
1234:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
1235:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1236:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
1237:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Disable external clock source (LSE bypass).
1238:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll BDCR         LSEBYP        LL_RCC_LSE_DisableBypass
1239:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval None
1240:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1241:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_DisableBypass(void)
1242:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
1243:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
1244:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
1245:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1246:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
1247:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Set LSE oscillator drive capability
1248:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @note The oscillator is in Xtal mode when it is not in bypass mode.
1249:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll BDCR         LSEDRV        LL_RCC_LSE_SetDriveCapability
1250:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @param  LSEDrive This parameter can be one of the following values:
1251:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_LOW
1252:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMLOW
1253:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
1254:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_HIGH
1255:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval None
1256:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1257:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
1258:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
1259:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
1260:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
1261:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1262:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccfvFZ61.s 			page 30


1263:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Get LSE oscillator drive capability
1264:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll BDCR         LSEDRV        LL_RCC_LSE_GetDriveCapability
1265:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1266:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_LOW
1267:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMLOW
1268:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
1269:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSEDRIVE_HIGH
1270:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1271:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSE_GetDriveCapability(void)
1272:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
1273:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_LSEDRV));
1274:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
1275:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1276:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
1277:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Enable Clock security system on LSE.
1278:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll BDCR         LSECSSON      LL_RCC_LSE_EnableCSS
1279:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval None
1280:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1281:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_EnableCSS(void)
1282:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
1283:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   SET_BIT(RCC->BDCR, RCC_BDCR_LSECSSON);
1284:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
1285:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1286:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
1287:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Disable Clock security system on LSE.
1288:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @note Clock security system can be disabled only after a LSE
1289:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *       failure detection. In that case it MUST be disabled by software.
1290:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll BDCR         LSECSSON      LL_RCC_LSE_DisableCSS
1291:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval None
1292:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1293:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_DisableCSS(void)
1294:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
1295:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSECSSON);
1296:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
1297:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1298:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
1299:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Enable LSE oscillator propagation for system clock
1300:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll BDCR         LSESYSEN      LL_RCC_LSE_EnablePropagation
1301:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval None
1302:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1303:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_EnablePropagation(void)
1304:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
1305:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
1306:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
1307:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1308:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
1309:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Disable LSE oscillator propagation for system clock
1310:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll BDCR         LSESYSEN      LL_RCC_LSE_DisablePropagation
1311:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval None
1312:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1313:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSE_DisablePropagation(void)
1314:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
1315:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
1316:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
1317:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1318:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
1319:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Check if LSE oscillator propagation for system clock Ready
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccfvFZ61.s 			page 31


1320:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll BDCR         LSEYSRDY     LL_RCC_LSE_IsPropagationReady
1321:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1322:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1323:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSE_IsPropagationReady(void)
1324:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
1325:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == (RCC_BDCR_LSESYSRDY)) ? 1UL : 0UL);
1326:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
1327:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1328:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1329:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
1330:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Check if LSE oscillator Ready
1331:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
1332:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1333:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1334:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
1335:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
1336:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
1337:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
1338:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1339:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
1340:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Check if CSS on LSE failure Detection
1341:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll BDCR         LSECSSD       LL_RCC_LSE_IsCSSDetected
1342:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1343:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1344:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSE_IsCSSDetected(void)
1345:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
1346:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSECSSD) == (RCC_BDCR_LSECSSD)) ? 1UL : 0UL);
1347:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
1348:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1349:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
1350:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
1351:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1352:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1353:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_EF_LSI LSI
1354:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
1355:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1356:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1357:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1358:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
1359:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Set LSI division factor
1360:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll CSR          LSIPRE     LL_RCC_LSI_SetPrediv
1361:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @param  LSI_PREDIV This parameter can be one of the following values:
1362:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSI_PREDIV_1
1363:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSI_PREDIV_128
1364:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval None
1365:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1366:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSI_SetPrediv(uint32_t LSI_PREDIV)
1367:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
1368:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   MODIFY_REG(RCC->CSR, RCC_CSR_LSIPRE, LSI_PREDIV);
1369:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
1370:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1371:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
1372:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Get LSI division factor
1373:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll CSR          LSIPRE     LL_RCC_LSI_GetPrediv
1374:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1375:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSI_PREDIV_1
1376:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSI_PREDIV_128
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccfvFZ61.s 			page 32


1377:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1378:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSI_GetPrediv(void)
1379:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
1380:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   return (READ_BIT(RCC->CSR, RCC_CSR_LSIPRE));
1381:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
1382:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1383:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1384:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
1385:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Enable LSI Oscillator
1386:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll CSR          LSION         LL_RCC_LSI_Enable
1387:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval None
1388:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1389:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSI_Enable(void)
1390:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
1391:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   SET_BIT(RCC->CSR, RCC_CSR_LSION);
1392:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
1393:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1394:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
1395:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Disable LSI Oscillator
1396:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll CSR          LSION         LL_RCC_LSI_Disable
1397:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval None
1398:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1399:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSI_Disable(void)
1400:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
1401:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
1402:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
1403:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1404:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
1405:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Check if LSI is Ready
1406:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll CSR          LSIRDY        LL_RCC_LSI_IsReady
1407:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1408:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1409:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSI_IsReady(void)
1410:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
1411:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
1412:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
1413:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1414:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
1415:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
1416:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1417:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1418:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_EF_MSI MSI
1419:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
1420:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1421:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1422:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
1423:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Enable MSI oscillator
1424:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll CR           MSION         LL_RCC_MSI_Enable
1425:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval None
1426:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1427:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_MSI_Enable(void)
1428:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
1429:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_MSION);
1430:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
1431:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1432:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
1433:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Disable MSI oscillator
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccfvFZ61.s 			page 33


1434:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll CR           MSION         LL_RCC_MSI_Disable
1435:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval None
1436:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1437:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_MSI_Disable(void)
1438:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
1439:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_MSION);
1440:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
1441:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1442:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
1443:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Check if MSI oscillator Ready
1444:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll CR           MSIRDY        LL_RCC_MSI_IsReady
1445:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1446:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1447:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_MSI_IsReady(void)
1448:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
1449:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
1450:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
1451:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1452:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
1453:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Enable MSI PLL-mode (Hardware auto calibration with LSE)
1454:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @note MSIPLLEN must be enabled after LSE is enabled (LSEON enabled)
1455:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *       and ready (LSERDY set by hardware)
1456:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @note hardware protection to avoid enabling MSIPLLEN if LSE is not
1457:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *       ready
1458:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll CR           MSIPLLEN      LL_RCC_MSI_EnablePLLMode
1459:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval None
1460:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1461:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_MSI_EnablePLLMode(void)
1462:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
1463:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_MSIPLLEN);
1464:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
1465:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1466:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
1467:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Disable MSI-PLL mode
1468:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @note cleared by hardware when LSE is disabled (LSEON = 0) or when
1469:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *       the Clock Security System on LSE detects a LSE failure
1470:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll CR           MSIPLLEN      LL_RCC_MSI_DisablePLLMode
1471:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval None
1472:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1473:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_MSI_DisablePLLMode(void)
1474:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
1475:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   CLEAR_BIT(RCC->CR, RCC_CR_MSIPLLEN);
1476:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
1477:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1478:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
1479:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Enable MSI clock range selection with MSIRANGE register
1480:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @note Write 0 has no effect. After a standby or a reset
1481:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *       MSIRGSEL is at 0 and the MSI range value is provided by
1482:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *       MSISRANGE
1483:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll CR           MSIRGSEL      LL_RCC_MSI_EnableRangeSelection
1484:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval None
1485:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1486:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_MSI_EnableRangeSelection(void)
1487:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
1488:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   SET_BIT(RCC->CR, RCC_CR_MSIRGSEL);
1489:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
1490:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccfvFZ61.s 			page 34


1491:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
1492:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Check if MSI clock range is selected with MSIRANGE register
1493:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll CR           MSIRGSEL      LL_RCC_MSI_IsEnabledRangeSelect
1494:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1495:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1496:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_MSI_IsEnabledRangeSelect(void)
1497:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
1498:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == (RCC_CR_MSIRGSEL)) ? 1UL : 0UL);
1499:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
1500:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1501:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
1502:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Configure the Internal Multi Speed oscillator (MSI) clock range in run mode.
1503:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll CR           MSIRANGE      LL_RCC_MSI_SetRange
1504:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @param  Range This parameter can be one of the following values:
1505:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_0
1506:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_1
1507:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_2
1508:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_3
1509:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_4
1510:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_5
1511:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_6
1512:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_7
1513:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_8
1514:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_9
1515:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_10
1516:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_11
1517:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval None
1518:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1519:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_MSI_SetRange(uint32_t Range)
1520:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
1521:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
1522:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
1523:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1524:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
1525:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Get the Internal Multi Speed oscillator (MSI) clock range in run mode.
1526:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll CR           MSIRANGE      LL_RCC_MSI_GetRange
1527:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1528:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_0
1529:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_1
1530:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_2
1531:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_3
1532:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_4
1533:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_5
1534:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_6
1535:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_7
1536:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_8
1537:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_9
1538:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_10
1539:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSIRANGE_11
1540:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1541:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_MSI_GetRange(void)
1542:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
1543:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
1544:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
1545:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1546:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
1547:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Configure MSI range used after standby
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccfvFZ61.s 			page 35


1548:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll CSR          MSISRANGE     LL_RCC_MSI_SetRangeAfterStandby
1549:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @param  Range This parameter can be one of the following values:
1550:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSISRANGE_4
1551:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSISRANGE_5
1552:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSISRANGE_6
1553:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSISRANGE_7
1554:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval None
1555:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1556:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_MSI_SetRangeAfterStandby(uint32_t Range)
1557:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
1558:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   MODIFY_REG(RCC->CSR, RCC_CSR_MSISRANGE, Range);
1559:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
1560:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1561:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
1562:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Get MSI range used after standby
1563:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll CSR          MSISRANGE     LL_RCC_MSI_GetRangeAfterStandby
1564:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1565:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSISRANGE_4
1566:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSISRANGE_5
1567:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSISRANGE_6
1568:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MSISRANGE_7
1569:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1570:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_MSI_GetRangeAfterStandby(void)
1571:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
1572:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
1573:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
1574:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1575:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
1576:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Get MSI Calibration value
1577:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @note When MSITRIM is written, MSICAL is updated with the sum of
1578:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *       MSITRIM and the factory trim value
1579:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll ICSCR        MSICAL        LL_RCC_MSI_GetCalibration
1580:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval Between Min_Data = 0 and Max_Data = 255
1581:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1582:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_MSI_GetCalibration(void)
1583:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
1584:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->ICSCR, RCC_ICSCR_MSICAL) >> RCC_ICSCR_MSICAL_Pos);
1585:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
1586:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1587:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
1588:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Set MSI Calibration trimming
1589:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @note user-programmable trimming value that is added to the MSICAL
1590:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll ICSCR        MSITRIM       LL_RCC_MSI_SetCalibTrimming
1591:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @param  Value Between Min_Data = 0 and Max_Data = 255
1592:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval None
1593:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1594:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_MSI_SetCalibTrimming(uint32_t Value)
1595:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
1596:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
1597:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
1598:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1599:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
1600:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Get MSI Calibration trimming
1601:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll ICSCR        MSITRIM       LL_RCC_MSI_GetCalibTrimming
1602:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval Between 0 and 255
1603:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1604:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_MSI_GetCalibTrimming(void)
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccfvFZ61.s 			page 36


1605:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
1606:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->ICSCR, RCC_ICSCR_MSITRIM) >> RCC_ICSCR_MSITRIM_Pos);
1607:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
1608:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1609:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
1610:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
1611:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1612:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1613:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_EF_LSCO LSCO
1614:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
1615:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1616:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1617:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
1618:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Enable Low speed clock
1619:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll BDCR         LSCOEN        LL_RCC_LSCO_Enable
1620:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval None
1621:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1622:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSCO_Enable(void)
1623:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
1624:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   SET_BIT(RCC->BDCR, RCC_BDCR_LSCOEN);
1625:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
1626:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1627:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
1628:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Disable Low speed clock
1629:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll BDCR         LSCOEN        LL_RCC_LSCO_Disable
1630:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval None
1631:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1632:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSCO_Disable(void)
1633:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
1634:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSCOEN);
1635:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
1636:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1637:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
1638:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Configure Low speed clock selection
1639:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll BDCR         LSCOSEL       LL_RCC_LSCO_SetSource
1640:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
1641:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSCO_CLKSOURCE_LSI
1642:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSCO_CLKSOURCE_LSE
1643:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval None
1644:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1645:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_LSCO_SetSource(uint32_t Source)
1646:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
1647:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   MODIFY_REG(RCC->BDCR, RCC_BDCR_LSCOSEL, Source);
1648:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
1649:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1650:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
1651:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Get Low speed clock selection
1652:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll BDCR         LSCOSEL       LL_RCC_LSCO_GetSource
1653:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1654:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSCO_CLKSOURCE_LSI
1655:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LSCO_CLKSOURCE_LSE
1656:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1657:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_LSCO_GetSource(void)
1658:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
1659:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_LSCOSEL));
1660:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
1661:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccfvFZ61.s 			page 37


1662:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
1663:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
1664:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1665:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1666:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_EF_RF RF
1667:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
1668:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1669:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1670:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
1671:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Enable radio reset
1672:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll CSR           RFRST        LL_RCC_RF_EnableReset
1673:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval None
1674:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1675:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_RF_EnableReset(void)
1676:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
1677:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   SET_BIT(RCC->CSR, RCC_CSR_RFRST);
1678:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
1679:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1680:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
1681:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Disable radio reset
1682:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll CSR           RFRST        LL_RCC_RF_DisableReset
1683:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval None
1684:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1685:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_RF_DisableReset(void)
1686:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
1687:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   CLEAR_BIT(RCC->CSR, RCC_CSR_RFRST);
1688:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
1689:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1690:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
1691:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Get radio reset
1692:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll CSR           RFRST        LL_RCC_RF_IsEnabledReset
1693:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval None
1694:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1695:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_RF_IsEnabledReset(void)
1696:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
1697:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   return ((READ_BIT(RCC->CSR, RCC_CSR_RFRST) == (RCC_CSR_RFRST)) ? 1UL : 0UL);
1698:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
1699:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1700:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
1701:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Check if RCC flag Radio in reset is set or not.
1702:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll CSR          RFRSTF      LL_RCC_IsRFUnderReset
1703:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval State of bit (1 or 0).
1704:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1705:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_IsRFUnderReset(void)
1706:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
1707:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   return ((READ_BIT(RCC->CSR, RCC_CSR_RFRSTF) == (RCC_CSR_RFRSTF)) ? 1UL : 0UL);
1708:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
1709:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1710:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1711:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
1712:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
1713:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1714:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1715:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1716:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_EF_System System
1717:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
1718:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccfvFZ61.s 			page 38


1719:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1720:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
1721:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Configure the system clock source
1722:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll CFGR         SW            LL_RCC_SetSysClkSource
1723:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
1724:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_MSI
1725:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSI
1726:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
1727:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
1728:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval None
1729:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1730:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
1731:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
1732:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
1733:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
1734:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1735:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
1736:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Get the system clock source
1737:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll CFGR         SWS           LL_RCC_GetSysClkSource
1738:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1739:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_MSI
1740:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
1741:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
1742:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
1743:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1744:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
1745:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
1746:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
1747:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
1748:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1749:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1750:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
1751:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Set AHB prescaler
1752:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll CFGR         HPRE          LL_RCC_SetAHBPrescaler
1753:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @param  Prescaler This parameter can be one of the following values:
1754:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_1
1755:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_2
1756:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_3
1757:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_4
1758:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_5
1759:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_6
1760:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_8
1761:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_10
1762:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_16
1763:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_32
1764:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_64
1765:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_128
1766:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_256
1767:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_512
1768:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval None
1769:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1770:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
1771:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
1772:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
1773:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
1774:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1775:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #if defined(DUAL_CORE)
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccfvFZ61.s 			page 39


1776:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
1777:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Set CPU2 AHB prescaler
1778:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll EXTCFGR         C2HPRE          LL_C2_RCC_SetAHBPrescaler
1779:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @param  Prescaler This parameter can be one of the following values:
1780:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_1
1781:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_2
1782:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_3
1783:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_4
1784:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_5
1785:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_6
1786:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_8
1787:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_10
1788:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_16
1789:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_32
1790:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_64
1791:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_128
1792:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_256
1793:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_512
1794:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval None
1795:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1796:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE void LL_C2_RCC_SetAHBPrescaler(uint32_t Prescaler)
1797:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
1798:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
1799:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
1800:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #endif /* DUAL_CORE */
1801:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1802:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
1803:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Set AHB3 prescaler
1804:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll EXTCFGR         SHDHPRE          LL_RCC_SetAHB3Prescaler
1805:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @param  Prescaler This parameter can be one of the following values:
1806:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_1
1807:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_2
1808:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_3
1809:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_4
1810:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_5
1811:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_6
1812:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_8
1813:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_10
1814:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_16
1815:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_32
1816:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_64
1817:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_128
1818:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_256
1819:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_512
1820:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval None
1821:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1822:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetAHB3Prescaler(uint32_t Prescaler)
1823:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
1824:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
1825:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
1826:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1827:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
1828:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Set APB1 prescaler
1829:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll CFGR         PPRE1         LL_RCC_SetAPB1Prescaler
1830:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @param  Prescaler This parameter can be one of the following values:
1831:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_1
1832:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_2
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccfvFZ61.s 			page 40


1833:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_4
1834:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_8
1835:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_16
1836:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval None
1837:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1838:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
1839:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
1840:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
1841:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
1842:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1843:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
1844:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Set APB2 prescaler
1845:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll CFGR         PPRE2         LL_RCC_SetAPB2Prescaler
1846:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @param  Prescaler This parameter can be one of the following values:
1847:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_1
1848:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_2
1849:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_4
1850:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_8
1851:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_16
1852:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval None
1853:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1854:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
1855:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
1856:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
1857:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
1858:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1859:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
1860:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Get AHB prescaler
1861:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll CFGR         HPRE          LL_RCC_GetAHBPrescaler
1862:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1863:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_1
1864:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_2
1865:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_3
1866:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_4
1867:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_5
1868:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_6
1869:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_8
1870:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_10
1871:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_16
1872:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_32
1873:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_64
1874:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_128
1875:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_256
1876:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_512
1877:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1878:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
1879:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
1880:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
1881:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
1882:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1883:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #if defined(DUAL_CORE)
1884:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
1885:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Get C2 AHB prescaler
1886:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll EXTCFGR         C2HPRE          LL_C2_RCC_GetAHBPrescaler
1887:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1888:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_1
1889:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_2
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccfvFZ61.s 			page 41


1890:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_3
1891:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_4
1892:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_5
1893:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_6
1894:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_8
1895:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_10
1896:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_16
1897:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_32
1898:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_64
1899:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_128
1900:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_256
1901:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_512
1902:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1903:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_C2_RCC_GetAHBPrescaler(void)
1904:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
1905:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE));
1906:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
1907:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** #endif /* DUAL_CORE */
1908:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1909:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
1910:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Get AHB3 prescaler
1911:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll EXTCFGR         SHDHPRE          LL_RCC_GetAHB3Prescaler
1912:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1913:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_1
1914:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_2
1915:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_3
1916:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_4
1917:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_5
1918:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_6
1919:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_8
1920:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_10
1921:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_16
1922:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_32
1923:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_64
1924:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_128
1925:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_256
1926:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_SYSCLK_DIV_512
1927:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1928:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetAHB3Prescaler(void)
1929:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
1930:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
1931:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
1932:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1933:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
1934:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Get APB1 prescaler
1935:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll CFGR         PPRE1         LL_RCC_GetAPB1Prescaler
1936:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1937:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_1
1938:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_2
1939:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_4
1940:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_8
1941:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB1_DIV_16
1942:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1943:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
1944:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
1945:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
1946:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccfvFZ61.s 			page 42


1947:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1948:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
1949:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Get APB2 prescaler
1950:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll CFGR         PPRE2         LL_RCC_GetAPB2Prescaler
1951:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1952:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_1
1953:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_2
1954:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_4
1955:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_8
1956:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_APB2_DIV_16
1957:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1958:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
1959:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
1960:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
1961:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
1962:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1963:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
1964:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Set Clock After Wake-Up From Stop mode
1965:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll CFGR         STOPWUCK      LL_RCC_SetClkAfterWakeFromStop
1966:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @param  Clock This parameter can be one of the following values:
1967:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_MSI
1968:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_HSI
1969:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval None
1970:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1971:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetClkAfterWakeFromStop(uint32_t Clock)
1972:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
1973:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
1974:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
1975:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1976:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
1977:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Get Clock After Wake-Up From Stop mode
1978:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll CFGR         STOPWUCK      LL_RCC_GetClkAfterWakeFromStop
1979:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
1980:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_MSI
1981:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_STOP_WAKEUPCLOCK_HSI
1982:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1983:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetClkAfterWakeFromStop(void)
1984:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
1985:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_STOPWUCK));
1986:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
1987:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1988:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
1989:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
1990:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1991:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1992:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1993:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_EF_MCO MCO
1994:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
1995:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
1996:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
1997:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
1998:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Configure MCOx
1999:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll CFGR         MCOSEL        LL_RCC_ConfigMCO\n
2000:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         CFGR         MCOPRE        LL_RCC_ConfigMCO
2001:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @param  MCOxSource This parameter can be one of the following values:
2002:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_NOCLOCK
2003:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_SYSCLK
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccfvFZ61.s 			page 43


2004:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_MSI
2005:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_HSI
2006:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_HSE
2007:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_PLLCLK
2008:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_LSI
2009:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_LSE
2010:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_PLLQCLK
2011:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1SOURCE_PLLPCLK
2012:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @param  MCOxPrescaler This parameter can be one of the following values:
2013:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_1
2014:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_2
2015:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_4
2016:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_8
2017:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_MCO1_DIV_16
2018:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval None
2019:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
2020:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_ConfigMCO(uint32_t MCOxSource, uint32_t MCOxPrescaler)
2021:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
2022:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   MODIFY_REG(RCC->CFGR, RCC_CFGR_MCOSEL | RCC_CFGR_MCOPRE, MCOxSource | MCOxPrescaler);
2023:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
2024:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
2025:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
2026:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
2027:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
2028:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
2029:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_EF_Peripheral_Clock_Source Peripheral Clock Source
2030:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
2031:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
2032:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
2033:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
2034:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Configure USARTx clock source
2035:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll CCIPR        USART1SEL     LL_RCC_SetUSARTClockSource
2036:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @param  USARTxSource This parameter can be one of the following values:
2037:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_PCLK2
2038:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_SYSCLK
2039:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_HSI
2040:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_LSE
2041:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_PCLK1
2042:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_SYSCLK
2043:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_HSI
2044:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_LSE
2045:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval None
2046:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
2047:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetUSARTClockSource(uint32_t USARTxSource)
2048:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
2049:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16), (USARTxSource & 0x0000FFFFU));
2050:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
2051:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
2052:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
2053:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Configure I2Sx clock source
2054:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll CCIPR        I2S2SEL       LL_RCC_SetI2SClockSource
2055:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @param  I2SxSource This parameter can be one of the following values:
2056:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S2_CLKSOURCE_PLL
2057:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S2_CLKSOURCE_HSI
2058:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S2_CLKSOURCE_PIN
2059:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval None
2060:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccfvFZ61.s 			page 44


2061:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetI2SClockSource(uint32_t I2SxSource)
2062:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
2063:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, RCC_CCIPR_I2S2SEL, I2SxSource);
2064:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
2065:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
2066:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
2067:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Configure LPUARTx clock source
2068:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll CCIPR        LPUART1SEL    LL_RCC_SetLPUARTClockSource
2069:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @param  LPUARTxSource This parameter can be one of the following values:
2070:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_PCLK1
2071:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_SYSCLK
2072:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_HSI
2073:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_LSE
2074:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval None
2075:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
2076:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetLPUARTClockSource(uint32_t LPUARTxSource)
2077:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
2078:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
2079:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
2080:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
2081:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
2082:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Configure I2Cx clock source
2083:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll CCIPR        I2CxSEL       LL_RCC_SetI2CClockSource
2084:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @param  I2CxSource This parameter can be one of the following values:
2085:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE_PCLK1
2086:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE_SYSCLK
2087:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE_HSI
2088:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C2_CLKSOURCE_PCLK1
2089:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C2_CLKSOURCE_SYSCLK
2090:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C2_CLKSOURCE_HSI
2091:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C3_CLKSOURCE_PCLK1
2092:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C3_CLKSOURCE_SYSCLK
2093:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C3_CLKSOURCE_HSI
2094:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval None
2095:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
2096:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetI2CClockSource(uint32_t I2CxSource)
2097:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
2098:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
2099:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
2100:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
2101:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
2102:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Configure LPTIMx clock source
2103:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll CCIPR        LPTIMxSEL     LL_RCC_SetLPTIMClockSource
2104:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @param  LPTIMxSource This parameter can be one of the following values:
2105:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_PCLK1
2106:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_LSI
2107:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_HSI
2108:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_LSE
2109:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM2_CLKSOURCE_PCLK1
2110:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM2_CLKSOURCE_LSI
2111:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM2_CLKSOURCE_HSI
2112:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM2_CLKSOURCE_LSE
2113:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM3_CLKSOURCE_PCLK1
2114:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM3_CLKSOURCE_LSI
2115:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM3_CLKSOURCE_HSI
2116:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM3_CLKSOURCE_LSE
2117:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval None
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccfvFZ61.s 			page 45


2118:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
2119:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetLPTIMClockSource(uint32_t LPTIMxSource)
2120:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
2121:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
2122:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
2123:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
2124:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
2125:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Configure RNG clock source
2126:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll CCIPR        RNGSEL      LL_RCC_SetRNGClockSource
2127:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @param  RNGxSource This parameter can be one of the following values:
2128:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE_PLL
2129:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE_LSI
2130:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE_LSE
2131:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE_MSI
2132:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval None
2133:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
2134:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetRNGClockSource(uint32_t RNGxSource)
2135:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
2136:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
2137:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
2138:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
2139:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
2140:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
2141:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Configure ADC clock source
2142:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll CCIPR        ADCSEL        LL_RCC_SetADCClockSource
2143:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @param  ADCxSource This parameter can be one of the following values:
2144:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSOURCE_NONE
2145:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSOURCE_PLL
2146:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSOURCE_SYSCLK
2147:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval None
2148:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
2149:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetADCClockSource(uint32_t ADCxSource)
2150:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
2151:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
2152:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
2153:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
2154:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
2155:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Get USARTx clock source
2156:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll CCIPR        USART1SEL     LL_RCC_GetUSARTClockSource
2157:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @param  USARTx This parameter can be one of the following values:
2158:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE
2159:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2160:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_PCLK2
2161:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_SYSCLK
2162:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_HSI
2163:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART1_CLKSOURCE_LSE
2164:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_PCLK1
2165:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_SYSCLK
2166:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_HSI
2167:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_USART2_CLKSOURCE_LSE
2168:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
2169:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetUSARTClockSource(uint32_t USARTx)
2170:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
2171:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16));
2172:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
2173:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
2174:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccfvFZ61.s 			page 46


2175:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Get I2Sx clock source
2176:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll CCIPR        I2S2SEL        LL_RCC_GetI2SClockSource
2177:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @param  I2Sx This parameter can be one of the following values:
2178:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S2_CLKSOURCE
2179:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2180:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S2_CLKSOURCE_PLL
2181:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S2_CLKSOURCE_HSI
2182:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2S2_CLKSOURCE_PIN
2183:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
2184:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetI2SClockSource(uint32_t I2Sx)
2185:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
2186:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CCIPR, I2Sx));
2187:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
2188:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
2189:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
2190:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Get LPUARTx clock source
2191:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll CCIPR        LPUART1SEL    LL_RCC_GetLPUARTClockSource
2192:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @param  LPUARTx This parameter can be one of the following values:
2193:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE
2194:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2195:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_PCLK1
2196:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_SYSCLK
2197:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_HSI
2198:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPUART1_CLKSOURCE_LSE
2199:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
2200:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetLPUARTClockSource(uint32_t LPUARTx)
2201:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
2202:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
2203:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
2204:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
2205:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
2206:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Get I2Cx clock source
2207:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll CCIPR        I2CxSEL       LL_RCC_GetI2CClockSource
2208:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @param  I2Cx This parameter can be one of the following values:
2209:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE
2210:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C3_CLKSOURCE
2211:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2212:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE_PCLK1
2213:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE_SYSCLK
2214:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C1_CLKSOURCE_HSI
2215:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C2_CLKSOURCE_PCLK1
2216:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C2_CLKSOURCE_SYSCLK
2217:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C2_CLKSOURCE_HSI
2218:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C3_CLKSOURCE_PCLK1
2219:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C3_CLKSOURCE_SYSCLK
2220:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_I2C3_CLKSOURCE_HSI
2221:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
2222:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetI2CClockSource(uint32_t I2Cx)
2223:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
2224:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   return (uint32_t)((READ_BIT(RCC->CCIPR, I2Cx) >> 4) | (I2Cx << 4));
2225:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
2226:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
2227:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
2228:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Get LPTIMx clock source
2229:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll CCIPR        LPTIMxSEL     LL_RCC_GetLPTIMClockSource
2230:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @param  LPTIMx This parameter can be one of the following values:
2231:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccfvFZ61.s 			page 47


2232:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM2_CLKSOURCE
2233:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM3_CLKSOURCE
2234:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2235:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_PCLK1
2236:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_LSI
2237:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_HSI
2238:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM1_CLKSOURCE_LSE
2239:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM2_CLKSOURCE_PCLK1
2240:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM2_CLKSOURCE_LSI
2241:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM2_CLKSOURCE_HSI
2242:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM2_CLKSOURCE_LSE
2243:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM3_CLKSOURCE_PCLK1
2244:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM3_CLKSOURCE_LSI
2245:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM3_CLKSOURCE_HSI
2246:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_LPTIM3_CLKSOURCE_LSE
2247:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
2248:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
2249:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetLPTIMClockSource(uint32_t LPTIMx)
2250:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
2251:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   return (uint32_t)((READ_BIT(RCC->CCIPR, LPTIMx) >> 16) | LPTIMx);
2252:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
2253:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
2254:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
2255:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Get RNGx clock source
2256:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll CCIPR        RNGSEL      LL_RCC_GetRNGClockSource
2257:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @param  RNGx This parameter can be one of the following values:
2258:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE
2259:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2260:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE_PLL
2261:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE_LSI
2262:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE_LSE
2263:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_RNG_CLKSOURCE_MSI
2264:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
2265:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetRNGClockSource(uint32_t RNGx)
2266:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
2267:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CCIPR, RNGx));
2268:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
2269:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
2270:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
2271:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Get ADCx clock source
2272:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll CCIPR        ADCSEL        LL_RCC_GetADCClockSource
2273:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @param  ADCx This parameter can be one of the following values:
2274:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSOURCE
2275:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2276:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSOURCE_NONE
2277:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSOURCE_HSI
2278:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSOURCE_PLL
2279:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_ADC_CLKSOURCE_SYSCLK
2280:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
2281:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetADCClockSource(uint32_t ADCx)
2282:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
2283:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->CCIPR, ADCx));
2284:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
2285:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
2286:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
2287:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @}
2288:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccfvFZ61.s 			page 48


2289:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
2290:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /** @defgroup RCC_LL_EF_RTC RTC
2291:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @{
2292:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
2293:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
2294:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
2295:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Set RTC Clock Source
2296:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @note Once the RTC clock source has been selected, it cannot be changed anymore unless
2297:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *       the Backup domain is reset, or unless a failure is detected on LSE (LSECSSD is
2298:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *       set). The BDRST bit can be used to reset them.
2299:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll BDCR         RTCSEL        LL_RCC_SetRTCClockSource
2300:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @param  Source This parameter can be one of the following values:
2301:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_NONE
2302:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSE
2303:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSI
2304:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_HSE_DIV32
2305:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval None
2306:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
2307:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_SetRTCClockSource(uint32_t Source)
2308:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
2309:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
2310:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
2311:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
2312:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
2313:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Get RTC Clock Source
2314:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll BDCR         RTCSEL        LL_RCC_GetRTCClockSource
2315:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval Returned value can be one of the following values:
2316:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_NONE
2317:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSE
2318:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_LSI
2319:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   *         @arg @ref LL_RCC_RTC_CLKSOURCE_HSE_DIV32
2320:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
2321:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE uint32_t LL_RCC_GetRTCClockSource(void)
2322:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
2323:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
2324:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
2325:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
2326:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
2327:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Enable RTC
2328:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
2329:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval None
2330:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
2331:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_EnableRTC(void)
 254              		.loc 2 2331 22 view .LVU78
 255              	.LBB11:
2332:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
2333:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 256              		.loc 2 2333 3 view .LVU79
 257 0030 4FF0B043 		mov	r3, #1476395008
 258 0034 D3F89020 		ldr	r2, [r3, #144]
 259 0038 42F40042 		orr	r2, r2, #32768
 260 003c C3F89020 		str	r2, [r3, #144]
 261              	.LBE11:
 262              	.LBE10:
 120:Core/Src/rtc.c **** 
 263              		.loc 1 120 5 view .LVU80
 264              	.LVL13:
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccfvFZ61.s 			page 49


 265              	.LBB12:
 266              	.LBI12:
 267              		.file 3 "Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h"
   1:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
   2:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   ******************************************************************************
   3:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @file    stm32wlxx_ll_bus.h
   4:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @author  MCD Application Team
   5:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @brief   Header file of BUS LL module.
   6:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   ******************************************************************************
   7:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @attention
   8:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *
   9:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * Copyright (c) 2020 STMicroelectronics.
  10:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * All rights reserved.
  11:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *
  12:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * in the root directory of this software component.
  14:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *
  16:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   ******************************************************************************
  17:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   @verbatim
  18:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****                       ##### RCC Limitations #####
  19:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   ==============================================================================
  20:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****     [..]
  21:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****       A delay between an RCC peripheral clock enable and the effective peripheral
  22:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****       enabling should be taken into account in order to manage the peripheral read/write
  23:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****       from/to registers.w<
  24:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****       (+) This delay depends on the peripheral mapping.
  25:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****         (++) AHB & APB peripherals, 1 dummy read is necessary
  26:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
  27:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****     [..]
  28:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****       Workarounds:
  29:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****       (#) For AHB & APB peripherals, a dummy read to the peripheral register has been
  30:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****           inserted in each LL_{BUS}_GRP{x}_EnableClock() function.
  31:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
  32:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   @endverbatim
  33:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   ******************************************************************************
  34:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
  35:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
  36:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  37:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #ifndef __STM32WLxx_LL_BUS_H
  38:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define __STM32WLxx_LL_BUS_H
  39:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
  40:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #ifdef __cplusplus
  41:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** extern "C" {
  42:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #endif
  43:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
  44:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /* Includes ------------------------------------------------------------------*/
  45:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #include "stm32wlxx.h"
  46:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
  47:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /** @addtogroup STM32WLxx_LL_Driver
  48:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @{
  49:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
  50:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
  51:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #if defined(RCC)
  52:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
  53:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL BUS
  54:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @{
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccfvFZ61.s 			page 50


  55:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
  56:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
  57:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /* Private types -------------------------------------------------------------*/
  58:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /* Private variables ---------------------------------------------------------*/
  59:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
  60:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /* Private constants ---------------------------------------------------------*/
  61:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
  62:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /* Private macros ------------------------------------------------------------*/
  63:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
  64:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /* Exported types ------------------------------------------------------------*/
  65:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
  66:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /* Exported constants --------------------------------------------------------*/
  67:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_Exported_Constants BUS Exported Constants
  68:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @{
  69:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
  70:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
  71:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EC_AHB1_GRP1_PERIPH  AHB1 GRP1 PERIPH
  72:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @{
  73:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
  74:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_ALL            (0xFFFFFFFFU)
  75:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_DMA1           RCC_AHB1ENR_DMA1EN
  76:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_DMA2           RCC_AHB1ENR_DMA2EN
  77:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_DMAMUX1        RCC_AHB1ENR_DMAMUX1EN
  78:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_CRC            RCC_AHB1ENR_CRCEN
  79:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
  80:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @}
  81:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
  82:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
  83:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EC_AHB2_GRP1_PERIPH  AHB2 GRP1 PERIPH
  84:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @{
  85:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
  86:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_ALL            (0xFFFFFFFFU)
  87:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOA          RCC_AHB2ENR_GPIOAEN
  88:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOB          RCC_AHB2ENR_GPIOBEN
  89:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOC          RCC_AHB2ENR_GPIOCEN
  90:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOH          RCC_AHB2ENR_GPIOHEN
  91:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
  92:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @}
  93:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
  94:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
  95:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EC_AHB3_GRP1_PERIPH  AHB3 GRP1 PERIPH
  96:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @{
  97:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
  98:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_ALL            (0xFFFFFFFFU)
  99:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_PKA            RCC_AHB3ENR_PKAEN
 100:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_AES            RCC_AHB3ENR_AESEN
 101:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_RNG            RCC_AHB3ENR_RNGEN
 102:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_HSEM           RCC_AHB3ENR_HSEMEN
 103:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #if defined(DUAL_CORE)
 104:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_IPCC           RCC_AHB3ENR_IPCCEN
 105:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #endif /* DUAL_CORE */
 106:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_SRAM1          RCC_AHB3SMENR_SRAM1SMEN
 107:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_SRAM2          RCC_AHB3SMENR_SRAM2SMEN
 108:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_FLASH          RCC_AHB3ENR_FLASHEN
 109:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 110:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @}
 111:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccfvFZ61.s 			page 51


 112:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 113:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB1_GRP1_PERIPH  APB1 GRP1 PERIPH
 114:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @{
 115:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 116:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_ALL            (0xFFFFFFFFU)
 117:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM2           RCC_APB1ENR1_TIM2EN
 118:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_RTCAPB         RCC_APB1ENR1_RTCAPBEN
 119:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_WWDG           RCC_APB1ENR1_WWDGEN
 120:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_SPI2           RCC_APB1ENR1_SPI2EN
 121:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USART2         RCC_APB1ENR1_USART2EN
 122:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C1           RCC_APB1ENR1_I2C1EN
 123:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C2           RCC_APB1ENR1_I2C2EN
 124:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C3           RCC_APB1ENR1_I2C3EN
 125:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_DAC            RCC_APB1ENR1_DACEN
 126:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_LPTIM1         RCC_APB1ENR1_LPTIM1EN
 127:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 128:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @}
 129:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 130:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 131:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 132:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB1_GRP2_PERIPH  APB1 GRP2 PERIPH
 133:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @{
 134:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 135:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_ALL            (0xFFFFFFFFU)
 136:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_LPUART1        RCC_APB1ENR2_LPUART1EN
 137:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_LPTIM2         RCC_APB1ENR2_LPTIM2EN
 138:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_LPTIM3         RCC_APB1ENR2_LPTIM3EN
 139:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 140:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @}
 141:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 142:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 143:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB2_GRP1_PERIPH  APB2 GRP1 PERIPH
 144:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @{
 145:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 146:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_ALL            (0xFFFFFFFFU)
 147:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_ADC            RCC_APB2ENR_ADCEN
 148:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM1           RCC_APB2ENR_TIM1EN
 149:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SPI1           RCC_APB2ENR_SPI1EN
 150:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_USART1         RCC_APB2ENR_USART1EN
 151:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM16          RCC_APB2ENR_TIM16EN
 152:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM17          RCC_APB2ENR_TIM17EN
 153:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 154:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @}
 155:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 156:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 157:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB3_GRP1_PERIPH  APB3 GRP1 PERIPH
 158:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @{
 159:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 160:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB3_GRP1_PERIPH_ALL            (0xFFFFFFFFU)
 161:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_APB3_GRP1_PERIPH_SUBGHZSPI      RCC_APB3ENR_SUBGHZSPIEN
 162:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 163:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @}
 164:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 165:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 166:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #if defined(DUAL_CORE)
 167:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EC_C2_AHB1_GRP1_PERIPH  C2 AHB1 GRP1 PERIPH
 168:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @{
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccfvFZ61.s 			page 52


 169:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 170:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_AHB1_GRP1_PERIPH_DMA1         RCC_C2AHB1ENR_DMA1EN
 171:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_AHB1_GRP1_PERIPH_DMA2         RCC_C2AHB1ENR_DMA2EN
 172:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_AHB1_GRP1_PERIPH_DMAMUX1      RCC_C2AHB1ENR_DMAMUX1EN
 173:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_AHB1_GRP1_PERIPH_CRC          RCC_C2AHB1ENR_CRCEN
 174:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 175:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @}
 176:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 177:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 178:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 179:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EC_C2_AHB2_GRP1_PERIPH  C2 AHB2 GRP1 PERIPH
 180:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @{
 181:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 182:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_AHB2_GRP1_PERIPH_GPIOA        RCC_C2AHB2ENR_GPIOAEN
 183:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_AHB2_GRP1_PERIPH_GPIOB        RCC_C2AHB2ENR_GPIOBEN
 184:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_AHB2_GRP1_PERIPH_GPIOC        RCC_C2AHB2ENR_GPIOCEN
 185:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_AHB2_GRP1_PERIPH_GPIOH        RCC_C2AHB2ENR_GPIOHEN
 186:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 187:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @}
 188:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 189:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 190:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 191:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EC_C2_AHB3_GRP1_PERIPH  C2 AHB3 GRP1 PERIPH
 192:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @{
 193:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 194:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_AHB3_GRP1_PERIPH_PKA          RCC_C2AHB3ENR_PKAEN
 195:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_AHB3_GRP1_PERIPH_AES          RCC_C2AHB3ENR_AESEN
 196:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_AHB3_GRP1_PERIPH_RNG          RCC_C2AHB3ENR_RNGEN
 197:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_AHB3_GRP1_PERIPH_HSEM         RCC_C2AHB3ENR_HSEMEN
 198:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_AHB3_GRP1_PERIPH_IPCC         RCC_C2AHB3ENR_IPCCEN
 199:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_AHB3_GRP1_PERIPH_FLASH        RCC_C2AHB3ENR_FLASHEN
 200:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_AHB3_GRP1_PERIPH_SRAM1        RCC_C2AHB3SMENR_SRAM1SMEN
 201:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_AHB3_GRP1_PERIPH_SRAM2        RCC_C2AHB3SMENR_SRAM2SMEN
 202:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 203:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @}
 204:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 205:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 206:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 207:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EC_C2_APB1_GRP1_PERIPH  C2 APB1 GRP1 PERIPH
 208:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @{
 209:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 210:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_APB1_GRP1_PERIPH_TIM2         RCC_C2APB1ENR1_TIM2EN
 211:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_APB1_GRP1_PERIPH_RTCAPB       RCC_C2APB1ENR1_RTCAPBEN
 212:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_APB1_GRP1_PERIPH_SPI2         RCC_C2APB1ENR1_SPI2EN
 213:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_APB1_GRP1_PERIPH_USART2       RCC_C2APB1ENR1_USART2EN
 214:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_APB1_GRP1_PERIPH_I2C1         RCC_C2APB1ENR1_I2C1EN
 215:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_APB1_GRP1_PERIPH_I2C2         RCC_C2APB1ENR1_I2C2EN
 216:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_APB1_GRP1_PERIPH_I2C3         RCC_C2APB1ENR1_I2C3EN
 217:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_APB1_GRP1_PERIPH_DAC          RCC_C2APB1ENR1_DACEN
 218:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_APB1_GRP1_PERIPH_LPTIM1       RCC_C2APB1ENR1_LPTIM1EN
 219:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 220:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @}
 221:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 222:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 223:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 224:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EC_C2_APB1_GRP2_PERIPH  C2 APB1 GRP2 PERIPH
 225:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @{
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccfvFZ61.s 			page 53


 226:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 227:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_APB1_GRP2_PERIPH_LPUART1      RCC_C2APB1ENR2_LPUART1EN
 228:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_APB1_GRP2_PERIPH_LPTIM2       RCC_C2APB1ENR2_LPTIM2EN
 229:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_APB1_GRP2_PERIPH_LPTIM3       RCC_C2APB1ENR2_LPTIM3EN
 230:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 231:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @}
 232:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 233:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 234:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 235:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EC_C2_APB2_GRP1_PERIPH  C2 APB2 GRP1 PERIPH
 236:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @{
 237:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 238:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_APB2_GRP1_PERIPH_ADC          RCC_C2APB2ENR_ADCEN
 239:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_APB2_GRP1_PERIPH_TIM1         RCC_C2APB2ENR_TIM1EN
 240:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_APB2_GRP1_PERIPH_SPI1         RCC_C2APB2ENR_SPI1EN
 241:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_APB2_GRP1_PERIPH_USART1       RCC_C2APB2ENR_USART1EN
 242:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_APB2_GRP1_PERIPH_TIM16        RCC_C2APB2ENR_TIM16EN
 243:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_APB2_GRP1_PERIPH_TIM17        RCC_C2APB2ENR_TIM17EN
 244:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 245:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @}
 246:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 247:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 248:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 249:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EC_C2_APB3_GRP1_PERIPH  C2 APB3 GRP1 PERIPH
 250:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @{
 251:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 252:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #define LL_C2_APB3_GRP1_PERIPH_SUBGHZSPI    RCC_C2APB3ENR_SUBGHZSPIEN
 253:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 254:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @}
 255:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 256:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #endif /* DUAL_CORE */
 257:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 258:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 259:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @}
 260:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 261:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 262:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /* Exported macro ------------------------------------------------------------*/
 263:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 264:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /* Exported functions --------------------------------------------------------*/
 265:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 266:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_Exported_Functions BUS Exported Functions
 267:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @{
 268:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 269:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 270:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EF_AHB1 AHB1
 271:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @{
 272:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 273:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 274:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 275:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Enable AHB1 peripherals clock.
 276:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll AHB1ENR      DMA1EN        LL_AHB1_GRP1_EnableClock\n
 277:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1ENR      DMA2EN        LL_AHB1_GRP1_EnableClock\n
 278:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1ENR      DMAMUX1EN     LL_AHB1_GRP1_EnableClock\n
 279:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1ENR      CRCEN         LL_AHB1_GRP1_EnableClock\n
 280:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 281:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 282:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccfvFZ61.s 			page 54


 283:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
 284:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 285:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
 286:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 287:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
 288:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
 289:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   __IO uint32_t tmpreg;
 290:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   SET_BIT(RCC->AHB1ENR, Periphs);
 291:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 292:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 293:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   (void)tmpreg;
 294:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
 295:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 296:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 297:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Check if AHB1 peripheral clock is enabled or not
 298:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll AHB1ENR      DMA1EN        LL_AHB1_GRP1_IsEnabledClock\n
 299:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1ENR      DMA2EN        LL_AHB1_GRP1_IsEnabledClock\n
 300:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1ENR      DMAMUX1EN     LL_AHB1_GRP1_IsEnabledClock\n
 301:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1ENR      CRCEN         LL_AHB1_GRP1_IsEnabledClock\n
 302:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 303:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 304:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 305:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
 306:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 307:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @retval uint32_t
 308:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 309:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB1_GRP1_IsEnabledClock(uint32_t Periphs)
 310:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
 311:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   return ((READ_BIT(RCC->AHB1ENR, Periphs) == (Periphs)) ? 1UL : 0UL);
 312:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
 313:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 314:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 315:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Disable AHB1 peripherals clock.
 316:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll AHB1ENR      DMA1EN        LL_AHB1_GRP1_DisableClock\n
 317:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1ENR      DMA2EN        LL_AHB1_GRP1_DisableClock\n
 318:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1ENR      DMAMUX1EN     LL_AHB1_GRP1_DisableClock\n
 319:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1ENR      CRCEN         LL_AHB1_GRP1_DisableClock\n
 320:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 321:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 322:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 323:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
 324:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 325:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
 326:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 327:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_DisableClock(uint32_t Periphs)
 328:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
 329:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   CLEAR_BIT(RCC->AHB1ENR, Periphs);
 330:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
 331:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 332:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 333:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Force AHB1 peripherals reset.
 334:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll AHB1RSTR     DMA1RST       LL_AHB1_GRP1_ForceReset\n
 335:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1RSTR     DMA2RST       LL_AHB1_GRP1_ForceReset\n
 336:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1RSTR     DMAMUX1RST    LL_AHB1_GRP1_ForceReset\n
 337:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1RSTR     CRCRST        LL_AHB1_GRP1_ForceReset\n
 338:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 339:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ALL
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccfvFZ61.s 			page 55


 340:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 341:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 342:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
 343:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 344:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
 345:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 346:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_ForceReset(uint32_t Periphs)
 347:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
 348:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   SET_BIT(RCC->AHB1RSTR, Periphs);
 349:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
 350:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 351:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 352:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Release AHB1 peripherals reset.
 353:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll AHB1RSTR     DMA1RST       LL_AHB1_GRP1_ReleaseReset\n
 354:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1RSTR     DMA2RST       LL_AHB1_GRP1_ReleaseReset\n
 355:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1RSTR     DMAMUX1RST     LL_AHB1_GRP1_ReleaseReset\n
 356:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1RSTR     CRCRST        LL_AHB1_GRP1_ReleaseReset\n
 357:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 358:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ALL
 359:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 360:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 361:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
 362:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 363:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
 364:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 365:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_ReleaseReset(uint32_t Periphs)
 366:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
 367:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   CLEAR_BIT(RCC->AHB1RSTR, Periphs);
 368:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
 369:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 370:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 371:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Enable AHB1 peripherals clock during Low Power (Sleep) mode.
 372:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll AHB1SMENR    DMA1SMEN      LL_AHB1_GRP1_EnableClockSleep\n
 373:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1SMENR    DMA2SMEN      LL_AHB1_GRP1_EnableClockSleep\n
 374:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1SMENR    DMAMUX1SMEN   LL_AHB1_GRP1_EnableClockSleep\n
 375:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1SMENR    CRCSMEN       LL_AHB1_GRP1_EnableClockSleep\n
 376:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 377:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 378:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 379:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
 380:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 381:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
 382:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 383:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_EnableClockSleep(uint32_t Periphs)
 384:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
 385:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   __IO uint32_t tmpreg;
 386:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   SET_BIT(RCC->AHB1SMENR, Periphs);
 387:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 388:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB1SMENR, Periphs);
 389:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   (void)tmpreg;
 390:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
 391:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 392:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 393:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Check if AHB1 peripheral clock is enabled by the clock gating during CPU1 CSleep mode
 394:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll AHB1SMENR    DMA1SMEN      LL_AHB1_GRP1_IsEnabledClockSleep\n
 395:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1SMENR    DMA2SMEN      LL_AHB1_GRP1_IsEnabledClockSleep\n
 396:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1SMENR    DMAMUX1SMEN   LL_AHB1_GRP1_IsEnabledClockSleep\n
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccfvFZ61.s 			page 56


 397:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1SMENR    CRCSMEN       LL_AHB1_GRP1_IsEnabledClockSleep
 398:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 399:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 400:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 401:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
 402:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 403:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @retval uint32_t
 404:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 405:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB1_GRP1_IsEnabledClockSleep(uint32_t Periphs)
 406:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
 407:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   return ((READ_BIT(RCC->AHB1SMENR, Periphs) == (Periphs)) ? 1UL : 0UL);
 408:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
 409:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 410:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 411:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Disable AHB1 peripherals clock during Low Power (Sleep) mode.
 412:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll AHB1SMENR    DMA1SMEN      LL_AHB1_GRP1_DisableClockSleep\n
 413:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1SMENR    DMA2SMEN      LL_AHB1_GRP1_DisableClockSleep\n
 414:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1SMENR    DMAMUX1SMEN   LL_AHB1_GRP1_DisableClockSleep\n
 415:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1SMENR    CRCSMEN       LL_AHB1_GRP1_DisableClockSleep\n
 416:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 417:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 418:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 419:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
 420:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 421:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
 422:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 423:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_DisableClockSleep(uint32_t Periphs)
 424:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
 425:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   CLEAR_BIT(RCC->AHB1SMENR, Periphs);
 426:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
 427:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 428:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 429:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @}
 430:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 431:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 432:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EF_AHB2 AHB2
 433:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @{
 434:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 435:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 436:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 437:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Enable AHB2 peripherals clock.
 438:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll AHB2ENR      GPIOAEN       LL_AHB2_GRP1_EnableClock\n
 439:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB2ENR      GPIOBEN       LL_AHB2_GRP1_EnableClock\n
 440:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB2ENR      GPIOCEN       LL_AHB2_GRP1_EnableClock\n
 441:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB2ENR      GPIOHEN       LL_AHB2_GRP1_EnableClock\n
 442:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 443:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
 444:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 445:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 446:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
 447:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
 448:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 449:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
 450:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
 451:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   __IO uint32_t tmpreg;
 452:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   SET_BIT(RCC->AHB2ENR, Periphs);
 453:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccfvFZ61.s 			page 57


 454:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 455:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   (void)tmpreg;
 456:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
 457:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 458:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 459:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Check if AHB2 peripheral clock is enabled or not
 460:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll AHB2ENR      GPIOAEN       LL_AHB2_GRP1_IsEnabledClock\n
 461:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB2ENR      GPIOBEN       LL_AHB2_GRP1_IsEnabledClock\n
 462:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB2ENR      GPIOCEN       LL_AHB2_GRP1_IsEnabledClock\n
 463:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB2ENR      GPIOHEN       LL_AHB2_GRP1_IsEnabledClock\n
 464:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 465:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
 466:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 467:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 468:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
 469:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @retval uint32_t
 470:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 471:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB2_GRP1_IsEnabledClock(uint32_t Periphs)
 472:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
 473:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   return ((READ_BIT(RCC->AHB2ENR, Periphs) == (Periphs)) ? 1UL : 0UL);
 474:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
 475:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 476:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 477:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Disable AHB2 peripherals clock.
 478:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll AHB2ENR      GPIOAEN       LL_AHB2_GRP1_DisableClock\n
 479:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB2ENR      GPIOBEN       LL_AHB2_GRP1_DisableClock\n
 480:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB2ENR      GPIOCEN       LL_AHB2_GRP1_DisableClock\n
 481:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB2ENR      GPIOHEN       LL_AHB2_GRP1_DisableClock\n
 482:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 483:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
 484:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 485:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 486:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
 487:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
 488:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 489:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_DisableClock(uint32_t Periphs)
 490:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
 491:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   CLEAR_BIT(RCC->AHB2ENR, Periphs);
 492:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
 493:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 494:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 495:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Force AHB2 peripherals reset.
 496:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll AHB2RSTR     GPIOARST      LL_AHB2_GRP1_ForceReset\n
 497:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB2RSTR     GPIOBRST      LL_AHB2_GRP1_ForceReset\n
 498:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB2RSTR     GPIOCRST      LL_AHB2_GRP1_ForceReset\n
 499:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB2RSTR     GPIOHRST      LL_AHB2_GRP1_ForceReset
 500:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 501:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ALL
 502:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
 503:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 504:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 505:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
 506:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
 507:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 508:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_ForceReset(uint32_t Periphs)
 509:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
 510:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   SET_BIT(RCC->AHB2RSTR, Periphs);
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccfvFZ61.s 			page 58


 511:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
 512:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 513:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 514:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Release AHB2 peripherals reset.
 515:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll AHB2RSTR     GPIOARST      LL_AHB2_GRP1_ReleaseReset\n
 516:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB2RSTR     GPIOBRST      LL_AHB2_GRP1_ReleaseReset\n
 517:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB2RSTR     GPIOCRST      LL_AHB2_GRP1_ReleaseReset\n
 518:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB2RSTR     GPIOHRST      LL_AHB2_GRP1_ReleaseReset\n
 519:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 520:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ALL
 521:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
 522:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 523:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 524:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
 525:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
 526:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 527:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_ReleaseReset(uint32_t Periphs)
 528:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
 529:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   CLEAR_BIT(RCC->AHB2RSTR, Periphs);
 530:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
 531:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 532:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 533:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Enable AHB2 peripherals clock during Low Power (Sleep) mode.
 534:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll AHB2SMENR    GPIOASMEN     LL_AHB2_GRP1_EnableClockSleep\n
 535:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB2SMENR    GPIOBSMEN     LL_AHB2_GRP1_EnableClockSleep\n
 536:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB2SMENR    GPIOCSMEN     LL_AHB2_GRP1_EnableClockSleep\n
 537:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB2SMENR    GPIOHSMEN     LL_AHB2_GRP1_EnableClockSleep\n
 538:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 539:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
 540:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 541:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 542:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
 543:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
 544:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 545:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_EnableClockSleep(uint32_t Periphs)
 546:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
 547:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   __IO uint32_t tmpreg;
 548:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   SET_BIT(RCC->AHB2SMENR, Periphs);
 549:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 550:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB2SMENR, Periphs);
 551:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   (void)tmpreg;
 552:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
 553:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 554:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 555:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Check if AHB2 peripheral clock is enabled by the clock gating during CPU1 CSleep mode
 556:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll AHB2SMENR    GPIOASMEN     LL_AHB2_GRP1_IsEnabledClockSleep\n
 557:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB2SMENR    GPIOBSMEN     LL_AHB2_GRP1_IsEnabledClockSleep\n
 558:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB2SMENR    GPIOCSMEN     LL_AHB2_GRP1_IsEnabledClockSleep\n
 559:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB2SMENR    GPIOHSMEN     LL_AHB2_GRP1_IsEnabledClockSleep
 560:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 561:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
 562:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 563:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 564:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
 565:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @retval uint32_t
 566:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 567:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB2_GRP1_IsEnabledClockSleep(uint32_t Periphs)
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccfvFZ61.s 			page 59


 568:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
 569:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   return ((READ_BIT(RCC->AHB2SMENR, Periphs) == (Periphs)) ? 1UL : 0UL);
 570:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
 571:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 572:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 573:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Disable AHB2 peripherals clock during Low Power (Sleep) mode.
 574:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll AHB2SMENR    GPIOASMEN     LL_AHB2_GRP1_DisableClockSleep\n
 575:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB2SMENR    GPIOBSMEN     LL_AHB2_GRP1_DisableClockSleep\n
 576:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB2SMENR    GPIOCSMEN     LL_AHB2_GRP1_DisableClockSleep\n
 577:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB2SMENR    GPIOHSMEN     LL_AHB2_GRP1_DisableClockSleep\n
 578:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 579:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
 580:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 581:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 582:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
 583:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
 584:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 585:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_DisableClockSleep(uint32_t Periphs)
 586:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
 587:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   CLEAR_BIT(RCC->AHB2SMENR, Periphs);
 588:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
 589:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 590:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 591:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @}
 592:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 593:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 594:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EF_AHB3 AHB3
 595:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @{
 596:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 597:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 598:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #if defined(DUAL_CORE) /* Switch added for Documentation generation purpose to exclude IPCC in else
 599:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 600:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Enable AHB3 peripherals clock.
 601:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll AHB3ENR      PKAEN         LL_AHB3_GRP1_EnableClock\n
 602:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3ENR      AESEN         LL_AHB3_GRP1_EnableClock\n
 603:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3ENR      RNGEN         LL_AHB3_GRP1_EnableClock\n
 604:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3ENR      HSEMEN        LL_AHB3_GRP1_EnableClock\n
 605:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3ENR      IPCCEN        LL_AHB3_GRP1_EnableClock\n
 606:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3ENR      FLASHEN       LL_AHB3_GRP1_EnableClock
 607:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 608:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_PKA
 609:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_AES
 610:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_RNG
 611:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_HSEM
 612:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_IPCC
 613:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FLASH
 614:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
 615:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 616:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 617:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #else
 618:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 619:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Enable AHB3 peripherals clock.
 620:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll AHB3ENR      PKAEN         LL_AHB3_GRP1_EnableClock\n
 621:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3ENR      AESEN         LL_AHB3_GRP1_EnableClock\n
 622:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3ENR      RNGEN         LL_AHB3_GRP1_EnableClock\n
 623:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3ENR      HSEMEN        LL_AHB3_GRP1_EnableClock\n
 624:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3ENR      FLASHEN       LL_AHB3_GRP1_EnableClock
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccfvFZ61.s 			page 60


 625:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 626:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_PKA
 627:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_AES
 628:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_RNG
 629:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_HSEM
 630:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FLASH
 631:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
 632:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 633:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #endif /* DUAL_CORE */
 634:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_EnableClock(uint32_t Periphs)
 635:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
 636:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   __IO uint32_t tmpreg;
 637:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   SET_BIT(RCC->AHB3ENR, Periphs);
 638:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 639:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 640:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   (void)tmpreg;
 641:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
 642:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 643:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #if defined(DUAL_CORE) /* Switch added for Documentation generation purpose to exclude IPCC in else
 644:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 645:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Check if AHB3 peripheral clock is enabled or not
 646:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll AHB3ENR      PKAEN         LL_AHB3_GRP1_IsEnabledClock\n
 647:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3ENR      AESEN         LL_AHB3_GRP1_IsEnabledClock\n
 648:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3ENR      RNGEN         LL_AHB3_GRP1_IsEnabledClock\n
 649:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3ENR      HSEMEN        LL_AHB3_GRP1_IsEnabledClock\n
 650:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3ENR      IPCCEN        LL_AHB3_GRP1_IsEnabledClock\n
 651:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3ENR      FLASHEN       LL_AHB3_GRP1_IsEnabledClock
 652:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 653:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_PKA
 654:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_AES
 655:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_RNG
 656:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_HSEM
 657:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_IPCC
 658:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FLASH
 659:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @retval uint32_t
 660:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 661:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #else
 662:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 663:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Check if AHB3 peripheral clock is enabled or not
 664:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll AHB3ENR      PKAEN         LL_AHB3_GRP1_IsEnabledClock\n
 665:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3ENR      AESEN         LL_AHB3_GRP1_IsEnabledClock\n
 666:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3ENR      RNGEN         LL_AHB3_GRP1_IsEnabledClock\n
 667:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3ENR      HSEMEN        LL_AHB3_GRP1_IsEnabledClock\n
 668:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3ENR      FLASHEN       LL_AHB3_GRP1_IsEnabledClock
 669:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 670:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_PKA
 671:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_AES
 672:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_RNG
 673:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_HSEM
 674:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FLASH
 675:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @retval uint32_t
 676:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 677:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 678:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #endif /* DUAL_CORE */
 679:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB3_GRP1_IsEnabledClock(uint32_t Periphs)
 680:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
 681:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   return ((READ_BIT(RCC->AHB3ENR, Periphs) == (Periphs)) ? 1UL : 0UL);
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccfvFZ61.s 			page 61


 682:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
 683:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 684:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #if defined(DUAL_CORE) /* Switch added for Documentation generation purpose to exclude IPCC in else
 685:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 686:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Disable AHB3 peripherals clock.
 687:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll AHB3ENR      PKAEN         LL_AHB3_GRP1_DisableClock\n
 688:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3ENR      AESEN         LL_AHB3_GRP1_DisableClock\n
 689:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3ENR      RNGEN         LL_AHB3_GRP1_DisableClock\n
 690:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3ENR      HSEMEN        LL_AHB3_GRP1_DisableClock\n
 691:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3ENR      IPCCEN        LL_AHB3_GRP1_DisableClock\n
 692:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3ENR      FLASHEN       LL_AHB3_GRP1_DisableClock
 693:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 694:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_PKA
 695:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_AES
 696:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_RNG
 697:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_HSEM
 698:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_IPCC
 699:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FLASH
 700:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
 701:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 702:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 703:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #else
 704:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 705:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Disable AHB3 peripherals clock.
 706:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll AHB3ENR      PKAEN         LL_AHB3_GRP1_DisableClock\n
 707:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3ENR      AESEN         LL_AHB3_GRP1_DisableClock\n
 708:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3ENR      RNGEN         LL_AHB3_GRP1_DisableClock\n
 709:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3ENR      HSEMEN        LL_AHB3_GRP1_DisableClock\n
 710:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3ENR      FLASHEN       LL_AHB3_GRP1_DisableClock
 711:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 712:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_PKA
 713:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_AES
 714:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_RNG
 715:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_HSEM
 716:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FLASH
 717:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
 718:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 719:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #endif /* DUAL_CORE */
 720:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_DisableClock(uint32_t Periphs)
 721:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
 722:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   CLEAR_BIT(RCC->AHB3ENR, Periphs);
 723:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
 724:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 725:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #if defined(DUAL_CORE) /* Switch added for Documentation generation purpose to exclude IPCC in else
 726:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 727:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Force AHB3 peripherals reset.
 728:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll AHB3RSTR     PKARST        LL_AHB3_GRP1_ForceReset\n
 729:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3RSTR     AESRST        LL_AHB3_GRP1_ForceReset\n
 730:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3RSTR     RNGRST        LL_AHB3_GRP1_ForceReset\n
 731:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3RSTR     HSEMRST       LL_AHB3_GRP1_ForceReset\n
 732:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3RSTR     IPCCRST       LL_AHB3_GRP1_ForceReset\n
 733:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3RSTR     FLASHRST      LL_AHB3_GRP1_ForceReset
 734:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 735:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_ALL
 736:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_AES
 737:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_PKA
 738:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_RNG
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccfvFZ61.s 			page 62


 739:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_HSEM
 740:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_IPCC
 741:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FLASH
 742:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
 743:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 744:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #else
 745:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 746:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Force AHB3 peripherals reset.
 747:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll AHB3RSTR     PKARST        LL_AHB3_GRP1_ForceReset\n
 748:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3RSTR     AESRST        LL_AHB3_GRP1_ForceReset\n
 749:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3RSTR     RNGRST        LL_AHB3_GRP1_ForceReset\n
 750:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3RSTR     HSEMRST       LL_AHB3_GRP1_ForceReset\n
 751:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3RSTR     FLASHRST      LL_AHB3_GRP1_ForceReset
 752:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 753:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_ALL
 754:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_AES
 755:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_PKA
 756:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_RNG
 757:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_HSEM
 758:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FLASH
 759:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
 760:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 761:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 762:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #endif /* DUAL_CORE */
 763:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_ForceReset(uint32_t Periphs)
 764:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
 765:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   SET_BIT(RCC->AHB3RSTR, Periphs);
 766:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
 767:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 768:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #if defined(DUAL_CORE) /* Switch added for Documentation generation purpose to exclude IPCC in else
 769:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 770:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Release AHB3 peripherals reset.
 771:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll AHB3RSTR     PKARST        LL_AHB3_GRP1_ReleaseReset\n
 772:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3RSTR     AESRST        LL_AHB3_GRP1_ReleaseReset\n
 773:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3RSTR     RNGRST        LL_AHB3_GRP1_ReleaseReset\n
 774:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3RSTR     HSEMRST       LL_AHB3_GRP1_ReleaseReset\n
 775:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3RSTR     IPCCRST       LL_AHB3_GRP1_ReleaseReset\n
 776:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3RSTR     FLASHRST      LL_AHB3_GRP1_ReleaseReset
 777:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 778:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_ALL
 779:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_PKA
 780:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_AES
 781:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_RNG
 782:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_HSEM
 783:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_IPCC
 784:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FLASH
 785:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
 786:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 787:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #else
 788:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 789:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Release AHB3 peripherals reset.
 790:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll AHB3RSTR     PKARST        LL_AHB3_GRP1_ReleaseReset\n
 791:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3RSTR     AESRST        LL_AHB3_GRP1_ReleaseReset\n
 792:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3RSTR     RNGRST        LL_AHB3_GRP1_ReleaseReset\n
 793:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3RSTR     HSEMRST       LL_AHB3_GRP1_ReleaseReset\n
 794:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3RSTR     FLASHRST      LL_AHB3_GRP1_ReleaseReset
 795:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccfvFZ61.s 			page 63


 796:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_ALL
 797:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_PKA
 798:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_AES
 799:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_RNG
 800:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_HSEM
 801:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FLASH
 802:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
 803:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 804:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 805:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** #endif /* DUAL_CORE */
 806:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_ReleaseReset(uint32_t Periphs)
 807:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
 808:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   CLEAR_BIT(RCC->AHB3RSTR, Periphs);
 809:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
 810:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 811:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 812:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Enable AHB3 peripherals clock during Low Power (Sleep) mode.
 813:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll AHB3SMENR    PKASMEN       LL_AHB3_GRP1_EnableClockSleep\n
 814:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3SMENR    AESSMEN       LL_AHB3_GRP1_EnableClockSleep\n
 815:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3SMENR    RNGSMEN       LL_AHB3_GRP1_EnableClockSleep\n
 816:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1SMENR    SRAM1SMEN     LL_AHB1_GRP1_EnableClockSleep\n
 817:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3SMENR    SRAM2SMEN     LL_AHB3_GRP1_EnableClockSleep\n
 818:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3SMENR    FLASHSMEN     LL_AHB3_GRP1_EnableClockSleep
 819:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 820:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_PKA
 821:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_AES
 822:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_RNG
 823:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_SRAM1
 824:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_SRAM2
 825:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FLASH
 826:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
 827:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 828:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_EnableClockSleep(uint32_t Periphs)
 829:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
 830:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   __IO uint32_t tmpreg;
 831:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   SET_BIT(RCC->AHB3SMENR, Periphs);
 832:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 833:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB3SMENR, Periphs);
 834:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   (void)tmpreg;
 835:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
 836:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 837:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 838:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Check if AHB3 peripheral clock is enabled by the clock gating during CPU1 CSleep mode
 839:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll AHB3SMENR    PKASMEN       LL_AHB3_GRP1_IsEnabledClockSleep\n
 840:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3SMENR    AESSMEN       LL_AHB3_GRP1_IsEnabledClockSleep\n
 841:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3SMENR    RNGSMEN       LL_AHB3_GRP1_IsEnabledClockSleep\n
 842:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB1SMENR    SRAM1SMEN     LL_AHB3_GRP1_IsEnabledClockSleep\n
 843:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3SMENR    SRAM2SMEN     LL_AHB3_GRP1_IsEnabledClockSleep\n
 844:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3SMENR    FLASHSMEN     LL_AHB3_GRP1_IsEnabledClockSleep
 845:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 846:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_PKA
 847:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_AES
 848:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_RNG
 849:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_SRAM1
 850:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_SRAM2
 851:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FLASH
 852:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccfvFZ61.s 			page 64


 853:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 854:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB3_GRP1_IsEnabledClockSleep(uint32_t Periphs)
 855:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
 856:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   return ((READ_BIT(RCC->AHB3SMENR, Periphs) == (Periphs)) ? 1UL : 0UL);
 857:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
 858:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 859:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 860:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Disable AHB3 peripherals clock during Low Power (Sleep) mode.
 861:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll AHB3SMENR    PKASMEN       LL_AHB3_GRP1_DisableClockSleep\n
 862:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3SMENR    AESSMEN       LL_AHB3_GRP1_DisableClockSleep\n
 863:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3SMENR    RNGSMEN       LL_AHB3_GRP1_DisableClockSleep\n
 864:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3SMENR    SRAM1SMEN     LL_AHB3_GRP1_DisableClockSleep\n
 865:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3SMENR    SRAM2SMEN     LL_AHB3_GRP1_DisableClockSleep\n
 866:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         AHB3SMENR    FLASHSMEN     LL_AHB3_GRP1_DisableClockSleep
 867:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 868:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_PKA
 869:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_AES
 870:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_RNG
 871:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_SRAM1
 872:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_SRAM2
 873:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FLASH
 874:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
 875:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 876:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_DisableClockSleep(uint32_t Periphs)
 877:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
 878:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   CLEAR_BIT(RCC->AHB3SMENR, Periphs);
 879:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
 880:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 881:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 882:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @}
 883:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 884:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 885:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /** @defgroup BUS_LL_EF_APB1 APB1
 886:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @{
 887:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 888:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 889:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 890:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Enable APB1 peripherals clock.
 891:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll APB1ENR1     TIM2EN        LL_APB1_GRP1_EnableClock\n
 892:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1ENR1     RTCAPBEN      LL_APB1_GRP1_EnableClock\n
 893:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1ENR1     WWDGEN        LL_APB1_GRP1_EnableClock\n
 894:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1ENR1     SPI2EN        LL_APB1_GRP1_EnableClock\n
 895:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1ENR1     USART2EN      LL_APB1_GRP1_EnableClock\n
 896:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1ENR1     I2C1EN        LL_APB1_GRP1_EnableClock\n
 897:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1ENR1     I2C2EN        LL_APB1_GRP1_EnableClock\n
 898:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1ENR1     I2C3EN        LL_APB1_GRP1_EnableClock\n
 899:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1ENR1     DACEN         LL_APB1_GRP1_EnableClock\n
 900:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1ENR1     LPTIM1EN      LL_APB1_GRP1_EnableClock
 901:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 902:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
 903:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_RTCAPB
 904:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
 905:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2
 906:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
 907:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
 908:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
 909:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccfvFZ61.s 			page 65


 910:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC
 911:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
 912:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
 913:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 914:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
 268              		.loc 3 914 22 view .LVU81
 269              	.LBB13:
 915:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
 916:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   __IO uint32_t tmpreg;
 270              		.loc 3 916 3 view .LVU82
 917:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   SET_BIT(RCC->APB1ENR1, Periphs);
 271              		.loc 3 917 3 view .LVU83
 272 0040 9A6D     		ldr	r2, [r3, #88]
 273 0042 42F48062 		orr	r2, r2, #1024
 274 0046 9A65     		str	r2, [r3, #88]
 918:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 919:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 275              		.loc 3 919 3 view .LVU84
 276              		.loc 3 919 12 is_stmt 0 view .LVU85
 277 0048 9B6D     		ldr	r3, [r3, #88]
 278 004a 03F48063 		and	r3, r3, #1024
 279              		.loc 3 919 10 view .LVU86
 280 004e 0193     		str	r3, [sp, #4]
 920:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   (void)tmpreg;
 281              		.loc 3 920 3 is_stmt 1 view .LVU87
 282 0050 019B     		ldr	r3, [sp, #4]
 283              	.LVL14:
 284              		.loc 3 920 3 is_stmt 0 view .LVU88
 285              	.LBE13:
 286              	.LBE12:
 123:Core/Src/rtc.c ****     HAL_NVIC_EnableIRQ(RTC_WKUP_IRQn);
 287              		.loc 1 123 5 is_stmt 1 view .LVU89
 288 0052 0022     		movs	r2, #0
 289 0054 1146     		mov	r1, r2
 290 0056 0320     		movs	r0, #3
 291 0058 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 292              	.LVL15:
 124:Core/Src/rtc.c ****   /* USER CODE BEGIN RTC_MspInit 1 */
 293              		.loc 1 124 5 view .LVU90
 294 005c 0320     		movs	r0, #3
 295 005e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 296              	.LVL16:
 297              		.loc 1 129 1 is_stmt 0 view .LVU91
 298 0062 D9E7     		b	.L13
 299              	.L18:
 115:Core/Src/rtc.c ****     }
 300              		.loc 1 115 7 is_stmt 1 view .LVU92
 301 0064 FFF7FEFF 		bl	Error_Handler
 302              	.LVL17:
 303 0068 E2E7     		b	.L15
 304              	.L20:
 305 006a 00BF     		.align	2
 306              	.L19:
 307 006c 00280040 		.word	1073752064
 308              		.cfi_endproc
 309              	.LFE1164:
 311              		.section	.text.HAL_RTC_MspDeInit,"ax",%progbits
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccfvFZ61.s 			page 66


 312              		.align	1
 313              		.global	HAL_RTC_MspDeInit
 314              		.syntax unified
 315              		.thumb
 316              		.thumb_func
 317              		.fpu softvfp
 319              	HAL_RTC_MspDeInit:
 320              	.LVL18:
 321              	.LFB1165:
 130:Core/Src/rtc.c **** 
 131:Core/Src/rtc.c **** void HAL_RTC_MspDeInit(RTC_HandleTypeDef* rtcHandle)
 132:Core/Src/rtc.c **** {
 322              		.loc 1 132 1 view -0
 323              		.cfi_startproc
 324              		@ args = 0, pretend = 0, frame = 0
 325              		@ frame_needed = 0, uses_anonymous_args = 0
 326              		.loc 1 132 1 is_stmt 0 view .LVU94
 327 0000 08B5     		push	{r3, lr}
 328              		.cfi_def_cfa_offset 8
 329              		.cfi_offset 3, -8
 330              		.cfi_offset 14, -4
 133:Core/Src/rtc.c **** 
 134:Core/Src/rtc.c ****   if(rtcHandle->Instance==RTC)
 331              		.loc 1 134 3 is_stmt 1 view .LVU95
 332              		.loc 1 134 15 is_stmt 0 view .LVU96
 333 0002 0268     		ldr	r2, [r0]
 334              		.loc 1 134 5 view .LVU97
 335 0004 094B     		ldr	r3, .L25
 336 0006 9A42     		cmp	r2, r3
 337 0008 00D0     		beq	.L24
 338              	.LVL19:
 339              	.L21:
 135:Core/Src/rtc.c ****   {
 136:Core/Src/rtc.c ****   /* USER CODE BEGIN RTC_MspDeInit 0 */
 137:Core/Src/rtc.c **** 
 138:Core/Src/rtc.c ****   /* USER CODE END RTC_MspDeInit 0 */
 139:Core/Src/rtc.c ****     /* Peripheral clock disable */
 140:Core/Src/rtc.c ****     __HAL_RCC_RTC_DISABLE();
 141:Core/Src/rtc.c ****     __HAL_RCC_RTCAPB_CLK_DISABLE();
 142:Core/Src/rtc.c **** 
 143:Core/Src/rtc.c ****     /* RTC interrupt Deinit */
 144:Core/Src/rtc.c ****     HAL_NVIC_DisableIRQ(RTC_WKUP_IRQn);
 145:Core/Src/rtc.c ****   /* USER CODE BEGIN RTC_MspDeInit 1 */
 146:Core/Src/rtc.c **** 
 147:Core/Src/rtc.c ****   /* USER CODE END RTC_MspDeInit 1 */
 148:Core/Src/rtc.c ****   }
 149:Core/Src/rtc.c **** }
 340              		.loc 1 149 1 view .LVU98
 341 000a 08BD     		pop	{r3, pc}
 342              	.LVL20:
 343              	.L24:
 140:Core/Src/rtc.c ****     __HAL_RCC_RTCAPB_CLK_DISABLE();
 344              		.loc 1 140 5 is_stmt 1 view .LVU99
 345              	.LBB14:
 346              	.LBI14:
2334:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** }
2335:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** 
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccfvFZ61.s 			page 67


2336:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** /**
2337:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @brief  Disable RTC
2338:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @rmtoll BDCR         RTCEN         LL_RCC_DisableRTC
2339:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   * @retval None
2340:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   */
2341:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** __STATIC_INLINE void LL_RCC_DisableRTC(void)
 347              		.loc 2 2341 22 view .LVU100
 348              	.LBB15:
2342:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h **** {
2343:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_rcc.h ****   CLEAR_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 349              		.loc 2 2343 3 view .LVU101
 350 000c 4FF0B043 		mov	r3, #1476395008
 351 0010 D3F89020 		ldr	r2, [r3, #144]
 352 0014 22F40042 		bic	r2, r2, #32768
 353 0018 C3F89020 		str	r2, [r3, #144]
 354              	.LBE15:
 355              	.LBE14:
 141:Core/Src/rtc.c **** 
 356              		.loc 1 141 5 view .LVU102
 357              	.LVL21:
 358              	.LBB16:
 359              	.LBI16:
 921:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
 922:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 923:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 924:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Enable APB1 peripherals clock.
 925:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll APB1ENR2     LPUART1EN     LL_APB1_GRP2_EnableClock\n
 926:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1ENR2     LPTIM2EN      LL_APB1_GRP2_EnableClock
 927:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1ENR2     LPTIM3EN      LL_APB1_GRP2_EnableClock
 928:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 929:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPUART1
 930:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPTIM2
 931:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPTIM3
 932:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 933:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
 934:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 935:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP2_EnableClock(uint32_t Periphs)
 936:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
 937:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   __IO uint32_t tmpreg;
 938:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   SET_BIT(RCC->APB1ENR2, Periphs);
 939:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 940:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   tmpreg = READ_BIT(RCC->APB1ENR2, Periphs);
 941:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   (void)tmpreg;
 942:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
 943:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 944:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 945:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Check if APB1 peripheral clock is enabled or not
 946:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll APB1ENR1     TIM2EN        LL_APB1_GRP1_IsEnabledClock\n
 947:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1ENR1     RTCAPBEN      LL_APB1_GRP1_IsEnabledClock\n
 948:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1ENR1     WWDGEN        LL_APB1_GRP1_IsEnabledClock\n
 949:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1ENR1     SPI2EN        LL_APB1_GRP1_IsEnabledClock\n
 950:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1ENR1     USART2EN      LL_APB1_GRP1_IsEnabledClock\n
 951:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1ENR1     I2C1EN        LL_APB1_GRP1_IsEnabledClock\n
 952:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1ENR1     I2C2EN        LL_APB1_GRP1_IsEnabledClock\n
 953:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1ENR1     I2C3EN        LL_APB1_GRP1_IsEnabledClock\n
 954:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1ENR1     DACEN         LL_APB1_GRP1_IsEnabledClock\n
 955:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1ENR1     LPTIM1EN      LL_APB1_GRP1_IsEnabledClock
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccfvFZ61.s 			page 68


 956:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 957:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 958:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
 959:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_RTCAPB
 960:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
 961:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2
 962:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
 963:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
 964:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
 965:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3
 966:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC
 967:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
 968:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 969:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @retval uint32_t
 970:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 971:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE uint32_t LL_APB1_GRP1_IsEnabledClock(uint32_t Periphs)
 972:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
 973:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   return ((READ_BIT(RCC->APB1ENR1, Periphs) == (Periphs)) ? 1UL : 0UL);
 974:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
 975:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 976:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 977:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Check if APB1 peripheral clock is enabled or not
 978:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll APB1ENR2     LPUART1EN     LL_APB1_GRP2_IsEnabledClock\n
 979:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1ENR2     LPTIM2EN      LL_APB1_GRP2_IsEnabledClock
 980:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1ENR2     LPTIM3EN      LL_APB1_GRP2_IsEnabledClock
 981:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 982:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPUART1
 983:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPTIM2
 984:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPTIM3
 985:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @retval uint32_t
 986:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
 987:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE uint32_t LL_APB1_GRP2_IsEnabledClock(uint32_t Periphs)
 988:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
 989:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   return ((READ_BIT(RCC->APB1ENR2, Periphs) == (Periphs)) ? 1UL : 0UL);
 990:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** }
 991:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
 992:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** /**
 993:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @brief  Disable APB1 peripherals clock.
 994:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @rmtoll APB1ENR1     TIM2EN        LL_APB1_GRP1_DisableClock\n
 995:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1ENR1     RTCAPBEN      LL_APB1_GRP1_DisableClock\n
 996:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1ENR1     SPI2EN        LL_APB1_GRP1_DisableClock\n
 997:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1ENR1     USART2EN      LL_APB1_GRP1_DisableClock\n
 998:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1ENR1     I2C1EN        LL_APB1_GRP1_DisableClock\n
 999:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1ENR1     I2C2EN        LL_APB1_GRP1_DisableClock\n
1000:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1ENR1     I2C3EN        LL_APB1_GRP1_DisableClock\n
1001:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1ENR1     DACEN         LL_APB1_GRP1_DisableClock\n
1002:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         APB1ENR1     LPTIM1EN      LL_APB1_GRP1_DisableClock
1003:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
1004:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
1005:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
1006:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_RTCAPB
1007:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
1008:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2
1009:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
1010:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
1011:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
1012:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccfvFZ61.s 			page 69


1013:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC
1014:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
1015:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** 
1016:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   * @retval None
1017:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   */
1018:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_DisableClock(uint32_t Periphs)
 360              		.loc 3 1018 22 view .LVU103
 361              	.LBB17:
1019:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h **** {
1020:Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_bus.h ****   CLEAR_BIT(RCC->APB1ENR1, Periphs);
 362              		.loc 3 1020 3 view .LVU104
 363 001c 9A6D     		ldr	r2, [r3, #88]
 364 001e 22F48062 		bic	r2, r2, #1024
 365 0022 9A65     		str	r2, [r3, #88]
 366              	.LVL22:
 367              		.loc 3 1020 3 is_stmt 0 view .LVU105
 368              	.LBE17:
 369              	.LBE16:
 144:Core/Src/rtc.c ****   /* USER CODE BEGIN RTC_MspDeInit 1 */
 370              		.loc 1 144 5 is_stmt 1 view .LVU106
 371 0024 0320     		movs	r0, #3
 372              	.LVL23:
 144:Core/Src/rtc.c ****   /* USER CODE BEGIN RTC_MspDeInit 1 */
 373              		.loc 1 144 5 is_stmt 0 view .LVU107
 374 0026 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 375              	.LVL24:
 376              		.loc 1 149 1 view .LVU108
 377 002a EEE7     		b	.L21
 378              	.L26:
 379              		.align	2
 380              	.L25:
 381 002c 00280040 		.word	1073752064
 382              		.cfi_endproc
 383              	.LFE1165:
 385              		.global	hrtc
 386              		.section	.bss.hrtc,"aw",%nobits
 387              		.align	2
 388              		.set	.LANCHOR0,. + 0
 391              	hrtc:
 392 0000 00000000 		.space	56
 392      00000000 
 392      00000000 
 392      00000000 
 392      00000000 
 393              		.text
 394              	.Letext0:
 395              		.file 4 "/opt/homebrew/Cellar/arm-none-eabi-gcc/10.3-2021.07/gcc/arm-none-eabi/include/machine/_de
 396              		.file 5 "/opt/homebrew/Cellar/arm-none-eabi-gcc/10.3-2021.07/gcc/arm-none-eabi/include/sys/_stdint
 397              		.file 6 "Drivers/CMSIS/Device/ST/STM32WLxx/Include/stm32wle5xx.h"
 398              		.file 7 "Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_hal_def.h"
 399              		.file 8 "Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_hal_rcc_ex.h"
 400              		.file 9 "Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_hal_rtc.h"
 401              		.file 10 "Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_ll_dma.h"
 402              		.file 11 "Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_hal_cortex.h"
 403              		.file 12 "Core/Inc/main.h"
 404              		.file 13 "Drivers/STM32WLxx_HAL_Driver/Inc/stm32wlxx_hal_rtc_ex.h"
 405              		.file 14 "Core/Inc/rtc.h"
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccfvFZ61.s 			page 70


 406              		.file 15 "<built-in>"
ARM GAS  /var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccfvFZ61.s 			page 71


DEFINED SYMBOLS
                            *ABS*:0000000000000000 rtc.c
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccfvFZ61.s:16     .text.MX_RTC_Init:0000000000000000 $t
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccfvFZ61.s:24     .text.MX_RTC_Init:0000000000000000 MX_RTC_Init
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccfvFZ61.s:180    .text.MX_RTC_Init:00000000000000a0 $d
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccfvFZ61.s:186    .text.HAL_RTC_MspInit:0000000000000000 $t
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccfvFZ61.s:193    .text.HAL_RTC_MspInit:0000000000000000 HAL_RTC_MspInit
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccfvFZ61.s:307    .text.HAL_RTC_MspInit:000000000000006c $d
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccfvFZ61.s:312    .text.HAL_RTC_MspDeInit:0000000000000000 $t
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccfvFZ61.s:319    .text.HAL_RTC_MspDeInit:0000000000000000 HAL_RTC_MspDeInit
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccfvFZ61.s:381    .text.HAL_RTC_MspDeInit:000000000000002c $d
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccfvFZ61.s:391    .bss.hrtc:0000000000000000 hrtc
/var/folders/9y/n02fl3g16gnf7ppy14xghdy80000gn/T//ccfvFZ61.s:387    .bss.hrtc:0000000000000000 $d

UNDEFINED SYMBOLS
HAL_RTC_Init
HAL_RTC_SetTime
HAL_RTC_SetDate
HAL_RTCEx_SetWakeUpTimer_IT
Error_Handler
memset
HAL_RCCEx_PeriphCLKConfig
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
