# ==============================================================
# File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
# Version: 2014.1
# Copyright (C) 2014 Xilinx Inc. All rights reserved.
# 
# ==============================================================


Family       : virtex7
Device       : xc7vx485t
Package      : ffg1761
Speed Grade  : -2
Clock Period : 10.000 ns
