digraph "CFG for '_Z4fun2iPiPS_S_' function" {
	label="CFG for '_Z4fun2iPiPS_S_' function";

	Node0x949ea00 [shape=record,label="{entry:\l  %retval = alloca i32**, align 8\l  %n.addr = alloca i32, align 4\l  %ptr.addr = alloca i32*, align 8\l  %pptr.addr = alloca i32**, align 8\l  %ptr1.addr = alloca i32*, align 8\l  store i32 %n, i32* %n.addr, align 4\l  store i32* %ptr, i32** %ptr.addr, align 8\l  store i32** %pptr, i32*** %pptr.addr, align 8\l  store i32* %ptr1, i32** %ptr1.addr, align 8\l  %0 = load i32, i32* %n.addr, align 4\l  %cmp = icmp sgt i32 %0, 0\l  br i1 %cmp, label %if.then, label %if.else\l|{<s0>T|<s1>F}}"];
	Node0x949ea00:s0 -> Node0x949f010;
	Node0x949ea00:s1 -> Node0x949f0e0;
	Node0x949f010 [shape=record,label="{if.then:                                          \l  store i32* %n.addr, i32** @globalA, align 8\l  %1 = load i32*, i32** %ptr.addr, align 8\l  %2 = load i32**, i32*** %pptr.addr, align 8\l  store i32* %1, i32** %2, align 8\l  %3 = load i32**, i32*** %pptr.addr, align 8\l  %4 = load i32*, i32** %3, align 8\l  store i32* %4, i32** %ptr1.addr, align 8\l  %5 = load i32*, i32** %ptr1.addr, align 8\l  store i32* %5, i32** %ptr.addr, align 8\l  %6 = load i32**, i32*** %pptr.addr, align 8\l  store i32** %6, i32*** %retval, align 8\l  br label %return\l}"];
	Node0x949f010 -> Node0x949f800;
	Node0x949f0e0 [shape=record,label="{if.else:                                          \l  store i32** %ptr1.addr, i32*** @globalB, align 8\l  store i32* %n.addr, i32** %ptr.addr, align 8\l  %7 = load i32*, i32** %ptr.addr, align 8\l  %8 = load i32**, i32*** @globalB, align 8\l  store i32* %7, i32** %8, align 8\l  %9 = load i32**, i32*** %pptr.addr, align 8\l  %10 = load i32*, i32** %9, align 8\l  store i32* %10, i32** %ptr1.addr, align 8\l  %11 = load i32**, i32*** @globalB, align 8\l  store i32** %11, i32*** %retval, align 8\l  br label %return\l}"];
	Node0x949f0e0 -> Node0x949f800;
	Node0x949f800 [shape=record,label="{return:                                           \l  %12 = load i32**, i32*** %retval, align 8\l  ret i32** %12\l}"];
}
