{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1494012458665 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1494012458665 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 06 00:57:38 2017 " "Processing started: Sat May 06 00:57:38 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1494012458665 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494012458665 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dispatch_unit -c dispatch_unit " "Command: quartus_map --read_settings_files=on --write_settings_files=off dispatch_unit -c dispatch_unit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494012458665 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1494012459051 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1494012459051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/git/superscalar processor deisgn/all code files/adds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/desktop/git/superscalar processor deisgn/all code files/adds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adds-files " "Found design unit 1: adds-files" {  } { { "../ALL Code Files/adds.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/adds.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494012471437 ""} { "Info" "ISGN_ENTITY_NAME" "1 adds " "Found entity 1: adds" {  } { { "../ALL Code Files/adds.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/adds.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494012471437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494012471437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/git/superscalar processor deisgn/all code files/registers.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/desktop/git/superscalar processor deisgn/all code files/registers.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registers-reg " "Found design unit 1: registers-reg" {  } { { "../ALL Code Files/registers.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/registers.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494012471440 ""} { "Info" "ISGN_ENTITY_NAME" "1 registers " "Found entity 1: registers" {  } { { "../ALL Code Files/registers.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/registers.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494012471440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494012471440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/git/superscalar processor deisgn/all code files/components.vhd 1 0 " "Found 1 design units, including 0 entities, in source file /users/dell/desktop/git/superscalar processor deisgn/all code files/components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 components " "Found design unit 1: components" {  } { { "../ALL Code Files/components.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/components.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494012471443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494012471443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/desktop/git/superscalar processor deisgn/all code files/dispatch_unit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/desktop/git/superscalar processor deisgn/all code files/dispatch_unit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dispatch_unit-DU " "Found design unit 1: dispatch_unit-DU" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494012471445 ""} { "Info" "ISGN_ENTITY_NAME" "1 dispatch_unit " "Found entity 1: dispatch_unit" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1494012471445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1494012471445 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dispatch_unit " "Elaborating entity \"dispatch_unit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1494012471485 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "index_inp dispatch_unit.vhd(28) " "VHDL Signal Declaration warning at dispatch_unit.vhd(28): used implicit default value for signal \"index_inp\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1494012471489 "|dispatch_unit"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "index_en dispatch_unit.vhd(29) " "VHDL Signal Declaration warning at dispatch_unit.vhd(29): used implicit default value for signal \"index_en\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1494012471490 "|dispatch_unit"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "valid_inp dispatch_unit.vhd(29) " "VHDL Signal Declaration warning at dispatch_unit.vhd(29): used implicit default value for signal \"valid_inp\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1494012471490 "|dispatch_unit"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "valid_en dispatch_unit.vhd(29) " "VHDL Signal Declaration warning at dispatch_unit.vhd(29): used implicit default value for signal \"valid_en\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1494012471490 "|dispatch_unit"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "top_in dispatch_unit.vhd(30) " "VHDL Signal Declaration warning at dispatch_unit.vhd(30): used implicit default value for signal \"top_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1494012471490 "|dispatch_unit"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "bottom_in dispatch_unit.vhd(30) " "VHDL Signal Declaration warning at dispatch_unit.vhd(30): used implicit default value for signal \"bottom_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1494012471490 "|dispatch_unit"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "top_en dispatch_unit.vhd(31) " "VHDL Signal Declaration warning at dispatch_unit.vhd(31): used implicit default value for signal \"top_en\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1494012471491 "|dispatch_unit"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "bottom_en dispatch_unit.vhd(31) " "VHDL Signal Declaration warning at dispatch_unit.vhd(31): used implicit default value for signal \"bottom_en\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1494012471491 "|dispatch_unit"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "bottom_out_add dispatch_unit.vhd(80) " "VHDL Process Statement warning at dispatch_unit.vhd(80): signal \"bottom_out_add\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1494012471497 "|dispatch_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers registers:\\GEN_REG:0:BUFF_INDEX " "Elaborating entity \"registers\" for hierarchy \"registers:\\GEN_REG:0:BUFF_INDEX\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "\\GEN_REG:0:BUFF_INDEX" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494012471520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers registers:\\GEN_REG:0:BUFF_VALID " "Elaborating entity \"registers\" for hierarchy \"registers:\\GEN_REG:0:BUFF_VALID\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "\\GEN_REG:0:BUFF_VALID" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494012471523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adds adds:adder0 " "Elaborating entity \"adds\" for hierarchy \"adds:adder0\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "adder0" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494012471530 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "execute1\[0\] GND " "Pin \"execute1\[0\]\" is stuck at GND" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494012472045 "|dispatch_unit|execute1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "execute1\[1\] GND " "Pin \"execute1\[1\]\" is stuck at GND" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494012472045 "|dispatch_unit|execute1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "execute1\[2\] GND " "Pin \"execute1\[2\]\" is stuck at GND" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494012472045 "|dispatch_unit|execute1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "execute1\[3\] GND " "Pin \"execute1\[3\]\" is stuck at GND" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494012472045 "|dispatch_unit|execute1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "execute1\[4\] GND " "Pin \"execute1\[4\]\" is stuck at GND" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494012472045 "|dispatch_unit|execute1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "execute1\[5\] GND " "Pin \"execute1\[5\]\" is stuck at GND" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494012472045 "|dispatch_unit|execute1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "execute1\[6\] GND " "Pin \"execute1\[6\]\" is stuck at GND" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494012472045 "|dispatch_unit|execute1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "execute1\[7\] GND " "Pin \"execute1\[7\]\" is stuck at GND" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494012472045 "|dispatch_unit|execute1[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "execute1\[8\] GND " "Pin \"execute1\[8\]\" is stuck at GND" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494012472045 "|dispatch_unit|execute1[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "execute1\[9\] GND " "Pin \"execute1\[9\]\" is stuck at GND" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494012472045 "|dispatch_unit|execute1[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "execute1\[10\] GND " "Pin \"execute1\[10\]\" is stuck at GND" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494012472045 "|dispatch_unit|execute1[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "execute1\[11\] GND " "Pin \"execute1\[11\]\" is stuck at GND" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494012472045 "|dispatch_unit|execute1[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "execute1\[12\] GND " "Pin \"execute1\[12\]\" is stuck at GND" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494012472045 "|dispatch_unit|execute1[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "execute1\[13\] GND " "Pin \"execute1\[13\]\" is stuck at GND" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494012472045 "|dispatch_unit|execute1[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "execute1\[14\] GND " "Pin \"execute1\[14\]\" is stuck at GND" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494012472045 "|dispatch_unit|execute1[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "execute1\[15\] GND " "Pin \"execute1\[15\]\" is stuck at GND" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494012472045 "|dispatch_unit|execute1[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "execute1\[16\] GND " "Pin \"execute1\[16\]\" is stuck at GND" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494012472045 "|dispatch_unit|execute1[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "execute2\[0\] GND " "Pin \"execute2\[0\]\" is stuck at GND" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494012472045 "|dispatch_unit|execute2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "execute2\[1\] GND " "Pin \"execute2\[1\]\" is stuck at GND" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494012472045 "|dispatch_unit|execute2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "execute2\[2\] GND " "Pin \"execute2\[2\]\" is stuck at GND" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494012472045 "|dispatch_unit|execute2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "execute2\[3\] GND " "Pin \"execute2\[3\]\" is stuck at GND" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494012472045 "|dispatch_unit|execute2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "execute2\[4\] GND " "Pin \"execute2\[4\]\" is stuck at GND" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494012472045 "|dispatch_unit|execute2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "execute2\[5\] GND " "Pin \"execute2\[5\]\" is stuck at GND" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494012472045 "|dispatch_unit|execute2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "execute2\[6\] GND " "Pin \"execute2\[6\]\" is stuck at GND" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494012472045 "|dispatch_unit|execute2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "execute2\[7\] GND " "Pin \"execute2\[7\]\" is stuck at GND" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494012472045 "|dispatch_unit|execute2[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "execute2\[8\] GND " "Pin \"execute2\[8\]\" is stuck at GND" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494012472045 "|dispatch_unit|execute2[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "execute2\[9\] GND " "Pin \"execute2\[9\]\" is stuck at GND" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494012472045 "|dispatch_unit|execute2[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "execute2\[10\] GND " "Pin \"execute2\[10\]\" is stuck at GND" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494012472045 "|dispatch_unit|execute2[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "execute2\[11\] GND " "Pin \"execute2\[11\]\" is stuck at GND" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494012472045 "|dispatch_unit|execute2[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "execute2\[12\] GND " "Pin \"execute2\[12\]\" is stuck at GND" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494012472045 "|dispatch_unit|execute2[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "execute2\[13\] GND " "Pin \"execute2\[13\]\" is stuck at GND" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494012472045 "|dispatch_unit|execute2[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "execute2\[14\] GND " "Pin \"execute2\[14\]\" is stuck at GND" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494012472045 "|dispatch_unit|execute2[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "execute2\[15\] GND " "Pin \"execute2\[15\]\" is stuck at GND" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494012472045 "|dispatch_unit|execute2[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "execute2\[16\] GND " "Pin \"execute2\[16\]\" is stuck at GND" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1494012472045 "|dispatch_unit|execute2[16]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1494012472045 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1494012472289 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1494012472289 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "91 " "Design contains 91 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012472354 "|dispatch_unit|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012472354 "|dispatch_unit|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[3\]\[0\] " "No output dependent on input pin \"reg_data\[3\]\[0\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012472354 "|dispatch_unit|reg_data[3][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[3\]\[1\] " "No output dependent on input pin \"reg_data\[3\]\[1\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012472354 "|dispatch_unit|reg_data[3][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[3\]\[2\] " "No output dependent on input pin \"reg_data\[3\]\[2\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012472354 "|dispatch_unit|reg_data[3][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[3\]\[3\] " "No output dependent on input pin \"reg_data\[3\]\[3\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012472354 "|dispatch_unit|reg_data[3][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[3\]\[4\] " "No output dependent on input pin \"reg_data\[3\]\[4\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012472354 "|dispatch_unit|reg_data[3][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[3\]\[5\] " "No output dependent on input pin \"reg_data\[3\]\[5\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012472354 "|dispatch_unit|reg_data[3][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[3\]\[6\] " "No output dependent on input pin \"reg_data\[3\]\[6\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012472354 "|dispatch_unit|reg_data[3][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[3\]\[7\] " "No output dependent on input pin \"reg_data\[3\]\[7\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012472354 "|dispatch_unit|reg_data[3][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[3\]\[8\] " "No output dependent on input pin \"reg_data\[3\]\[8\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012472354 "|dispatch_unit|reg_data[3][8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[3\]\[9\] " "No output dependent on input pin \"reg_data\[3\]\[9\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012472354 "|dispatch_unit|reg_data[3][9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[3\]\[10\] " "No output dependent on input pin \"reg_data\[3\]\[10\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012472354 "|dispatch_unit|reg_data[3][10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[3\]\[11\] " "No output dependent on input pin \"reg_data\[3\]\[11\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012472354 "|dispatch_unit|reg_data[3][11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[3\]\[12\] " "No output dependent on input pin \"reg_data\[3\]\[12\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012472354 "|dispatch_unit|reg_data[3][12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[3\]\[13\] " "No output dependent on input pin \"reg_data\[3\]\[13\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012472354 "|dispatch_unit|reg_data[3][13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[3\]\[14\] " "No output dependent on input pin \"reg_data\[3\]\[14\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012472354 "|dispatch_unit|reg_data[3][14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[3\]\[15\] " "No output dependent on input pin \"reg_data\[3\]\[15\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012472354 "|dispatch_unit|reg_data[3][15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[2\]\[0\] " "No output dependent on input pin \"reg_data\[2\]\[0\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012472354 "|dispatch_unit|reg_data[2][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[2\]\[1\] " "No output dependent on input pin \"reg_data\[2\]\[1\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012472354 "|dispatch_unit|reg_data[2][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[2\]\[2\] " "No output dependent on input pin \"reg_data\[2\]\[2\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012472354 "|dispatch_unit|reg_data[2][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[2\]\[3\] " "No output dependent on input pin \"reg_data\[2\]\[3\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012472354 "|dispatch_unit|reg_data[2][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[2\]\[4\] " "No output dependent on input pin \"reg_data\[2\]\[4\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012472354 "|dispatch_unit|reg_data[2][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[2\]\[5\] " "No output dependent on input pin \"reg_data\[2\]\[5\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012472354 "|dispatch_unit|reg_data[2][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[2\]\[6\] " "No output dependent on input pin \"reg_data\[2\]\[6\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012472354 "|dispatch_unit|reg_data[2][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[2\]\[7\] " "No output dependent on input pin \"reg_data\[2\]\[7\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012472354 "|dispatch_unit|reg_data[2][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[2\]\[8\] " "No output dependent on input pin \"reg_data\[2\]\[8\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012472354 "|dispatch_unit|reg_data[2][8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[2\]\[9\] " "No output dependent on input pin \"reg_data\[2\]\[9\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012472354 "|dispatch_unit|reg_data[2][9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[2\]\[10\] " "No output dependent on input pin \"reg_data\[2\]\[10\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012472354 "|dispatch_unit|reg_data[2][10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[2\]\[11\] " "No output dependent on input pin \"reg_data\[2\]\[11\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012472354 "|dispatch_unit|reg_data[2][11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[2\]\[12\] " "No output dependent on input pin \"reg_data\[2\]\[12\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012472354 "|dispatch_unit|reg_data[2][12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[2\]\[13\] " "No output dependent on input pin \"reg_data\[2\]\[13\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012472354 "|dispatch_unit|reg_data[2][13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[2\]\[14\] " "No output dependent on input pin \"reg_data\[2\]\[14\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012472354 "|dispatch_unit|reg_data[2][14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[2\]\[15\] " "No output dependent on input pin \"reg_data\[2\]\[15\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012472354 "|dispatch_unit|reg_data[2][15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[1\]\[0\] " "No output dependent on input pin \"reg_data\[1\]\[0\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012472354 "|dispatch_unit|reg_data[1][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[1\]\[1\] " "No output dependent on input pin \"reg_data\[1\]\[1\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012472354 "|dispatch_unit|reg_data[1][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[1\]\[2\] " "No output dependent on input pin \"reg_data\[1\]\[2\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012472354 "|dispatch_unit|reg_data[1][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[1\]\[3\] " "No output dependent on input pin \"reg_data\[1\]\[3\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012472354 "|dispatch_unit|reg_data[1][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[1\]\[4\] " "No output dependent on input pin \"reg_data\[1\]\[4\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012472354 "|dispatch_unit|reg_data[1][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[1\]\[5\] " "No output dependent on input pin \"reg_data\[1\]\[5\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012472354 "|dispatch_unit|reg_data[1][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[1\]\[6\] " "No output dependent on input pin \"reg_data\[1\]\[6\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012472354 "|dispatch_unit|reg_data[1][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[1\]\[7\] " "No output dependent on input pin \"reg_data\[1\]\[7\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012472354 "|dispatch_unit|reg_data[1][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[1\]\[8\] " "No output dependent on input pin \"reg_data\[1\]\[8\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012472354 "|dispatch_unit|reg_data[1][8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[1\]\[9\] " "No output dependent on input pin \"reg_data\[1\]\[9\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012472354 "|dispatch_unit|reg_data[1][9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[1\]\[10\] " "No output dependent on input pin \"reg_data\[1\]\[10\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012472354 "|dispatch_unit|reg_data[1][10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[1\]\[11\] " "No output dependent on input pin \"reg_data\[1\]\[11\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012472354 "|dispatch_unit|reg_data[1][11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[1\]\[12\] " "No output dependent on input pin \"reg_data\[1\]\[12\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012472354 "|dispatch_unit|reg_data[1][12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[1\]\[13\] " "No output dependent on input pin \"reg_data\[1\]\[13\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012472354 "|dispatch_unit|reg_data[1][13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[1\]\[14\] " "No output dependent on input pin \"reg_data\[1\]\[14\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012472354 "|dispatch_unit|reg_data[1][14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[1\]\[15\] " "No output dependent on input pin \"reg_data\[1\]\[15\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012472354 "|dispatch_unit|reg_data[1][15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[0\]\[0\] " "No output dependent on input pin \"reg_data\[0\]\[0\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012472354 "|dispatch_unit|reg_data[0][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[0\]\[1\] " "No output dependent on input pin \"reg_data\[0\]\[1\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012472354 "|dispatch_unit|reg_data[0][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[0\]\[2\] " "No output dependent on input pin \"reg_data\[0\]\[2\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012472354 "|dispatch_unit|reg_data[0][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[0\]\[3\] " "No output dependent on input pin \"reg_data\[0\]\[3\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012472354 "|dispatch_unit|reg_data[0][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[0\]\[4\] " "No output dependent on input pin \"reg_data\[0\]\[4\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012472354 "|dispatch_unit|reg_data[0][4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[0\]\[5\] " "No output dependent on input pin \"reg_data\[0\]\[5\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012472354 "|dispatch_unit|reg_data[0][5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[0\]\[6\] " "No output dependent on input pin \"reg_data\[0\]\[6\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012472354 "|dispatch_unit|reg_data[0][6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[0\]\[7\] " "No output dependent on input pin \"reg_data\[0\]\[7\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012472354 "|dispatch_unit|reg_data[0][7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[0\]\[8\] " "No output dependent on input pin \"reg_data\[0\]\[8\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012472354 "|dispatch_unit|reg_data[0][8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[0\]\[9\] " "No output dependent on input pin \"reg_data\[0\]\[9\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012472354 "|dispatch_unit|reg_data[0][9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[0\]\[10\] " "No output dependent on input pin \"reg_data\[0\]\[10\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012472354 "|dispatch_unit|reg_data[0][10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[0\]\[11\] " "No output dependent on input pin \"reg_data\[0\]\[11\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012472354 "|dispatch_unit|reg_data[0][11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[0\]\[12\] " "No output dependent on input pin \"reg_data\[0\]\[12\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012472354 "|dispatch_unit|reg_data[0][12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[0\]\[13\] " "No output dependent on input pin \"reg_data\[0\]\[13\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012472354 "|dispatch_unit|reg_data[0][13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[0\]\[14\] " "No output dependent on input pin \"reg_data\[0\]\[14\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012472354 "|dispatch_unit|reg_data[0][14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reg_data\[0\]\[15\] " "No output dependent on input pin \"reg_data\[0\]\[15\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012472354 "|dispatch_unit|reg_data[0][15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "index_out\[4\]\[0\] " "No output dependent on input pin \"index_out\[4\]\[0\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012472354 "|dispatch_unit|index_out[4][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "index_out\[4\]\[1\] " "No output dependent on input pin \"index_out\[4\]\[1\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012472354 "|dispatch_unit|index_out[4][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "index_out\[4\]\[2\] " "No output dependent on input pin \"index_out\[4\]\[2\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012472354 "|dispatch_unit|index_out[4][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "index_out\[4\]\[3\] " "No output dependent on input pin \"index_out\[4\]\[3\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012472354 "|dispatch_unit|index_out[4][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "index_out\[3\]\[0\] " "No output dependent on input pin \"index_out\[3\]\[0\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012472354 "|dispatch_unit|index_out[3][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "index_out\[3\]\[1\] " "No output dependent on input pin \"index_out\[3\]\[1\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012472354 "|dispatch_unit|index_out[3][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "index_out\[3\]\[2\] " "No output dependent on input pin \"index_out\[3\]\[2\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012472354 "|dispatch_unit|index_out[3][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "index_out\[3\]\[3\] " "No output dependent on input pin \"index_out\[3\]\[3\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012472354 "|dispatch_unit|index_out[3][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "index_out\[2\]\[0\] " "No output dependent on input pin \"index_out\[2\]\[0\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012472354 "|dispatch_unit|index_out[2][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "index_out\[2\]\[1\] " "No output dependent on input pin \"index_out\[2\]\[1\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012472354 "|dispatch_unit|index_out[2][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "index_out\[2\]\[2\] " "No output dependent on input pin \"index_out\[2\]\[2\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012472354 "|dispatch_unit|index_out[2][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "index_out\[2\]\[3\] " "No output dependent on input pin \"index_out\[2\]\[3\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012472354 "|dispatch_unit|index_out[2][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "index_out\[1\]\[0\] " "No output dependent on input pin \"index_out\[1\]\[0\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012472354 "|dispatch_unit|index_out[1][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "index_out\[1\]\[1\] " "No output dependent on input pin \"index_out\[1\]\[1\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012472354 "|dispatch_unit|index_out[1][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "index_out\[1\]\[2\] " "No output dependent on input pin \"index_out\[1\]\[2\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012472354 "|dispatch_unit|index_out[1][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "index_out\[1\]\[3\] " "No output dependent on input pin \"index_out\[1\]\[3\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012472354 "|dispatch_unit|index_out[1][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "index_out\[0\]\[0\] " "No output dependent on input pin \"index_out\[0\]\[0\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012472354 "|dispatch_unit|index_out[0][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "index_out\[0\]\[1\] " "No output dependent on input pin \"index_out\[0\]\[1\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012472354 "|dispatch_unit|index_out[0][1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "index_out\[0\]\[2\] " "No output dependent on input pin \"index_out\[0\]\[2\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012472354 "|dispatch_unit|index_out[0][2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "index_out\[0\]\[3\] " "No output dependent on input pin \"index_out\[0\]\[3\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012472354 "|dispatch_unit|index_out[0][3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "index_val\[4\]\[0\] " "No output dependent on input pin \"index_val\[4\]\[0\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012472354 "|dispatch_unit|index_val[4][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "index_val\[3\]\[0\] " "No output dependent on input pin \"index_val\[3\]\[0\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012472354 "|dispatch_unit|index_val[3][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "index_val\[2\]\[0\] " "No output dependent on input pin \"index_val\[2\]\[0\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012472354 "|dispatch_unit|index_val[2][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "index_val\[1\]\[0\] " "No output dependent on input pin \"index_val\[1\]\[0\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012472354 "|dispatch_unit|index_val[1][0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "index_val\[0\]\[0\] " "No output dependent on input pin \"index_val\[0\]\[0\]\"" {  } { { "../ALL Code Files/dispatch_unit.vhd" "" { Text "C:/Users/dell/Desktop/GIT/Superscalar Processor Deisgn/ALL Code Files/dispatch_unit.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1494012472354 "|dispatch_unit|index_val[0][0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1494012472354 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "125 " "Implemented 125 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "91 " "Implemented 91 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1494012472365 ""} { "Info" "ICUT_CUT_TM_OPINS" "34 " "Implemented 34 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1494012472365 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1494012472365 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 137 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 137 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "675 " "Peak virtual memory: 675 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1494012472388 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat May 06 00:57:52 2017 " "Processing ended: Sat May 06 00:57:52 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1494012472388 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1494012472388 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1494012472388 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1494012472388 ""}
