<profile>

<section name = "Vitis HLS Report for 'dpu_pack_4_Pipeline_VITIS_LOOP_709_12'" level="0">
<item name = "Date">Thu Dec 29 12:40:50 2022
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)</item>
<item name = "Project">HLS_final_vitis</item>
<item name = "Solution">solution2 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcvu11p-flga2577-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 4.163 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">386, 386, 3.860 us, 3.860 us, 386, 386, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_709_12">384, 384, 4, 3, 1, 128, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 33481, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 126, -</column>
<column name="Register">-, -, 16441, -, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, 1, 7, 0</specialColumn>
<specialColumn name="Available">4032, 9216, 2592000, 1296000, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln709_fu_183_p2">+, 0, 0, 15, 8, 1</column>
<column name="add_ln711_1_fu_234_p2">+, 0, 0, 19, 12, 2</column>
<column name="add_ln711_fu_202_p2">+, 0, 0, 19, 12, 1</column>
<column name="add_ln712_1_fu_275_p2">+, 0, 0, 19, 12, 3</column>
<column name="add_ln712_fu_244_p2">+, 0, 0, 19, 12, 2</column>
<column name="add_ln715_fu_217_p2">+, 0, 0, 39, 32, 3</column>
<column name="sub_ln713_fu_285_p2">-, 0, 0, 28, 20, 21</column>
<column name="sub_ln714_fu_432_p2">-, 0, 0, 28, 20, 21</column>
<column name="and_ln713_fu_318_p2">and, 0, 0, 4096, 8192, 8192</column>
<column name="and_ln714_fu_362_p2">and, 0, 0, 4096, 8192, 8192</column>
<column name="icmp_ln709_fu_177_p2">icmp, 0, 0, 11, 8, 9</column>
<column name="or_ln712_fu_402_p2">or, 0, 0, 9, 9, 9</column>
<column name="or_ln713_fu_334_p2">or, 0, 0, 4096, 8192, 8192</column>
<column name="or_ln714_1_fu_451_p2">or, 0, 0, 4096, 8192, 8192</column>
<column name="or_ln714_fu_340_p2">or, 0, 0, 13, 13, 6</column>
<column name="shl_ln713_1_fu_328_p2">shl, 0, 0, 2171, 8192, 8192</column>
<column name="shl_ln713_fu_306_p2">shl, 0, 0, 2171, 32, 8192</column>
<column name="shl_ln714_1_fu_446_p2">shl, 0, 0, 2171, 8192, 8192</column>
<column name="shl_ln714_fu_350_p2">shl, 0, 0, 2171, 32, 8192</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln713_fu_312_p2">xor, 0, 0, 4096, 8192, 2</column>
<column name="xor_ln714_fu_356_p2">xor, 0, 0, 4096, 8192, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">20, 4, 1, 4</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0_reg">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i">9, 2, 8, 16</column>
<column name="i_25_fu_86">9, 2, 8, 16</column>
<column name="ptr_o">9, 2, 32, 64</column>
<column name="sk_address0">20, 4, 12, 48</column>
<column name="sk_address1">14, 3, 12, 36</column>
<column name="this_5_11_fu_90">9, 2, 8192, 16384</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="and_ln714_reg_526">8192, 0, 8192, 0</column>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="i_25_fu_86">8, 0, 8, 0</column>
<column name="icmp_ln709_reg_480">1, 0, 1, 0</column>
<column name="reg_156">8, 0, 8, 0</column>
<column name="reg_160">8, 0, 8, 0</column>
<column name="this_5_11_fu_90">8192, 0, 8192, 0</column>
<column name="trunc_ln711_reg_484">12, 0, 12, 0</column>
<column name="trunc_ln713_reg_501">7, 0, 7, 0</column>
<column name="zext_ln714_reg_521">7, 0, 8192, 8185</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dpu_pack.4_Pipeline_VITIS_LOOP_709_12, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dpu_pack.4_Pipeline_VITIS_LOOP_709_12, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dpu_pack.4_Pipeline_VITIS_LOOP_709_12, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dpu_pack.4_Pipeline_VITIS_LOOP_709_12, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dpu_pack.4_Pipeline_VITIS_LOOP_709_12, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dpu_pack.4_Pipeline_VITIS_LOOP_709_12, return value</column>
<column name="this_5_10">in, 8192, ap_none, this_5_10, scalar</column>
<column name="sk_address0">out, 12, ap_memory, sk, array</column>
<column name="sk_ce0">out, 1, ap_memory, sk, array</column>
<column name="sk_q0">in, 8, ap_memory, sk, array</column>
<column name="sk_address1">out, 12, ap_memory, sk, array</column>
<column name="sk_ce1">out, 1, ap_memory, sk, array</column>
<column name="sk_q1">in, 8, ap_memory, sk, array</column>
<column name="this_5_11_out">out, 8192, ap_vld, this_5_11_out, pointer</column>
<column name="this_5_11_out_ap_vld">out, 1, ap_vld, this_5_11_out, pointer</column>
<column name="ptr_i">in, 32, ap_ovld, ptr, pointer</column>
<column name="ptr_o">out, 32, ap_ovld, ptr, pointer</column>
<column name="ptr_o_ap_vld">out, 1, ap_ovld, ptr, pointer</column>
</table>
</item>
</section>
</profile>
