// Seed: 761135367
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  logic [7:0] id_5;
  assign id_5#(.id_2(1'b0)) [1'h0] = id_5;
  wire id_6;
  wire id_7;
  assign module_1.type_1 = 0;
endmodule
module module_1 (
    input wor id_0,
    output wire id_1,
    output wire id_2,
    input wand id_3,
    output supply0 id_4
    , id_6
);
  wire id_7;
  xnor primCall (id_2, id_0, id_3, id_6, id_7);
  module_0 modCall_1 (
      id_7,
      id_6,
      id_7,
      id_6
  );
endmodule
