`timescale 1 ns/1 ns

module hw2_2(clk, reset, data_in, c, data_out);
input clk, reset;
input[7:0] data_in;
input[8:0] c;
output[7:0] data_out;


endmodule