<module name="UMC" acronym="" XML_version="1.0" HW_revision="n/a" description="L2 Unified Memory Controller">

	<register id="L2CFG" offset="0x280" width="64" page="121" description="L2 Cache Configuration Register">
		<bitfield id="RSVD1" resetval="0x0" begin="63" end="5" rwaccess="R" description="Reserved"/> 
		<bitfield id="M3_CACHE" resetval="0x0" begin="4" end="4" rwaccess="RW" description="Enable caching of M3 SRAM via ccinner"/> 
		<bitfield id="RSVD0" resetval="0x0" begin="3" end="3" rwaccess="R" description="Reserved"/> 
		<bitfield id="L2MODE" resetval="0x0" begin="2" end="0" rwaccess="RW" description="Controls the L2 Cache Size Mode"/> 
	</register>

	<register id="L2CC" offset="0x281" width="64" page="121" description="L2 Cache Control Register" >
		<bitfield id="RSVD5" resetval="0x0" begin="63" end="54" rwaccess="R" description="Reserved"/> 
		<bitfield id="SE_BW_CNT" resetval="0x2" begin="53" end="51" rwaccess="RW" description="SE0 SE1 relative bandwidth mgmt counter"/> 
		<bitfield id="RSVD4" resetval="0x0" begin="50" end="49" rwaccess="R" description="Reserved"/> 
		<bitfield id="DMA_BW_CNT" resetval="0x3" begin="48" end="46" rwaccess="RW" description="DMA bandwidth mgmt counter"/> 
		<bitfield id="RSVD3" resetval="0x0" begin="45" end="44" rwaccess="R" description="Reserved"/> 
		<bitfield id="CPU_BW_CNT" resetval="0x3" begin="43" end="41" rwaccess="RW" description="CPU bandwidth mgmt counter"/> 
		<bitfield id="RSVD2" resetval="0x0" begin="40" end="38" rwaccess="R" description="Reserved"/> 
		<bitfield id="CPRI_HI" resetval="0x1" begin="37" end="35" rwaccess="RW" description="Elevated priority for mastered commands"/> 
		<bitfield id="CPRI_LO" resetval="0x2" begin="34" end="32" rwaccess="RW" description="Default priority for mastered commands"/> 
		<bitfield id="RSVD1" resetval="0x0" begin="31" end="4" rwaccess="R" description="Reserved"/> 
		<bitfield id="SETSKEW" resetval="0x0" begin="3" end="3" rwaccess="RW" description="Set/Bank skewing enable"/> 
		<bitfield id="RSVD0" resetval="0x0" begin="2" end="0" rwaccess="R" description="Reserved"/> 
	</register>

	<register id="L2WB" offset="0x282" width="64" page="121" description="L2 Global Writeback Register" >
		<bitfield id="RSVD0" resetval="0x0" begin="63" end="1" rwaccess="R" description="Reserved"/> 
		<bitfield id="WB" resetval="0x0" begin="0" end="0" rwaccess="RW" description="Controls the Global Writeback of L2 Cache"/> 
	</register>

	<register id="L2WBINV" offset="0x283" width="64" page="121" description="L2 Global Writeback Invalidate Register" >
		<bitfield id="RSVD0" resetval="0x0" begin="63" end="1" rwaccess="R" description="Reserved"/> 
		<bitfield id="WBINV" resetval="0x0" begin="0" end="0" rwaccess="RW" description="Writeback and invalidate all lines L2 Cache"/> 
	</register>

	<register id="L2INV" offset="0x284" width="64" page="121" description="L2 Invalidate Register" >
		<bitfield id="RSVD0" resetval="0x0" begin="63" end="1" rwaccess="R" description="Reserved"/> 
		<bitfield id="INV" resetval="0x0" begin="0" end="0" rwaccess="RW" description="Controls the Global Invalidation of L2 Cache"/> 
	</register>

	<register id="L2CTAG" offset="0x286" width="64" page="121" description="L2 Cache tag View\[Access Permissions: Non-Secure Debug=R, Secure Debug=R\]">
		<bitfield id="RSVD1" resetval="0x0" begin="63" end="52" rwaccess="R" description="Reserved"/> 
		<bitfield id="MESI" resetval="0x0" begin="51" end="50" rwaccess="R" description="MESI Bits includes valid and dirty bits"/> 
		<bitfield id="SECURE" resetval="0x0" begin="49" end="49" rwaccess="R" description="Secure bit"/> 
		<bitfield id="TAG" resetval="0x0" begin="48" end="12" rwaccess="R" description="L2 Tag"/> 
		<bitfield id="RSVD0" resetval="0x0" begin="11" end="0" rwaccess="R" description="Reserved"/> 
	</register>

	<register id="L2EDCFG" offset="0x287" width="64" page="121" description="L2 EDC Configuration Control" >
		<bitfield id="SCDELAY" resetval="0x80000000" begin="63" end="32" rwaccess="RW" description="Delay between full scrub cycles"/> 
		<bitfield id="BTDELAY" resetval="0x400" begin="31" end="16" rwaccess="RW" description="Delay between scrub bursts"/> 
		<bitfield id="RSVD0" resetval="0x0" begin="15" end="1" rwaccess="R" description="Reserved"/> 
		<bitfield id="SCEN" resetval="0x1" begin="0" end="0" rwaccess="RW" description="Enable L2 Scrubbing"/> 
	</register>

	<register id="L2ADDREEA" offset="0x291" width="64" page="121" description="L2 Addressing Error Event Address" >
		<bitfield id="RSVD0" resetval="0x0" begin="63" end="44" rwaccess="R" description="Reserved"/> 
		<bitfield id="EADDR" resetval="0x0" begin="43" end="0" rwaccess="R" description="Transaction address for which error was detected"/> 
	</register>

	<register id="L2ADDREES" offset="0x292" width="64" page="121" description="L2 Addressing Error Event Status" >
		<bitfield id="RSVD0" resetval="0x0" begin="63" end="8" rwaccess="R" description="Reserved"/> 
		<bitfield id="RQSTR" resetval="0x0" begin="7" end="5" rwaccess="R" description="Requestor of the transaction for which error was detected"/> 
		<bitfield id="ERROR_TYPE" resetval="0x0" begin="4" end="3" rwaccess="R" description="Type of Error"/> 
		<bitfield id="BANK" resetval="0x0" begin="2" end="1" rwaccess="R" description="Bank in which error was detected [0,1,2,3]"/> 
		<bitfield id="ERROR_FLAG" resetval="0x0" begin="0" end="0" rwaccess="R" description="Indicates that an error has occurred and has not been cleared yet. Clear occurs on a write to L2ADDREER"/> 
	</register>

	<register id="L2ADDREER" offset="0x293" width="64" page="121" description="L2 Addressing Error Event Reset" >
		<bitfield id="RSVD0" resetval="0x0" begin="63" end="1" rwaccess="R" description="Reserved"/> 
		<bitfield id="ERROR_RESET" resetval="0x0" begin="0" end="0" rwaccess="W" description="Clear the error flag"/> 
	</register>

	<register id="L2ALLOCEEA" offset="0x294" width="64" page="121" description="L2 CMD Error Event Address" >
		<bitfield id="RSVD0" resetval="0x0" begin="63" end="44" rwaccess="R" description="Reserved"/> 
		<bitfield id="EADDR" resetval="0x0" begin="43" end="0" rwaccess="R" description="Transaction address for which error was detected"/> 
	</register>

	<register id="L2ALLOCEES" offset="0x295" width="64" page="121" description="L2 CMD Error Event Status" >
		<bitfield id="RSVD0" resetval="0x0" begin="63" end="8" rwaccess="R" description="Reserved"/> 
		<bitfield id="RQSTR" resetval="0x0" begin="7" end="5" rwaccess="R" description="Requestor of the transaction for which error was detected"/> 
		<bitfield id="ERROR_TYPE" resetval="0x0" begin="4" end="3" rwaccess="R" description="Type of Error"/> 
		<bitfield id="BANK" resetval="0x0" begin="2" end="1" rwaccess="R" description="Bank in which error was detected [0,1,2,3]"/> 
		<bitfield id="ERROR_FLAG" resetval="0x0" begin="0" end="0" rwaccess="R" description="Indicates that an error has occurred and has not been cleared yet. Clear occurs on a write to L2ADDREER"/> 
	</register>

	<register id="L2ALLOCEER" offset="0x296" width="64" page="121" description="L2 CMD Error Event Reset" >
		<bitfield id="RSVD0" resetval="0x0" begin="63" end="1" rwaccess="R" description="Reserved"/> 
		<bitfield id="ERROR_RESET" resetval="0x0" begin="0" end="0" rwaccess="W" description="Clear the error flag"/> 
	</register>

	<register id="L2MEMMAP" offset="0x297" width="64" page="121" description="L2 Memory Map Control" >
		<bitfield id="RSVD1" resetval="0x0" begin="63" end="5" rwaccess="R" description="Reserved"/> 
		<bitfield id="LCL_SDMA_ALIAS" resetval="0x0" begin="4" end="4" rwaccess="RW" description="Local SDMA View - Full Memory Map or Aliased"/> 
		<bitfield id="RSVD0" resetval="0x0" begin="3" end="1" rwaccess="R" description="Reserved"/> 
		<bitfield id="CPU_ALIAS" resetval="0x0" begin="0" end="0" rwaccess="RW" description="CPU View - Full Memory Map or Aliased"/> 
	</register>

	<register id="L2MSWCTL" offset="0x298" width="64" page="121" description="L2 Memory Switch Control" >
		<bitfield id="RSVD4" resetval="0x0" begin="63" end="17" rwaccess="R" description="Reserved"/> 
		<bitfield id="WBUF" resetval="0x0" begin="16" end="16" rwaccess="RW" description="WBUF Buffer Ownership"/> 
		<bitfield id="RSVD3" resetval="0x0" begin="15" end="13" rwaccess="R" description="Reserved"/> 
		<bitfield id="IBUFHB" resetval="0x0" begin="12" end="12" rwaccess="RW" description="IBUFHB Buffer Ownership"/> 
		<bitfield id="RSVD2" resetval="0x0" begin="11" end="9" rwaccess="R" description="Reserved"/> 
		<bitfield id="IBUFLB" resetval="0x0" begin="8" end="8" rwaccess="RW" description="IBUFLB Buffer Ownership"/> 
		<bitfield id="RSVD1" resetval="0x0" begin="7" end="5" rwaccess="R" description="Reserved"/> 
		<bitfield id="IBUFHA" resetval="0x0" begin="4" end="4" rwaccess="RW" description="IBUFHA Buffer Ownership"/> 
		<bitfield id="RSVD0" resetval="0x0" begin="3" end="1" rwaccess="R" description="Reserved"/> 
		<bitfield id="IBUFLA" resetval="0x0" begin="0" end="0" rwaccess="RW" description="IBUFLA Buffer Ownership"/> 
	</register>

	<register id="L2MEMMAPIBUFA" offset="0x299" width="64" page="121" description="L2 IBUFA Memory Base Control" >
		<bitfield id="IBUFHA_BASE" resetval="0x0" begin="63" end="47" rwaccess="RW" description="IBUFHA Base Address"/> 
		<bitfield id="RSVD1" resetval="0x0" begin="46" end="32" rwaccess="R" description="Reserved"/> 
		<bitfield id="IBUFLA_BASE" resetval="0x0" begin="31" end="15" rwaccess="RW" description="IBUFLA Base Address"/> 
		<bitfield id="RSVD0" resetval="0x0" begin="14" end="0" rwaccess="R" description="Reserved"/> 
	</register>

	<register id="L2MEMMAPIBUFB" offset="0x29a" width="64" page="121" description="L2 IBUFB Memory Base Address" >
		<bitfield id="IBUFHB_BASE" resetval="0x0" begin="63" end="47" rwaccess="RW" description="IBUFHB Base Address"/> 
		<bitfield id="RSVD1" resetval="0x0" begin="46" end="32" rwaccess="R" description="Reserved"/> 
		<bitfield id="IBUFLB_BASE" resetval="0x0" begin="31" end="15" rwaccess="RW" description="IBUFLB Base Address"/> 
		<bitfield id="RSVD0" resetval="0x0" begin="14" end="0" rwaccess="R" description="Reserved"/> 
	</register>

	<register id="L2MEMMAPWBUF" offset="0x29b" width="64" page="121" description="L2 WBUF Memory Base Address" >
		<bitfield id="RSVD1" resetval="0x0" begin="63" end="32" rwaccess="R" description="Reserved"/> 
		<bitfield id="WBUF_BASE" resetval="0x0" begin="31" end="15" rwaccess="RW" description="WBUF Base Address"/> 
		<bitfield id="RSVD0" resetval="0x0" begin="14" end="0" rwaccess="R" description="Reserved"/> 
	</register>

	<register id="L2MSWERRSTAT" offset="0x29c" width="64" page="121" description="L2 Memory Switch Error Status" >
		<bitfield id="RSVD2" resetval="0x0" begin="63" end="8" rwaccess="R" description="Reserved"/> 
		<bitfield id="ST_WBUF_ERR" resetval="0x0" begin="7" end="7" rwaccess="R" description="Store to WBUF is outside address range"/> 
		<bitfield id="LD_WBUF_ERR" resetval="0x0" begin="6" end="6" rwaccess="R" description="Load to WBUF is outside address range"/> 
		<bitfield id="ST_IBUF_ERR" resetval="0x0" begin="5" end="5" rwaccess="R" description="Store to IBUF is outside address range"/> 
		<bitfield id="LD_IBUF_ERR" resetval="0x0" begin="4" end="4" rwaccess="R" description="Load to IBUF is outside address range"/> 
		<bitfield id="RSVD1" resetval="0x0" begin="3" end="3" rwaccess="R" description="Reserved"/> 
		<bitfield id="DMA_ERR" resetval="0x0" begin="2" end="2" rwaccess="R" description="DMA initiated buffer ownership error"/> 
		<bitfield id="CPU_ERR" resetval="0x0" begin="1" end="1" rwaccess="R" description="CPU initiated buffer ownership error"/> 
		<bitfield id="RSVD0" resetval="0x0" begin="0" end="0" rwaccess="R" description="Reserved"/> 
	</register>

	<register id="L2MSWERRCLR" offset="0x29d" width="64" page="121" description="L2 Memory Switch Error Clear" >
		<bitfield id="RSVD2" resetval="0x0" begin="63" end="8" rwaccess="R" description="Reserved"/> 
		<bitfield id="ST_WBUF_ERR" resetval="0x0" begin="7" end="7" rwaccess="W" description="Clear ST_WBUF_ERR"/> 
		<bitfield id="LD_WBUF_ERR" resetval="0x0" begin="6" end="6" rwaccess="W" description="Clear LD_WBUF_ERR"/> 
		<bitfield id="ST_IBUF_ERR" resetval="0x0" begin="5" end="5" rwaccess="W" description="Clear ST_IBUF_ERR"/> 
		<bitfield id="LD_IBUF_ERR" resetval="0x0" begin="4" end="4" rwaccess="W" description="Clear LD_IBUF_ERR"/> 
		<bitfield id="RSVD1" resetval="0x0" begin="3" end="3" rwaccess="R" description="Reserved"/> 
		<bitfield id="DMA_ERR" resetval="0x0" begin="2" end="2" rwaccess="W" description="Clear DMA_ERR"/> 
		<bitfield id="CPU_ERR" resetval="0x0" begin="1" end="1" rwaccess="W" description="Clear CPU_ERR"/> 
		<bitfield id="RSVD0" resetval="0x0" begin="0" end="0" rwaccess="R" description="Reserved"/> 
	</register>

	<register id="L2MSWERRADDR" offset="0x29e" width="64" page="121" description="L2 Memory Switch Error Address" >
		<bitfield id="RSVD0" resetval="0x0" begin="63" end="44" rwaccess="R" description="Reserved"/> 
		<bitfield id="ADDR" resetval="0x0" begin="43" end="0" rwaccess="R" description="Error address"/> 
	</register>

	<register id="L2EDTST" offset="0x29f" width="64" page="121" description="L2 EDC Test Control" >
		<bitfield id="SCADDR" resetval="0x0" begin="63" end="48" rwaccess="RW" description="Starting RAM physical address for test"/> 
		<bitfield id="SCCOUNT" resetval="0x0" begin="47" end="32" rwaccess="RW" description="Number of scrubs in test"/> 
		<bitfield id="RSVD0" resetval="0x0" begin="31" end="1" rwaccess="R" description="Reserved"/> 
		<bitfield id="SCTST" resetval="0x0" begin="0" end="0" rwaccess="RW" description="Enable L2 scrub test mode"/> 
	</register>
</module>
