

================================================================
== Vitis HLS Report for 'kernel_2mm_Pipeline_l_S_i_j_k_0_i1_l_k1_l_j1'
================================================================
* Date:           Wed Jan 14 09:26:52 2026

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        ls_project
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   262151|   262151|  2.622 ms|  2.622 ms|  262151|  262151|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                            |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |          Loop Name         |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- l_S_i_j_k_0_i1_l_k1_l_j1  |   262149|   262149|         7|          1|          1|  262144|       yes|
        +----------------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%j1 = alloca i32 1"   --->   Operation 10 'alloca' 'j1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%k1 = alloca i32 1"   --->   Operation 11 'alloca' 'k1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten67 = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i1 = alloca i32 1"   --->   Operation 13 'alloca' 'i1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten85 = alloca i32 1"   --->   Operation 14 'alloca' 'indvar_flatten85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.46ns)   --->   "%store_ln0 = store i19 0, i19 %indvar_flatten85"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 16 [1/1] (0.46ns)   --->   "%store_ln0 = store i7 0, i7 %i1"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 17 [1/1] (0.46ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten67"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 18 [1/1] (0.46ns)   --->   "%store_ln0 = store i7 0, i7 %k1"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 19 [1/1] (0.46ns)   --->   "%store_ln0 = store i7 0, i7 %j1"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br void %mm1_stage.exit.preheader"   --->   Operation 20 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.78>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%k1_1 = load i7 %k1" [kernel.cpp:49]   --->   Operation 21 'load' 'k1_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%i1_1 = load i7 %i1"   --->   Operation 22 'load' 'i1_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten85_load = load i19 %indvar_flatten85" [kernel.cpp:44]   --->   Operation 23 'load' 'indvar_flatten85_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%empty = trunc i7 %i1_1"   --->   Operation 24 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_9_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %empty, i6 0" [kernel.cpp:44]   --->   Operation 25 'bitconcatenate' 'tmp_9_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%k1_cast = zext i7 %k1_1" [kernel.cpp:49]   --->   Operation 26 'zext' 'k1_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.99ns)   --->   "%empty_41 = add i12 %tmp_9_cast, i12 %k1_cast" [kernel.cpp:44]   --->   Operation 27 'add' 'empty_41' <Predicate = true> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.92ns)   --->   "%icmp_ln44 = icmp_eq  i19 %indvar_flatten85_load, i19 262144" [kernel.cpp:44]   --->   Operation 28 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.12ns)   --->   "%add_ln44_1 = add i19 %indvar_flatten85_load, i19 1" [kernel.cpp:44]   --->   Operation 29 'add' 'add_ln44_1' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44, void %mm1_stage.exit, void %mm2_stage.exit.exitStub" [kernel.cpp:44]   --->   Operation 30 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%j1_load = load i7 %j1" [kernel.cpp:46]   --->   Operation 31 'load' 'j1_load' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%indvar_flatten67_load = load i14 %indvar_flatten67" [kernel.cpp:45]   --->   Operation 32 'load' 'indvar_flatten67_load' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.85ns)   --->   "%add_ln44 = add i7 %i1_1, i7 1" [kernel.cpp:44]   --->   Operation 33 'add' 'add_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.88ns)   --->   "%icmp_ln45 = icmp_eq  i14 %indvar_flatten67_load, i14 4096" [kernel.cpp:45]   --->   Operation 34 'icmp' 'icmp_ln45' <Predicate = (!icmp_ln44)> <Delay = 0.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.37ns)   --->   "%select_ln44 = select i1 %icmp_ln45, i7 0, i7 %k1_1" [kernel.cpp:44]   --->   Operation 35 'select' 'select_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node select_ln45_2)   --->   "%empty_43 = trunc i7 %add_ln44" [kernel.cpp:44]   --->   Operation 36 'trunc' 'empty_43' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node select_ln45_2)   --->   "%tmp_10_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %empty_43, i6 0" [kernel.cpp:44]   --->   Operation 37 'bitconcatenate' 'tmp_10_cast' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.37ns)   --->   "%select_ln44_1 = select i1 %icmp_ln45, i7 %add_ln44, i7 %i1_1" [kernel.cpp:44]   --->   Operation 38 'select' 'select_ln44_1' <Predicate = (!icmp_ln44)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%empty_44 = trunc i7 %select_ln44_1" [kernel.cpp:44]   --->   Operation 39 'trunc' 'empty_44' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_11_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %empty_44, i6 0" [kernel.cpp:45]   --->   Operation 40 'bitconcatenate' 'tmp_11_cast' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node select_ln45_2)   --->   "%select_ln44_2 = select i1 %icmp_ln45, i12 %tmp_10_cast, i12 %empty_41" [kernel.cpp:44]   --->   Operation 41 'select' 'select_ln44_2' <Predicate = (!icmp_ln44)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node and_ln44)   --->   "%xor_ln44 = xor i1 %icmp_ln45, i1 1" [kernel.cpp:44]   --->   Operation 42 'xor' 'xor_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.71ns)   --->   "%icmp_ln46 = icmp_eq  i7 %j1_load, i7 64" [kernel.cpp:46]   --->   Operation 43 'icmp' 'icmp_ln46' <Predicate = (!icmp_ln44)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln44 = and i1 %icmp_ln46, i1 %xor_ln44" [kernel.cpp:44]   --->   Operation 44 'and' 'and_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.85ns)   --->   "%add_ln45 = add i7 %select_ln44, i7 1" [kernel.cpp:45]   --->   Operation 45 'add' 'add_ln45' <Predicate = (!icmp_ln44)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node select_ln45)   --->   "%or_ln45 = or i1 %and_ln44, i1 %icmp_ln45" [kernel.cpp:45]   --->   Operation 46 'or' 'or_ln45' <Predicate = (!icmp_ln44)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.37ns) (out node of the LUT)   --->   "%select_ln45 = select i1 %or_ln45, i7 0, i7 %j1_load" [kernel.cpp:45]   --->   Operation 47 'select' 'select_ln45' <Predicate = (!icmp_ln44)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%add_ln45_cast = zext i7 %add_ln45" [kernel.cpp:45]   --->   Operation 48 'zext' 'add_ln45_cast' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.99ns)   --->   "%empty_45 = add i12 %tmp_11_cast, i12 %add_ln45_cast" [kernel.cpp:45]   --->   Operation 49 'add' 'empty_45' <Predicate = (!icmp_ln44)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node add_ln49)   --->   "%trunc_ln49 = trunc i7 %add_ln45" [kernel.cpp:49]   --->   Operation 50 'trunc' 'trunc_ln49' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node add_ln49)   --->   "%trunc_ln49_1 = trunc i7 %k1_1" [kernel.cpp:49]   --->   Operation 51 'trunc' 'trunc_ln49_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node add_ln49)   --->   "%select_ln44_3 = select i1 %icmp_ln45, i6 0, i6 %trunc_ln49_1" [kernel.cpp:44]   --->   Operation 52 'select' 'select_ln44_3' <Predicate = (!icmp_ln44)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node add_ln49)   --->   "%select_ln45_1 = select i1 %and_ln44, i6 %trunc_ln49, i6 %select_ln44_3" [kernel.cpp:45]   --->   Operation 53 'select' 'select_ln45_1' <Predicate = (!icmp_ln44)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node add_ln49)   --->   "%tmp_12_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %select_ln45_1, i6 0" [kernel.cpp:45]   --->   Operation 54 'bitconcatenate' 'tmp_12_cast' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.36ns) (out node of the LUT)   --->   "%select_ln45_2 = select i1 %and_ln44, i12 %empty_45, i12 %select_ln44_2" [kernel.cpp:45]   --->   Operation 55 'select' 'select_ln45_2' <Predicate = (!icmp_ln44)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%select_ln45_2_cast = zext i12 %select_ln45_2" [kernel.cpp:45]   --->   Operation 56 'zext' 'select_ln45_2_cast' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%C_addr = getelementptr i32 %C, i64 0, i64 %select_ln45_2_cast" [kernel.cpp:45]   --->   Operation 57 'getelementptr' 'C_addr' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 58 [2/2] (1.29ns)   --->   "%C_load = load i12 %C_addr" [kernel.cpp:45]   --->   Operation 58 'load' 'C_load' <Predicate = (!icmp_ln44)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 59 [1/1] (0.37ns)   --->   "%select_ln45_3 = select i1 %and_ln44, i7 %add_ln45, i7 %select_ln44" [kernel.cpp:45]   --->   Operation 59 'select' 'select_ln45_3' <Predicate = (!icmp_ln44)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i7 %select_ln45" [kernel.cpp:49]   --->   Operation 60 'zext' 'zext_ln49' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.99ns) (out node of the LUT)   --->   "%add_ln49 = add i12 %tmp_12_cast, i12 %zext_ln49" [kernel.cpp:49]   --->   Operation 61 'add' 'add_ln49' <Predicate = (!icmp_ln44)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln49_1 = zext i12 %add_ln49" [kernel.cpp:49]   --->   Operation 62 'zext' 'zext_ln49_1' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%buf2_addr = getelementptr i32 %buf2, i64 0, i64 %zext_ln49_1" [kernel.cpp:49]   --->   Operation 63 'getelementptr' 'buf2_addr' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.99ns)   --->   "%add_ln51 = add i12 %tmp_11_cast, i12 %zext_ln49" [kernel.cpp:51]   --->   Operation 64 'add' 'add_ln51' <Predicate = (!icmp_ln44)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [2/2] (1.29ns)   --->   "%v18 = load i12 %buf2_addr" [kernel.cpp:49]   --->   Operation 65 'load' 'v18' <Predicate = (!icmp_ln44)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_2 : Operation 66 [1/1] (0.85ns)   --->   "%add_ln46 = add i7 %select_ln45, i7 1" [kernel.cpp:46]   --->   Operation 66 'add' 'add_ln46' <Predicate = (!icmp_ln44)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (1.05ns)   --->   "%add_ln45_1 = add i14 %indvar_flatten67_load, i14 1" [kernel.cpp:45]   --->   Operation 67 'add' 'add_ln45_1' <Predicate = (!icmp_ln44)> <Delay = 1.05> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.05> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.41ns)   --->   "%select_ln45_4 = select i1 %icmp_ln45, i14 1, i14 %add_ln45_1" [kernel.cpp:45]   --->   Operation 68 'select' 'select_ln45_4' <Predicate = (!icmp_ln44)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.46ns)   --->   "%store_ln44 = store i19 %add_ln44_1, i19 %indvar_flatten85" [kernel.cpp:44]   --->   Operation 69 'store' 'store_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.46>
ST_2 : Operation 70 [1/1] (0.46ns)   --->   "%store_ln44 = store i7 %select_ln44_1, i7 %i1" [kernel.cpp:44]   --->   Operation 70 'store' 'store_ln44' <Predicate = (!icmp_ln44)> <Delay = 0.46>
ST_2 : Operation 71 [1/1] (0.46ns)   --->   "%store_ln45 = store i14 %select_ln45_4, i14 %indvar_flatten67" [kernel.cpp:45]   --->   Operation 71 'store' 'store_ln45' <Predicate = (!icmp_ln44)> <Delay = 0.46>
ST_2 : Operation 72 [1/1] (0.46ns)   --->   "%store_ln45 = store i7 %select_ln45_3, i7 %k1" [kernel.cpp:45]   --->   Operation 72 'store' 'store_ln45' <Predicate = (!icmp_ln44)> <Delay = 0.46>
ST_2 : Operation 73 [1/1] (0.46ns)   --->   "%store_ln46 = store i7 %add_ln46, i7 %j1" [kernel.cpp:46]   --->   Operation 73 'store' 'store_ln46' <Predicate = (!icmp_ln44)> <Delay = 0.46>

State 3 <SV = 2> <Delay = 7.21>
ST_3 : Operation 74 [1/2] (1.29ns)   --->   "%C_load = load i12 %C_addr" [kernel.cpp:45]   --->   Operation 74 'load' 'C_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i12 %add_ln51" [kernel.cpp:51]   --->   Operation 75 'zext' 'zext_ln51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%E_addr = getelementptr i32 %E, i64 0, i64 %zext_ln51" [kernel.cpp:51]   --->   Operation 76 'getelementptr' 'E_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/2] (1.29ns)   --->   "%v18 = load i12 %buf2_addr" [kernel.cpp:49]   --->   Operation 77 'load' 'v18' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_3 : Operation 78 [2/2] (5.91ns)   --->   "%v19 = fmul i32 %C_load, i32 %v18" [kernel.cpp:50]   --->   Operation 78 'fmul' 'v19' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [2/2] (1.29ns)   --->   "%v20 = load i12 %E_addr" [kernel.cpp:51]   --->   Operation 79 'load' 'v20' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 4 <SV = 3> <Delay = 5.91>
ST_4 : Operation 80 [1/2] (5.91ns)   --->   "%v19 = fmul i32 %C_load, i32 %v18" [kernel.cpp:50]   --->   Operation 80 'fmul' 'v19' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 81 [1/2] (1.29ns)   --->   "%v20 = load i12 %E_addr" [kernel.cpp:51]   --->   Operation 81 'load' 'v20' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>

State 5 <SV = 4> <Delay = 7.29>
ST_5 : Operation 82 [3/3] (7.29ns)   --->   "%v21 = fadd i32 %v20, i32 %v19" [kernel.cpp:52]   --->   Operation 82 'fadd' 'v21' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.29>
ST_6 : Operation 83 [2/3] (7.29ns)   --->   "%v21 = fadd i32 %v20, i32 %v19" [kernel.cpp:52]   --->   Operation 83 'fadd' 'v21' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.29>
ST_7 : Operation 84 [1/3] (7.29ns)   --->   "%v21 = fadd i32 %v20, i32 %v19" [kernel.cpp:52]   --->   Operation 84 'fadd' 'v21' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 92 'ret' 'ret_ln0' <Predicate = (icmp_ln44)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 1.29>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_S_i_j_k_0_i1_l_k1_l_j1_str"   --->   Operation 85 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%empty_42 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 262144, i64 262144, i64 262144"   --->   Operation 86 'speclooptripcount' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @l_k1_l_j1_str"   --->   Operation 87 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%specpipeline_ln46 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_17" [kernel.cpp:46]   --->   Operation 88 'specpipeline' 'specpipeline_ln46' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%specloopname_ln46 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [kernel.cpp:46]   --->   Operation 89 'specloopname' 'specloopname_ln46' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (1.29ns)   --->   "%store_ln53 = store i32 %v21, i12 %E_addr" [kernel.cpp:53]   --->   Operation 90 'store' 'store_ln53' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln0 = br void %mm1_stage.exit.preheader"   --->   Operation 91 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ buf2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ E]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j1                    (alloca           ) [ 011000000]
k1                    (alloca           ) [ 011000000]
indvar_flatten67      (alloca           ) [ 011000000]
i1                    (alloca           ) [ 011000000]
indvar_flatten85      (alloca           ) [ 011000000]
store_ln0             (store            ) [ 000000000]
store_ln0             (store            ) [ 000000000]
store_ln0             (store            ) [ 000000000]
store_ln0             (store            ) [ 000000000]
store_ln0             (store            ) [ 000000000]
br_ln0                (br               ) [ 000000000]
k1_1                  (load             ) [ 000000000]
i1_1                  (load             ) [ 000000000]
indvar_flatten85_load (load             ) [ 000000000]
empty                 (trunc            ) [ 000000000]
tmp_9_cast            (bitconcatenate   ) [ 000000000]
k1_cast               (zext             ) [ 000000000]
empty_41              (add              ) [ 000000000]
icmp_ln44             (icmp             ) [ 011111110]
add_ln44_1            (add              ) [ 000000000]
br_ln44               (br               ) [ 000000000]
j1_load               (load             ) [ 000000000]
indvar_flatten67_load (load             ) [ 000000000]
add_ln44              (add              ) [ 000000000]
icmp_ln45             (icmp             ) [ 000000000]
select_ln44           (select           ) [ 000000000]
empty_43              (trunc            ) [ 000000000]
tmp_10_cast           (bitconcatenate   ) [ 000000000]
select_ln44_1         (select           ) [ 000000000]
empty_44              (trunc            ) [ 000000000]
tmp_11_cast           (bitconcatenate   ) [ 000000000]
select_ln44_2         (select           ) [ 000000000]
xor_ln44              (xor              ) [ 000000000]
icmp_ln46             (icmp             ) [ 000000000]
and_ln44              (and              ) [ 000000000]
add_ln45              (add              ) [ 000000000]
or_ln45               (or               ) [ 000000000]
select_ln45           (select           ) [ 000000000]
add_ln45_cast         (zext             ) [ 000000000]
empty_45              (add              ) [ 000000000]
trunc_ln49            (trunc            ) [ 000000000]
trunc_ln49_1          (trunc            ) [ 000000000]
select_ln44_3         (select           ) [ 000000000]
select_ln45_1         (select           ) [ 000000000]
tmp_12_cast           (bitconcatenate   ) [ 000000000]
select_ln45_2         (select           ) [ 000000000]
select_ln45_2_cast    (zext             ) [ 000000000]
C_addr                (getelementptr    ) [ 010100000]
select_ln45_3         (select           ) [ 000000000]
zext_ln49             (zext             ) [ 000000000]
add_ln49              (add              ) [ 000000000]
zext_ln49_1           (zext             ) [ 000000000]
buf2_addr             (getelementptr    ) [ 010100000]
add_ln51              (add              ) [ 010100000]
add_ln46              (add              ) [ 000000000]
add_ln45_1            (add              ) [ 000000000]
select_ln45_4         (select           ) [ 000000000]
store_ln44            (store            ) [ 000000000]
store_ln44            (store            ) [ 000000000]
store_ln45            (store            ) [ 000000000]
store_ln45            (store            ) [ 000000000]
store_ln46            (store            ) [ 000000000]
C_load                (load             ) [ 010010000]
zext_ln51             (zext             ) [ 000000000]
E_addr                (getelementptr    ) [ 010011111]
v18                   (load             ) [ 010010000]
v19                   (fmul             ) [ 010001110]
v20                   (load             ) [ 010001110]
v21                   (fadd             ) [ 010000001]
specloopname_ln0      (specloopname     ) [ 000000000]
empty_42              (speclooptripcount) [ 000000000]
specloopname_ln0      (specloopname     ) [ 000000000]
specpipeline_ln46     (specpipeline     ) [ 000000000]
specloopname_ln46     (specloopname     ) [ 000000000]
store_ln53            (store            ) [ 000000000]
br_ln0                (br               ) [ 000000000]
ret_ln0               (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="C">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="buf2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buf2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="E">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="E"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i6.i6"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_S_i_j_k_0_i1_l_k1_l_j1_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="l_k1_l_j1_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="j1_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j1/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="k1_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k1/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="indvar_flatten67_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten67/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="i1_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i1/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="indvar_flatten85_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten85/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="C_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="12" slack="0"/>
<pin id="76" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr/2 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="12" slack="0"/>
<pin id="81" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="82" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="C_load/2 "/>
</bind>
</comp>

<comp id="85" class="1004" name="buf2_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="12" slack="0"/>
<pin id="89" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf2_addr/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_access_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="12" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="95" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v18/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="E_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="12" slack="0"/>
<pin id="102" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="E_addr/3 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="12" slack="5"/>
<pin id="107" dir="0" index="1" bw="32" slack="1"/>
<pin id="108" dir="0" index="2" bw="0" slack="0"/>
<pin id="110" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="111" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="112" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="113" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="v20/3 store_ln53/8 "/>
</bind>
</comp>

<comp id="115" class="1004" name="grp_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="1"/>
<pin id="117" dir="0" index="1" bw="32" slack="1"/>
<pin id="118" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="v21/5 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="32" slack="0"/>
<pin id="122" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="v19/3 "/>
</bind>
</comp>

<comp id="125" class="1004" name="store_ln0_store_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="0"/>
<pin id="127" dir="0" index="1" bw="19" slack="0"/>
<pin id="128" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="store_ln0_store_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="7" slack="0"/>
<pin id="133" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="store_ln0_store_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="0"/>
<pin id="137" dir="0" index="1" bw="14" slack="0"/>
<pin id="138" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="store_ln0_store_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="0" index="1" bw="7" slack="0"/>
<pin id="143" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="store_ln0_store_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="0"/>
<pin id="147" dir="0" index="1" bw="7" slack="0"/>
<pin id="148" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="k1_1_load_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="7" slack="1"/>
<pin id="152" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k1_1/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="i1_1_load_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="7" slack="1"/>
<pin id="155" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i1_1/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="indvar_flatten85_load_load_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="19" slack="1"/>
<pin id="158" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten85_load/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="empty_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="7" slack="0"/>
<pin id="161" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="tmp_9_cast_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="12" slack="0"/>
<pin id="165" dir="0" index="1" bw="6" slack="0"/>
<pin id="166" dir="0" index="2" bw="1" slack="0"/>
<pin id="167" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9_cast/2 "/>
</bind>
</comp>

<comp id="171" class="1004" name="k1_cast_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="7" slack="0"/>
<pin id="173" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="k1_cast/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="empty_41_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="12" slack="0"/>
<pin id="177" dir="0" index="1" bw="7" slack="0"/>
<pin id="178" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_41/2 "/>
</bind>
</comp>

<comp id="181" class="1004" name="icmp_ln44_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="19" slack="0"/>
<pin id="183" dir="0" index="1" bw="19" slack="0"/>
<pin id="184" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln44/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="add_ln44_1_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="19" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44_1/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="j1_load_load_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="7" slack="1"/>
<pin id="195" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j1_load/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="indvar_flatten67_load_load_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="14" slack="1"/>
<pin id="198" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten67_load/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="add_ln44_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="7" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="icmp_ln45_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="14" slack="0"/>
<pin id="207" dir="0" index="1" bw="14" slack="0"/>
<pin id="208" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="select_ln44_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="1" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="0" index="2" bw="7" slack="0"/>
<pin id="215" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln44/2 "/>
</bind>
</comp>

<comp id="219" class="1004" name="empty_43_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="7" slack="0"/>
<pin id="221" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_43/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="tmp_10_cast_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="12" slack="0"/>
<pin id="225" dir="0" index="1" bw="6" slack="0"/>
<pin id="226" dir="0" index="2" bw="1" slack="0"/>
<pin id="227" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10_cast/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="select_ln44_1_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="0"/>
<pin id="233" dir="0" index="1" bw="7" slack="0"/>
<pin id="234" dir="0" index="2" bw="7" slack="0"/>
<pin id="235" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln44_1/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="empty_44_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="7" slack="0"/>
<pin id="241" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_44/2 "/>
</bind>
</comp>

<comp id="243" class="1004" name="tmp_11_cast_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="12" slack="0"/>
<pin id="245" dir="0" index="1" bw="6" slack="0"/>
<pin id="246" dir="0" index="2" bw="1" slack="0"/>
<pin id="247" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_11_cast/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="select_ln44_2_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="0"/>
<pin id="253" dir="0" index="1" bw="12" slack="0"/>
<pin id="254" dir="0" index="2" bw="12" slack="0"/>
<pin id="255" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln44_2/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="xor_ln44_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln44/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="icmp_ln46_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="7" slack="0"/>
<pin id="267" dir="0" index="1" bw="7" slack="0"/>
<pin id="268" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln46/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="and_ln44_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln44/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="add_ln45_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="7" slack="0"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="or_ln45_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="1" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln45/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="select_ln45_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="0" index="2" bw="7" slack="0"/>
<pin id="293" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln45/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="add_ln45_cast_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="7" slack="0"/>
<pin id="299" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="add_ln45_cast/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="empty_45_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="12" slack="0"/>
<pin id="303" dir="0" index="1" bw="7" slack="0"/>
<pin id="304" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_45/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="trunc_ln49_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="7" slack="0"/>
<pin id="309" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln49/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="trunc_ln49_1_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="7" slack="0"/>
<pin id="313" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln49_1/2 "/>
</bind>
</comp>

<comp id="315" class="1004" name="select_ln44_3_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="0"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="0" index="2" bw="6" slack="0"/>
<pin id="319" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln44_3/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="select_ln45_1_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="0"/>
<pin id="325" dir="0" index="1" bw="6" slack="0"/>
<pin id="326" dir="0" index="2" bw="6" slack="0"/>
<pin id="327" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln45_1/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="tmp_12_cast_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="12" slack="0"/>
<pin id="333" dir="0" index="1" bw="6" slack="0"/>
<pin id="334" dir="0" index="2" bw="1" slack="0"/>
<pin id="335" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12_cast/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="select_ln45_2_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="1" slack="0"/>
<pin id="341" dir="0" index="1" bw="12" slack="0"/>
<pin id="342" dir="0" index="2" bw="12" slack="0"/>
<pin id="343" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln45_2/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="select_ln45_2_cast_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="12" slack="0"/>
<pin id="349" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln45_2_cast/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="select_ln45_3_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="0" index="1" bw="7" slack="0"/>
<pin id="355" dir="0" index="2" bw="7" slack="0"/>
<pin id="356" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln45_3/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="zext_ln49_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="7" slack="0"/>
<pin id="362" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="add_ln49_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="12" slack="0"/>
<pin id="366" dir="0" index="1" bw="7" slack="0"/>
<pin id="367" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln49/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="zext_ln49_1_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="12" slack="0"/>
<pin id="372" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln49_1/2 "/>
</bind>
</comp>

<comp id="375" class="1004" name="add_ln51_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="12" slack="0"/>
<pin id="377" dir="0" index="1" bw="7" slack="0"/>
<pin id="378" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln51/2 "/>
</bind>
</comp>

<comp id="381" class="1004" name="add_ln46_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="7" slack="0"/>
<pin id="383" dir="0" index="1" bw="1" slack="0"/>
<pin id="384" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="add_ln45_1_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="14" slack="0"/>
<pin id="389" dir="0" index="1" bw="1" slack="0"/>
<pin id="390" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln45_1/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="select_ln45_4_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="0"/>
<pin id="395" dir="0" index="1" bw="1" slack="0"/>
<pin id="396" dir="0" index="2" bw="14" slack="0"/>
<pin id="397" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln45_4/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="store_ln44_store_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="19" slack="0"/>
<pin id="403" dir="0" index="1" bw="19" slack="1"/>
<pin id="404" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/2 "/>
</bind>
</comp>

<comp id="406" class="1004" name="store_ln44_store_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="7" slack="0"/>
<pin id="408" dir="0" index="1" bw="7" slack="1"/>
<pin id="409" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="store_ln45_store_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="14" slack="0"/>
<pin id="413" dir="0" index="1" bw="14" slack="1"/>
<pin id="414" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/2 "/>
</bind>
</comp>

<comp id="416" class="1004" name="store_ln45_store_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="7" slack="0"/>
<pin id="418" dir="0" index="1" bw="7" slack="1"/>
<pin id="419" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln45/2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="store_ln46_store_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="7" slack="0"/>
<pin id="423" dir="0" index="1" bw="7" slack="1"/>
<pin id="424" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="zext_ln51_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="12" slack="1"/>
<pin id="428" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln51/3 "/>
</bind>
</comp>

<comp id="430" class="1005" name="j1_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="7" slack="0"/>
<pin id="432" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j1 "/>
</bind>
</comp>

<comp id="437" class="1005" name="k1_reg_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="7" slack="0"/>
<pin id="439" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="k1 "/>
</bind>
</comp>

<comp id="444" class="1005" name="indvar_flatten67_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="14" slack="0"/>
<pin id="446" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten67 "/>
</bind>
</comp>

<comp id="451" class="1005" name="i1_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="7" slack="0"/>
<pin id="453" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i1 "/>
</bind>
</comp>

<comp id="458" class="1005" name="indvar_flatten85_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="19" slack="0"/>
<pin id="460" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten85 "/>
</bind>
</comp>

<comp id="465" class="1005" name="icmp_ln44_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="5"/>
<pin id="467" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln44 "/>
</bind>
</comp>

<comp id="469" class="1005" name="C_addr_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="12" slack="1"/>
<pin id="471" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="C_addr "/>
</bind>
</comp>

<comp id="474" class="1005" name="buf2_addr_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="12" slack="1"/>
<pin id="476" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="buf2_addr "/>
</bind>
</comp>

<comp id="479" class="1005" name="add_ln51_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="12" slack="1"/>
<pin id="481" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="add_ln51 "/>
</bind>
</comp>

<comp id="484" class="1005" name="C_load_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="1"/>
<pin id="486" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="C_load "/>
</bind>
</comp>

<comp id="489" class="1005" name="E_addr_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="12" slack="1"/>
<pin id="491" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="E_addr "/>
</bind>
</comp>

<comp id="495" class="1005" name="v18_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="32" slack="1"/>
<pin id="497" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v18 "/>
</bind>
</comp>

<comp id="500" class="1005" name="v19_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="1"/>
<pin id="502" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v19 "/>
</bind>
</comp>

<comp id="505" class="1005" name="v20_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="32" slack="1"/>
<pin id="507" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v20 "/>
</bind>
</comp>

<comp id="510" class="1005" name="v21_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="32" slack="1"/>
<pin id="512" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v21 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="6" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="6" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="6" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="6" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="30" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="72" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="90"><net_src comp="2" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="30" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="97"><net_src comp="85" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="30" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="114"><net_src comp="98" pin="3"/><net_sink comp="105" pin=2"/></net>

<net id="123"><net_src comp="79" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="92" pin="3"/><net_sink comp="119" pin=1"/></net>

<net id="129"><net_src comp="8" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="134"><net_src comp="10" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="139"><net_src comp="12" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="144"><net_src comp="10" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="149"><net_src comp="10" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="162"><net_src comp="153" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="168"><net_src comp="14" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="159" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="170"><net_src comp="16" pin="0"/><net_sink comp="163" pin=2"/></net>

<net id="174"><net_src comp="150" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="179"><net_src comp="163" pin="3"/><net_sink comp="175" pin=0"/></net>

<net id="180"><net_src comp="171" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="185"><net_src comp="156" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="18" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="191"><net_src comp="156" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="20" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="203"><net_src comp="153" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="22" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="209"><net_src comp="196" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="24" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="216"><net_src comp="205" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="10" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="218"><net_src comp="150" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="222"><net_src comp="199" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="228"><net_src comp="14" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="219" pin="1"/><net_sink comp="223" pin=1"/></net>

<net id="230"><net_src comp="16" pin="0"/><net_sink comp="223" pin=2"/></net>

<net id="236"><net_src comp="205" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="199" pin="2"/><net_sink comp="231" pin=1"/></net>

<net id="238"><net_src comp="153" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="242"><net_src comp="231" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="248"><net_src comp="14" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="239" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="250"><net_src comp="16" pin="0"/><net_sink comp="243" pin=2"/></net>

<net id="256"><net_src comp="205" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="223" pin="3"/><net_sink comp="251" pin=1"/></net>

<net id="258"><net_src comp="175" pin="2"/><net_sink comp="251" pin=2"/></net>

<net id="263"><net_src comp="205" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="26" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="269"><net_src comp="193" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="28" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="275"><net_src comp="265" pin="2"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="259" pin="2"/><net_sink comp="271" pin=1"/></net>

<net id="281"><net_src comp="211" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="22" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="287"><net_src comp="271" pin="2"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="205" pin="2"/><net_sink comp="283" pin=1"/></net>

<net id="294"><net_src comp="283" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="10" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="296"><net_src comp="193" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="300"><net_src comp="277" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="305"><net_src comp="243" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="297" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="310"><net_src comp="277" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="314"><net_src comp="150" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="320"><net_src comp="205" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="321"><net_src comp="16" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="322"><net_src comp="311" pin="1"/><net_sink comp="315" pin=2"/></net>

<net id="328"><net_src comp="271" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="307" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="330"><net_src comp="315" pin="3"/><net_sink comp="323" pin=2"/></net>

<net id="336"><net_src comp="14" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="337"><net_src comp="323" pin="3"/><net_sink comp="331" pin=1"/></net>

<net id="338"><net_src comp="16" pin="0"/><net_sink comp="331" pin=2"/></net>

<net id="344"><net_src comp="271" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="345"><net_src comp="301" pin="2"/><net_sink comp="339" pin=1"/></net>

<net id="346"><net_src comp="251" pin="3"/><net_sink comp="339" pin=2"/></net>

<net id="350"><net_src comp="339" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="357"><net_src comp="271" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="277" pin="2"/><net_sink comp="352" pin=1"/></net>

<net id="359"><net_src comp="211" pin="3"/><net_sink comp="352" pin=2"/></net>

<net id="363"><net_src comp="289" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="368"><net_src comp="331" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="360" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="373"><net_src comp="364" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="379"><net_src comp="243" pin="3"/><net_sink comp="375" pin=0"/></net>

<net id="380"><net_src comp="360" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="385"><net_src comp="289" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="22" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="391"><net_src comp="196" pin="1"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="32" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="398"><net_src comp="205" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="399"><net_src comp="32" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="400"><net_src comp="387" pin="2"/><net_sink comp="393" pin=2"/></net>

<net id="405"><net_src comp="187" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="410"><net_src comp="231" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="415"><net_src comp="393" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="420"><net_src comp="352" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="425"><net_src comp="381" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="429"><net_src comp="426" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="433"><net_src comp="52" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="435"><net_src comp="430" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="436"><net_src comp="430" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="440"><net_src comp="56" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="441"><net_src comp="437" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="442"><net_src comp="437" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="443"><net_src comp="437" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="447"><net_src comp="60" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="449"><net_src comp="444" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="450"><net_src comp="444" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="454"><net_src comp="64" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="456"><net_src comp="451" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="457"><net_src comp="451" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="461"><net_src comp="68" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="463"><net_src comp="458" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="464"><net_src comp="458" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="468"><net_src comp="181" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="472"><net_src comp="72" pin="3"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="477"><net_src comp="85" pin="3"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="482"><net_src comp="375" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="487"><net_src comp="79" pin="3"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="492"><net_src comp="98" pin="3"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="494"><net_src comp="489" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="498"><net_src comp="92" pin="3"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="503"><net_src comp="119" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="508"><net_src comp="105" pin="7"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="513"><net_src comp="115" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="105" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: E | {8 }
 - Input state : 
	Port: kernel_2mm_Pipeline_l_S_i_j_k_0_i1_l_k1_l_j1 : C | {2 3 }
	Port: kernel_2mm_Pipeline_l_S_i_j_k_0_i1_l_k1_l_j1 : buf2 | {2 3 }
	Port: kernel_2mm_Pipeline_l_S_i_j_k_0_i1_l_k1_l_j1 : E | {3 4 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		empty : 1
		tmp_9_cast : 2
		k1_cast : 1
		empty_41 : 3
		icmp_ln44 : 1
		add_ln44_1 : 1
		br_ln44 : 2
		add_ln44 : 1
		icmp_ln45 : 1
		select_ln44 : 2
		empty_43 : 2
		tmp_10_cast : 3
		select_ln44_1 : 2
		empty_44 : 3
		tmp_11_cast : 4
		select_ln44_2 : 4
		xor_ln44 : 2
		icmp_ln46 : 1
		and_ln44 : 2
		add_ln45 : 3
		or_ln45 : 2
		select_ln45 : 2
		add_ln45_cast : 4
		empty_45 : 5
		trunc_ln49 : 4
		trunc_ln49_1 : 1
		select_ln44_3 : 2
		select_ln45_1 : 5
		tmp_12_cast : 6
		select_ln45_2 : 6
		select_ln45_2_cast : 7
		C_addr : 8
		C_load : 9
		select_ln45_3 : 2
		zext_ln49 : 3
		add_ln49 : 4
		zext_ln49_1 : 5
		buf2_addr : 6
		add_ln51 : 4
		v18 : 7
		add_ln46 : 3
		add_ln45_1 : 1
		select_ln45_4 : 2
		store_ln44 : 2
		store_ln44 : 3
		store_ln45 : 3
		store_ln45 : 3
		store_ln46 : 4
	State 3
		E_addr : 1
		v19 : 1
		v20 : 2
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|   fadd   |         grp_fu_115        |    2    |   177   |   229   |
|----------|---------------------------|---------|---------|---------|
|   fmul   |         grp_fu_119        |    3    |   128   |    77   |
|----------|---------------------------|---------|---------|---------|
|          |      empty_41_fu_175      |    0    |    0    |    19   |
|          |     add_ln44_1_fu_187     |    0    |    0    |    26   |
|          |      add_ln44_fu_199      |    0    |    0    |    14   |
|          |      add_ln45_fu_277      |    0    |    0    |    14   |
|    add   |      empty_45_fu_301      |    0    |    0    |    19   |
|          |      add_ln49_fu_364      |    0    |    0    |    19   |
|          |      add_ln51_fu_375      |    0    |    0    |    19   |
|          |      add_ln46_fu_381      |    0    |    0    |    14   |
|          |     add_ln45_1_fu_387     |    0    |    0    |    21   |
|----------|---------------------------|---------|---------|---------|
|          |     select_ln44_fu_211    |    0    |    0    |    7    |
|          |    select_ln44_1_fu_231   |    0    |    0    |    7    |
|          |    select_ln44_2_fu_251   |    0    |    0    |    12   |
|          |     select_ln45_fu_289    |    0    |    0    |    7    |
|  select  |    select_ln44_3_fu_315   |    0    |    0    |    6    |
|          |    select_ln45_1_fu_323   |    0    |    0    |    6    |
|          |    select_ln45_2_fu_339   |    0    |    0    |    12   |
|          |    select_ln45_3_fu_352   |    0    |    0    |    7    |
|          |    select_ln45_4_fu_393   |    0    |    0    |    14   |
|----------|---------------------------|---------|---------|---------|
|          |      icmp_ln44_fu_181     |    0    |    0    |    14   |
|   icmp   |      icmp_ln45_fu_205     |    0    |    0    |    12   |
|          |      icmp_ln46_fu_265     |    0    |    0    |    10   |
|----------|---------------------------|---------|---------|---------|
|    xor   |      xor_ln44_fu_259      |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|    and   |      and_ln44_fu_271      |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|    or    |       or_ln45_fu_283      |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|          |        empty_fu_159       |    0    |    0    |    0    |
|          |      empty_43_fu_219      |    0    |    0    |    0    |
|   trunc  |      empty_44_fu_239      |    0    |    0    |    0    |
|          |     trunc_ln49_fu_307     |    0    |    0    |    0    |
|          |    trunc_ln49_1_fu_311    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |     tmp_9_cast_fu_163     |    0    |    0    |    0    |
|bitconcatenate|     tmp_10_cast_fu_223    |    0    |    0    |    0    |
|          |     tmp_11_cast_fu_243    |    0    |    0    |    0    |
|          |     tmp_12_cast_fu_331    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |       k1_cast_fu_171      |    0    |    0    |    0    |
|          |    add_ln45_cast_fu_297   |    0    |    0    |    0    |
|   zext   | select_ln45_2_cast_fu_347 |    0    |    0    |    0    |
|          |      zext_ln49_fu_360     |    0    |    0    |    0    |
|          |     zext_ln49_1_fu_370    |    0    |    0    |    0    |
|          |      zext_ln51_fu_426     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    5    |   305   |   591   |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|     C_addr_reg_469     |   12   |
|     C_load_reg_484     |   32   |
|     E_addr_reg_489     |   12   |
|    add_ln51_reg_479    |   12   |
|    buf2_addr_reg_474   |   12   |
|       i1_reg_451       |    7   |
|    icmp_ln44_reg_465   |    1   |
|indvar_flatten67_reg_444|   14   |
|indvar_flatten85_reg_458|   19   |
|       j1_reg_430       |    7   |
|       k1_reg_437       |    7   |
|       v18_reg_495      |   32   |
|       v19_reg_500      |   32   |
|       v20_reg_505      |   32   |
|       v21_reg_510      |   32   |
+------------------------+--------+
|          Total         |   263  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_79 |  p0  |   2  |  12  |   24   ||    9    |
|  grp_access_fu_92 |  p0  |   2  |  12  |   24   ||    9    |
| grp_access_fu_105 |  p2  |   2  |   0  |    0   ||    9    |
|     grp_fu_119    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_119    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   176  ||   2.3   ||    45   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   305  |   591  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   45   |
|  Register |    -   |    -   |   263  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    2   |   568  |   636  |
+-----------+--------+--------+--------+--------+
