$date
	Tue Mar 20 17:37:41 2012
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Exemplo0047 $end
$var wire 1 ! clock $end
$upscope $end
$scope module Exemplo0047 $end
$var wire 1 " sinal $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x"
0!
$end
#12
1!
#24
1"
0!
#27
0"
#36
1!
#48
1"
0!
#51
0"
#60
1!
#72
1"
0!
#75
0"
#84
1!
#96
1"
0!
#99
0"
#108
1!
#120
1"
0!
#123
0"
#132
1!
#144
1"
0!
#147
0"
#156
1!
#168
1"
0!
#171
0"
#180
1!
#192
1"
0!
#195
0"
#204
1!
#216
1"
0!
#219
0"
#228
1!
#240
1"
0!
#243
0"
#252
1!
#264
1"
0!
#267
0"
#276
1!
#288
1"
0!
#291
0"
#300
1!
#312
1"
0!
#315
0"
#324
1!
#336
1"
0!
#339
0"
#348
1!
#360
1"
0!
#363
0"
#372
1!
#384
1"
0!
#387
0"
#396
1!
#408
1"
0!
#411
0"
#420
1!
#430
