{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1770737553283 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1770737553283 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 10 16:32:24 2026 " "Processing started: Tue Feb 10 16:32:24 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1770737553283 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1770737553283 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Top_ET1 -c Top_ET1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Top_ET1 -c Top_ET1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1770737553283 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1770737554370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/mbenka1/documents/app5/codesign_fpga/ip_modules/pwm_generation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/mbenka1/documents/app5/codesign_fpga/ip_modules/pwm_generation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PWM_generation-arch " "Found design unit 1: PWM_generation-arch" {  } { { "../ip_modules/PWM_generation.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/ip_modules/PWM_generation.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737555159 ""} { "Info" "ISGN_ENTITY_NAME" "1 PWM_generation " "Found entity 1: PWM_generation" {  } { { "../ip_modules/PWM_generation.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/ip_modules/PWM_generation.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737555159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770737555159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qysys_test/synthesis/qysys_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qysys_test/synthesis/qysys_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 qysys_test-rtl " "Found design unit 1: qysys_test-rtl" {  } { { "qysys_test/synthesis/qysys_test.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737555198 ""} { "Info" "ISGN_ENTITY_NAME" "1 qysys_test " "Found entity 1: qysys_test" {  } { { "qysys_test/synthesis/qysys_test.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737555198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770737555198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl " "Found design unit 1: qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl" {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737555222 ""} { "Info" "ISGN_ENTITY_NAME" "1 qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Found entity 1: qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737555222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770737555222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qysys_test/synthesis/qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qysys_test/synthesis/qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl " "Found design unit 1: qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl" {  } { { "qysys_test/synthesis/qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737555244 ""} { "Info" "ISGN_ENTITY_NAME" "1 qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Found entity 1: qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" {  } { { "qysys_test/synthesis/qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737555244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770737555244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qysys_test/synthesis/qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qysys_test/synthesis/qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo-rtl " "Found design unit 1: qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo-rtl" {  } { { "qysys_test/synthesis/qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737555267 ""} { "Info" "ISGN_ENTITY_NAME" "1 qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Found entity 1: qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" {  } { { "qysys_test/synthesis/qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737555267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770737555267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent-rtl " "Found design unit 1: qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent-rtl" {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737555287 ""} { "Info" "ISGN_ENTITY_NAME" "1 qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Found entity 1: qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent" {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737555287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770737555287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qysys_test/synthesis/qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qysys_test/synthesis/qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent-rtl " "Found design unit 1: qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent-rtl" {  } { { "qysys_test/synthesis/qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737555304 ""} { "Info" "ISGN_ENTITY_NAME" "1 qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent " "Found entity 1: qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent" {  } { { "qysys_test/synthesis/qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737555304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770737555304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qysys_test/synthesis/qysys_test_width_adapter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qysys_test/synthesis/qysys_test_width_adapter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 qysys_test_width_adapter-rtl " "Found design unit 1: qysys_test_width_adapter-rtl" {  } { { "qysys_test/synthesis/qysys_test_width_adapter.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_width_adapter.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737555322 ""} { "Info" "ISGN_ENTITY_NAME" "1 qysys_test_width_adapter " "Found entity 1: qysys_test_width_adapter" {  } { { "qysys_test/synthesis/qysys_test_width_adapter.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_width_adapter.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737555322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770737555322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qysys_test/synthesis/qysys_test_width_adapter_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qysys_test/synthesis/qysys_test_width_adapter_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 qysys_test_width_adapter_001-rtl " "Found design unit 1: qysys_test_width_adapter_001-rtl" {  } { { "qysys_test/synthesis/qysys_test_width_adapter_001.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_width_adapter_001.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737555343 ""} { "Info" "ISGN_ENTITY_NAME" "1 qysys_test_width_adapter_001 " "Found entity 1: qysys_test_width_adapter_001" {  } { { "qysys_test/synthesis/qysys_test_width_adapter_001.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_width_adapter_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737555343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770737555343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qysys_test/synthesis/qysys_test_nios2_qsys_0_instruction_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qysys_test/synthesis/qysys_test_nios2_qsys_0_instruction_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 qysys_test_nios2_qsys_0_instruction_master_translator-rtl " "Found design unit 1: qysys_test_nios2_qsys_0_instruction_master_translator-rtl" {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_nios2_qsys_0_instruction_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737555348 ""} { "Info" "ISGN_ENTITY_NAME" "1 qysys_test_nios2_qsys_0_instruction_master_translator " "Found entity 1: qysys_test_nios2_qsys_0_instruction_master_translator" {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_nios2_qsys_0_instruction_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737555348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770737555348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qysys_test/synthesis/qysys_test_nios2_qsys_0_data_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qysys_test/synthesis/qysys_test_nios2_qsys_0_data_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 qysys_test_nios2_qsys_0_data_master_translator-rtl " "Found design unit 1: qysys_test_nios2_qsys_0_data_master_translator-rtl" {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_data_master_translator.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_nios2_qsys_0_data_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737555379 ""} { "Info" "ISGN_ENTITY_NAME" "1 qysys_test_nios2_qsys_0_data_master_translator " "Found entity 1: qysys_test_nios2_qsys_0_data_master_translator" {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_data_master_translator.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_nios2_qsys_0_data_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737555379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770737555379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 qysys_test_nios2_qsys_0_jtag_debug_module_translator-rtl " "Found design unit 1: qysys_test_nios2_qsys_0_jtag_debug_module_translator-rtl" {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737555399 ""} { "Info" "ISGN_ENTITY_NAME" "1 qysys_test_nios2_qsys_0_jtag_debug_module_translator " "Found entity 1: qysys_test_nios2_qsys_0_jtag_debug_module_translator" {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737555399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770737555399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qysys_test/synthesis/qysys_test_onchip_memory_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qysys_test/synthesis/qysys_test_onchip_memory_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 qysys_test_onchip_memory_s1_translator-rtl " "Found design unit 1: qysys_test_onchip_memory_s1_translator-rtl" {  } { { "qysys_test/synthesis/qysys_test_onchip_memory_s1_translator.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_onchip_memory_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737555420 ""} { "Info" "ISGN_ENTITY_NAME" "1 qysys_test_onchip_memory_s1_translator " "Found entity 1: qysys_test_onchip_memory_s1_translator" {  } { { "qysys_test/synthesis/qysys_test_onchip_memory_s1_translator.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_onchip_memory_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737555420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770737555420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qysys_test/synthesis/qysys_test_sdram_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qysys_test/synthesis/qysys_test_sdram_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 qysys_test_sdram_s1_translator-rtl " "Found design unit 1: qysys_test_sdram_s1_translator-rtl" {  } { { "qysys_test/synthesis/qysys_test_sdram_s1_translator.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_sdram_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737555444 ""} { "Info" "ISGN_ENTITY_NAME" "1 qysys_test_sdram_s1_translator " "Found entity 1: qysys_test_sdram_s1_translator" {  } { { "qysys_test/synthesis/qysys_test_sdram_s1_translator.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_sdram_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737555444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770737555444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qysys_test/synthesis/qysys_test_writedatal_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qysys_test/synthesis/qysys_test_writedatal_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 qysys_test_writedatal_s1_translator-rtl " "Found design unit 1: qysys_test_writedatal_s1_translator-rtl" {  } { { "qysys_test/synthesis/qysys_test_writedatal_s1_translator.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_writedatal_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737555462 ""} { "Info" "ISGN_ENTITY_NAME" "1 qysys_test_writedatal_s1_translator " "Found entity 1: qysys_test_writedatal_s1_translator" {  } { { "qysys_test/synthesis/qysys_test_writedatal_s1_translator.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_writedatal_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737555462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770737555462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qysys_test/synthesis/qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qysys_test/synthesis/qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 qysys_test_jtag_uart_avalon_jtag_slave_translator-rtl " "Found design unit 1: qysys_test_jtag_uart_avalon_jtag_slave_translator-rtl" {  } { { "qysys_test/synthesis/qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737555483 ""} { "Info" "ISGN_ENTITY_NAME" "1 qysys_test_jtag_uart_avalon_jtag_slave_translator " "Found entity 1: qysys_test_jtag_uart_avalon_jtag_slave_translator" {  } { { "qysys_test/synthesis/qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737555483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770737555483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qysys_test/synthesis/qysys_test_switches_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qysys_test/synthesis/qysys_test_switches_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 qysys_test_switches_s1_translator-rtl " "Found design unit 1: qysys_test_switches_s1_translator-rtl" {  } { { "qysys_test/synthesis/qysys_test_switches_s1_translator.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_switches_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737555495 ""} { "Info" "ISGN_ENTITY_NAME" "1 qysys_test_switches_s1_translator " "Found entity 1: qysys_test_switches_s1_translator" {  } { { "qysys_test/synthesis/qysys_test_switches_s1_translator.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_switches_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737555495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770737555495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qysys_test/synthesis/qysys_test_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qysys_test/synthesis/qysys_test_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 qysys_test_rst_controller-rtl " "Found design unit 1: qysys_test_rst_controller-rtl" {  } { { "qysys_test/synthesis/qysys_test_rst_controller.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_rst_controller.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737555509 ""} { "Info" "ISGN_ENTITY_NAME" "1 qysys_test_rst_controller " "Found entity 1: qysys_test_rst_controller" {  } { { "qysys_test/synthesis/qysys_test_rst_controller.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737555509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770737555509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qysys_test/synthesis/qysys_test_rst_controller_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qysys_test/synthesis/qysys_test_rst_controller_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 qysys_test_rst_controller_001-rtl " "Found design unit 1: qysys_test_rst_controller_001-rtl" {  } { { "qysys_test/synthesis/qysys_test_rst_controller_001.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_rst_controller_001.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737555536 ""} { "Info" "ISGN_ENTITY_NAME" "1 qysys_test_rst_controller_001 " "Found entity 1: qysys_test_rst_controller_001" {  } { { "qysys_test/synthesis/qysys_test_rst_controller_001.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_rst_controller_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737555536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770737555536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qysys_test/synthesis/submodules/qysys_test_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file qysys_test/synthesis/submodules/qysys_test_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qysys_test_irq_mapper " "Found entity 1: qysys_test_irq_mapper" {  } { { "qysys_test/synthesis/submodules/qysys_test_irq_mapper.sv" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737555561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770737555561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qysys_test/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file qysys_test/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "qysys_test/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737555588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770737555588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qysys_test/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file qysys_test/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "qysys_test/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737555604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770737555604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qysys_test/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file qysys_test/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "qysys_test/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737555625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770737555625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qysys_test/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file qysys_test/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "qysys_test/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737555647 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "qysys_test/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737555647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770737555647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qysys_test/synthesis/submodules/qysys_test_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qysys_test/synthesis/submodules/qysys_test_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qysys_test_rsp_xbar_mux_001 " "Found entity 1: qysys_test_rsp_xbar_mux_001" {  } { { "qysys_test/synthesis/submodules/qysys_test_rsp_xbar_mux_001.sv" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737555663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770737555663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qysys_test/synthesis/submodules/qysys_test_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qysys_test/synthesis/submodules/qysys_test_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qysys_test_rsp_xbar_mux " "Found entity 1: qysys_test_rsp_xbar_mux" {  } { { "qysys_test/synthesis/submodules/qysys_test_rsp_xbar_mux.sv" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737555687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770737555687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qysys_test/synthesis/submodules/qysys_test_rsp_xbar_demux_005.sv 1 1 " "Found 1 design units, including 1 entities, in source file qysys_test/synthesis/submodules/qysys_test_rsp_xbar_demux_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qysys_test_rsp_xbar_demux_005 " "Found entity 1: qysys_test_rsp_xbar_demux_005" {  } { { "qysys_test/synthesis/submodules/qysys_test_rsp_xbar_demux_005.sv" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_rsp_xbar_demux_005.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737555695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770737555695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qysys_test/synthesis/submodules/qysys_test_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qysys_test/synthesis/submodules/qysys_test_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qysys_test_rsp_xbar_demux " "Found entity 1: qysys_test_rsp_xbar_demux" {  } { { "qysys_test/synthesis/submodules/qysys_test_rsp_xbar_demux.sv" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737555713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770737555713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qysys_test/synthesis/submodules/qysys_test_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qysys_test/synthesis/submodules/qysys_test_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qysys_test_cmd_xbar_mux " "Found entity 1: qysys_test_cmd_xbar_mux" {  } { { "qysys_test/synthesis/submodules/qysys_test_cmd_xbar_mux.sv" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737555726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770737555726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qysys_test/synthesis/submodules/qysys_test_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qysys_test/synthesis/submodules/qysys_test_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qysys_test_cmd_xbar_demux_001 " "Found entity 1: qysys_test_cmd_xbar_demux_001" {  } { { "qysys_test/synthesis/submodules/qysys_test_cmd_xbar_demux_001.sv" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737555742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770737555742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qysys_test/synthesis/submodules/qysys_test_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qysys_test/synthesis/submodules/qysys_test_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qysys_test_cmd_xbar_demux " "Found entity 1: qysys_test_cmd_xbar_demux" {  } { { "qysys_test/synthesis/submodules/qysys_test_cmd_xbar_demux.sv" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737555771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770737555771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qysys_test/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file qysys_test/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "qysys_test/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737555781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770737555781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qysys_test/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file qysys_test/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "qysys_test/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737555806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770737555806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qysys_test/synthesis/submodules/altera_merlin_burst_adapter.sv 7 7 " "Found 7 design units, including 7 entities, in source file qysys_test/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "qysys_test/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/altera_merlin_burst_adapter.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737555821 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "qysys_test/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/altera_merlin_burst_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737555821 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "qysys_test/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/altera_merlin_burst_adapter.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737555821 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "qysys_test/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/altera_merlin_burst_adapter.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737555821 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Found entity 5: altera_merlin_burst_adapter" {  } { { "qysys_test/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/altera_merlin_burst_adapter.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737555821 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "qysys_test/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/altera_merlin_burst_adapter.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737555821 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Found entity 7: altera_merlin_burst_adapter_full" {  } { { "qysys_test/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/altera_merlin_burst_adapter.sv" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737555821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770737555821 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qysys_test_id_router_005.sv(48) " "Verilog HDL Declaration information at qysys_test_id_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qysys_test/synthesis/submodules/qysys_test_id_router_005.sv" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_id_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1770737555844 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qysys_test_id_router_005.sv(49) " "Verilog HDL Declaration information at qysys_test_id_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qysys_test/synthesis/submodules/qysys_test_id_router_005.sv" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_id_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1770737555846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qysys_test/synthesis/submodules/qysys_test_id_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file qysys_test/synthesis/submodules/qysys_test_id_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qysys_test_id_router_005_default_decode " "Found entity 1: qysys_test_id_router_005_default_decode" {  } { { "qysys_test/synthesis/submodules/qysys_test_id_router_005.sv" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_id_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737555846 ""} { "Info" "ISGN_ENTITY_NAME" "2 qysys_test_id_router_005 " "Found entity 2: qysys_test_id_router_005" {  } { { "qysys_test/synthesis/submodules/qysys_test_id_router_005.sv" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_id_router_005.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737555846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770737555846 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qysys_test_id_router_002.sv(48) " "Verilog HDL Declaration information at qysys_test_id_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qysys_test/synthesis/submodules/qysys_test_id_router_002.sv" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_id_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1770737555861 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qysys_test_id_router_002.sv(49) " "Verilog HDL Declaration information at qysys_test_id_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qysys_test/synthesis/submodules/qysys_test_id_router_002.sv" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_id_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1770737555861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qysys_test/synthesis/submodules/qysys_test_id_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file qysys_test/synthesis/submodules/qysys_test_id_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qysys_test_id_router_002_default_decode " "Found entity 1: qysys_test_id_router_002_default_decode" {  } { { "qysys_test/synthesis/submodules/qysys_test_id_router_002.sv" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_id_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737555863 ""} { "Info" "ISGN_ENTITY_NAME" "2 qysys_test_id_router_002 " "Found entity 2: qysys_test_id_router_002" {  } { { "qysys_test/synthesis/submodules/qysys_test_id_router_002.sv" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_id_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737555863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770737555863 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qysys_test_id_router.sv(48) " "Verilog HDL Declaration information at qysys_test_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qysys_test/synthesis/submodules/qysys_test_id_router.sv" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1770737555880 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qysys_test_id_router.sv(49) " "Verilog HDL Declaration information at qysys_test_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qysys_test/synthesis/submodules/qysys_test_id_router.sv" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1770737555880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qysys_test/synthesis/submodules/qysys_test_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file qysys_test/synthesis/submodules/qysys_test_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qysys_test_id_router_default_decode " "Found entity 1: qysys_test_id_router_default_decode" {  } { { "qysys_test/synthesis/submodules/qysys_test_id_router.sv" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737555882 ""} { "Info" "ISGN_ENTITY_NAME" "2 qysys_test_id_router " "Found entity 2: qysys_test_id_router" {  } { { "qysys_test/synthesis/submodules/qysys_test_id_router.sv" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737555882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770737555882 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qysys_test_addr_router_001.sv(48) " "Verilog HDL Declaration information at qysys_test_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qysys_test/synthesis/submodules/qysys_test_addr_router_001.sv" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1770737555894 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qysys_test_addr_router_001.sv(49) " "Verilog HDL Declaration information at qysys_test_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qysys_test/synthesis/submodules/qysys_test_addr_router_001.sv" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1770737555894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qysys_test/synthesis/submodules/qysys_test_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file qysys_test/synthesis/submodules/qysys_test_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qysys_test_addr_router_001_default_decode " "Found entity 1: qysys_test_addr_router_001_default_decode" {  } { { "qysys_test/synthesis/submodules/qysys_test_addr_router_001.sv" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737555900 ""} { "Info" "ISGN_ENTITY_NAME" "2 qysys_test_addr_router_001 " "Found entity 2: qysys_test_addr_router_001" {  } { { "qysys_test/synthesis/submodules/qysys_test_addr_router_001.sv" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737555900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770737555900 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel qysys_test_addr_router.sv(48) " "Verilog HDL Declaration information at qysys_test_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "qysys_test/synthesis/submodules/qysys_test_addr_router.sv" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1770737555916 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel qysys_test_addr_router.sv(49) " "Verilog HDL Declaration information at qysys_test_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "qysys_test/synthesis/submodules/qysys_test_addr_router.sv" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1770737555916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qysys_test/synthesis/submodules/qysys_test_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file qysys_test/synthesis/submodules/qysys_test_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 qysys_test_addr_router_default_decode " "Found entity 1: qysys_test_addr_router_default_decode" {  } { { "qysys_test/synthesis/submodules/qysys_test_addr_router.sv" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737555919 ""} { "Info" "ISGN_ENTITY_NAME" "2 qysys_test_addr_router " "Found entity 2: qysys_test_addr_router" {  } { { "qysys_test/synthesis/submodules/qysys_test_addr_router.sv" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737555919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770737555919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qysys_test/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file qysys_test/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "qysys_test/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737555939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770737555939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qysys_test/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file qysys_test/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "qysys_test/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737555948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770737555948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qysys_test/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file qysys_test/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "qysys_test/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737555966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770737555966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qysys_test/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qysys_test/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "qysys_test/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737555984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770737555984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qysys_test/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qysys_test/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "qysys_test/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737556013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770737556013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qysys_test/synthesis/submodules/qysys_test_clocks.v 1 1 " "Found 1 design units, including 1 entities, in source file qysys_test/synthesis/submodules/qysys_test_clocks.v" { { "Info" "ISGN_ENTITY_NAME" "1 qysys_test_clocks " "Found entity 1: qysys_test_clocks" {  } { { "qysys_test/synthesis/submodules/qysys_test_clocks.v" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_clocks.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737556027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770737556027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qysys_test/synthesis/submodules/qysys_test_writedatar.v 1 1 " "Found 1 design units, including 1 entities, in source file qysys_test/synthesis/submodules/qysys_test_writedatar.v" { { "Info" "ISGN_ENTITY_NAME" "1 qysys_test_writedataR " "Found entity 1: qysys_test_writedataR" {  } { { "qysys_test/synthesis/submodules/qysys_test_writedataR.v" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_writedataR.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737556038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770737556038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qysys_test/synthesis/submodules/qysys_test_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file qysys_test/synthesis/submodules/qysys_test_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 qysys_test_sdram_input_efifo_module " "Found entity 1: qysys_test_sdram_input_efifo_module" {  } { { "qysys_test/synthesis/submodules/qysys_test_sdram.v" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737556058 ""} { "Info" "ISGN_ENTITY_NAME" "2 qysys_test_sdram " "Found entity 2: qysys_test_sdram" {  } { { "qysys_test/synthesis/submodules/qysys_test_sdram.v" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_sdram.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737556058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770737556058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qysys_test/synthesis/submodules/qysys_test_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file qysys_test/synthesis/submodules/qysys_test_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 qysys_test_jtag_uart_sim_scfifo_w " "Found entity 1: qysys_test_jtag_uart_sim_scfifo_w" {  } { { "qysys_test/synthesis/submodules/qysys_test_jtag_uart.v" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737556069 ""} { "Info" "ISGN_ENTITY_NAME" "2 qysys_test_jtag_uart_scfifo_w " "Found entity 2: qysys_test_jtag_uart_scfifo_w" {  } { { "qysys_test/synthesis/submodules/qysys_test_jtag_uart.v" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737556069 ""} { "Info" "ISGN_ENTITY_NAME" "3 qysys_test_jtag_uart_sim_scfifo_r " "Found entity 3: qysys_test_jtag_uart_sim_scfifo_r" {  } { { "qysys_test/synthesis/submodules/qysys_test_jtag_uart.v" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737556069 ""} { "Info" "ISGN_ENTITY_NAME" "4 qysys_test_jtag_uart_scfifo_r " "Found entity 4: qysys_test_jtag_uart_scfifo_r" {  } { { "qysys_test/synthesis/submodules/qysys_test_jtag_uart.v" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737556069 ""} { "Info" "ISGN_ENTITY_NAME" "5 qysys_test_jtag_uart " "Found entity 5: qysys_test_jtag_uart" {  } { { "qysys_test/synthesis/submodules/qysys_test_jtag_uart.v" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737556069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770737556069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qysys_test/synthesis/submodules/qysys_test_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file qysys_test/synthesis/submodules/qysys_test_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 qysys_test_LEDs " "Found entity 1: qysys_test_LEDs" {  } { { "qysys_test/synthesis/submodules/qysys_test_LEDs.v" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_LEDs.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737556085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770737556085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qysys_test/synthesis/submodules/qysys_test_switches.v 1 1 " "Found 1 design units, including 1 entities, in source file qysys_test/synthesis/submodules/qysys_test_switches.v" { { "Info" "ISGN_ENTITY_NAME" "1 qysys_test_switches " "Found entity 1: qysys_test_switches" {  } { { "qysys_test/synthesis/submodules/qysys_test_switches.v" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_switches.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737556097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770737556097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qysys_test/synthesis/submodules/qysys_test_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file qysys_test/synthesis/submodules/qysys_test_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 qysys_test_onchip_memory " "Found entity 1: qysys_test_onchip_memory" {  } { { "qysys_test/synthesis/submodules/qysys_test_onchip_memory.v" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737556106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770737556106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v 21 21 " "Found 21 design units, including 21 entities, in source file qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 qysys_test_nios2_qsys_0_register_bank_a_module " "Found entity 1: qysys_test_nios2_qsys_0_register_bank_a_module" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737556154 ""} { "Info" "ISGN_ENTITY_NAME" "2 qysys_test_nios2_qsys_0_register_bank_b_module " "Found entity 2: qysys_test_nios2_qsys_0_register_bank_b_module" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737556154 ""} { "Info" "ISGN_ENTITY_NAME" "3 qysys_test_nios2_qsys_0_nios2_oci_debug " "Found entity 3: qysys_test_nios2_qsys_0_nios2_oci_debug" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737556154 ""} { "Info" "ISGN_ENTITY_NAME" "4 qysys_test_nios2_qsys_0_ociram_sp_ram_module " "Found entity 4: qysys_test_nios2_qsys_0_ociram_sp_ram_module" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737556154 ""} { "Info" "ISGN_ENTITY_NAME" "5 qysys_test_nios2_qsys_0_nios2_ocimem " "Found entity 5: qysys_test_nios2_qsys_0_nios2_ocimem" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737556154 ""} { "Info" "ISGN_ENTITY_NAME" "6 qysys_test_nios2_qsys_0_nios2_avalon_reg " "Found entity 6: qysys_test_nios2_qsys_0_nios2_avalon_reg" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737556154 ""} { "Info" "ISGN_ENTITY_NAME" "7 qysys_test_nios2_qsys_0_nios2_oci_break " "Found entity 7: qysys_test_nios2_qsys_0_nios2_oci_break" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737556154 ""} { "Info" "ISGN_ENTITY_NAME" "8 qysys_test_nios2_qsys_0_nios2_oci_xbrk " "Found entity 8: qysys_test_nios2_qsys_0_nios2_oci_xbrk" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737556154 ""} { "Info" "ISGN_ENTITY_NAME" "9 qysys_test_nios2_qsys_0_nios2_oci_dbrk " "Found entity 9: qysys_test_nios2_qsys_0_nios2_oci_dbrk" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737556154 ""} { "Info" "ISGN_ENTITY_NAME" "10 qysys_test_nios2_qsys_0_nios2_oci_itrace " "Found entity 10: qysys_test_nios2_qsys_0_nios2_oci_itrace" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737556154 ""} { "Info" "ISGN_ENTITY_NAME" "11 qysys_test_nios2_qsys_0_nios2_oci_td_mode " "Found entity 11: qysys_test_nios2_qsys_0_nios2_oci_td_mode" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737556154 ""} { "Info" "ISGN_ENTITY_NAME" "12 qysys_test_nios2_qsys_0_nios2_oci_dtrace " "Found entity 12: qysys_test_nios2_qsys_0_nios2_oci_dtrace" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737556154 ""} { "Info" "ISGN_ENTITY_NAME" "13 qysys_test_nios2_qsys_0_nios2_oci_compute_tm_count " "Found entity 13: qysys_test_nios2_qsys_0_nios2_oci_compute_tm_count" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737556154 ""} { "Info" "ISGN_ENTITY_NAME" "14 qysys_test_nios2_qsys_0_nios2_oci_fifowp_inc " "Found entity 14: qysys_test_nios2_qsys_0_nios2_oci_fifowp_inc" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737556154 ""} { "Info" "ISGN_ENTITY_NAME" "15 qysys_test_nios2_qsys_0_nios2_oci_fifocount_inc " "Found entity 15: qysys_test_nios2_qsys_0_nios2_oci_fifocount_inc" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737556154 ""} { "Info" "ISGN_ENTITY_NAME" "16 qysys_test_nios2_qsys_0_nios2_oci_fifo " "Found entity 16: qysys_test_nios2_qsys_0_nios2_oci_fifo" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737556154 ""} { "Info" "ISGN_ENTITY_NAME" "17 qysys_test_nios2_qsys_0_nios2_oci_pib " "Found entity 17: qysys_test_nios2_qsys_0_nios2_oci_pib" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737556154 ""} { "Info" "ISGN_ENTITY_NAME" "18 qysys_test_nios2_qsys_0_nios2_oci_im " "Found entity 18: qysys_test_nios2_qsys_0_nios2_oci_im" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737556154 ""} { "Info" "ISGN_ENTITY_NAME" "19 qysys_test_nios2_qsys_0_nios2_performance_monitors " "Found entity 19: qysys_test_nios2_qsys_0_nios2_performance_monitors" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737556154 ""} { "Info" "ISGN_ENTITY_NAME" "20 qysys_test_nios2_qsys_0_nios2_oci " "Found entity 20: qysys_test_nios2_qsys_0_nios2_oci" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737556154 ""} { "Info" "ISGN_ENTITY_NAME" "21 qysys_test_nios2_qsys_0 " "Found entity 21: qysys_test_nios2_qsys_0" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737556154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770737556154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 qysys_test_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: qysys_test_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737556176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770737556176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 qysys_test_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: qysys_test_nios2_qsys_0_jtag_debug_module_tck" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737556185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770737556185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 qysys_test_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: qysys_test_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737556213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770737556213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 qysys_test_nios2_qsys_0_oci_test_bench " "Found entity 1: qysys_test_nios2_qsys_0_oci_test_bench" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0_oci_test_bench.v" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737556226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770737556226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 qysys_test_nios2_qsys_0_test_bench " "Found entity 1: qysys_test_nios2_qsys_0_test_bench" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0_test_bench.v" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737556233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770737556233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_et1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_et1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Top_ET1-Structure " "Found design unit 1: Top_ET1-Structure" {  } { { "Top_ET1.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/Top_ET1.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737556249 ""} { "Info" "ISGN_ENTITY_NAME" "1 Top_ET1 " "Found entity 1: Top_ET1" {  } { { "Top_ET1.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/Top_ET1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737556249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770737556249 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qysys_test_sdram.v(316) " "Verilog HDL or VHDL warning at qysys_test_sdram.v(316): conditional expression evaluates to a constant" {  } { { "qysys_test/synthesis/submodules/qysys_test_sdram.v" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_sdram.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1770737556296 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qysys_test_sdram.v(326) " "Verilog HDL or VHDL warning at qysys_test_sdram.v(326): conditional expression evaluates to a constant" {  } { { "qysys_test/synthesis/submodules/qysys_test_sdram.v" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_sdram.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1770737556296 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qysys_test_sdram.v(336) " "Verilog HDL or VHDL warning at qysys_test_sdram.v(336): conditional expression evaluates to a constant" {  } { { "qysys_test/synthesis/submodules/qysys_test_sdram.v" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_sdram.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1770737556296 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qysys_test_sdram.v(680) " "Verilog HDL or VHDL warning at qysys_test_sdram.v(680): conditional expression evaluates to a constant" {  } { { "qysys_test/synthesis/submodules/qysys_test_sdram.v" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_sdram.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1770737556296 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qysys_test_nios2_qsys_0.v(1567) " "Verilog HDL or VHDL warning at qysys_test_nios2_qsys_0.v(1567): conditional expression evaluates to a constant" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1770737556296 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qysys_test_nios2_qsys_0.v(1569) " "Verilog HDL or VHDL warning at qysys_test_nios2_qsys_0.v(1569): conditional expression evaluates to a constant" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1770737556296 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qysys_test_nios2_qsys_0.v(1725) " "Verilog HDL or VHDL warning at qysys_test_nios2_qsys_0.v(1725): conditional expression evaluates to a constant" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1770737556296 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "qysys_test_nios2_qsys_0.v(2553) " "Verilog HDL or VHDL warning at qysys_test_nios2_qsys_0.v(2553): conditional expression evaluates to a constant" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1770737556296 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top_ET1 " "Elaborating entity \"Top_ET1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1770737556672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test qysys_test:NiosII " "Elaborating entity \"qysys_test\" for hierarchy \"qysys_test:NiosII\"" {  } { { "Top_ET1.vhd" "NiosII" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/Top_ET1.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737556692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_nios2_qsys_0 qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"qysys_test_nios2_qsys_0\" for hierarchy \"qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\"" {  } { { "qysys_test/synthesis/qysys_test.vhd" "nios2_qsys_0" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test.vhd" 2321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737556723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_nios2_qsys_0_test_bench qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_test_bench:the_qysys_test_nios2_qsys_0_test_bench " "Elaborating entity \"qysys_test_nios2_qsys_0_test_bench\" for hierarchy \"qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_test_bench:the_qysys_test_nios2_qsys_0_test_bench\"" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "the_qysys_test_nios2_qsys_0_test_bench" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 3794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737556755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_nios2_qsys_0_register_bank_a_module qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_register_bank_a_module:qysys_test_nios2_qsys_0_register_bank_a " "Elaborating entity \"qysys_test_nios2_qsys_0_register_bank_a_module\" for hierarchy \"qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_register_bank_a_module:qysys_test_nios2_qsys_0_register_bank_a\"" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "qysys_test_nios2_qsys_0_register_bank_a" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 4279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737556763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_register_bank_a_module:qysys_test_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_register_bank_a_module:qysys_test_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737556913 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_register_bank_a_module:qysys_test_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_register_bank_a_module:qysys_test_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770737556913 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_register_bank_a_module:qysys_test_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_register_bank_a_module:qysys_test_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737556913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file qysys_test_nios2_qsys_0_rf_ram_a.mif " "Parameter \"init_file\" = \"qysys_test_nios2_qsys_0_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737556913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737556913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737556913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737556913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737556913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737556913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737556913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737556913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737556913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737556913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737556913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737556913 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737556913 ""}  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1770737556913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ach1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ach1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ach1 " "Found entity 1: altsyncram_ach1" {  } { { "db/altsyncram_ach1.tdf" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/db/altsyncram_ach1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737557010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770737557010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ach1 qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_register_bank_a_module:qysys_test_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_ach1:auto_generated " "Elaborating entity \"altsyncram_ach1\" for hierarchy \"qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_register_bank_a_module:qysys_test_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_ach1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737557010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_nios2_qsys_0_register_bank_b_module qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_register_bank_b_module:qysys_test_nios2_qsys_0_register_bank_b " "Elaborating entity \"qysys_test_nios2_qsys_0_register_bank_b_module\" for hierarchy \"qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_register_bank_b_module:qysys_test_nios2_qsys_0_register_bank_b\"" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "qysys_test_nios2_qsys_0_register_bank_b" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 4300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737557135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_register_bank_b_module:qysys_test_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_register_bank_b_module:qysys_test_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737557151 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_register_bank_b_module:qysys_test_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_register_bank_b_module:qysys_test_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770737557151 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_register_bank_b_module:qysys_test_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_register_bank_b_module:qysys_test_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737557151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file qysys_test_nios2_qsys_0_rf_ram_b.mif " "Parameter \"init_file\" = \"qysys_test_nios2_qsys_0_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737557151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737557151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737557151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737557151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737557151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737557151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737557151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737557151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737557151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737557151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737557151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737557151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737557151 ""}  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1770737557151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bch1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bch1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bch1 " "Found entity 1: altsyncram_bch1" {  } { { "db/altsyncram_bch1.tdf" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/db/altsyncram_bch1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737557246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770737557246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_bch1 qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_register_bank_b_module:qysys_test_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bch1:auto_generated " "Elaborating entity \"altsyncram_bch1\" for hierarchy \"qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_register_bank_b_module:qysys_test_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_bch1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737557246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_nios2_qsys_0_nios2_oci qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci " "Elaborating entity \"qysys_test_nios2_qsys_0_nios2_oci\" for hierarchy \"qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\"" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "the_qysys_test_nios2_qsys_0_nios2_oci" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 4758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737557358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_nios2_qsys_0_nios2_oci_debug qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_nios2_oci_debug:the_qysys_test_nios2_qsys_0_nios2_oci_debug " "Elaborating entity \"qysys_test_nios2_qsys_0_nios2_oci_debug\" for hierarchy \"qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_nios2_oci_debug:the_qysys_test_nios2_qsys_0_nios2_oci_debug\"" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "the_qysys_test_nios2_qsys_0_nios2_oci_debug" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 2802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737557374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_nios2_oci_debug:the_qysys_test_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_nios2_oci_debug:the_qysys_test_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "the_altera_std_synchronizer" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737557421 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_nios2_oci_debug:the_qysys_test_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_nios2_oci_debug:the_qysys_test_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770737557421 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_nios2_oci_debug:the_qysys_test_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_nios2_oci_debug:the_qysys_test_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737557421 ""}  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1770737557421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_nios2_qsys_0_nios2_ocimem qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_nios2_ocimem:the_qysys_test_nios2_qsys_0_nios2_ocimem " "Elaborating entity \"qysys_test_nios2_qsys_0_nios2_ocimem\" for hierarchy \"qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_nios2_ocimem:the_qysys_test_nios2_qsys_0_nios2_ocimem\"" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "the_qysys_test_nios2_qsys_0_nios2_ocimem" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 2821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737557437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_nios2_qsys_0_ociram_sp_ram_module qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_nios2_ocimem:the_qysys_test_nios2_qsys_0_nios2_ocimem\|qysys_test_nios2_qsys_0_ociram_sp_ram_module:qysys_test_nios2_qsys_0_ociram_sp_ram " "Elaborating entity \"qysys_test_nios2_qsys_0_ociram_sp_ram_module\" for hierarchy \"qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_nios2_ocimem:the_qysys_test_nios2_qsys_0_nios2_ocimem\|qysys_test_nios2_qsys_0_ociram_sp_ram_module:qysys_test_nios2_qsys_0_ociram_sp_ram\"" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "qysys_test_nios2_qsys_0_ociram_sp_ram" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737557437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_nios2_ocimem:the_qysys_test_nios2_qsys_0_nios2_ocimem\|qysys_test_nios2_qsys_0_ociram_sp_ram_module:qysys_test_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_nios2_ocimem:the_qysys_test_nios2_qsys_0_nios2_ocimem\|qysys_test_nios2_qsys_0_ociram_sp_ram_module:qysys_test_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "the_altsyncram" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737557453 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_nios2_ocimem:the_qysys_test_nios2_qsys_0_nios2_ocimem\|qysys_test_nios2_qsys_0_ociram_sp_ram_module:qysys_test_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_nios2_ocimem:the_qysys_test_nios2_qsys_0_nios2_ocimem\|qysys_test_nios2_qsys_0_ociram_sp_ram_module:qysys_test_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 322 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770737557453 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_nios2_ocimem:the_qysys_test_nios2_qsys_0_nios2_ocimem\|qysys_test_nios2_qsys_0_ociram_sp_ram_module:qysys_test_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_nios2_ocimem:the_qysys_test_nios2_qsys_0_nios2_ocimem\|qysys_test_nios2_qsys_0_ociram_sp_ram_module:qysys_test_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file qysys_test_nios2_qsys_0_ociram_default_contents.mif " "Parameter \"init_file\" = \"qysys_test_nios2_qsys_0_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737557453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737557453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737557453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737557453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737557453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737557453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737557453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737557453 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737557453 ""}  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 322 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1770737557453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ep81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ep81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ep81 " "Found entity 1: altsyncram_ep81" {  } { { "db/altsyncram_ep81.tdf" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/db/altsyncram_ep81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737557549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770737557549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ep81 qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_nios2_ocimem:the_qysys_test_nios2_qsys_0_nios2_ocimem\|qysys_test_nios2_qsys_0_ociram_sp_ram_module:qysys_test_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ep81:auto_generated " "Elaborating entity \"altsyncram_ep81\" for hierarchy \"qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_nios2_ocimem:the_qysys_test_nios2_qsys_0_nios2_ocimem\|qysys_test_nios2_qsys_0_ociram_sp_ram_module:qysys_test_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ep81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737557549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_nios2_qsys_0_nios2_avalon_reg qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_nios2_avalon_reg:the_qysys_test_nios2_qsys_0_nios2_avalon_reg " "Elaborating entity \"qysys_test_nios2_qsys_0_nios2_avalon_reg\" for hierarchy \"qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_nios2_avalon_reg:the_qysys_test_nios2_qsys_0_nios2_avalon_reg\"" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "the_qysys_test_nios2_qsys_0_nios2_avalon_reg" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 2840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737557660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_nios2_qsys_0_nios2_oci_break qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_nios2_oci_break:the_qysys_test_nios2_qsys_0_nios2_oci_break " "Elaborating entity \"qysys_test_nios2_qsys_0_nios2_oci_break\" for hierarchy \"qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_nios2_oci_break:the_qysys_test_nios2_qsys_0_nios2_oci_break\"" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "the_qysys_test_nios2_qsys_0_nios2_oci_break" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737557676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_nios2_qsys_0_nios2_oci_xbrk qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_nios2_oci_xbrk:the_qysys_test_nios2_qsys_0_nios2_oci_xbrk " "Elaborating entity \"qysys_test_nios2_qsys_0_nios2_oci_xbrk\" for hierarchy \"qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_nios2_oci_xbrk:the_qysys_test_nios2_qsys_0_nios2_oci_xbrk\"" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "the_qysys_test_nios2_qsys_0_nios2_oci_xbrk" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737557682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_nios2_qsys_0_nios2_oci_dbrk qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_nios2_oci_dbrk:the_qysys_test_nios2_qsys_0_nios2_oci_dbrk " "Elaborating entity \"qysys_test_nios2_qsys_0_nios2_oci_dbrk\" for hierarchy \"qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_nios2_oci_dbrk:the_qysys_test_nios2_qsys_0_nios2_oci_dbrk\"" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "the_qysys_test_nios2_qsys_0_nios2_oci_dbrk" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 2918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737557691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_nios2_qsys_0_nios2_oci_itrace qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_nios2_oci_itrace:the_qysys_test_nios2_qsys_0_nios2_oci_itrace " "Elaborating entity \"qysys_test_nios2_qsys_0_nios2_oci_itrace\" for hierarchy \"qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_nios2_oci_itrace:the_qysys_test_nios2_qsys_0_nios2_oci_itrace\"" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "the_qysys_test_nios2_qsys_0_nios2_oci_itrace" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 2937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737557707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_nios2_qsys_0_nios2_oci_dtrace qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_nios2_oci_dtrace:the_qysys_test_nios2_qsys_0_nios2_oci_dtrace " "Elaborating entity \"qysys_test_nios2_qsys_0_nios2_oci_dtrace\" for hierarchy \"qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_nios2_oci_dtrace:the_qysys_test_nios2_qsys_0_nios2_oci_dtrace\"" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "the_qysys_test_nios2_qsys_0_nios2_oci_dtrace" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 2952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737557717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_nios2_qsys_0_nios2_oci_td_mode qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_nios2_oci_dtrace:the_qysys_test_nios2_qsys_0_nios2_oci_dtrace\|qysys_test_nios2_qsys_0_nios2_oci_td_mode:qysys_test_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"qysys_test_nios2_qsys_0_nios2_oci_td_mode\" for hierarchy \"qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_nios2_oci_dtrace:the_qysys_test_nios2_qsys_0_nios2_oci_dtrace\|qysys_test_nios2_qsys_0_nios2_oci_td_mode:qysys_test_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "qysys_test_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 1714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737557725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_nios2_qsys_0_nios2_oci_fifo qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_nios2_oci_fifo:the_qysys_test_nios2_qsys_0_nios2_oci_fifo " "Elaborating entity \"qysys_test_nios2_qsys_0_nios2_oci_fifo\" for hierarchy \"qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_nios2_oci_fifo:the_qysys_test_nios2_qsys_0_nios2_oci_fifo\"" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "the_qysys_test_nios2_qsys_0_nios2_oci_fifo" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 2971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737557738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_nios2_qsys_0_nios2_oci_compute_tm_count qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_nios2_oci_fifo:the_qysys_test_nios2_qsys_0_nios2_oci_fifo\|qysys_test_nios2_qsys_0_nios2_oci_compute_tm_count:qysys_test_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"qysys_test_nios2_qsys_0_nios2_oci_compute_tm_count\" for hierarchy \"qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_nios2_oci_fifo:the_qysys_test_nios2_qsys_0_nios2_oci_fifo\|qysys_test_nios2_qsys_0_nios2_oci_compute_tm_count:qysys_test_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count\"" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "qysys_test_nios2_qsys_0_nios2_oci_compute_tm_count_tm_count" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 2046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737557754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_nios2_qsys_0_nios2_oci_fifowp_inc qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_nios2_oci_fifo:the_qysys_test_nios2_qsys_0_nios2_oci_fifo\|qysys_test_nios2_qsys_0_nios2_oci_fifowp_inc:qysys_test_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"qysys_test_nios2_qsys_0_nios2_oci_fifowp_inc\" for hierarchy \"qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_nios2_oci_fifo:the_qysys_test_nios2_qsys_0_nios2_oci_fifo\|qysys_test_nios2_qsys_0_nios2_oci_fifowp_inc:qysys_test_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp\"" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "qysys_test_nios2_qsys_0_nios2_oci_fifowp_inc_fifowp" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737557763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_nios2_qsys_0_nios2_oci_fifocount_inc qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_nios2_oci_fifo:the_qysys_test_nios2_qsys_0_nios2_oci_fifo\|qysys_test_nios2_qsys_0_nios2_oci_fifocount_inc:qysys_test_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"qysys_test_nios2_qsys_0_nios2_oci_fifocount_inc\" for hierarchy \"qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_nios2_oci_fifo:the_qysys_test_nios2_qsys_0_nios2_oci_fifo\|qysys_test_nios2_qsys_0_nios2_oci_fifocount_inc:qysys_test_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount\"" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "qysys_test_nios2_qsys_0_nios2_oci_fifocount_inc_fifocount" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737557773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_nios2_qsys_0_oci_test_bench qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_nios2_oci_fifo:the_qysys_test_nios2_qsys_0_nios2_oci_fifo\|qysys_test_nios2_qsys_0_oci_test_bench:the_qysys_test_nios2_qsys_0_oci_test_bench " "Elaborating entity \"qysys_test_nios2_qsys_0_oci_test_bench\" for hierarchy \"qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_nios2_oci_fifo:the_qysys_test_nios2_qsys_0_nios2_oci_fifo\|qysys_test_nios2_qsys_0_oci_test_bench:the_qysys_test_nios2_qsys_0_oci_test_bench\"" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "the_qysys_test_nios2_qsys_0_oci_test_bench" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737557783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_nios2_qsys_0_nios2_oci_pib qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_nios2_oci_pib:the_qysys_test_nios2_qsys_0_nios2_oci_pib " "Elaborating entity \"qysys_test_nios2_qsys_0_nios2_oci_pib\" for hierarchy \"qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_nios2_oci_pib:the_qysys_test_nios2_qsys_0_nios2_oci_pib\"" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "the_qysys_test_nios2_qsys_0_nios2_oci_pib" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 2981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737557795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_nios2_qsys_0_nios2_oci_im qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_nios2_oci_im:the_qysys_test_nios2_qsys_0_nios2_oci_im " "Elaborating entity \"qysys_test_nios2_qsys_0_nios2_oci_im\" for hierarchy \"qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_nios2_oci_im:the_qysys_test_nios2_qsys_0_nios2_oci_im\"" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "the_qysys_test_nios2_qsys_0_nios2_oci_im" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 3002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737557806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_nios2_qsys_0_jtag_debug_module_wrapper qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_jtag_debug_module_wrapper:the_qysys_test_nios2_qsys_0_jtag_debug_module_wrapper " "Elaborating entity \"qysys_test_nios2_qsys_0_jtag_debug_module_wrapper\" for hierarchy \"qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_jtag_debug_module_wrapper:the_qysys_test_nios2_qsys_0_jtag_debug_module_wrapper\"" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "the_qysys_test_nios2_qsys_0_jtag_debug_module_wrapper" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737557810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_nios2_qsys_0_jtag_debug_module_tck qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_jtag_debug_module_wrapper:the_qysys_test_nios2_qsys_0_jtag_debug_module_wrapper\|qysys_test_nios2_qsys_0_jtag_debug_module_tck:the_qysys_test_nios2_qsys_0_jtag_debug_module_tck " "Elaborating entity \"qysys_test_nios2_qsys_0_jtag_debug_module_tck\" for hierarchy \"qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_jtag_debug_module_wrapper:the_qysys_test_nios2_qsys_0_jtag_debug_module_wrapper\|qysys_test_nios2_qsys_0_jtag_debug_module_tck:the_qysys_test_nios2_qsys_0_jtag_debug_module_tck\"" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_qysys_test_nios2_qsys_0_jtag_debug_module_tck" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737557818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_nios2_qsys_0_jtag_debug_module_sysclk qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_jtag_debug_module_wrapper:the_qysys_test_nios2_qsys_0_jtag_debug_module_wrapper\|qysys_test_nios2_qsys_0_jtag_debug_module_sysclk:the_qysys_test_nios2_qsys_0_jtag_debug_module_sysclk " "Elaborating entity \"qysys_test_nios2_qsys_0_jtag_debug_module_sysclk\" for hierarchy \"qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_jtag_debug_module_wrapper:the_qysys_test_nios2_qsys_0_jtag_debug_module_wrapper\|qysys_test_nios2_qsys_0_jtag_debug_module_sysclk:the_qysys_test_nios2_qsys_0_jtag_debug_module_sysclk\"" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_qysys_test_nios2_qsys_0_jtag_debug_module_sysclk" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737557850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_jtag_debug_module_wrapper:the_qysys_test_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:qysys_test_nios2_qsys_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_jtag_debug_module_wrapper:the_qysys_test_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:qysys_test_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0_jtag_debug_module_wrapper.v" "qysys_test_nios2_qsys_0_jtag_debug_module_phy" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737557897 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_jtag_debug_module_wrapper:the_qysys_test_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:qysys_test_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_jtag_debug_module_wrapper:the_qysys_test_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:qysys_test_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770737557897 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_jtag_debug_module_wrapper:the_qysys_test_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:qysys_test_nios2_qsys_0_jtag_debug_module_phy " "Instantiated megafunction \"qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_jtag_debug_module_wrapper:the_qysys_test_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:qysys_test_nios2_qsys_0_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737557897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737557897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737557897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737557897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737557897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737557897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737557897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737557897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737557897 ""}  } { { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1770737557897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_jtag_debug_module_wrapper:the_qysys_test_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:qysys_test_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_jtag_debug_module_wrapper:the_qysys_test_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:qysys_test_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737557917 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_jtag_debug_module_wrapper:the_qysys_test_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:qysys_test_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_jtag_debug_module_wrapper:the_qysys_test_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:qysys_test_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_jtag_debug_module_wrapper:the_qysys_test_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:qysys_test_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"qysys_test:NiosII\|qysys_test_nios2_qsys_0:nios2_qsys_0\|qysys_test_nios2_qsys_0_nios2_oci:the_qysys_test_nios2_qsys_0_nios2_oci\|qysys_test_nios2_qsys_0_jtag_debug_module_wrapper:the_qysys_test_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:qysys_test_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737557919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_onchip_memory qysys_test:NiosII\|qysys_test_onchip_memory:onchip_memory " "Elaborating entity \"qysys_test_onchip_memory\" for hierarchy \"qysys_test:NiosII\|qysys_test_onchip_memory:onchip_memory\"" {  } { { "qysys_test/synthesis/qysys_test.vhd" "onchip_memory" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test.vhd" 2350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737557919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram qysys_test:NiosII\|qysys_test_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"qysys_test:NiosII\|qysys_test_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "qysys_test/synthesis/submodules/qysys_test_onchip_memory.v" "the_altsyncram" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_onchip_memory.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737557936 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qysys_test:NiosII\|qysys_test_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"qysys_test:NiosII\|qysys_test_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "qysys_test/synthesis/submodules/qysys_test_onchip_memory.v" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_onchip_memory.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770737557945 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qysys_test:NiosII\|qysys_test_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"qysys_test:NiosII\|qysys_test_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737557945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file qysys_test_onchip_memory.hex " "Parameter \"init_file\" = \"qysys_test_onchip_memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737557945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737557945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737557945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737557945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737557945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737557945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737557945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737557945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737557945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737557945 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737557945 ""}  } { { "qysys_test/synthesis/submodules/qysys_test_onchip_memory.v" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_onchip_memory.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1770737557945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_78d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_78d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_78d1 " "Found entity 1: altsyncram_78d1" {  } { { "db/altsyncram_78d1.tdf" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/db/altsyncram_78d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737558027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770737558027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_78d1 qysys_test:NiosII\|qysys_test_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_78d1:auto_generated " "Elaborating entity \"altsyncram_78d1\" for hierarchy \"qysys_test:NiosII\|qysys_test_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_78d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737558027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_switches qysys_test:NiosII\|qysys_test_switches:switches " "Elaborating entity \"qysys_test_switches\" for hierarchy \"qysys_test:NiosII\|qysys_test_switches:switches\"" {  } { { "qysys_test/synthesis/qysys_test.vhd" "switches" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test.vhd" 2364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737558136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_LEDs qysys_test:NiosII\|qysys_test_LEDs:leds " "Elaborating entity \"qysys_test_LEDs\" for hierarchy \"qysys_test:NiosII\|qysys_test_LEDs:leds\"" {  } { { "qysys_test/synthesis/qysys_test.vhd" "leds" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test.vhd" 2373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737558136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_jtag_uart qysys_test:NiosII\|qysys_test_jtag_uart:jtag_uart " "Elaborating entity \"qysys_test_jtag_uart\" for hierarchy \"qysys_test:NiosII\|qysys_test_jtag_uart:jtag_uart\"" {  } { { "qysys_test/synthesis/qysys_test.vhd" "jtag_uart" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test.vhd" 2385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737558136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_jtag_uart_scfifo_w qysys_test:NiosII\|qysys_test_jtag_uart:jtag_uart\|qysys_test_jtag_uart_scfifo_w:the_qysys_test_jtag_uart_scfifo_w " "Elaborating entity \"qysys_test_jtag_uart_scfifo_w\" for hierarchy \"qysys_test:NiosII\|qysys_test_jtag_uart:jtag_uart\|qysys_test_jtag_uart_scfifo_w:the_qysys_test_jtag_uart_scfifo_w\"" {  } { { "qysys_test/synthesis/submodules/qysys_test_jtag_uart.v" "the_qysys_test_jtag_uart_scfifo_w" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737558157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo qysys_test:NiosII\|qysys_test_jtag_uart:jtag_uart\|qysys_test_jtag_uart_scfifo_w:the_qysys_test_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"qysys_test:NiosII\|qysys_test_jtag_uart:jtag_uart\|qysys_test_jtag_uart_scfifo_w:the_qysys_test_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "qysys_test/synthesis/submodules/qysys_test_jtag_uart.v" "wfifo" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737558290 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qysys_test:NiosII\|qysys_test_jtag_uart:jtag_uart\|qysys_test_jtag_uart_scfifo_w:the_qysys_test_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"qysys_test:NiosII\|qysys_test_jtag_uart:jtag_uart\|qysys_test_jtag_uart_scfifo_w:the_qysys_test_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "qysys_test/synthesis/submodules/qysys_test_jtag_uart.v" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770737558294 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qysys_test:NiosII\|qysys_test_jtag_uart:jtag_uart\|qysys_test_jtag_uart_scfifo_w:the_qysys_test_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"qysys_test:NiosII\|qysys_test_jtag_uart:jtag_uart\|qysys_test_jtag_uart_scfifo_w:the_qysys_test_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737558294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737558294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737558294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737558294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737558294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737558294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737558294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737558294 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737558294 ""}  } { { "qysys_test/synthesis/submodules/qysys_test_jtag_uart.v" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1770737558294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737558379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770737558379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 qysys_test:NiosII\|qysys_test_jtag_uart:jtag_uart\|qysys_test_jtag_uart_scfifo_w:the_qysys_test_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"qysys_test:NiosII\|qysys_test_jtag_uart:jtag_uart\|qysys_test_jtag_uart_scfifo_w:the_qysys_test_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737558384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_q131.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_q131.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_q131 " "Found entity 1: a_dpfifo_q131" {  } { { "db/a_dpfifo_q131.tdf" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/db/a_dpfifo_q131.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737558422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770737558422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_q131 qysys_test:NiosII\|qysys_test_jtag_uart:jtag_uart\|qysys_test_jtag_uart_scfifo_w:the_qysys_test_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo " "Elaborating entity \"a_dpfifo_q131\" for hierarchy \"qysys_test:NiosII\|qysys_test_jtag_uart:jtag_uart\|qysys_test_jtag_uart_scfifo_w:the_qysys_test_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737558422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737558476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770737558476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf qysys_test:NiosII\|qysys_test_jtag_uart:jtag_uart\|qysys_test_jtag_uart_scfifo_w:the_qysys_test_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"qysys_test:NiosII\|qysys_test_jtag_uart:jtag_uart\|qysys_test_jtag_uart_scfifo_w:the_qysys_test_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_q131.tdf" "fifo_state" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/db/a_dpfifo_q131.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737558478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737558573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770737558573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 qysys_test:NiosII\|qysys_test_jtag_uart:jtag_uart\|qysys_test_jtag_uart_scfifo_w:the_qysys_test_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"qysys_test:NiosII\|qysys_test_jtag_uart:jtag_uart\|qysys_test_jtag_uart_scfifo_w:the_qysys_test_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737558581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_nl21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_nl21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_nl21 " "Found entity 1: dpram_nl21" {  } { { "db/dpram_nl21.tdf" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/db/dpram_nl21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737558667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770737558667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_nl21 qysys_test:NiosII\|qysys_test_jtag_uart:jtag_uart\|qysys_test_jtag_uart_scfifo_w:the_qysys_test_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram " "Elaborating entity \"dpram_nl21\" for hierarchy \"qysys_test:NiosII\|qysys_test_jtag_uart:jtag_uart\|qysys_test_jtag_uart_scfifo_w:the_qysys_test_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\"" {  } { { "db/a_dpfifo_q131.tdf" "FIFOram" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/db/a_dpfifo_q131.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737558675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r1m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r1m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r1m1 " "Found entity 1: altsyncram_r1m1" {  } { { "db/altsyncram_r1m1.tdf" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/db/altsyncram_r1m1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737558770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770737558770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r1m1 qysys_test:NiosII\|qysys_test_jtag_uart:jtag_uart\|qysys_test_jtag_uart_scfifo_w:the_qysys_test_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1 " "Elaborating entity \"altsyncram_r1m1\" for hierarchy \"qysys_test:NiosII\|qysys_test_jtag_uart:jtag_uart\|qysys_test_jtag_uart_scfifo_w:the_qysys_test_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|dpram_nl21:FIFOram\|altsyncram_r1m1:altsyncram1\"" {  } { { "db/dpram_nl21.tdf" "altsyncram1" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/db/dpram_nl21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737558770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737558866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770737558866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob qysys_test:NiosII\|qysys_test_jtag_uart:jtag_uart\|qysys_test_jtag_uart_scfifo_w:the_qysys_test_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"qysys_test:NiosII\|qysys_test_jtag_uart:jtag_uart\|qysys_test_jtag_uart_scfifo_w:the_qysys_test_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_q131:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_q131.tdf" "rd_ptr_count" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/db/a_dpfifo_q131.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737558882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_jtag_uart_scfifo_r qysys_test:NiosII\|qysys_test_jtag_uart:jtag_uart\|qysys_test_jtag_uart_scfifo_r:the_qysys_test_jtag_uart_scfifo_r " "Elaborating entity \"qysys_test_jtag_uart_scfifo_r\" for hierarchy \"qysys_test:NiosII\|qysys_test_jtag_uart:jtag_uart\|qysys_test_jtag_uart_scfifo_r:the_qysys_test_jtag_uart_scfifo_r\"" {  } { { "qysys_test/synthesis/submodules/qysys_test_jtag_uart.v" "the_qysys_test_jtag_uart_scfifo_r" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737558905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic qysys_test:NiosII\|qysys_test_jtag_uart:jtag_uart\|alt_jtag_atlantic:qysys_test_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"qysys_test:NiosII\|qysys_test_jtag_uart:jtag_uart\|alt_jtag_atlantic:qysys_test_jtag_uart_alt_jtag_atlantic\"" {  } { { "qysys_test/synthesis/submodules/qysys_test_jtag_uart.v" "qysys_test_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559088 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qysys_test:NiosII\|qysys_test_jtag_uart:jtag_uart\|alt_jtag_atlantic:qysys_test_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"qysys_test:NiosII\|qysys_test_jtag_uart:jtag_uart\|alt_jtag_atlantic:qysys_test_jtag_uart_alt_jtag_atlantic\"" {  } { { "qysys_test/synthesis/submodules/qysys_test_jtag_uart.v" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770737559088 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qysys_test:NiosII\|qysys_test_jtag_uart:jtag_uart\|alt_jtag_atlantic:qysys_test_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"qysys_test:NiosII\|qysys_test_jtag_uart:jtag_uart\|alt_jtag_atlantic:qysys_test_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559088 ""}  } { { "qysys_test/synthesis/submodules/qysys_test_jtag_uart.v" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1770737559088 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_sdram qysys_test:NiosII\|qysys_test_sdram:sdram " "Elaborating entity \"qysys_test_sdram\" for hierarchy \"qysys_test:NiosII\|qysys_test_sdram:sdram\"" {  } { { "qysys_test/synthesis/qysys_test.vhd" "sdram" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test.vhd" 2399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_sdram_input_efifo_module qysys_test:NiosII\|qysys_test_sdram:sdram\|qysys_test_sdram_input_efifo_module:the_qysys_test_sdram_input_efifo_module " "Elaborating entity \"qysys_test_sdram_input_efifo_module\" for hierarchy \"qysys_test:NiosII\|qysys_test_sdram:sdram\|qysys_test_sdram_input_efifo_module:the_qysys_test_sdram_input_efifo_module\"" {  } { { "qysys_test/synthesis/submodules/qysys_test_sdram.v" "the_qysys_test_sdram_input_efifo_module" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_sdram.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_writedataR qysys_test:NiosII\|qysys_test_writedataR:writedatar " "Elaborating entity \"qysys_test_writedataR\" for hierarchy \"qysys_test:NiosII\|qysys_test_writedataR:writedatar\"" {  } { { "qysys_test/synthesis/qysys_test.vhd" "writedatar" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test.vhd" 2423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_clocks qysys_test:NiosII\|qysys_test_clocks:clocks " "Elaborating entity \"qysys_test_clocks\" for hierarchy \"qysys_test:NiosII\|qysys_test_clocks:clocks\"" {  } { { "qysys_test/synthesis/qysys_test.vhd" "clocks" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test.vhd" 2447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559142 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "video_in_clk qysys_test_clocks.v(104) " "Verilog HDL or VHDL warning at qysys_test_clocks.v(104): object \"video_in_clk\" assigned a value but never read" {  } { { "qysys_test/synthesis/submodules/qysys_test_clocks.v" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_clocks.v" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1770737559144 "|Top_ET1|qysys_test:NiosII|qysys_test_clocks:clocks"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VGA_CLK qysys_test_clocks.v(105) " "Verilog HDL or VHDL warning at qysys_test_clocks.v(105): object \"VGA_CLK\" assigned a value but never read" {  } { { "qysys_test/synthesis/submodules/qysys_test_clocks.v" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_clocks.v" 105 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1770737559144 "|Top_ET1|qysys_test:NiosII|qysys_test_clocks:clocks"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll qysys_test:NiosII\|qysys_test_clocks:clocks\|altpll:DE_Clock_Generator_System " "Elaborating entity \"altpll\" for hierarchy \"qysys_test:NiosII\|qysys_test_clocks:clocks\|altpll:DE_Clock_Generator_System\"" {  } { { "qysys_test/synthesis/submodules/qysys_test_clocks.v" "DE_Clock_Generator_System" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_clocks.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559255 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qysys_test:NiosII\|qysys_test_clocks:clocks\|altpll:DE_Clock_Generator_System " "Elaborated megafunction instantiation \"qysys_test:NiosII\|qysys_test_clocks:clocks\|altpll:DE_Clock_Generator_System\"" {  } { { "qysys_test/synthesis/submodules/qysys_test_clocks.v" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_clocks.v" 172 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770737559263 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qysys_test:NiosII\|qysys_test_clocks:clocks\|altpll:DE_Clock_Generator_System " "Instantiated megafunction \"qysys_test:NiosII\|qysys_test_clocks:clocks\|altpll:DE_Clock_Generator_System\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 20000 " "Parameter \"clk2_phase_shift\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV " "Parameter \"intended_device_family\" = \"Cyclone IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559263 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559263 ""}  } { { "qysys_test/synthesis/submodules/qysys_test_clocks.v" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_clocks.v" 172 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1770737559263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_6rb2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_6rb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_6rb2 " "Found entity 1: altpll_6rb2" {  } { { "db/altpll_6rb2.tdf" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/db/altpll_6rb2.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737559366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770737559366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_6rb2 qysys_test:NiosII\|qysys_test_clocks:clocks\|altpll:DE_Clock_Generator_System\|altpll_6rb2:auto_generated " "Elaborating entity \"altpll_6rb2\" for hierarchy \"qysys_test:NiosII\|qysys_test_clocks:clocks\|altpll:DE_Clock_Generator_System\|altpll_6rb2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll qysys_test:NiosII\|qysys_test_clocks:clocks\|altpll:DE_Clock_Generator_Audio " "Elaborating entity \"altpll\" for hierarchy \"qysys_test:NiosII\|qysys_test_clocks:clocks\|altpll:DE_Clock_Generator_Audio\"" {  } { { "qysys_test/synthesis/submodules/qysys_test_clocks.v" "DE_Clock_Generator_Audio" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_clocks.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559402 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "qysys_test:NiosII\|qysys_test_clocks:clocks\|altpll:DE_Clock_Generator_Audio " "Elaborated megafunction instantiation \"qysys_test:NiosII\|qysys_test_clocks:clocks\|altpll:DE_Clock_Generator_Audio\"" {  } { { "qysys_test/synthesis/submodules/qysys_test_clocks.v" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_clocks.v" 270 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770737559409 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "qysys_test:NiosII\|qysys_test_clocks:clocks\|altpll:DE_Clock_Generator_Audio " "Instantiated megafunction \"qysys_test:NiosII\|qysys_test_clocks:clocks\|altpll:DE_Clock_Generator_Audio\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 31 " "Parameter \"clk1_divide_by\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 14 " "Parameter \"clk1_multiply_by\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 37037 " "Parameter \"inclk0_input_frequency\" = \"37037\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV " "Parameter \"intended_device_family\" = \"Cyclone IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559409 ""}  } { { "qysys_test/synthesis/submodules/qysys_test_clocks.v" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_clocks.v" 270 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1770737559409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_vpb2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_vpb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_vpb2 " "Found entity 1: altpll_vpb2" {  } { { "db/altpll_vpb2.tdf" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/db/altpll_vpb2.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1770737559516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1770737559516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_vpb2 qysys_test:NiosII\|qysys_test_clocks:clocks\|altpll:DE_Clock_Generator_Audio\|altpll_vpb2:auto_generated " "Elaborating entity \"altpll_vpb2\" for hierarchy \"qysys_test:NiosII\|qysys_test_clocks:clocks\|altpll:DE_Clock_Generator_Audio\|altpll_vpb2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_nios2_qsys_0_instruction_master_translator qysys_test:NiosII\|qysys_test_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"qysys_test_nios2_qsys_0_instruction_master_translator\" for hierarchy \"qysys_test:NiosII\|qysys_test_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "qysys_test/synthesis/qysys_test.vhd" "nios2_qsys_0_instruction_master_translator" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test.vhd" 2456 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559543 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid qysys_test_nios2_qsys_0_instruction_master_translator.vhd(61) " "VHDL Signal Declaration warning at qysys_test_nios2_qsys_0_instruction_master_translator.vhd(61): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_nios2_qsys_0_instruction_master_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737559559 "|Top_ET1|qysys_test:NiosII|qysys_test_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response qysys_test_nios2_qsys_0_instruction_master_translator.vhd(62) " "VHDL Signal Declaration warning at qysys_test_nios2_qsys_0_instruction_master_translator.vhd(62): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_nios2_qsys_0_instruction_master_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737559559 "|Top_ET1|qysys_test:NiosII|qysys_test_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid qysys_test_nios2_qsys_0_instruction_master_translator.vhd(66) " "VHDL Signal Declaration warning at qysys_test_nios2_qsys_0_instruction_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_nios2_qsys_0_instruction_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737559559 "|Top_ET1|qysys_test:NiosII|qysys_test_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken qysys_test_nios2_qsys_0_instruction_master_translator.vhd(67) " "VHDL Signal Declaration warning at qysys_test_nios2_qsys_0_instruction_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_nios2_qsys_0_instruction_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737559559 "|Top_ET1|qysys_test:NiosII|qysys_test_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest qysys_test_nios2_qsys_0_instruction_master_translator.vhd(69) " "VHDL Signal Declaration warning at qysys_test_nios2_qsys_0_instruction_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_instruction_master_translator.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_nios2_qsys_0_instruction_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737559559 "|Top_ET1|qysys_test:NiosII|qysys_test_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator qysys_test:NiosII\|qysys_test_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"qysys_test:NiosII\|qysys_test_nios2_qsys_0_instruction_master_translator:nios2_qsys_0_instruction_master_translator\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_instruction_master_translator.vhd" "nios2_qsys_0_instruction_master_translator" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_nios2_qsys_0_instruction_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_nios2_qsys_0_data_master_translator qysys_test:NiosII\|qysys_test_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"qysys_test_nios2_qsys_0_data_master_translator\" for hierarchy \"qysys_test:NiosII\|qysys_test_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "qysys_test/synthesis/qysys_test.vhd" "nios2_qsys_0_data_master_translator" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test.vhd" 2520 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559579 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid qysys_test_nios2_qsys_0_data_master_translator.vhd(63) " "VHDL Signal Declaration warning at qysys_test_nios2_qsys_0_data_master_translator.vhd(63): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_data_master_translator.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_nios2_qsys_0_data_master_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737559595 "|Top_ET1|qysys_test:NiosII|qysys_test_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response qysys_test_nios2_qsys_0_data_master_translator.vhd(64) " "VHDL Signal Declaration warning at qysys_test_nios2_qsys_0_data_master_translator.vhd(64): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_data_master_translator.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_nios2_qsys_0_data_master_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737559595 "|Top_ET1|qysys_test:NiosII|qysys_test_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid qysys_test_nios2_qsys_0_data_master_translator.vhd(66) " "VHDL Signal Declaration warning at qysys_test_nios2_qsys_0_data_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_data_master_translator.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_nios2_qsys_0_data_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737559595 "|Top_ET1|qysys_test:NiosII|qysys_test_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken qysys_test_nios2_qsys_0_data_master_translator.vhd(67) " "VHDL Signal Declaration warning at qysys_test_nios2_qsys_0_data_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_data_master_translator.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_nios2_qsys_0_data_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737559595 "|Top_ET1|qysys_test:NiosII|qysys_test_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest qysys_test_nios2_qsys_0_data_master_translator.vhd(69) " "VHDL Signal Declaration warning at qysys_test_nios2_qsys_0_data_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_data_master_translator.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_nios2_qsys_0_data_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737559595 "|Top_ET1|qysys_test:NiosII|qysys_test_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator qysys_test:NiosII\|qysys_test_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"qysys_test:NiosII\|qysys_test_nios2_qsys_0_data_master_translator:nios2_qsys_0_data_master_translator\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_data_master_translator.vhd" "nios2_qsys_0_data_master_translator" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_nios2_qsys_0_data_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_nios2_qsys_0_jtag_debug_module_translator qysys_test:NiosII\|qysys_test_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"qysys_test_nios2_qsys_0_jtag_debug_module_translator\" for hierarchy \"qysys_test:NiosII\|qysys_test_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "qysys_test/synthesis/qysys_test.vhd" "nios2_qsys_0_jtag_debug_module_translator" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test.vhd" 2584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559615 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer qysys_test_nios2_qsys_0_jtag_debug_module_translator.vhd(59) " "VHDL Signal Declaration warning at qysys_test_nios2_qsys_0_jtag_debug_module_translator.vhd(59): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737559627 "|Top_ET1|qysys_test:NiosII|qysys_test_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer qysys_test_nios2_qsys_0_jtag_debug_module_translator.vhd(60) " "VHDL Signal Declaration warning at qysys_test_nios2_qsys_0_jtag_debug_module_translator.vhd(60): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737559627 "|Top_ET1|qysys_test:NiosII|qysys_test_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount qysys_test_nios2_qsys_0_jtag_debug_module_translator.vhd(61) " "VHDL Signal Declaration warning at qysys_test_nios2_qsys_0_jtag_debug_module_translator.vhd(61): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737559627 "|Top_ET1|qysys_test:NiosII|qysys_test_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect qysys_test_nios2_qsys_0_jtag_debug_module_translator.vhd(62) " "VHDL Signal Declaration warning at qysys_test_nios2_qsys_0_jtag_debug_module_translator.vhd(62): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737559627 "|Top_ET1|qysys_test:NiosII|qysys_test_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken qysys_test_nios2_qsys_0_jtag_debug_module_translator.vhd(63) " "VHDL Signal Declaration warning at qysys_test_nios2_qsys_0_jtag_debug_module_translator.vhd(63): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737559627 "|Top_ET1|qysys_test:NiosII|qysys_test_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock qysys_test_nios2_qsys_0_jtag_debug_module_translator.vhd(64) " "VHDL Signal Declaration warning at qysys_test_nios2_qsys_0_jtag_debug_module_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737559627 "|Top_ET1|qysys_test:NiosII|qysys_test_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable qysys_test_nios2_qsys_0_jtag_debug_module_translator.vhd(65) " "VHDL Signal Declaration warning at qysys_test_nios2_qsys_0_jtag_debug_module_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737559627 "|Top_ET1|qysys_test:NiosII|qysys_test_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable qysys_test_nios2_qsys_0_jtag_debug_module_translator.vhd(68) " "VHDL Signal Declaration warning at qysys_test_nios2_qsys_0_jtag_debug_module_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737559627 "|Top_ET1|qysys_test:NiosII|qysys_test_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest qysys_test_nios2_qsys_0_jtag_debug_module_translator.vhd(69) " "VHDL Signal Declaration warning at qysys_test_nios2_qsys_0_jtag_debug_module_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737559629 "|Top_ET1|qysys_test:NiosII|qysys_test_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response qysys_test_nios2_qsys_0_jtag_debug_module_translator.vhd(72) " "VHDL Signal Declaration warning at qysys_test_nios2_qsys_0_jtag_debug_module_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737559629 "|Top_ET1|qysys_test:NiosII|qysys_test_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid qysys_test_nios2_qsys_0_jtag_debug_module_translator.vhd(74) " "VHDL Signal Declaration warning at qysys_test_nios2_qsys_0_jtag_debug_module_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737559629 "|Top_ET1|qysys_test:NiosII|qysys_test_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qysys_test:NiosII\|qysys_test_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qysys_test:NiosII\|qysys_test_nios2_qsys_0_jtag_debug_module_translator:nios2_qsys_0_jtag_debug_module_translator\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator.vhd" "nios2_qsys_0_jtag_debug_module_translator" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_onchip_memory_s1_translator qysys_test:NiosII\|qysys_test_onchip_memory_s1_translator:onchip_memory_s1_translator " "Elaborating entity \"qysys_test_onchip_memory_s1_translator\" for hierarchy \"qysys_test:NiosII\|qysys_test_onchip_memory_s1_translator:onchip_memory_s1_translator\"" {  } { { "qysys_test/synthesis/qysys_test.vhd" "onchip_memory_s1_translator" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test.vhd" 2652 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559655 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer qysys_test_onchip_memory_s1_translator.vhd(58) " "VHDL Signal Declaration warning at qysys_test_onchip_memory_s1_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_onchip_memory_s1_translator.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_onchip_memory_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737559666 "|Top_ET1|qysys_test:NiosII|qysys_test_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer qysys_test_onchip_memory_s1_translator.vhd(59) " "VHDL Signal Declaration warning at qysys_test_onchip_memory_s1_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_onchip_memory_s1_translator.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_onchip_memory_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737559666 "|Top_ET1|qysys_test:NiosII|qysys_test_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount qysys_test_onchip_memory_s1_translator.vhd(60) " "VHDL Signal Declaration warning at qysys_test_onchip_memory_s1_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_onchip_memory_s1_translator.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_onchip_memory_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737559666 "|Top_ET1|qysys_test:NiosII|qysys_test_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess qysys_test_onchip_memory_s1_translator.vhd(61) " "VHDL Signal Declaration warning at qysys_test_onchip_memory_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_onchip_memory_s1_translator.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_onchip_memory_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737559668 "|Top_ET1|qysys_test:NiosII|qysys_test_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock qysys_test_onchip_memory_s1_translator.vhd(62) " "VHDL Signal Declaration warning at qysys_test_onchip_memory_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_onchip_memory_s1_translator.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_onchip_memory_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737559668 "|Top_ET1|qysys_test:NiosII|qysys_test_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable qysys_test_onchip_memory_s1_translator.vhd(63) " "VHDL Signal Declaration warning at qysys_test_onchip_memory_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_onchip_memory_s1_translator.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_onchip_memory_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737559668 "|Top_ET1|qysys_test:NiosII|qysys_test_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read qysys_test_onchip_memory_s1_translator.vhd(64) " "VHDL Signal Declaration warning at qysys_test_onchip_memory_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_onchip_memory_s1_translator.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_onchip_memory_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737559668 "|Top_ET1|qysys_test:NiosII|qysys_test_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable qysys_test_onchip_memory_s1_translator.vhd(68) " "VHDL Signal Declaration warning at qysys_test_onchip_memory_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_onchip_memory_s1_translator.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_onchip_memory_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737559668 "|Top_ET1|qysys_test:NiosII|qysys_test_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest qysys_test_onchip_memory_s1_translator.vhd(69) " "VHDL Signal Declaration warning at qysys_test_onchip_memory_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_onchip_memory_s1_translator.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_onchip_memory_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737559668 "|Top_ET1|qysys_test:NiosII|qysys_test_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response qysys_test_onchip_memory_s1_translator.vhd(72) " "VHDL Signal Declaration warning at qysys_test_onchip_memory_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_onchip_memory_s1_translator.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_onchip_memory_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737559668 "|Top_ET1|qysys_test:NiosII|qysys_test_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid qysys_test_onchip_memory_s1_translator.vhd(74) " "VHDL Signal Declaration warning at qysys_test_onchip_memory_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_onchip_memory_s1_translator.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_onchip_memory_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737559668 "|Top_ET1|qysys_test:NiosII|qysys_test_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qysys_test:NiosII\|qysys_test_onchip_memory_s1_translator:onchip_memory_s1_translator\|altera_merlin_slave_translator:onchip_memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qysys_test:NiosII\|qysys_test_onchip_memory_s1_translator:onchip_memory_s1_translator\|altera_merlin_slave_translator:onchip_memory_s1_translator\"" {  } { { "qysys_test/synthesis/qysys_test_onchip_memory_s1_translator.vhd" "onchip_memory_s1_translator" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_onchip_memory_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_sdram_s1_translator qysys_test:NiosII\|qysys_test_sdram_s1_translator:sdram_s1_translator " "Elaborating entity \"qysys_test_sdram_s1_translator\" for hierarchy \"qysys_test:NiosII\|qysys_test_sdram_s1_translator:sdram_s1_translator\"" {  } { { "qysys_test/synthesis/qysys_test.vhd" "sdram_s1_translator" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test.vhd" 2720 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559690 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer qysys_test_sdram_s1_translator.vhd(60) " "VHDL Signal Declaration warning at qysys_test_sdram_s1_translator.vhd(60): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_sdram_s1_translator.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_sdram_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737559690 "|Top_ET1|qysys_test:NiosII|qysys_test_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer qysys_test_sdram_s1_translator.vhd(61) " "VHDL Signal Declaration warning at qysys_test_sdram_s1_translator.vhd(61): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_sdram_s1_translator.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_sdram_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737559690 "|Top_ET1|qysys_test:NiosII|qysys_test_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount qysys_test_sdram_s1_translator.vhd(62) " "VHDL Signal Declaration warning at qysys_test_sdram_s1_translator.vhd(62): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_sdram_s1_translator.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_sdram_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737559690 "|Top_ET1|qysys_test:NiosII|qysys_test_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken qysys_test_sdram_s1_translator.vhd(63) " "VHDL Signal Declaration warning at qysys_test_sdram_s1_translator.vhd(63): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_sdram_s1_translator.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_sdram_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737559690 "|Top_ET1|qysys_test:NiosII|qysys_test_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess qysys_test_sdram_s1_translator.vhd(64) " "VHDL Signal Declaration warning at qysys_test_sdram_s1_translator.vhd(64): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_sdram_s1_translator.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_sdram_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737559690 "|Top_ET1|qysys_test:NiosII|qysys_test_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock qysys_test_sdram_s1_translator.vhd(65) " "VHDL Signal Declaration warning at qysys_test_sdram_s1_translator.vhd(65): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_sdram_s1_translator.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_sdram_s1_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737559690 "|Top_ET1|qysys_test:NiosII|qysys_test_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable qysys_test_sdram_s1_translator.vhd(66) " "VHDL Signal Declaration warning at qysys_test_sdram_s1_translator.vhd(66): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_sdram_s1_translator.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_sdram_s1_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737559690 "|Top_ET1|qysys_test:NiosII|qysys_test_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable qysys_test_sdram_s1_translator.vhd(68) " "VHDL Signal Declaration warning at qysys_test_sdram_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_sdram_s1_translator.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_sdram_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737559690 "|Top_ET1|qysys_test:NiosII|qysys_test_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest qysys_test_sdram_s1_translator.vhd(69) " "VHDL Signal Declaration warning at qysys_test_sdram_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_sdram_s1_translator.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_sdram_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737559690 "|Top_ET1|qysys_test:NiosII|qysys_test_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response qysys_test_sdram_s1_translator.vhd(72) " "VHDL Signal Declaration warning at qysys_test_sdram_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_sdram_s1_translator.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_sdram_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737559690 "|Top_ET1|qysys_test:NiosII|qysys_test_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid qysys_test_sdram_s1_translator.vhd(74) " "VHDL Signal Declaration warning at qysys_test_sdram_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_sdram_s1_translator.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_sdram_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737559690 "|Top_ET1|qysys_test:NiosII|qysys_test_sdram_s1_translator:sdram_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qysys_test:NiosII\|qysys_test_sdram_s1_translator:sdram_s1_translator\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qysys_test:NiosII\|qysys_test_sdram_s1_translator:sdram_s1_translator\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "qysys_test/synthesis/qysys_test_sdram_s1_translator.vhd" "sdram_s1_translator" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_sdram_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_writedatal_s1_translator qysys_test:NiosII\|qysys_test_writedatal_s1_translator:writedatal_s1_translator " "Elaborating entity \"qysys_test_writedatal_s1_translator\" for hierarchy \"qysys_test:NiosII\|qysys_test_writedatal_s1_translator:writedatal_s1_translator\"" {  } { { "qysys_test/synthesis/qysys_test.vhd" "writedatal_s1_translator" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test.vhd" 2788 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559706 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer qysys_test_writedatal_s1_translator.vhd(56) " "VHDL Signal Declaration warning at qysys_test_writedatal_s1_translator.vhd(56): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_writedatal_s1_translator.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_writedatal_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737559732 "|Top_ET1|qysys_test:NiosII|qysys_test_writedatal_s1_translator:writedatal_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer qysys_test_writedatal_s1_translator.vhd(57) " "VHDL Signal Declaration warning at qysys_test_writedatal_s1_translator.vhd(57): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_writedatal_s1_translator.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_writedatal_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737559732 "|Top_ET1|qysys_test:NiosII|qysys_test_writedatal_s1_translator:writedatal_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount qysys_test_writedatal_s1_translator.vhd(58) " "VHDL Signal Declaration warning at qysys_test_writedatal_s1_translator.vhd(58): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_writedatal_s1_translator.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_writedatal_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737559732 "|Top_ET1|qysys_test:NiosII|qysys_test_writedatal_s1_translator:writedatal_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable qysys_test_writedatal_s1_translator.vhd(59) " "VHDL Signal Declaration warning at qysys_test_writedatal_s1_translator.vhd(59): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_writedatal_s1_translator.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_writedatal_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737559732 "|Top_ET1|qysys_test:NiosII|qysys_test_writedatal_s1_translator:writedatal_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken qysys_test_writedatal_s1_translator.vhd(60) " "VHDL Signal Declaration warning at qysys_test_writedatal_s1_translator.vhd(60): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_writedatal_s1_translator.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_writedatal_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737559732 "|Top_ET1|qysys_test:NiosII|qysys_test_writedatal_s1_translator:writedatal_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess qysys_test_writedatal_s1_translator.vhd(61) " "VHDL Signal Declaration warning at qysys_test_writedatal_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_writedatal_s1_translator.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_writedatal_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737559732 "|Top_ET1|qysys_test:NiosII|qysys_test_writedatal_s1_translator:writedatal_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock qysys_test_writedatal_s1_translator.vhd(62) " "VHDL Signal Declaration warning at qysys_test_writedatal_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_writedatal_s1_translator.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_writedatal_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737559732 "|Top_ET1|qysys_test:NiosII|qysys_test_writedatal_s1_translator:writedatal_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable qysys_test_writedatal_s1_translator.vhd(63) " "VHDL Signal Declaration warning at qysys_test_writedatal_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_writedatal_s1_translator.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_writedatal_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737559735 "|Top_ET1|qysys_test:NiosII|qysys_test_writedatal_s1_translator:writedatal_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read qysys_test_writedatal_s1_translator.vhd(64) " "VHDL Signal Declaration warning at qysys_test_writedatal_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_writedatal_s1_translator.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_writedatal_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737559735 "|Top_ET1|qysys_test:NiosII|qysys_test_writedatal_s1_translator:writedatal_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable qysys_test_writedatal_s1_translator.vhd(68) " "VHDL Signal Declaration warning at qysys_test_writedatal_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_writedatal_s1_translator.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_writedatal_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737559735 "|Top_ET1|qysys_test:NiosII|qysys_test_writedatal_s1_translator:writedatal_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest qysys_test_writedatal_s1_translator.vhd(69) " "VHDL Signal Declaration warning at qysys_test_writedatal_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_writedatal_s1_translator.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_writedatal_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737559735 "|Top_ET1|qysys_test:NiosII|qysys_test_writedatal_s1_translator:writedatal_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response qysys_test_writedatal_s1_translator.vhd(72) " "VHDL Signal Declaration warning at qysys_test_writedatal_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_writedatal_s1_translator.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_writedatal_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737559735 "|Top_ET1|qysys_test:NiosII|qysys_test_writedatal_s1_translator:writedatal_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid qysys_test_writedatal_s1_translator.vhd(74) " "VHDL Signal Declaration warning at qysys_test_writedatal_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_writedatal_s1_translator.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_writedatal_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737559735 "|Top_ET1|qysys_test:NiosII|qysys_test_writedatal_s1_translator:writedatal_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qysys_test:NiosII\|qysys_test_writedatal_s1_translator:writedatal_s1_translator\|altera_merlin_slave_translator:writedatal_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qysys_test:NiosII\|qysys_test_writedatal_s1_translator:writedatal_s1_translator\|altera_merlin_slave_translator:writedatal_s1_translator\"" {  } { { "qysys_test/synthesis/qysys_test_writedatal_s1_translator.vhd" "writedatal_s1_translator" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_writedatal_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_jtag_uart_avalon_jtag_slave_translator qysys_test:NiosII\|qysys_test_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"qysys_test_jtag_uart_avalon_jtag_slave_translator\" for hierarchy \"qysys_test:NiosII\|qysys_test_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "qysys_test/synthesis/qysys_test.vhd" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test.vhd" 2924 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559769 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd(58) " "VHDL Signal Declaration warning at qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737559769 "|Top_ET1|qysys_test:NiosII|qysys_test_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd(59) " "VHDL Signal Declaration warning at qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737559769 "|Top_ET1|qysys_test:NiosII|qysys_test_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd(60) " "VHDL Signal Declaration warning at qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737559769 "|Top_ET1|qysys_test:NiosII|qysys_test_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd(61) " "VHDL Signal Declaration warning at qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd(61): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737559769 "|Top_ET1|qysys_test:NiosII|qysys_test_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd(62) " "VHDL Signal Declaration warning at qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd(62): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737559769 "|Top_ET1|qysys_test:NiosII|qysys_test_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd(63) " "VHDL Signal Declaration warning at qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd(63): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737559769 "|Top_ET1|qysys_test:NiosII|qysys_test_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd(64) " "VHDL Signal Declaration warning at qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737559769 "|Top_ET1|qysys_test:NiosII|qysys_test_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd(65) " "VHDL Signal Declaration warning at qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737559769 "|Top_ET1|qysys_test:NiosII|qysys_test_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd(68) " "VHDL Signal Declaration warning at qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737559769 "|Top_ET1|qysys_test:NiosII|qysys_test_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd(69) " "VHDL Signal Declaration warning at qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737559769 "|Top_ET1|qysys_test:NiosII|qysys_test_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd(72) " "VHDL Signal Declaration warning at qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737559769 "|Top_ET1|qysys_test:NiosII|qysys_test_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd(74) " "VHDL Signal Declaration warning at qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737559769 "|Top_ET1|qysys_test:NiosII|qysys_test_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator qysys_test:NiosII\|qysys_test_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"qysys_test:NiosII\|qysys_test_jtag_uart_avalon_jtag_slave_translator:jtag_uart_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "qysys_test/synthesis/qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_jtag_uart_avalon_jtag_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_switches_s1_translator qysys_test:NiosII\|qysys_test_switches_s1_translator:switches_s1_translator " "Elaborating entity \"qysys_test_switches_s1_translator\" for hierarchy \"qysys_test:NiosII\|qysys_test_switches_s1_translator:switches_s1_translator\"" {  } { { "qysys_test/synthesis/qysys_test.vhd" "switches_s1_translator" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test.vhd" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559810 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer qysys_test_switches_s1_translator.vhd(53) " "VHDL Signal Declaration warning at qysys_test_switches_s1_translator.vhd(53): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_switches_s1_translator.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_switches_s1_translator.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737559816 "|Top_ET1|qysys_test:NiosII|qysys_test_switches_s1_translator:switches_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer qysys_test_switches_s1_translator.vhd(54) " "VHDL Signal Declaration warning at qysys_test_switches_s1_translator.vhd(54): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_switches_s1_translator.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_switches_s1_translator.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737559816 "|Top_ET1|qysys_test:NiosII|qysys_test_switches_s1_translator:switches_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount qysys_test_switches_s1_translator.vhd(55) " "VHDL Signal Declaration warning at qysys_test_switches_s1_translator.vhd(55): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_switches_s1_translator.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_switches_s1_translator.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737559816 "|Top_ET1|qysys_test:NiosII|qysys_test_switches_s1_translator:switches_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable qysys_test_switches_s1_translator.vhd(56) " "VHDL Signal Declaration warning at qysys_test_switches_s1_translator.vhd(56): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_switches_s1_translator.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_switches_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737559816 "|Top_ET1|qysys_test:NiosII|qysys_test_switches_s1_translator:switches_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect qysys_test_switches_s1_translator.vhd(57) " "VHDL Signal Declaration warning at qysys_test_switches_s1_translator.vhd(57): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_switches_s1_translator.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_switches_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737559816 "|Top_ET1|qysys_test:NiosII|qysys_test_switches_s1_translator:switches_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken qysys_test_switches_s1_translator.vhd(58) " "VHDL Signal Declaration warning at qysys_test_switches_s1_translator.vhd(58): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_switches_s1_translator.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_switches_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737559816 "|Top_ET1|qysys_test:NiosII|qysys_test_switches_s1_translator:switches_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess qysys_test_switches_s1_translator.vhd(59) " "VHDL Signal Declaration warning at qysys_test_switches_s1_translator.vhd(59): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_switches_s1_translator.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_switches_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737559816 "|Top_ET1|qysys_test:NiosII|qysys_test_switches_s1_translator:switches_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock qysys_test_switches_s1_translator.vhd(60) " "VHDL Signal Declaration warning at qysys_test_switches_s1_translator.vhd(60): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_switches_s1_translator.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_switches_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737559816 "|Top_ET1|qysys_test:NiosII|qysys_test_switches_s1_translator:switches_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable qysys_test_switches_s1_translator.vhd(61) " "VHDL Signal Declaration warning at qysys_test_switches_s1_translator.vhd(61): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_switches_s1_translator.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_switches_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737559816 "|Top_ET1|qysys_test:NiosII|qysys_test_switches_s1_translator:switches_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read qysys_test_switches_s1_translator.vhd(62) " "VHDL Signal Declaration warning at qysys_test_switches_s1_translator.vhd(62): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_switches_s1_translator.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_switches_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737559816 "|Top_ET1|qysys_test:NiosII|qysys_test_switches_s1_translator:switches_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_write qysys_test_switches_s1_translator.vhd(66) " "VHDL Signal Declaration warning at qysys_test_switches_s1_translator.vhd(66): used implicit default value for signal \"av_write\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_switches_s1_translator.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_switches_s1_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737559816 "|Top_ET1|qysys_test:NiosII|qysys_test_switches_s1_translator:switches_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable qysys_test_switches_s1_translator.vhd(67) " "VHDL Signal Declaration warning at qysys_test_switches_s1_translator.vhd(67): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_switches_s1_translator.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_switches_s1_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737559816 "|Top_ET1|qysys_test:NiosII|qysys_test_switches_s1_translator:switches_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writedata qysys_test_switches_s1_translator.vhd(68) " "VHDL Signal Declaration warning at qysys_test_switches_s1_translator.vhd(68): used implicit default value for signal \"av_writedata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_switches_s1_translator.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_switches_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737559816 "|Top_ET1|qysys_test:NiosII|qysys_test_switches_s1_translator:switches_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest qysys_test_switches_s1_translator.vhd(69) " "VHDL Signal Declaration warning at qysys_test_switches_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_switches_s1_translator.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_switches_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737559816 "|Top_ET1|qysys_test:NiosII|qysys_test_switches_s1_translator:switches_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response qysys_test_switches_s1_translator.vhd(72) " "VHDL Signal Declaration warning at qysys_test_switches_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_switches_s1_translator.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_switches_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737559816 "|Top_ET1|qysys_test:NiosII|qysys_test_switches_s1_translator:switches_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid qysys_test_switches_s1_translator.vhd(74) " "VHDL Signal Declaration warning at qysys_test_switches_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_switches_s1_translator.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_switches_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737559816 "|Top_ET1|qysys_test:NiosII|qysys_test_switches_s1_translator:switches_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent qysys_test:NiosII\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"qysys_test:NiosII\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "qysys_test/synthesis/qysys_test.vhd" "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test.vhd" 3128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent qysys_test:NiosII\|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"qysys_test:NiosII\|altera_merlin_master_agent:nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "qysys_test/synthesis/qysys_test.vhd" "nios2_qsys_0_data_master_translator_avalon_universal_master_0_agent" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test.vhd" 3210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent qysys_test:NiosII\|qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\" for hierarchy \"qysys_test:NiosII\|qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "qysys_test/synthesis/qysys_test.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test.vhd" 3292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559858 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "m0_writeresponserequest qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd(88) " "VHDL Signal Declaration warning at qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd(88): used implicit default value for signal \"m0_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737559864 "|Top_ET1|qysys_test:NiosII|qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent qysys_test:NiosII\|qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"qysys_test:NiosII\|qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\"" {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor qysys_test:NiosII\|qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"qysys_test:NiosII\|qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "qysys_test/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo qysys_test:NiosII\|qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" for hierarchy \"qysys_test:NiosII\|qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "qysys_test/synthesis/qysys_test.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test.vhd" 3375 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559895 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37) " "VHDL Signal Declaration warning at qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737559919 "|Top_ET1|qysys_test:NiosII|qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38) " "VHDL Signal Declaration warning at qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737559919 "|Top_ET1|qysys_test:NiosII|qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41) " "VHDL Signal Declaration warning at qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737559921 "|Top_ET1|qysys_test:NiosII|qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47) " "VHDL Signal Declaration warning at qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737559921 "|Top_ET1|qysys_test:NiosII|qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48) " "VHDL Signal Declaration warning at qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737559921 "|Top_ET1|qysys_test:NiosII|qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49) " "VHDL Signal Declaration warning at qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737559921 "|Top_ET1|qysys_test:NiosII|qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo qysys_test:NiosII\|qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"qysys_test:NiosII\|qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent qysys_test:NiosII\|qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent:sdram_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent\" for hierarchy \"qysys_test:NiosII\|qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent:sdram_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "qysys_test/synthesis/qysys_test.vhd" "sdram_s1_translator_avalon_universal_slave_0_agent" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test.vhd" 3544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559974 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "m0_writeresponserequest qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent.vhd(88) " "VHDL Signal Declaration warning at qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent.vhd(88): used implicit default value for signal \"m0_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737559990 "|Top_ET1|qysys_test:NiosII|qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent:sdram_s1_translator_avalon_universal_slave_0_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent qysys_test:NiosII\|qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent:sdram_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"qysys_test:NiosII\|qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent:sdram_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "qysys_test/synthesis/qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent.vhd" "sdram_s1_translator_avalon_universal_slave_0_agent" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737559997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor qysys_test:NiosII\|qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent:sdram_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"qysys_test:NiosII\|qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent:sdram_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "qysys_test/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737560005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo qysys_test:NiosII\|qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" for hierarchy \"qysys_test:NiosII\|qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "qysys_test/synthesis/qysys_test.vhd" "sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test.vhd" 3627 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737560005 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37) " "VHDL Signal Declaration warning at qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737560028 "|Top_ET1|qysys_test:NiosII|qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38) " "VHDL Signal Declaration warning at qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737560028 "|Top_ET1|qysys_test:NiosII|qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41) " "VHDL Signal Declaration warning at qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737560028 "|Top_ET1|qysys_test:NiosII|qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47) " "VHDL Signal Declaration warning at qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737560028 "|Top_ET1|qysys_test:NiosII|qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48) " "VHDL Signal Declaration warning at qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737560028 "|Top_ET1|qysys_test:NiosII|qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49) " "VHDL Signal Declaration warning at qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737560030 "|Top_ET1|qysys_test:NiosII|qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo qysys_test:NiosII\|qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"qysys_test:NiosII\|qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "qysys_test/synthesis/qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737560037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo qysys_test:NiosII\|qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\" for hierarchy \"qysys_test:NiosII\|qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "qysys_test/synthesis/qysys_test.vhd" "sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test.vhd" 3670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737560041 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(33) " "VHDL Signal Declaration warning at qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(33): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737560053 "|Top_ET1|qysys_test:NiosII|qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(34) " "VHDL Signal Declaration warning at qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(34): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737560053 "|Top_ET1|qysys_test:NiosII|qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(37) " "VHDL Signal Declaration warning at qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(37): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737560053 "|Top_ET1|qysys_test:NiosII|qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(45) " "VHDL Signal Declaration warning at qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(45): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737560053 "|Top_ET1|qysys_test:NiosII|qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(46) " "VHDL Signal Declaration warning at qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(46): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737560053 "|Top_ET1|qysys_test:NiosII|qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_endofpacket qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(47) " "VHDL Signal Declaration warning at qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(47): used implicit default value for signal \"out_endofpacket\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737560053 "|Top_ET1|qysys_test:NiosII|qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(48) " "VHDL Signal Declaration warning at qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(48): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737560053 "|Top_ET1|qysys_test:NiosII|qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_startofpacket qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(49) " "VHDL Signal Declaration warning at qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(49): used implicit default value for signal \"out_startofpacket\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737560053 "|Top_ET1|qysys_test:NiosII|qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo qysys_test:NiosII\|qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"qysys_test:NiosII\|qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "qysys_test/synthesis/qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737560069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_addr_router qysys_test:NiosII\|qysys_test_addr_router:addr_router " "Elaborating entity \"qysys_test_addr_router\" for hierarchy \"qysys_test:NiosII\|qysys_test_addr_router:addr_router\"" {  } { { "qysys_test/synthesis/qysys_test.vhd" "addr_router" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test.vhd" 4343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737560227 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_addr_router_default_decode qysys_test:NiosII\|qysys_test_addr_router:addr_router\|qysys_test_addr_router_default_decode:the_default_decode " "Elaborating entity \"qysys_test_addr_router_default_decode\" for hierarchy \"qysys_test:NiosII\|qysys_test_addr_router:addr_router\|qysys_test_addr_router_default_decode:the_default_decode\"" {  } { { "qysys_test/synthesis/submodules/qysys_test_addr_router.sv" "the_default_decode" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_addr_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737560240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_addr_router_001 qysys_test:NiosII\|qysys_test_addr_router_001:addr_router_001 " "Elaborating entity \"qysys_test_addr_router_001\" for hierarchy \"qysys_test:NiosII\|qysys_test_addr_router_001:addr_router_001\"" {  } { { "qysys_test/synthesis/qysys_test.vhd" "addr_router_001" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test.vhd" 4360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737560245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_addr_router_001_default_decode qysys_test:NiosII\|qysys_test_addr_router_001:addr_router_001\|qysys_test_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"qysys_test_addr_router_001_default_decode\" for hierarchy \"qysys_test:NiosII\|qysys_test_addr_router_001:addr_router_001\|qysys_test_addr_router_001_default_decode:the_default_decode\"" {  } { { "qysys_test/synthesis/submodules/qysys_test_addr_router_001.sv" "the_default_decode" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_addr_router_001.sv" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737560255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_id_router qysys_test:NiosII\|qysys_test_id_router:id_router " "Elaborating entity \"qysys_test_id_router\" for hierarchy \"qysys_test:NiosII\|qysys_test_id_router:id_router\"" {  } { { "qysys_test/synthesis/qysys_test.vhd" "id_router" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test.vhd" 4377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737560261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_id_router_default_decode qysys_test:NiosII\|qysys_test_id_router:id_router\|qysys_test_id_router_default_decode:the_default_decode " "Elaborating entity \"qysys_test_id_router_default_decode\" for hierarchy \"qysys_test:NiosII\|qysys_test_id_router:id_router\|qysys_test_id_router_default_decode:the_default_decode\"" {  } { { "qysys_test/synthesis/submodules/qysys_test_id_router.sv" "the_default_decode" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737560273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_id_router_002 qysys_test:NiosII\|qysys_test_id_router_002:id_router_002 " "Elaborating entity \"qysys_test_id_router_002\" for hierarchy \"qysys_test:NiosII\|qysys_test_id_router_002:id_router_002\"" {  } { { "qysys_test/synthesis/qysys_test.vhd" "id_router_002" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test.vhd" 4411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737560285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_id_router_002_default_decode qysys_test:NiosII\|qysys_test_id_router_002:id_router_002\|qysys_test_id_router_002_default_decode:the_default_decode " "Elaborating entity \"qysys_test_id_router_002_default_decode\" for hierarchy \"qysys_test:NiosII\|qysys_test_id_router_002:id_router_002\|qysys_test_id_router_002_default_decode:the_default_decode\"" {  } { { "qysys_test/synthesis/submodules/qysys_test_id_router_002.sv" "the_default_decode" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_id_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737560290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_id_router_005 qysys_test:NiosII\|qysys_test_id_router_005:id_router_005 " "Elaborating entity \"qysys_test_id_router_005\" for hierarchy \"qysys_test:NiosII\|qysys_test_id_router_005:id_router_005\"" {  } { { "qysys_test/synthesis/qysys_test.vhd" "id_router_005" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test.vhd" 4462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737560306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_id_router_005_default_decode qysys_test:NiosII\|qysys_test_id_router_005:id_router_005\|qysys_test_id_router_005_default_decode:the_default_decode " "Elaborating entity \"qysys_test_id_router_005_default_decode\" for hierarchy \"qysys_test:NiosII\|qysys_test_id_router_005:id_router_005\|qysys_test_id_router_005_default_decode:the_default_decode\"" {  } { { "qysys_test/synthesis/submodules/qysys_test_id_router_005.sv" "the_default_decode" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_id_router_005.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737560322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter qysys_test:NiosII\|altera_merlin_burst_adapter:burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"qysys_test:NiosII\|altera_merlin_burst_adapter:burst_adapter\"" {  } { { "qysys_test/synthesis/qysys_test.vhd" "burst_adapter" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test.vhd" 4513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737560347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only qysys_test:NiosII\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"qysys_test:NiosII\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba\"" {  } { { "qysys_test/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.the_ba" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/altera_merlin_burst_adapter.sv" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737560354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_rst_controller qysys_test:NiosII\|qysys_test_rst_controller:rst_controller " "Elaborating entity \"qysys_test_rst_controller\" for hierarchy \"qysys_test:NiosII\|qysys_test_rst_controller:rst_controller\"" {  } { { "qysys_test/synthesis/qysys_test.vhd" "rst_controller" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test.vhd" 4563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737560368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller qysys_test:NiosII\|qysys_test_rst_controller:rst_controller\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"qysys_test:NiosII\|qysys_test_rst_controller:rst_controller\|altera_reset_controller:rst_controller\"" {  } { { "qysys_test/synthesis/qysys_test_rst_controller.vhd" "rst_controller" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_rst_controller.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737560386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer qysys_test:NiosII\|qysys_test_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"qysys_test:NiosII\|qysys_test_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "qysys_test/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737560401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_rst_controller_001 qysys_test:NiosII\|qysys_test_rst_controller_001:rst_controller_001 " "Elaborating entity \"qysys_test_rst_controller_001\" for hierarchy \"qysys_test:NiosII\|qysys_test_rst_controller_001:rst_controller_001\"" {  } { { "qysys_test/synthesis/qysys_test.vhd" "rst_controller_001" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test.vhd" 4592 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737560401 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req qysys_test_rst_controller_001.vhd(35) " "VHDL Signal Declaration warning at qysys_test_rst_controller_001.vhd(35): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "qysys_test/synthesis/qysys_test_rst_controller_001.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_rst_controller_001.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1770737560417 "|Top_ET1|qysys_test:NiosII|qysys_test_rst_controller_001:rst_controller_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller qysys_test:NiosII\|qysys_test_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"qysys_test:NiosII\|qysys_test_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\"" {  } { { "qysys_test/synthesis/qysys_test_rst_controller_001.vhd" "rst_controller_001" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_rst_controller_001.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737560427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_cmd_xbar_demux qysys_test:NiosII\|qysys_test_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"qysys_test_cmd_xbar_demux\" for hierarchy \"qysys_test:NiosII\|qysys_test_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "qysys_test/synthesis/qysys_test.vhd" "cmd_xbar_demux" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test.vhd" 4621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737560442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_cmd_xbar_demux_001 qysys_test:NiosII\|qysys_test_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"qysys_test_cmd_xbar_demux_001\" for hierarchy \"qysys_test:NiosII\|qysys_test_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "qysys_test/synthesis/qysys_test.vhd" "cmd_xbar_demux_001" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test.vhd" 4663 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737560449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_cmd_xbar_mux qysys_test:NiosII\|qysys_test_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"qysys_test_cmd_xbar_mux\" for hierarchy \"qysys_test:NiosII\|qysys_test_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "qysys_test/synthesis/qysys_test.vhd" "cmd_xbar_mux" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test.vhd" 4723 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737560456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator qysys_test:NiosII\|qysys_test_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"qysys_test:NiosII\|qysys_test_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "qysys_test/synthesis/submodules/qysys_test_cmd_xbar_mux.sv" "arb" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737560470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder qysys_test:NiosII\|qysys_test_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"qysys_test:NiosII\|qysys_test_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "qysys_test/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737560483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_rsp_xbar_demux qysys_test:NiosII\|qysys_test_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"qysys_test_rsp_xbar_demux\" for hierarchy \"qysys_test:NiosII\|qysys_test_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "qysys_test/synthesis/qysys_test.vhd" "rsp_xbar_demux" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test.vhd" 4843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737560556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_rsp_xbar_demux_005 qysys_test:NiosII\|qysys_test_rsp_xbar_demux_005:rsp_xbar_demux_005 " "Elaborating entity \"qysys_test_rsp_xbar_demux_005\" for hierarchy \"qysys_test:NiosII\|qysys_test_rsp_xbar_demux_005:rsp_xbar_demux_005\"" {  } { { "qysys_test/synthesis/qysys_test.vhd" "rsp_xbar_demux_005" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test.vhd" 4963 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737560572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_rsp_xbar_mux qysys_test:NiosII\|qysys_test_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"qysys_test_rsp_xbar_mux\" for hierarchy \"qysys_test:NiosII\|qysys_test_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "qysys_test/synthesis/qysys_test.vhd" "rsp_xbar_mux" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test.vhd" 5017 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737560582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator qysys_test:NiosII\|qysys_test_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"qysys_test:NiosII\|qysys_test_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "qysys_test/synthesis/submodules/qysys_test_rsp_xbar_mux.sv" "arb" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_rsp_xbar_mux.sv" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737560591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder qysys_test:NiosII\|qysys_test_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"qysys_test:NiosII\|qysys_test_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "qysys_test/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737560607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_rsp_xbar_mux_001 qysys_test:NiosII\|qysys_test_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"qysys_test_rsp_xbar_mux_001\" for hierarchy \"qysys_test:NiosII\|qysys_test_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "qysys_test/synthesis/qysys_test.vhd" "rsp_xbar_mux_001" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test.vhd" 5059 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737560615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator qysys_test:NiosII\|qysys_test_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"qysys_test:NiosII\|qysys_test_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "qysys_test/synthesis/submodules/qysys_test_rsp_xbar_mux_001.sv" "arb" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_rsp_xbar_mux_001.sv" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737560629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder qysys_test:NiosII\|qysys_test_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"qysys_test:NiosII\|qysys_test_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "qysys_test/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737560643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_width_adapter qysys_test:NiosII\|qysys_test_width_adapter:width_adapter " "Elaborating entity \"qysys_test_width_adapter\" for hierarchy \"qysys_test:NiosII\|qysys_test_width_adapter:width_adapter\"" {  } { { "qysys_test/synthesis/qysys_test.vhd" "width_adapter" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test.vhd" 5119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737560649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter qysys_test:NiosII\|qysys_test_width_adapter:width_adapter\|altera_merlin_width_adapter:width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"qysys_test:NiosII\|qysys_test_width_adapter:width_adapter\|altera_merlin_width_adapter:width_adapter\"" {  } { { "qysys_test/synthesis/qysys_test_width_adapter.vhd" "width_adapter" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_width_adapter.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737560672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_width_adapter_001 qysys_test:NiosII\|qysys_test_width_adapter_001:width_adapter_001 " "Elaborating entity \"qysys_test_width_adapter_001\" for hierarchy \"qysys_test:NiosII\|qysys_test_width_adapter_001:width_adapter_001\"" {  } { { "qysys_test/synthesis/qysys_test.vhd" "width_adapter_001" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test.vhd" 5179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737560685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter qysys_test:NiosII\|qysys_test_width_adapter_001:width_adapter_001\|altera_merlin_width_adapter:width_adapter_001 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"qysys_test:NiosII\|qysys_test_width_adapter_001:width_adapter_001\|altera_merlin_width_adapter:width_adapter_001\"" {  } { { "qysys_test/synthesis/qysys_test_width_adapter_001.vhd" "width_adapter_001" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_width_adapter_001.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737560703 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "in_burstwrap_field altera_merlin_width_adapter.sv(259) " "Verilog HDL warning at altera_merlin_width_adapter.sv(259): object in_burstwrap_field used but never assigned" {  } { { "qysys_test/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1770737560703 "|Top_ET1|qysys_test:NiosII|qysys_test_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(717) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(717): object \"aligned_addr\" assigned a value but never read" {  } { { "qysys_test/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/altera_merlin_width_adapter.sv" 717 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1770737560703 "|Top_ET1|qysys_test:NiosII|qysys_test_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(718) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(718): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "qysys_test/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/altera_merlin_width_adapter.sv" 718 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1770737560703 "|Top_ET1|qysys_test:NiosII|qysys_test_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in_burstwrap_field 0 altera_merlin_width_adapter.sv(259) " "Net \"in_burstwrap_field\" at altera_merlin_width_adapter.sv(259) has no driver or initial value, using a default initial value '0'" {  } { { "qysys_test/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1770737560703 "|Top_ET1|qysys_test:NiosII|qysys_test_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qysys_test_irq_mapper qysys_test:NiosII\|qysys_test_irq_mapper:irq_mapper " "Elaborating entity \"qysys_test_irq_mapper\" for hierarchy \"qysys_test:NiosII\|qysys_test_irq_mapper:irq_mapper\"" {  } { { "qysys_test/synthesis/qysys_test.vhd" "irq_mapper" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test.vhd" 5239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737560719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM_generation PWM_generation:PWM0 " "Elaborating entity \"PWM_generation\" for hierarchy \"PWM_generation:PWM0\"" {  } { { "Top_ET1.vhd" "PWM0" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/Top_ET1.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1770737560729 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1770737561620 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1770737561620 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1770737561620 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1770737561620 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1770737561620 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1770737561620 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1770737561620 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1770737561636 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1770737561636 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1770737561636 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1770737561636 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1770737561636 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1770737561636 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1770737561636 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1770737561636 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1770737561636 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1770737561636 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1770737561636 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1770737561656 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1770737561656 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1770737561656 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1770737561656 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1770737561656 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1770737561656 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1770737561668 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1770737561668 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1770737561668 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1770737561668 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1770737561668 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1770737561668 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1770737561684 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1770737561684 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1770737561684 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1770737561684 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1770737561684 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1770737561684 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk DE_Clock_Generator_Audio 3 6 " "Port \"clk\" on the entity instantiation of \"DE_Clock_Generator_Audio\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "qysys_test/synthesis/submodules/qysys_test_clocks.v" "DE_Clock_Generator_Audio" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_clocks.v" 270 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1770737561753 "|Top_ET1|qysys_test:NiosII|qysys_test_clocks:clocks|altpll:DE_Clock_Generator_Audio"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk DE_Clock_Generator_System 3 6 " "Port \"clk\" on the entity instantiation of \"DE_Clock_Generator_System\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "qysys_test/synthesis/submodules/qysys_test_clocks.v" "DE_Clock_Generator_System" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_clocks.v" 172 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1770737561753 "|Top_ET1|qysys_test:NiosII|qysys_test_clocks:clocks|altpll:DE_Clock_Generator_System"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "qysys_test:NiosII\|qysys_test_clocks:clocks\|altpll:DE_Clock_Generator_Audio\|altpll_vpb2:auto_generated\|clk\[0\] " "Synthesized away node \"qysys_test:NiosII\|qysys_test_clocks:clocks\|altpll:DE_Clock_Generator_Audio\|altpll_vpb2:auto_generated\|clk\[0\]\"" {  } { { "db/altpll_vpb2.tdf" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/db/altpll_vpb2.tdf" 32 2 0 } } { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } } { "qysys_test/synthesis/submodules/qysys_test_clocks.v" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_clocks.v" 270 0 0 } } { "qysys_test/synthesis/qysys_test.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test.vhd" 2447 0 0 } } { "Top_ET1.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/Top_ET1.vhd" 70 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770737562842 "|Top_ET1|qysys_test:NiosII|qysys_test_clocks:clocks|altpll:DE_Clock_Generator_Audio|altpll_vpb2:auto_generated|pll1"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1770737562842 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1770737562842 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "qysys_test:NiosII\|qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem " "RAM logic \"qysys_test:NiosII\|qysys_test_sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "qysys_test/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1770737564152 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1770737564152 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1770737566160 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "qysys_test/synthesis/submodules/qysys_test_sdram.v" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_sdram.v" 440 -1 0 } } { "qysys_test/synthesis/submodules/qysys_test_sdram.v" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_sdram.v" 354 -1 0 } } { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 3167 -1 0 } } { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 4133 -1 0 } } { "qysys_test/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/altera_merlin_master_agent.sv" 276 -1 0 } } { "qysys_test/synthesis/submodules/qysys_test_jtag_uart.v" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_jtag_uart.v" 348 -1 0 } } { "qysys_test/synthesis/submodules/qysys_test_sdram.v" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_sdram.v" 304 -1 0 } } { "qysys_test/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 291 -1 0 } } { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 3740 -1 0 } } { "qysys_test/synthesis/submodules/qysys_test_jtag_uart.v" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_jtag_uart.v" 393 -1 0 } } { "qysys_test/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_nios2_qsys_0.v" 599 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 224 -1 0 } } { "qysys_test/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1770737566334 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1770737566334 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "Top_ET1.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/Top_ET1.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1770737567534 "|Top_ET1|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1770737567534 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770737567893 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "297 " "297 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1770737569374 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE0_NANO " "Ignored assignments for entity \"DE0_NANO\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_NANO -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_NANO -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1770737569485 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_NANO -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_NANO -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1770737569485 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_NANO -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_NANO -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1770737569485 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_NANO -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_NANO -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1770737569485 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_NANO -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_NANO -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1770737569485 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_NANO -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_NANO -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1770737569485 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_NANO -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_NANO -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1770737569485 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_NANO -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_NANO -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1770737569485 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_NANO -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_NANO -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1770737569485 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_NANO -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_NANO -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1770737569485 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_NANO -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_NANO -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1770737569485 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_NANO -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_NANO -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1770737569485 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_NANO -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_NANO -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1770737569485 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_NANO -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_NANO -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1770737569485 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_NANO -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_NANO -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1770737569485 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_NANO -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_NANO -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1770737569485 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_NANO -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_NANO -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1770737569485 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_NANO -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_NANO -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1770737569485 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_NANO -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_NANO -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1770737569485 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_NANO -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_NANO -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1770737569485 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_NANO -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_NANO -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1770737569485 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_NANO -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_NANO -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1770737569485 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_NANO -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_NANO -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1770737569485 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1770737569485 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE0_NANO_SMART_CAR " "Ignored assignments for entity \"DE0_NANO_SMART_CAR\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_NANO_SMART_CAR -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_NANO_SMART_CAR -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1770737569485 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_NANO_SMART_CAR -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_NANO_SMART_CAR -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1770737569485 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_NANO_SMART_CAR -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_NANO_SMART_CAR -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1770737569485 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_NANO_SMART_CAR -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_NANO_SMART_CAR -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1770737569485 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_NANO_SMART_CAR -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_NANO_SMART_CAR -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1770737569485 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_NANO_SMART_CAR -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_NANO_SMART_CAR -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1770737569485 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_NANO_SMART_CAR -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_NANO_SMART_CAR -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1770737569485 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_NANO_SMART_CAR -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_NANO_SMART_CAR -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1770737569485 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_NANO_SMART_CAR -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_NANO_SMART_CAR -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1770737569485 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_NANO_SMART_CAR -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_NANO_SMART_CAR -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1770737569485 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_NANO_SMART_CAR -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_NANO_SMART_CAR -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1770737569485 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_NANO_SMART_CAR -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_NANO_SMART_CAR -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1770737569485 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_NANO_SMART_CAR -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_NANO_SMART_CAR -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1770737569485 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_NANO_SMART_CAR -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_NANO_SMART_CAR -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1770737569485 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_NANO_SMART_CAR -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_NANO_SMART_CAR -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1770737569485 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_NANO_SMART_CAR -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_NANO_SMART_CAR -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1770737569485 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_NANO_SMART_CAR -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_NANO_SMART_CAR -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1770737569485 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_NANO_SMART_CAR -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_NANO_SMART_CAR -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1770737569485 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_NANO_SMART_CAR -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_NANO_SMART_CAR -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1770737569485 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_NANO_SMART_CAR -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_NANO_SMART_CAR -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1770737569485 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_NANO_SMART_CAR -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_NANO_SMART_CAR -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1770737569485 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_NANO_SMART_CAR -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_NANO_SMART_CAR -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1770737569485 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_NANO_SMART_CAR -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_NANO_SMART_CAR -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Quartus II" 0 -1 1770737569485 ""}  } {  } 0 20013 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Quartus II" 0 -1 1770737569485 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/output_files/Top_ET1.map.smsg " "Generated suppressed messages file C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/output_files/Top_ET1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1770737570421 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1770737571741 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1770737571741 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "qysys_test:NiosII\|qysys_test_clocks:clocks\|altpll:DE_Clock_Generator_System\|altpll_6rb2:auto_generated\|pll1 CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"qysys_test:NiosII\|qysys_test_clocks:clocks\|altpll:DE_Clock_Generator_System\|altpll_6rb2:auto_generated\|pll1\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "db/altpll_6rb2.tdf" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/db/altpll_6rb2.tdf" 27 2 0 } } { "altpll.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "qysys_test/synthesis/submodules/qysys_test_clocks.v" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/submodules/qysys_test_clocks.v" 172 0 0 } } { "qysys_test/synthesis/qysys_test.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/qysys_test/synthesis/qysys_test.vhd" 2447 0 0 } } { "Top_ET1.vhd" "" { Text "C:/Users/mbenka1/Documents/APP5/codesign_fpga/RTL_ET3/Top_ET1.vhd" 70 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Quartus II" 0 -1 1770737572061 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3245 " "Implemented 3245 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1770737572373 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1770737572373 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1770737572373 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3034 " "Implemented 3034 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1770737572373 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1770737572373 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1770737572373 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1770737572373 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 214 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 214 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "513 " "Peak virtual memory: 513 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1770737572631 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 10 16:32:52 2026 " "Processing ended: Tue Feb 10 16:32:52 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1770737572631 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1770737572631 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1770737572631 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1770737572631 ""}
