[*]
[*] GTKWave Analyzer v3.3.103 (w)1999-2019 BSI
[*] Mon Sep 20 10:36:33 2021
[*]
[dumpfile] "/home/jrsharp/home_mnt/code/FPGA/SLURM/test/next/dump.vcd"
[dumpfile_mtime] "Mon Sep 20 10:35:57 2021"
[dumpfile_size] 54928323
[savefile] "/home/jrsharp/home_mnt/code/FPGA/SLURM/test/next/config.gtkw"
[timestart] 27460000
[size] 1710 811
[pos] -1 -1
*-20.000000 30200000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] slurm16_tb.
[treeopen] slurm16_tb.slm0.
[treeopen] slurm16_tb.slm0.mem0.
[treeopen] slurm16_tb.slm0.reg0.
[sst_width] 234
[signals_width] 383
[sst_expanded] 1
[sst_vpaned_height] 218
@28
slurm16_tb.slm0.CLK
slurm16_tb.slm0.RSTb
@22
slurm16_tb.slm0.mem0.ADDRESS[15:0]
slurm16_tb.slm0.mem0.DATA_IN[15:0]
slurm16_tb.slm0.mem0.DATA_OUT[15:0]
@200
-
-registers
@22
slurm16_tb.slm0.reg0.\regFileA[0][15:0]
slurm16_tb.slm0.reg0.\regFileA[1][15:0]
slurm16_tb.slm0.reg0.\regFileA[2][15:0]
slurm16_tb.slm0.reg0.\regFileA[3][15:0]
slurm16_tb.slm0.reg0.\regFileA[4][15:0]
slurm16_tb.slm0.reg0.\regFileA[5][15:0]
slurm16_tb.slm0.reg0.\regFileA[6][15:0]
slurm16_tb.slm0.reg0.\regFileA[7][15:0]
slurm16_tb.slm0.reg0.\regFileA[8][15:0]
slurm16_tb.slm0.reg0.\regFileA[9][15:0]
slurm16_tb.slm0.reg0.\regFileA[10][15:0]
slurm16_tb.slm0.reg0.\regFileA[11][15:0]
slurm16_tb.slm0.reg0.\regFileA[12][15:0]
slurm16_tb.slm0.reg0.\regFileA[13][15:0]
slurm16_tb.slm0.reg0.\regFileA[14][15:0]
slurm16_tb.slm0.reg0.\regFileA[15][15:0]
@200
-
-
-Flags
@28
slurm16_tb.slm0.alu0.C
slurm16_tb.slm0.alu0.S
slurm16_tb.slm0.alu0.Z
@8022
slurm16_tb.PINS[15:0]
@22
slurm16_tb.slm0.pip0.pipelineStage1_r[15:0]
slurm16_tb.slm0.pip0.pipelineStage2_r[15:0]
slurm16_tb.slm0.pip0.pipelineStage3_r[15:0]
slurm16_tb.slm0.pip0.pipelineStage4_r[15:0]
slurm16_tb.slm0.alu0.A[15:0]
slurm16_tb.slm0.alu0.B[15:0]
slurm16_tb.slm0.alu0.aluOut[15:0]
slurm16_tb.slm0.pip0.imm_r[11:0]
slurm16_tb.slm0.pip0.pc_r[15:0]
slurm16_tb.slm0.pip0.regA[15:0]
slurm16_tb.slm0.pip0.regB[15:0]
slurm16_tb.slm0.pip0.imm_stage2_r[15:0]
slurm16_tb.slm0.pip0.memoryOut_stage3_r_next[15:0]
@28
slurm16_tb.slm0.mem0.u0.done_sig
slurm16_tb.slm0.mem0.u0.go_reg
@22
slurm16_tb.slm0.mem0.u0.tx_reg[7:0]
@28
slurm16_tb.slm0.mem0.u0.WR
@22
slurm16_tb.slm0.mem0.u0.DATA_IN[15:0]
@28
slurm16_tb.slm0.pip0.partial_pipeline_stall_r
@22
slurm16_tb.slm0.pip0.regARdAddr_stage0_r[5:0]
slurm16_tb.slm0.pip0.regBRdAddr_stage0_r[5:0]
slurm16_tb.slm0.pip0.hazard2_r[5:0]
slurm16_tb.slm0.pip0.hazard2_r_next[5:0]
slurm16_tb.slm0.pip0.hazard3_r[5:0]
@23
slurm16_tb.slm0.pip0.hazard4_r[5:0]
[pattern_trace] 1
[pattern_trace] 0
