-- VHDL for IBM SMS ALD page 15.60.32.1
-- Title: E CH LINE DRIVERS
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 9/18/2020 9:20:40 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_15_60_32_1_E_CH_LINE_DRIVERS is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MS_E2_REG_8_BIT:	 in STD_LOGIC;
		MS_E2_REG_4_BIT:	 in STD_LOGIC;
		MC_CPU_TO_E_CH_TAU_8_BIT:	 out STD_LOGIC;
		MC_CPU_TO_I_O_SYNC_8_BIT:	 out STD_LOGIC;
		MC_CPU_TO_E_CH_1301_8_BIT:	 out STD_LOGIC;
		MC_CPU_TO_E_CH_1405_8_BIT:	 out STD_LOGIC;
		MC_CPU_TO_E_CH_TAU_4_BIT:	 out STD_LOGIC;
		MC_CPU_TO_I_O_SYNC_4_BIT:	 out STD_LOGIC;
		MC_CPU_TO_E_CH_1301_4_BIT:	 out STD_LOGIC;
		MC_CPU_TO_E_CH_1405_4_BIT:	 out STD_LOGIC);
end ALD_15_60_32_1_E_CH_LINE_DRIVERS;

architecture behavioral of ALD_15_60_32_1_E_CH_LINE_DRIVERS is 

	signal OUT_3B_G: STD_LOGIC;
	signal OUT_3C_G: STD_LOGIC;
	signal OUT_3D_G: STD_LOGIC;
	signal OUT_3F_H: STD_LOGIC;
	signal OUT_3G_H: STD_LOGIC;
	signal OUT_3H_H: STD_LOGIC;

begin

	OUT_3B_G <= MS_E2_REG_8_BIT;
	OUT_3C_G <= MS_E2_REG_8_BIT;
	OUT_3D_G <= MS_E2_REG_8_BIT;
	OUT_3F_H <= MS_E2_REG_4_BIT;
	OUT_3G_H <= MS_E2_REG_4_BIT;
	OUT_3H_H <= MS_E2_REG_4_BIT;

	MC_CPU_TO_E_CH_TAU_8_BIT <= OUT_3B_G;
	MC_CPU_TO_I_O_SYNC_8_BIT <= OUT_3C_G;
	MC_CPU_TO_E_CH_1301_8_BIT <= OUT_3D_G;
	MC_CPU_TO_E_CH_1405_8_BIT <= OUT_3D_G;
	MC_CPU_TO_E_CH_TAU_4_BIT <= OUT_3F_H;
	MC_CPU_TO_I_O_SYNC_4_BIT <= OUT_3G_H;
	MC_CPU_TO_E_CH_1301_4_BIT <= OUT_3H_H;
	MC_CPU_TO_E_CH_1405_4_BIT <= OUT_3H_H;


end;
