/* Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3) */

(* top =  1  *)
(* dynports =  1  *)
(* src = "dut.sv:6.1-8.10" *)
module ALU(A, B, Y);
  (* src = "dut.sv:6.24-6.25" *)
  input [7:0] A;
  wire [7:0] A;
  (* src = "dut.sv:6.27-6.28" *)
  input [7:0] B;
  wire [7:0] B;
  (* src = "dut.sv:6.43-6.44" *)
  output [7:0] Y;
  wire [7:0] Y;
  assign Y = 8'hxx;
endmodule
