0.6
2018.2
Jun 14 2018
20:41:02
C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.sim/sim_1/impl/timing/xsim/spi_receive_tbh_time_impl.v,1559486384,verilog,,C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/spi_receive_tbh.v,,SPI_Slave;fifo_generator_0;fifo_generator_0_HD2;fifo_generator_0_blk_mem_gen_generic_cstr;fifo_generator_0_blk_mem_gen_generic_cstr_HD20;fifo_generator_0_blk_mem_gen_prim_width;fifo_generator_0_blk_mem_gen_prim_width_HD21;fifo_generator_0_blk_mem_gen_prim_wrapper;fifo_generator_0_blk_mem_gen_prim_wrapper_HD22;fifo_generator_0_blk_mem_gen_top;fifo_generator_0_blk_mem_gen_top_HD19;fifo_generator_0_blk_mem_gen_v8_4_1;fifo_generator_0_blk_mem_gen_v8_4_1_HD17;fifo_generator_0_blk_mem_gen_v8_4_1_synth;fifo_generator_0_blk_mem_gen_v8_4_1_synth_HD18;fifo_generator_0_clk_x_pntrs;fifo_generator_0_clk_x_pntrs_HD7;fifo_generator_0_fifo_generator_ramfifo;fifo_generator_0_fifo_generator_ramfifo_HD6;fifo_generator_0_fifo_generator_top;fifo_generator_0_fifo_generator_top_HD5;fifo_generator_0_fifo_generator_v13_2_2;fifo_generator_0_fifo_generator_v13_2_2_HD3;fifo_generator_0_fifo_generator_v13_2_2_synth;fifo_generator_0_fifo_generator_v13_2_2_synth_HD4;fifo_generator_0_memory;fifo_generator_0_memory_HD16;fifo_generator_0_rd_bin_cntr;fifo_generator_0_rd_bin_cntr_HD12;fifo_generator_0_rd_logic;fifo_generator_0_rd_logic_HD10;fifo_generator_0_rd_status_flags_as;fifo_generator_0_rd_status_flags_as_HD11;fifo_generator_0_wr_bin_cntr;fifo_generator_0_wr_bin_cntr_HD15;fifo_generator_0_wr_logic;fifo_generator_0_wr_logic_HD13;fifo_generator_0_wr_status_flags_as;fifo_generator_0_wr_status_flags_as_HD14;fifo_generator_0_xpm_cdc_gray;fifo_generator_0_xpm_cdc_gray_HD8;fifo_generator_0_xpm_cdc_gray__1;fifo_generator_0_xpm_cdc_gray__1_HD9;glbl;spi_frame_decoder;spi_frame_encoder;spi_func_decoder;spi_func_encoder;spi_receive,,,,,,,,
C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/imports/new/SPI_slave_sim.v,1557996945,verilog,,,,SPI_slave_tbh,,,,,,,,
C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/SPI_slave_tbh2.v,1557652949,verilog,,,,SPI_slave_tbh2,,,,,,,,
C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/fsm_tbh.v,1557740091,verilog,,,,fsm_tbh,,,,,,,,
C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/led_tbh.v,1557818167,verilog,,,,led_tbh,,,,,,,,
C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/spi_frame_encoder_tbh.v,1558000736,verilog,,,,spi_frame_encoder_tbh,,,,,,,,
C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/spi_func_decoder_tbh.v,1557821605,verilog,,,,spi_func_decoder_tbh,,,,,,,,
C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/spi_func_encoder_tbh.v,1557937584,verilog,,,,spi_func_encoder_tbh,,,,,,,,
C:/FILES/asw_files/FPGA/spartan7_test/spartan7_test.srcs/sim_1/new/spi_receive_tbh.v,1559380507,verilog,,,,spi_receive_tbh,,,,,,,,
