// ==============================================================
// Generated by Vitis HLS v2023.2.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module krnl_partialKnn_wrapper_48_krnl_partialKnn_wrapper_48_Pipeline_DIST_OUT (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        out_dist_din,
        out_dist_full_n,
        out_dist_write,
        mux_case_1364484_reload,
        mux_case_2366487_reload,
        mux_case_3368490_reload,
        mux_case_4370493_reload,
        mux_case_5372496_reload,
        mux_case_6374499_reload,
        mux_case_7376502_reload,
        mux_case_8378505_reload,
        mux_case_9380508_reload,
        mux_case_10382511_reload
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [65:0] out_dist_din;
input   out_dist_full_n;
output   out_dist_write;
input  [31:0] mux_case_1364484_reload;
input  [31:0] mux_case_2366487_reload;
input  [31:0] mux_case_3368490_reload;
input  [31:0] mux_case_4370493_reload;
input  [31:0] mux_case_5372496_reload;
input  [31:0] mux_case_6374499_reload;
input  [31:0] mux_case_7376502_reload;
input  [31:0] mux_case_8378505_reload;
input  [31:0] mux_case_9380508_reload;
input  [31:0] mux_case_10382511_reload;

reg ap_idle;
reg out_dist_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln433_fu_187_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    out_dist_blk_n;
wire    ap_block_pp0_stage0;
wire   [31:0] temp_data_fu_199_p23;
reg   [31:0] temp_data_reg_292;
reg    ap_block_pp0_stage0_11001;
reg   [3:0] i_fu_78;
wire   [3:0] add_ln433_fu_193_p2;
wire    ap_loop_init;
reg   [3:0] ap_sig_allocacmp_i_5;
reg    ap_block_pp0_stage0_01001;
wire   [31:0] temp_data_fu_199_p21;
wire   [31:0] v_data_fu_259_p1;
wire   [32:0] or_ln_fu_262_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [3:0] temp_data_fu_199_p1;
wire   [3:0] temp_data_fu_199_p3;
wire   [3:0] temp_data_fu_199_p5;
wire   [3:0] temp_data_fu_199_p7;
wire   [3:0] temp_data_fu_199_p9;
wire   [3:0] temp_data_fu_199_p11;
wire   [3:0] temp_data_fu_199_p13;
wire  signed [3:0] temp_data_fu_199_p15;
wire  signed [3:0] temp_data_fu_199_p17;
wire  signed [3:0] temp_data_fu_199_p19;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 i_fu_78 = 4'd0;
#0 ap_done_reg = 1'b0;
end

krnl_partialKnn_wrapper_48_sparsemux_21_4_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 4'h1 ),
    .din0_WIDTH( 32 ),
    .CASE1( 4'h2 ),
    .din1_WIDTH( 32 ),
    .CASE2( 4'h3 ),
    .din2_WIDTH( 32 ),
    .CASE3( 4'h4 ),
    .din3_WIDTH( 32 ),
    .CASE4( 4'h5 ),
    .din4_WIDTH( 32 ),
    .CASE5( 4'h6 ),
    .din5_WIDTH( 32 ),
    .CASE6( 4'h7 ),
    .din6_WIDTH( 32 ),
    .CASE7( 4'h8 ),
    .din7_WIDTH( 32 ),
    .CASE8( 4'h9 ),
    .din8_WIDTH( 32 ),
    .CASE9( 4'hA ),
    .din9_WIDTH( 32 ),
    .def_WIDTH( 32 ),
    .sel_WIDTH( 4 ),
    .dout_WIDTH( 32 ))
sparsemux_21_4_32_1_1_U674(
    .din0(mux_case_1364484_reload),
    .din1(mux_case_2366487_reload),
    .din2(mux_case_3368490_reload),
    .din3(mux_case_4370493_reload),
    .din4(mux_case_5372496_reload),
    .din5(mux_case_6374499_reload),
    .din6(mux_case_7376502_reload),
    .din7(mux_case_8378505_reload),
    .din8(mux_case_9380508_reload),
    .din9(mux_case_10382511_reload),
    .def(temp_data_fu_199_p21),
    .sel(ap_sig_allocacmp_i_5),
    .dout(temp_data_fu_199_p23)
);

krnl_partialKnn_wrapper_48_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln433_fu_187_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_fu_78 <= add_ln433_fu_193_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_78 <= 4'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        temp_data_reg_292 <= temp_data_fu_199_p23;
    end
end

always @ (*) begin
    if (((icmp_ln433_fu_187_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_i_5 = 4'd1;
    end else begin
        ap_sig_allocacmp_i_5 = i_fu_78;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_dist_blk_n = out_dist_full_n;
    end else begin
        out_dist_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        out_dist_write = 1'b1;
    end else begin
        out_dist_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln433_fu_193_p2 = (ap_sig_allocacmp_i_5 + 4'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (out_dist_full_n == 1'b0);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign icmp_ln433_fu_187_p2 = ((ap_sig_allocacmp_i_5 == 4'd11) ? 1'b1 : 1'b0);

assign or_ln_fu_262_p3 = {{1'd0}, {v_data_fu_259_p1}};

assign out_dist_din = or_ln_fu_262_p3;

assign temp_data_fu_199_p21 = 'bx;

assign v_data_fu_259_p1 = temp_data_reg_292;

endmodule //krnl_partialKnn_wrapper_48_krnl_partialKnn_wrapper_48_Pipeline_DIST_OUT
