# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../test3.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../test3.gen/sources_1/bd/design_1/ipshared/6b2b/hdl" --include "../../../../test3.ip_user_files/ipstatic" --include "C:/Xilinx/Vivado/2023.2/data/xilinx_vip/include" \
"../../../../test3.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
"../../../../test3.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" \
"../../../../test3.srcs/sources_1/new/top.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
