<stg><name>udivrem<256u>.1</name>


<trans_list>

<trans id="704" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="705" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="706" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="707" from="3" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="708" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="709" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="711" from="5" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="0"/>
<literal name="icmp_ln498_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="712" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498_2" val="0"/>
</and_exp><and_exp><literal name="icmp_ln498" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="809" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="810" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln502" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="811" from="7" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="and_ln502" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="716" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="722" from="8" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="717" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="718" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="719" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="720" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="721" from="13" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="814" from="14" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="815" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="813" from="15" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="727" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="728" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="818" from="18" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="819" from="18" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="817" from="19" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="733" from="20" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="736" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="737" from="22" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln659" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="756" from="22" to="40">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln659" val="1"/>
<literal name="trunc_ln493_1" val="2"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="757" from="22" to="50">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln659" val="1"/>
<literal name="trunc_ln493_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="791" from="22" to="68">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln659" val="1"/>
<literal name="trunc_ln493_1" val="!1"/>
<literal name="trunc_ln493_1" val="!2"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="739" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="740" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="741" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="742" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="743" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="744" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="745" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="746" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="747" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="748" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="749" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="750" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="751" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="752" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="753" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="754" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="755" from="39" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="758" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="759" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="760" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="761" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="762" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="763" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="821" from="46" to="47">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_7" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="822" from="46" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_7" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="766" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="824" from="48" to="49">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="825" from="48" to="48">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="769" from="49" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="771" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="772" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="773" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="774" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="775" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="776" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="777" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="778" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="779" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="780" from="59" to="60">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="781" from="59" to="59">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="783" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="827" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="828" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="829" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="830" from="64" to="65">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln550" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="831" from="64" to="61">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln550" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="789" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="790" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="833" from="68" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="834" from="68" to="68">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="794" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="795" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="836" from="71" to="72">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="837" from="71" to="71">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="798" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="840" from="73" to="75">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln685" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="841" from="73" to="74">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln685" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="839" from="74" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="803" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="804" from="76" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="32">
<![CDATA[
:0 %reuse_addr_reg = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_addr_reg"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="64" op_0_bw="32">
<![CDATA[
:1 %reuse_reg = alloca i32 1

]]></Node>
<StgValue><ssdm name="reuse_reg"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="32">
<![CDATA[
:2 %this_assign_47_1_04 = alloca i32 1

]]></Node>
<StgValue><ssdm name="this_assign_47_1_04"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="32">
<![CDATA[
:3 %empty = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="32">
<![CDATA[
:4 %empty_84 = alloca i32 1

]]></Node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="64" op_0_bw="32">
<![CDATA[
:5 %na_divisor_word_num_bits_1_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="na_divisor_word_num_bits_1_0"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="32">
<![CDATA[
:6 %na_divisor_word_num_bits_2_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="na_divisor_word_num_bits_2_0"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="32">
<![CDATA[
:7 %na_divisor_word_num_bits_3_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="na_divisor_word_num_bits_3_0"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:8 %v_read = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %v

]]></Node>
<StgValue><ssdm name="v_read"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:9 %u_read = read i19 @_ssdm_op_Read.ap_auto.i19, i19 %u

]]></Node>
<StgValue><ssdm name="u_read"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10 %p_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read7

]]></Node>
<StgValue><ssdm name="p_read"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11 %p_read_3 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read6

]]></Node>
<StgValue><ssdm name="p_read_3"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12 %p_read53 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read5

]]></Node>
<StgValue><ssdm name="p_read53"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13 %p_read42 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read4

]]></Node>
<StgValue><ssdm name="p_read42"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:14 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %state, void @empty_17, i32 0, i32 0, void @empty_18, i32 4294967295, i32 0, void @empty_18, void @empty_18, void @empty_18, i32 0, i32 0, i32 0, i32 0, void @empty_18, void @empty_18

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="256">
<![CDATA[
:15 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i256 %state

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="256">
<![CDATA[
:16 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i256 %state

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64">
<![CDATA[
:17 %na_numerator_word_num_bits = alloca i64 1

]]></Node>
<StgValue><ssdm name="na_numerator_word_num_bits"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
:18 %br_ln29 = br void %branch0

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
branch0:0 %phi_ln29 = phi i2 0, void, i2 %add_ln29, void %branch0

]]></Node>
<StgValue><ssdm name="phi_ln29"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch0:1 %add_ln29 = add i2 %phi_ln29, i2 1

]]></Node>
<StgValue><ssdm name="add_ln29"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64">
<![CDATA[
branch0:2 %this_assign_47_1_04_load = load i64 %this_assign_47_1_04

]]></Node>
<StgValue><ssdm name="this_assign_47_1_04_load"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64">
<![CDATA[
branch0:3 %p_load8 = load i64 %empty

]]></Node>
<StgValue><ssdm name="p_load8"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64">
<![CDATA[
branch0:4 %p_load = load i64 %empty_84

]]></Node>
<StgValue><ssdm name="p_load"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64">
<![CDATA[
branch0:5 %na_divisor_word_num_bits_1_0_load = load i64 %na_divisor_word_num_bits_1_0

]]></Node>
<StgValue><ssdm name="na_divisor_word_num_bits_1_0_load"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64">
<![CDATA[
branch0:6 %na_divisor_word_num_bits_2_0_load = load i64 %na_divisor_word_num_bits_2_0

]]></Node>
<StgValue><ssdm name="na_divisor_word_num_bits_2_0_load"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64">
<![CDATA[
branch0:7 %na_divisor_word_num_bits_3_0_load = load i64 %na_divisor_word_num_bits_3_0

]]></Node>
<StgValue><ssdm name="na_divisor_word_num_bits_3_0_load"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch0:8 %this_assign_47_1_s = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %this_assign_47_1_04_load, i64 0, i64 %this_assign_47_1_04_load, i64 %this_assign_47_1_04_load, i2 %phi_ln29

]]></Node>
<StgValue><ssdm name="this_assign_47_1_s"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch0:9 %tmp_s = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %p_load8, i64 %p_load8, i64 0, i64 %p_load8, i2 %phi_ln29

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch0:10 %tmp_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %p_load, i64 %p_load, i64 %p_load, i64 0, i2 %phi_ln29

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch0:11 %na_divisor_word_num_bits_1_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %na_divisor_word_num_bits_1_0_load, i64 0, i64 %na_divisor_word_num_bits_1_0_load, i64 %na_divisor_word_num_bits_1_0_load, i2 %phi_ln29

]]></Node>
<StgValue><ssdm name="na_divisor_word_num_bits_1_1"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch0:12 %na_divisor_word_num_bits_2_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %na_divisor_word_num_bits_2_0_load, i64 %na_divisor_word_num_bits_2_0_load, i64 0, i64 %na_divisor_word_num_bits_2_0_load, i2 %phi_ln29

]]></Node>
<StgValue><ssdm name="na_divisor_word_num_bits_2_1"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch0:13 %na_divisor_word_num_bits_3_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %na_divisor_word_num_bits_3_0_load, i64 %na_divisor_word_num_bits_3_0_load, i64 %na_divisor_word_num_bits_3_0_load, i64 0, i2 %phi_ln29

]]></Node>
<StgValue><ssdm name="na_divisor_word_num_bits_3_1"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch0:14 %icmp_ln29 = icmp_eq  i2 %phi_ln29, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln29"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
branch0:15 %empty_85 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch0:16 %store_ln29 = store i64 %na_divisor_word_num_bits_3_1, i64 %na_divisor_word_num_bits_3_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch0:17 %store_ln29 = store i64 %na_divisor_word_num_bits_2_1, i64 %na_divisor_word_num_bits_2_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch0:18 %store_ln29 = store i64 %na_divisor_word_num_bits_1_1, i64 %na_divisor_word_num_bits_1_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch0:19 %store_ln29 = store i64 %tmp_1, i64 %empty_84

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch0:20 %store_ln29 = store i64 %tmp_s, i64 %empty

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch0:21 %store_ln29 = store i64 %this_assign_47_1_s, i64 %this_assign_47_1_04

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch0:22 %br_ln29 = br i1 %icmp_ln29, void %branch0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i.preheader:0 %br_ln29 = br void %_ZN4intx4uintILj256EEC2Ev.exit.i

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i:0 %idx150 = phi i2 %add_ln29_5, void %_ZN4intx4uintILj256EEC2Ev.exit.i, i2 0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.preheader

]]></Node>
<StgValue><ssdm name="idx150"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i:1 %add_ln29_5 = add i2 %idx150, i2 1

]]></Node>
<StgValue><ssdm name="add_ln29_5"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="64" op_0_bw="2">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i:2 %zext_ln29 = zext i2 %idx150

]]></Node>
<StgValue><ssdm name="zext_ln29"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i:3 %this_numerator_word_num_bits_addr = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 %zext_ln29

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_addr"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="64" op_1_bw="2">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i:4 %store_ln29 = store i64 0, i2 %this_numerator_word_num_bits_addr

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i:5 %icmp_ln29_5 = icmp_eq  i2 %idx150, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln29_5"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i:6 %empty_86 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_86"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit.i:7 %br_ln29 = br i1 %icmp_ln29_5, void %_ZN4intx4uintILj256EEC2Ev.exit.i, void %_ZN4intx8internal19normalized_div_argsILj256EEC2Ev.exit

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN4intx8internal19normalized_div_argsILj256EEC2Ev.exit:0 %un = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="un"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN4intx8internal19normalized_div_argsILj256EEC2Ev.exit:1 %this_numerator_word_num_bits_addr_19 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_addr_19"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="5" op_0_bw="19">
<![CDATA[
_ZN4intx8internal19normalized_div_argsILj256EEC2Ev.exit:2 %trunc_ln498 = trunc i19 %u_read

]]></Node>
<StgValue><ssdm name="trunc_ln498"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
_ZN4intx8internal19normalized_div_argsILj256EEC2Ev.exit:3 %br_ln498 = br void

]]></Node>
<StgValue><ssdm name="br_ln498"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %na_num_numerator_words = phi i3 %add_ln498, void, i3 4, void %_ZN4intx8internal19normalized_div_argsILj256EEC2Ev.exit

]]></Node>
<StgValue><ssdm name="na_num_numerator_words"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1 %icmp_ln498 = icmp_eq  i3 %na_num_numerator_words, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln498"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2 %empty_87 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 4, i64 2

]]></Node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3 %br_ln498 = br i1 %icmp_ln498, void, void %.critedge

]]></Node>
<StgValue><ssdm name="br_ln498"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1 %add_ln498 = add i3 %na_num_numerator_words, i3 7

]]></Node>
<StgValue><ssdm name="add_ln498"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="2" op_0_bw="3">
<![CDATA[
:2 %trunc_ln498_1 = trunc i3 %add_ln498

]]></Node>
<StgValue><ssdm name="trunc_ln498_1"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
:3 %shl_ln = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln498_1, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="19" op_0_bw="5">
<![CDATA[
:4 %zext_ln498 = zext i5 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln498"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:5 %add_ln498_1 = add i19 %zext_ln498, i19 %u_read

]]></Node>
<StgValue><ssdm name="add_ln498_1"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6 %lshr_ln498_1 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln498_1, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln498_1"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="14">
<![CDATA[
:7 %zext_ln498_1 = zext i14 %lshr_ln498_1

]]></Node>
<StgValue><ssdm name="zext_ln498_1"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8 %state_addr = getelementptr i256 %state, i64 0, i64 %zext_ln498_1

]]></Node>
<StgValue><ssdm name="state_addr"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="256" op_0_bw="14">
<![CDATA[
:9 %state_load = load i14 %state_addr

]]></Node>
<StgValue><ssdm name="state_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="145" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0 %specloopname_ln498 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6

]]></Node>
<StgValue><ssdm name="specloopname_ln498"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="256" op_0_bw="14">
<![CDATA[
:9 %state_load = load i14 %state_addr

]]></Node>
<StgValue><ssdm name="state_load"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:10 %add_ln498_2 = add i5 %shl_ln, i5 %trunc_ln498

]]></Node>
<StgValue><ssdm name="add_ln498_2"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
:11 %shl_ln498_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln498_2, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln498_1"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="256" op_0_bw="8">
<![CDATA[
:12 %zext_ln498_2 = zext i8 %shl_ln498_1

]]></Node>
<StgValue><ssdm name="zext_ln498_2"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:13 %lshr_ln498 = lshr i256 %state_load, i256 %zext_ln498_2

]]></Node>
<StgValue><ssdm name="lshr_ln498"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="64" op_0_bw="256">
<![CDATA[
:14 %trunc_ln498_2 = trunc i256 %lshr_ln498

]]></Node>
<StgValue><ssdm name="trunc_ln498_2"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:15 %icmp_ln498_2 = icmp_eq  i64 %trunc_ln498_2, i64 0

]]></Node>
<StgValue><ssdm name="icmp_ln498_2"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:16 %br_ln498 = br i1 %icmp_ln498_2, void %.critedge, void

]]></Node>
<StgValue><ssdm name="br_ln498"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="0"/>
<literal name="icmp_ln498_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0">
<![CDATA[
:0 %br_ln498 = br void

]]></Node>
<StgValue><ssdm name="br_ln498"/></StgValue>
</operation>

<operation id="155" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498_2" val="0"/>
</and_exp><and_exp><literal name="icmp_ln498" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="5" op_0_bw="19">
<![CDATA[
.critedge:0 %trunc_ln505 = trunc i19 %v_read

]]></Node>
<StgValue><ssdm name="trunc_ln505"/></StgValue>
</operation>

<operation id="156" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498_2" val="0"/>
</and_exp><and_exp><literal name="icmp_ln498" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
.critedge:1 %br_ln502 = br void

]]></Node>
<StgValue><ssdm name="br_ln502"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="157" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:0 %na_num_divisor_words = phi i64 %add_ln502, void, i64 4, void %.critedge

]]></Node>
<StgValue><ssdm name="na_num_divisor_words"/></StgValue>
</operation>

<operation id="158" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="64">
<![CDATA[
:4 %trunc_ln502 = trunc i64 %na_num_divisor_words

]]></Node>
<StgValue><ssdm name="trunc_ln502"/></StgValue>
</operation>

<operation id="159" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5 %add_ln505_2 = add i16 %trunc_ln502, i16 65535

]]></Node>
<StgValue><ssdm name="add_ln505_2"/></StgValue>
</operation>

<operation id="160" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
:6 %shl_ln7 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %add_ln505_2, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln7"/></StgValue>
</operation>

<operation id="161" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="2" op_0_bw="16">
<![CDATA[
:7 %trunc_ln505_2 = trunc i16 %add_ln505_2

]]></Node>
<StgValue><ssdm name="trunc_ln505_2"/></StgValue>
</operation>

<operation id="162" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:9 %add_ln505 = add i19 %shl_ln7, i19 %v_read

]]></Node>
<StgValue><ssdm name="add_ln505"/></StgValue>
</operation>

<operation id="163" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
:10 %lshr_ln505_1 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln505, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln505_1"/></StgValue>
</operation>

<operation id="164" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="14">
<![CDATA[
:11 %zext_ln505 = zext i14 %lshr_ln505_1

]]></Node>
<StgValue><ssdm name="zext_ln505"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12 %state_addr_1 = getelementptr i256 %state, i64 0, i64 %zext_ln505

]]></Node>
<StgValue><ssdm name="state_addr_1"/></StgValue>
</operation>

<operation id="166" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="256" op_0_bw="14">
<![CDATA[
:13 %state_load_1 = load i14 %state_addr_1

]]></Node>
<StgValue><ssdm name="state_load_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="167" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1 %add_ln502 = add i64 %na_num_divisor_words, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="add_ln502"/></StgValue>
</operation>

<operation id="168" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="169" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3 %icmp_ln502 = icmp_sgt  i64 %na_num_divisor_words, i64 0

]]></Node>
<StgValue><ssdm name="icmp_ln502"/></StgValue>
</operation>

<operation id="170" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
:8 %trunc_ln505_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln505_2, i3 0

]]></Node>
<StgValue><ssdm name="trunc_ln505_1"/></StgValue>
</operation>

<operation id="171" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="256" op_0_bw="14">
<![CDATA[
:13 %state_load_1 = load i14 %state_addr_1

]]></Node>
<StgValue><ssdm name="state_load_1"/></StgValue>
</operation>

<operation id="172" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:14 %add_ln505_1 = add i5 %trunc_ln505_1, i5 %trunc_ln505

]]></Node>
<StgValue><ssdm name="add_ln505_1"/></StgValue>
</operation>

<operation id="173" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
:15 %shl_ln505_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln505_1, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln505_1"/></StgValue>
</operation>

<operation id="174" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="256" op_0_bw="8">
<![CDATA[
:16 %zext_ln505_1 = zext i8 %shl_ln505_1

]]></Node>
<StgValue><ssdm name="zext_ln505_1"/></StgValue>
</operation>

<operation id="175" st_id="7" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:17 %lshr_ln505 = lshr i256 %state_load_1, i256 %zext_ln505_1

]]></Node>
<StgValue><ssdm name="lshr_ln505"/></StgValue>
</operation>

<operation id="176" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="256">
<![CDATA[
:18 %trunc_ln505_3 = trunc i256 %lshr_ln505

]]></Node>
<StgValue><ssdm name="trunc_ln505_3"/></StgValue>
</operation>

<operation id="177" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:19 %icmp_ln502_2 = icmp_eq  i64 %trunc_ln505_3, i64 0

]]></Node>
<StgValue><ssdm name="icmp_ln502_2"/></StgValue>
</operation>

<operation id="178" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:20 %and_ln502 = and i1 %icmp_ln502, i1 %icmp_ln502_2

]]></Node>
<StgValue><ssdm name="and_ln502"/></StgValue>
</operation>

<operation id="179" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:21 %br_ln502 = br i1 %and_ln502, void %.critedge55, void

]]></Node>
<StgValue><ssdm name="br_ln502"/></StgValue>
</operation>

<operation id="180" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln502" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0 %specloopname_ln502 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln502"/></StgValue>
</operation>

<operation id="181" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln502" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln502 = br void

]]></Node>
<StgValue><ssdm name="br_ln502"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="182" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="2" op_0_bw="64">
<![CDATA[
.critedge55:0 %trunc_ln502_1 = trunc i64 %na_num_divisor_words

]]></Node>
<StgValue><ssdm name="trunc_ln502_1"/></StgValue>
</operation>

<operation id="183" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="2" op_0_bw="3">
<![CDATA[
.critedge55:1 %trunc_ln493 = trunc i3 %na_num_numerator_words

]]></Node>
<StgValue><ssdm name="trunc_ln493"/></StgValue>
</operation>

<operation id="184" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="64">
<![CDATA[
.critedge55:2 %trunc_ln493_1 = trunc i64 %na_num_divisor_words

]]></Node>
<StgValue><ssdm name="trunc_ln493_1"/></StgValue>
</operation>

<operation id="185" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="3" op_0_bw="64">
<![CDATA[
.critedge55:3 %trunc_ln493_2 = trunc i64 %na_num_divisor_words

]]></Node>
<StgValue><ssdm name="trunc_ln493_2"/></StgValue>
</operation>

<operation id="186" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge55:4 %add_ln493 = add i32 %trunc_ln493_1, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln493"/></StgValue>
</operation>

<operation id="187" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="1">
<![CDATA[
.critedge55:5 %tmp = ctlz i64 @llvm.ctlz.i64, i64 %trunc_ln505_3, i1 1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="188" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="64">
<![CDATA[
.critedge55:6 %na_shift = trunc i64 %tmp

]]></Node>
<StgValue><ssdm name="na_shift"/></StgValue>
</operation>

<operation id="189" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.critedge55:7 %icmp_ln506 = icmp_ne  i32 %na_shift, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln506"/></StgValue>
</operation>

<operation id="190" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.critedge55:8 %br_ln506 = br i1 %icmp_ln506, void, void

]]></Node>
<StgValue><ssdm name="br_ln506"/></StgValue>
</operation>

<operation id="191" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="64" op_0_bw="32">
<![CDATA[
:0 %sh_prom_i = zext i32 %na_shift

]]></Node>
<StgValue><ssdm name="sh_prom_i"/></StgValue>
</operation>

<operation id="192" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1 %sub25_i = sub i32 64, i32 %na_shift

]]></Node>
<StgValue><ssdm name="sub25_i"/></StgValue>
</operation>

<operation id="193" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="64" op_0_bw="32">
<![CDATA[
:2 %sh_prom26_i = zext i32 %sub25_i

]]></Node>
<StgValue><ssdm name="sh_prom26_i"/></StgValue>
</operation>

<operation id="194" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln508 = br void

]]></Node>
<StgValue><ssdm name="br_ln508"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="195" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
:15 %lshr_ln521_3 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %v_read, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln521_3"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">
</state>

<state id="11" st_id="11">

<operation id="196" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %lshr_ln520_3 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %u_read, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln520_3"/></StgValue>
</operation>

<operation id="197" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="64" op_0_bw="14">
<![CDATA[
:1 %zext_ln520 = zext i14 %lshr_ln520_3

]]></Node>
<StgValue><ssdm name="zext_ln520"/></StgValue>
</operation>

<operation id="198" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2 %state_addr_2 = getelementptr i256 %state, i64 0, i64 %zext_ln520

]]></Node>
<StgValue><ssdm name="state_addr_2"/></StgValue>
</operation>

<operation id="199" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="256" op_0_bw="14">
<![CDATA[
:3 %state_load_2 = load i14 %state_addr_2

]]></Node>
<StgValue><ssdm name="state_load_2"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="200" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="256" op_0_bw="14">
<![CDATA[
:3 %state_load_2 = load i14 %state_addr_2

]]></Node>
<StgValue><ssdm name="state_load_2"/></StgValue>
</operation>

<operation id="201" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="256">
<![CDATA[
:4 %trunc_ln520 = trunc i256 %state_load_2

]]></Node>
<StgValue><ssdm name="trunc_ln520"/></StgValue>
</operation>

<operation id="202" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="64" op_1_bw="2">
<![CDATA[
:5 %store_ln520 = store i64 %trunc_ln520, i2 %un

]]></Node>
<StgValue><ssdm name="store_ln520"/></StgValue>
</operation>

<operation id="203" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6 %trunc_ln520_1 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_2, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln520_1"/></StgValue>
</operation>

<operation id="204" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7 %this_numerator_word_num_bits_addr_20 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_addr_20"/></StgValue>
</operation>

<operation id="205" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="64" op_1_bw="2">
<![CDATA[
:8 %store_ln520 = store i64 %trunc_ln520_1, i2 %this_numerator_word_num_bits_addr_20

]]></Node>
<StgValue><ssdm name="store_ln520"/></StgValue>
</operation>

<operation id="206" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9 %trunc_ln520_2 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_2, i32 128, i32 191

]]></Node>
<StgValue><ssdm name="trunc_ln520_2"/></StgValue>
</operation>

<operation id="207" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:12 %trunc_ln520_3 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_2, i32 192, i32 255

]]></Node>
<StgValue><ssdm name="trunc_ln520_3"/></StgValue>
</operation>

<operation id="208" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="64" op_0_bw="14">
<![CDATA[
:16 %zext_ln521 = zext i14 %lshr_ln521_3

]]></Node>
<StgValue><ssdm name="zext_ln521"/></StgValue>
</operation>

<operation id="209" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17 %state_addr_3 = getelementptr i256 %state, i64 0, i64 %zext_ln521

]]></Node>
<StgValue><ssdm name="state_addr_3"/></StgValue>
</operation>

<operation id="210" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="256" op_0_bw="14">
<![CDATA[
:18 %state_load_3 = load i14 %state_addr_3

]]></Node>
<StgValue><ssdm name="state_load_3"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="211" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10 %this_numerator_word_num_bits_addr_21 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_addr_21"/></StgValue>
</operation>

<operation id="212" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="64" op_1_bw="2">
<![CDATA[
:11 %store_ln520 = store i64 %trunc_ln520_2, i2 %this_numerator_word_num_bits_addr_21

]]></Node>
<StgValue><ssdm name="store_ln520"/></StgValue>
</operation>

<operation id="213" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13 %this_numerator_word_num_bits_addr_22 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_addr_22"/></StgValue>
</operation>

<operation id="214" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="64" op_1_bw="2">
<![CDATA[
:14 %store_ln520 = store i64 %trunc_ln520_3, i2 %this_numerator_word_num_bits_addr_22

]]></Node>
<StgValue><ssdm name="store_ln520"/></StgValue>
</operation>

<operation id="215" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="256" op_0_bw="14">
<![CDATA[
:18 %state_load_3 = load i14 %state_addr_3

]]></Node>
<StgValue><ssdm name="state_load_3"/></StgValue>
</operation>

<operation id="216" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="256">
<![CDATA[
:19 %trunc_ln521 = trunc i256 %state_load_3

]]></Node>
<StgValue><ssdm name="trunc_ln521"/></StgValue>
</operation>

<operation id="217" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:20 %trunc_ln521_1 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_3, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln521_1"/></StgValue>
</operation>

<operation id="218" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:21 %trunc_ln521_2 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_3, i32 128, i32 191

]]></Node>
<StgValue><ssdm name="trunc_ln521_2"/></StgValue>
</operation>

<operation id="219" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:22 %trunc_ln521_3 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_3, i32 192, i32 255

]]></Node>
<StgValue><ssdm name="trunc_ln521_3"/></StgValue>
</operation>

<operation id="220" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
:23 %br_ln0 = br void %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="221" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="256" op_0_bw="14">
<![CDATA[
:3 %state_load_8 = load i14 %state_addr_8

]]></Node>
<StgValue><ssdm name="state_load_8"/></StgValue>
</operation>

<operation id="222" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="256">
<![CDATA[
:4 %trunc_ln515 = trunc i256 %state_load_8

]]></Node>
<StgValue><ssdm name="trunc_ln515"/></StgValue>
</operation>

<operation id="223" st_id="13" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5 %shl_ln515 = shl i64 %trunc_ln515, i64 %sh_prom_i

]]></Node>
<StgValue><ssdm name="shl_ln515"/></StgValue>
</operation>

<operation id="224" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="0" op_0_bw="64" op_1_bw="2">
<![CDATA[
:6 %store_ln515 = store i64 %shl_ln515, i2 %un

]]></Node>
<StgValue><ssdm name="store_ln515"/></StgValue>
</operation>

<operation id="225" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="0">
<![CDATA[
:7 %br_ln516 = br void %_ifconv

]]></Node>
<StgValue><ssdm name="br_ln516"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="226" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:0 %na_divisor_word_num_bits_3_2 = phi i64 %na_divisor_word_num_bits_3_1, void, i64 %na_divisor_word_num_bits_3_3, void %.split7

]]></Node>
<StgValue><ssdm name="na_divisor_word_num_bits_3_2"/></StgValue>
</operation>

<operation id="227" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:1 %na_divisor_word_num_bits_2_2 = phi i64 %na_divisor_word_num_bits_2_1, void, i64 %na_divisor_word_num_bits_2_3, void %.split7

]]></Node>
<StgValue><ssdm name="na_divisor_word_num_bits_2_2"/></StgValue>
</operation>

<operation id="228" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:2 %na_divisor_word_num_bits_1_2 = phi i64 %na_divisor_word_num_bits_1_1, void, i64 %na_divisor_word_num_bits_1_3, void %.split7

]]></Node>
<StgValue><ssdm name="na_divisor_word_num_bits_1_2"/></StgValue>
</operation>

<operation id="229" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:3 %empty_88 = phi i64 %tmp_1, void, i64 %tmp_3, void %.split7

]]></Node>
<StgValue><ssdm name="empty_88"/></StgValue>
</operation>

<operation id="230" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:4 %empty_89 = phi i64 %tmp_s, void, i64 %tmp_2, void %.split7

]]></Node>
<StgValue><ssdm name="empty_89"/></StgValue>
</operation>

<operation id="231" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:5 %this_assign_47_1_02 = phi i64 %this_assign_47_1_s, void, i64 %this_assign_47_1_1, void %.split7

]]></Node>
<StgValue><ssdm name="this_assign_47_1_02"/></StgValue>
</operation>

<operation id="232" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:6 %i = phi i2 3, void, i2 %add_ln508, void %.split7

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="233" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:7 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="234" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:8 %icmp_ln508 = icmp_eq  i2 %i, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln508"/></StgValue>
</operation>

<operation id="235" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:9 %empty_90 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="empty_90"/></StgValue>
</operation>

<operation id="236" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:10 %br_ln508 = br i1 %icmp_ln508, void %.split7, void

]]></Node>
<StgValue><ssdm name="br_ln508"/></StgValue>
</operation>

<operation id="237" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split7:0 %add_ln508 = add i2 %i, i2 3

]]></Node>
<StgValue><ssdm name="add_ln508"/></StgValue>
</operation>

<operation id="238" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.split7:2 %shl_ln9 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %i, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln9"/></StgValue>
</operation>

<operation id="239" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="19" op_0_bw="5">
<![CDATA[
.split7:3 %zext_ln509 = zext i5 %shl_ln9

]]></Node>
<StgValue><ssdm name="zext_ln509"/></StgValue>
</operation>

<operation id="240" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.split7:4 %add_ln509 = add i19 %zext_ln509, i19 %v_read

]]></Node>
<StgValue><ssdm name="add_ln509"/></StgValue>
</operation>

<operation id="241" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split7:5 %lshr_ln509_3 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln509, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln509_3"/></StgValue>
</operation>

<operation id="242" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="14">
<![CDATA[
.split7:6 %zext_ln509_1 = zext i14 %lshr_ln509_3

]]></Node>
<StgValue><ssdm name="zext_ln509_1"/></StgValue>
</operation>

<operation id="243" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split7:7 %state_addr_6 = getelementptr i256 %state, i64 0, i64 %zext_ln509_1

]]></Node>
<StgValue><ssdm name="state_addr_6"/></StgValue>
</operation>

<operation id="244" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="256" op_0_bw="14">
<![CDATA[
.split7:8 %state_load_6 = load i14 %state_addr_6

]]></Node>
<StgValue><ssdm name="state_load_6"/></StgValue>
</operation>

<operation id="245" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split7:9 %add_ln509_2 = add i5 %shl_ln9, i5 %trunc_ln505

]]></Node>
<StgValue><ssdm name="add_ln509_2"/></StgValue>
</operation>

<operation id="246" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.split7:15 %shl_ln509_3 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %add_ln508, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln509_3"/></StgValue>
</operation>

<operation id="247" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="19" op_0_bw="5">
<![CDATA[
.split7:16 %zext_ln509_3 = zext i5 %shl_ln509_3

]]></Node>
<StgValue><ssdm name="zext_ln509_3"/></StgValue>
</operation>

<operation id="248" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.split7:17 %add_ln509_1 = add i19 %zext_ln509_3, i19 %v_read

]]></Node>
<StgValue><ssdm name="add_ln509_1"/></StgValue>
</operation>

<operation id="249" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split7:18 %lshr_ln509_4 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln509_1, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln509_4"/></StgValue>
</operation>

<operation id="250" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="14">
<![CDATA[
.split7:19 %zext_ln509_4 = zext i14 %lshr_ln509_4

]]></Node>
<StgValue><ssdm name="zext_ln509_4"/></StgValue>
</operation>

<operation id="251" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split7:20 %state_addr_7 = getelementptr i256 %state, i64 0, i64 %zext_ln509_4

]]></Node>
<StgValue><ssdm name="state_addr_7"/></StgValue>
</operation>

<operation id="252" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="256" op_0_bw="14">
<![CDATA[
.split7:21 %state_load_7 = load i14 %state_addr_7

]]></Node>
<StgValue><ssdm name="state_load_7"/></StgValue>
</operation>

<operation id="253" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split7:22 %add_ln509_3 = add i5 %shl_ln509_3, i5 %trunc_ln505

]]></Node>
<StgValue><ssdm name="add_ln509_3"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="254" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split7:1 %specloopname_ln508 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln508"/></StgValue>
</operation>

<operation id="255" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="256" op_0_bw="14">
<![CDATA[
.split7:8 %state_load_6 = load i14 %state_addr_6

]]></Node>
<StgValue><ssdm name="state_load_6"/></StgValue>
</operation>

<operation id="256" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.split7:10 %shl_ln509_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln509_2, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln509_1"/></StgValue>
</operation>

<operation id="257" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="256" op_0_bw="8">
<![CDATA[
.split7:11 %zext_ln509_2 = zext i8 %shl_ln509_1

]]></Node>
<StgValue><ssdm name="zext_ln509_2"/></StgValue>
</operation>

<operation id="258" st_id="15" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
.split7:12 %lshr_ln509 = lshr i256 %state_load_6, i256 %zext_ln509_2

]]></Node>
<StgValue><ssdm name="lshr_ln509"/></StgValue>
</operation>

<operation id="259" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="64" op_0_bw="256">
<![CDATA[
.split7:13 %trunc_ln509 = trunc i256 %lshr_ln509

]]></Node>
<StgValue><ssdm name="trunc_ln509"/></StgValue>
</operation>

<operation id="260" st_id="15" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split7:14 %shl_ln509 = shl i64 %trunc_ln509, i64 %sh_prom_i

]]></Node>
<StgValue><ssdm name="shl_ln509"/></StgValue>
</operation>

<operation id="261" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="256" op_0_bw="14">
<![CDATA[
.split7:21 %state_load_7 = load i14 %state_addr_7

]]></Node>
<StgValue><ssdm name="state_load_7"/></StgValue>
</operation>

<operation id="262" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.split7:23 %shl_ln509_4 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln509_3, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln509_4"/></StgValue>
</operation>

<operation id="263" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="256" op_0_bw="8">
<![CDATA[
.split7:24 %zext_ln509_5 = zext i8 %shl_ln509_4

]]></Node>
<StgValue><ssdm name="zext_ln509_5"/></StgValue>
</operation>

<operation id="264" st_id="15" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
.split7:25 %lshr_ln509_1 = lshr i256 %state_load_7, i256 %zext_ln509_5

]]></Node>
<StgValue><ssdm name="lshr_ln509_1"/></StgValue>
</operation>

<operation id="265" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="64" op_0_bw="256">
<![CDATA[
.split7:26 %trunc_ln509_1 = trunc i256 %lshr_ln509_1

]]></Node>
<StgValue><ssdm name="trunc_ln509_1"/></StgValue>
</operation>

<operation id="266" st_id="15" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split7:27 %lshr_ln509_2 = lshr i64 %trunc_ln509_1, i64 %sh_prom26_i

]]></Node>
<StgValue><ssdm name="lshr_ln509_2"/></StgValue>
</operation>

<operation id="267" st_id="15" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split7:28 %or_ln509 = or i64 %lshr_ln509_2, i64 %shl_ln509

]]></Node>
<StgValue><ssdm name="or_ln509"/></StgValue>
</operation>

<operation id="268" st_id="15" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split7:29 %this_assign_47_1_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %this_assign_47_1_02, i64 %or_ln509, i64 %this_assign_47_1_02, i64 %this_assign_47_1_02, i2 %i

]]></Node>
<StgValue><ssdm name="this_assign_47_1_1"/></StgValue>
</operation>

<operation id="269" st_id="15" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split7:30 %tmp_2 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %empty_89, i64 %empty_89, i64 %or_ln509, i64 %empty_89, i2 %i

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="270" st_id="15" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split7:31 %tmp_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %or_ln509, i64 %empty_88, i64 %empty_88, i64 %or_ln509, i2 %i

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="271" st_id="15" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split7:32 %na_divisor_word_num_bits_1_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %na_divisor_word_num_bits_1_2, i64 %or_ln509, i64 %na_divisor_word_num_bits_1_2, i64 %na_divisor_word_num_bits_1_2, i2 %i

]]></Node>
<StgValue><ssdm name="na_divisor_word_num_bits_1_3"/></StgValue>
</operation>

<operation id="272" st_id="15" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split7:33 %na_divisor_word_num_bits_2_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %na_divisor_word_num_bits_2_2, i64 %na_divisor_word_num_bits_2_2, i64 %or_ln509, i64 %na_divisor_word_num_bits_2_2, i2 %i

]]></Node>
<StgValue><ssdm name="na_divisor_word_num_bits_2_3"/></StgValue>
</operation>

<operation id="273" st_id="15" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split7:34 %na_divisor_word_num_bits_3_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %or_ln509, i64 %na_divisor_word_num_bits_3_2, i64 %na_divisor_word_num_bits_3_2, i64 %or_ln509, i2 %i

]]></Node>
<StgValue><ssdm name="na_divisor_word_num_bits_3_3"/></StgValue>
</operation>

<operation id="274" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln508" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0">
<![CDATA[
.split7:35 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="275" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %lshr_ln = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %v_read, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="276" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="64" op_0_bw="14">
<![CDATA[
:1 %zext_ln510 = zext i14 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln510"/></StgValue>
</operation>

<operation id="277" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2 %state_addr_4 = getelementptr i256 %state, i64 0, i64 %zext_ln510

]]></Node>
<StgValue><ssdm name="state_addr_4"/></StgValue>
</operation>

<operation id="278" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="256" op_0_bw="14">
<![CDATA[
:3 %state_load_4 = load i14 %state_addr_4

]]></Node>
<StgValue><ssdm name="state_load_4"/></StgValue>
</operation>

<operation id="279" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:6 %add_ln512 = add i19 %u_read, i19 24

]]></Node>
<StgValue><ssdm name="add_ln512"/></StgValue>
</operation>

<operation id="280" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
:7 %lshr_ln512_2 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln512, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln512_2"/></StgValue>
</operation>

<operation id="281" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="14">
<![CDATA[
:8 %zext_ln512 = zext i14 %lshr_ln512_2

]]></Node>
<StgValue><ssdm name="zext_ln512"/></StgValue>
</operation>

<operation id="282" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9 %state_addr_5 = getelementptr i256 %state, i64 0, i64 %zext_ln512

]]></Node>
<StgValue><ssdm name="state_addr_5"/></StgValue>
</operation>

<operation id="283" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="256" op_0_bw="14">
<![CDATA[
:10 %state_load_5 = load i14 %state_addr_5

]]></Node>
<StgValue><ssdm name="state_load_5"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="284" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="256" op_0_bw="14">
<![CDATA[
:3 %state_load_4 = load i14 %state_addr_4

]]></Node>
<StgValue><ssdm name="state_load_4"/></StgValue>
</operation>

<operation id="285" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="64" op_0_bw="256">
<![CDATA[
:4 %trunc_ln510 = trunc i256 %state_load_4

]]></Node>
<StgValue><ssdm name="trunc_ln510"/></StgValue>
</operation>

<operation id="286" st_id="17" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5 %shl_ln510 = shl i64 %trunc_ln510, i64 %sh_prom_i

]]></Node>
<StgValue><ssdm name="shl_ln510"/></StgValue>
</operation>

<operation id="287" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="256" op_0_bw="14">
<![CDATA[
:10 %state_load_5 = load i14 %state_addr_5

]]></Node>
<StgValue><ssdm name="state_load_5"/></StgValue>
</operation>

<operation id="288" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:11 %add_ln512_1 = add i5 %trunc_ln498, i5 24

]]></Node>
<StgValue><ssdm name="add_ln512_1"/></StgValue>
</operation>

<operation id="289" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
:12 %shl_ln8 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln512_1, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln8"/></StgValue>
</operation>

<operation id="290" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="256" op_0_bw="8">
<![CDATA[
:13 %zext_ln512_1 = zext i8 %shl_ln8

]]></Node>
<StgValue><ssdm name="zext_ln512_1"/></StgValue>
</operation>

<operation id="291" st_id="17" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
:14 %lshr_ln512 = lshr i256 %state_load_5, i256 %zext_ln512_1

]]></Node>
<StgValue><ssdm name="lshr_ln512"/></StgValue>
</operation>

<operation id="292" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="64" op_0_bw="256">
<![CDATA[
:15 %trunc_ln512 = trunc i256 %lshr_ln512

]]></Node>
<StgValue><ssdm name="trunc_ln512"/></StgValue>
</operation>

<operation id="293" st_id="17" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:16 %lshr_ln512_1 = lshr i64 %trunc_ln512, i64 %sh_prom26_i

]]></Node>
<StgValue><ssdm name="lshr_ln512_1"/></StgValue>
</operation>

<operation id="294" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="64" op_1_bw="2">
<![CDATA[
:17 %store_ln512 = store i64 %lshr_ln512_1, i2 %this_numerator_word_num_bits_addr_19

]]></Node>
<StgValue><ssdm name="store_ln512"/></StgValue>
</operation>

<operation id="295" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0">
<![CDATA[
:18 %br_ln513 = br void

]]></Node>
<StgValue><ssdm name="br_ln513"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="296" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:0 %empty_91 = phi i64 %trunc_ln512, void, i64 %trunc_ln514, void %.split5

]]></Node>
<StgValue><ssdm name="empty_91"/></StgValue>
</operation>

<operation id="297" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:1 %i_13 = phi i2 3, void, i2 %add_ln513, void %.split5

]]></Node>
<StgValue><ssdm name="i_13"/></StgValue>
</operation>

<operation id="298" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:2 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="299" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3 %icmp_ln513 = icmp_eq  i2 %i_13, i2 0

]]></Node>
<StgValue><ssdm name="icmp_ln513"/></StgValue>
</operation>

<operation id="300" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %empty_92 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3

]]></Node>
<StgValue><ssdm name="empty_92"/></StgValue>
</operation>

<operation id="301" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln513 = br i1 %icmp_ln513, void %.split5, void

]]></Node>
<StgValue><ssdm name="br_ln513"/></StgValue>
</operation>

<operation id="302" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split5:0 %add_ln513 = add i2 %i_13, i2 3

]]></Node>
<StgValue><ssdm name="add_ln513"/></StgValue>
</operation>

<operation id="303" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.split5:4 %shl_ln514_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %add_ln513, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln514_1"/></StgValue>
</operation>

<operation id="304" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="19" op_0_bw="5">
<![CDATA[
.split5:5 %zext_ln514 = zext i5 %shl_ln514_1

]]></Node>
<StgValue><ssdm name="zext_ln514"/></StgValue>
</operation>

<operation id="305" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
.split5:6 %add_ln514 = add i19 %zext_ln514, i19 %u_read

]]></Node>
<StgValue><ssdm name="add_ln514"/></StgValue>
</operation>

<operation id="306" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split5:7 %lshr_ln514_2 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %add_ln514, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln514_2"/></StgValue>
</operation>

<operation id="307" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="64" op_0_bw="14">
<![CDATA[
.split5:8 %zext_ln514_1 = zext i14 %lshr_ln514_2

]]></Node>
<StgValue><ssdm name="zext_ln514_1"/></StgValue>
</operation>

<operation id="308" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5:9 %state_addr_9 = getelementptr i256 %state, i64 0, i64 %zext_ln514_1

]]></Node>
<StgValue><ssdm name="state_addr_9"/></StgValue>
</operation>

<operation id="309" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="256" op_0_bw="14">
<![CDATA[
.split5:10 %state_load_9 = load i14 %state_addr_9

]]></Node>
<StgValue><ssdm name="state_load_9"/></StgValue>
</operation>

<operation id="310" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split5:11 %add_ln514_1 = add i5 %shl_ln514_1, i5 %trunc_ln498

]]></Node>
<StgValue><ssdm name="add_ln514_1"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="311" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="2">
<![CDATA[
.split5:1 %i_57_cast9 = zext i2 %i_13

]]></Node>
<StgValue><ssdm name="i_57_cast9"/></StgValue>
</operation>

<operation id="312" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split5:2 %specloopname_ln513 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln513"/></StgValue>
</operation>

<operation id="313" st_id="19" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split5:3 %shl_ln514 = shl i64 %empty_91, i64 %sh_prom_i

]]></Node>
<StgValue><ssdm name="shl_ln514"/></StgValue>
</operation>

<operation id="314" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="256" op_0_bw="14">
<![CDATA[
.split5:10 %state_load_9 = load i14 %state_addr_9

]]></Node>
<StgValue><ssdm name="state_load_9"/></StgValue>
</operation>

<operation id="315" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.split5:12 %shl_ln514_2 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i5.i3, i5 %add_ln514_1, i3 0

]]></Node>
<StgValue><ssdm name="shl_ln514_2"/></StgValue>
</operation>

<operation id="316" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="256" op_0_bw="8">
<![CDATA[
.split5:13 %zext_ln514_2 = zext i8 %shl_ln514_2

]]></Node>
<StgValue><ssdm name="zext_ln514_2"/></StgValue>
</operation>

<operation id="317" st_id="19" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
.split5:14 %lshr_ln514 = lshr i256 %state_load_9, i256 %zext_ln514_2

]]></Node>
<StgValue><ssdm name="lshr_ln514"/></StgValue>
</operation>

<operation id="318" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="256">
<![CDATA[
.split5:15 %trunc_ln514 = trunc i256 %lshr_ln514

]]></Node>
<StgValue><ssdm name="trunc_ln514"/></StgValue>
</operation>

<operation id="319" st_id="19" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split5:16 %lshr_ln514_1 = lshr i64 %trunc_ln514, i64 %sh_prom26_i

]]></Node>
<StgValue><ssdm name="lshr_ln514_1"/></StgValue>
</operation>

<operation id="320" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split5:17 %or_ln514 = or i64 %lshr_ln514_1, i64 %shl_ln514

]]></Node>
<StgValue><ssdm name="or_ln514"/></StgValue>
</operation>

<operation id="321" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5:18 %this_numerator_word_num_bits_addr_23 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 %i_57_cast9

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_addr_23"/></StgValue>
</operation>

<operation id="322" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="64" op_1_bw="2">
<![CDATA[
.split5:19 %store_ln514 = store i64 %or_ln514, i2 %this_numerator_word_num_bits_addr_23

]]></Node>
<StgValue><ssdm name="store_ln514"/></StgValue>
</operation>

<operation id="323" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln513" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0">
<![CDATA[
.split5:20 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="324" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0 %lshr_ln1 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %u_read, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln1"/></StgValue>
</operation>

<operation id="325" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="14">
<![CDATA[
:1 %zext_ln515 = zext i14 %lshr_ln1

]]></Node>
<StgValue><ssdm name="zext_ln515"/></StgValue>
</operation>

<operation id="326" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2 %state_addr_8 = getelementptr i256 %state, i64 0, i64 %zext_ln515

]]></Node>
<StgValue><ssdm name="state_addr_8"/></StgValue>
</operation>

<operation id="327" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="256" op_0_bw="14">
<![CDATA[
:3 %state_load_8 = load i14 %state_addr_8

]]></Node>
<StgValue><ssdm name="state_load_8"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="328" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
_ifconv:0 %na_divisor_word_num_bits_3_4 = phi i64 %na_divisor_word_num_bits_3_2, void, i64 %trunc_ln521_3, void

]]></Node>
<StgValue><ssdm name="na_divisor_word_num_bits_3_4"/></StgValue>
</operation>

<operation id="329" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
_ifconv:1 %na_divisor_word_num_bits_2_4 = phi i64 %na_divisor_word_num_bits_2_2, void, i64 %trunc_ln521_2, void

]]></Node>
<StgValue><ssdm name="na_divisor_word_num_bits_2_4"/></StgValue>
</operation>

<operation id="330" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
_ifconv:2 %na_divisor_word_num_bits_1_4 = phi i64 %na_divisor_word_num_bits_1_2, void, i64 %trunc_ln521_1, void

]]></Node>
<StgValue><ssdm name="na_divisor_word_num_bits_1_4"/></StgValue>
</operation>

<operation id="331" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
_ifconv:3 %d = phi i64 %shl_ln510, void, i64 %trunc_ln521, void

]]></Node>
<StgValue><ssdm name="d"/></StgValue>
</operation>

<operation id="332" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
_ifconv:4 %empty_93 = phi i64 %empty_88, void, i64 %trunc_ln521_3, void

]]></Node>
<StgValue><ssdm name="empty_93"/></StgValue>
</operation>

<operation id="333" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
_ifconv:5 %empty_94 = phi i64 %empty_89, void, i64 %trunc_ln521_2, void

]]></Node>
<StgValue><ssdm name="empty_94"/></StgValue>
</operation>

<operation id="334" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
_ifconv:6 %high_assign = phi i64 %this_assign_47_1_02, void, i64 %trunc_ln521_1, void

]]></Node>
<StgValue><ssdm name="high_assign"/></StgValue>
</operation>

<operation id="335" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="64">
<![CDATA[
_ifconv:7 %d0 = trunc i64 %d

]]></Node>
<StgValue><ssdm name="d0"/></StgValue>
</operation>

<operation id="336" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="64" op_0_bw="3">
<![CDATA[
_ifconv:8 %zext_ln525 = zext i3 %na_num_numerator_words

]]></Node>
<StgValue><ssdm name="zext_ln525"/></StgValue>
</operation>

<operation id="337" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:9 %this_numerator_word_num_bits_addr_24 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 %zext_ln525

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_addr_24"/></StgValue>
</operation>

<operation id="338" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="2" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
_ifconv:10 %this_numerator_word_num_bits_load = load i2 %this_numerator_word_num_bits_addr_24

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_load"/></StgValue>
</operation>

<operation id="339" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:12 %add_ln525 = add i2 %trunc_ln493, i2 3

]]></Node>
<StgValue><ssdm name="add_ln525"/></StgValue>
</operation>

<operation id="340" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="2">
<![CDATA[
_ifconv:13 %zext_ln525_2 = zext i2 %add_ln525

]]></Node>
<StgValue><ssdm name="zext_ln525_2"/></StgValue>
</operation>

<operation id="341" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ifconv:14 %this_numerator_word_num_bits_addr_25 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 %zext_ln525_2

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_addr_25"/></StgValue>
</operation>

<operation id="342" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="2" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
_ifconv:15 %this_numerator_word_num_bits_load_6 = load i2 %this_numerator_word_num_bits_addr_25

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_load_6"/></StgValue>
</operation>

<operation id="343" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ifconv:16 %add_ln525_1 = add i2 %trunc_ln502_1, i2 3

]]></Node>
<StgValue><ssdm name="add_ln525_1"/></StgValue>
</operation>

<operation id="344" st_id="21" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
_ifconv:17 %tmp_4 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %d, i64 %high_assign, i64 %empty_94, i64 %empty_93, i2 %add_ln525_1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="345" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="64" op_0_bw="2" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
_ifconv:10 %this_numerator_word_num_bits_load = load i2 %this_numerator_word_num_bits_addr_24

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_load"/></StgValue>
</operation>

<operation id="346" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:11 %icmp_ln525 = icmp_eq  i64 %this_numerator_word_num_bits_load, i64 0

]]></Node>
<StgValue><ssdm name="icmp_ln525"/></StgValue>
</operation>

<operation id="347" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="2" op_1_bw="0" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
_ifconv:15 %this_numerator_word_num_bits_load_6 = load i2 %this_numerator_word_num_bits_addr_25

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_load_6"/></StgValue>
</operation>

<operation id="348" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ifconv:18 %icmp_ln525_2 = icmp_ult  i64 %this_numerator_word_num_bits_load_6, i64 %tmp_4

]]></Node>
<StgValue><ssdm name="icmp_ln525_2"/></StgValue>
</operation>

<operation id="349" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
_ifconv:19 %na_num_numerator_words_2 = add i3 %na_num_numerator_words, i3 1

]]></Node>
<StgValue><ssdm name="na_num_numerator_words_2"/></StgValue>
</operation>

<operation id="350" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:20 %and_ln525 = and i1 %icmp_ln525, i1 %icmp_ln525_2

]]></Node>
<StgValue><ssdm name="and_ln525"/></StgValue>
</operation>

<operation id="351" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
_ifconv:21 %select_ln525 = select i1 %and_ln525, i3 %na_num_numerator_words, i3 %na_num_numerator_words_2

]]></Node>
<StgValue><ssdm name="select_ln525"/></StgValue>
</operation>

<operation id="352" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="32" op_0_bw="3">
<![CDATA[
_ifconv:22 %zext_ln659 = zext i3 %select_ln525

]]></Node>
<StgValue><ssdm name="zext_ln659"/></StgValue>
</operation>

<operation id="353" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="2" op_0_bw="3">
<![CDATA[
_ifconv:23 %trunc_ln659 = trunc i3 %select_ln525

]]></Node>
<StgValue><ssdm name="trunc_ln659"/></StgValue>
</operation>

<operation id="354" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:24 %icmp_ln659 = icmp_sgt  i32 %zext_ln659, i32 %trunc_ln493_1

]]></Node>
<StgValue><ssdm name="icmp_ln659"/></StgValue>
</operation>

<operation id="355" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:25 %br_ln659 = br i1 %icmp_ln659, void %memset.loop131, void

]]></Node>
<StgValue><ssdm name="br_ln659"/></StgValue>
</operation>

<operation id="356" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln659" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="14" op_0_bw="14" op_1_bw="19" op_2_bw="32" op_3_bw="32">
<![CDATA[
memset.loop131:0 %lshr_ln660_3 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %u_read, i32 5, i32 18

]]></Node>
<StgValue><ssdm name="lshr_ln660_3"/></StgValue>
</operation>

<operation id="357" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln659" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="32" op_5_bw="0">
<![CDATA[
:0 %switch_ln662 = switch i32 %trunc_ln493_1, void %.preheader.preheader, i32 1, void %._crit_edge8, i32 2, void %_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit

]]></Node>
<StgValue><ssdm name="switch_ln662"/></StgValue>
</operation>

<operation id="358" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln659" val="1"/>
<literal name="trunc_ln493_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="8" op_0_bw="8" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge8:0 %trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i64.i32.i32, i64 %d, i32 55, i32 62

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="359" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln659" val="1"/>
<literal name="trunc_ln493_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge8:1 %zext_ln609 = zext i8 %trunc_ln

]]></Node>
<StgValue><ssdm name="zext_ln609"/></StgValue>
</operation>

<operation id="360" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln659" val="1"/>
<literal name="trunc_ln493_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="8" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge8:2 %intx_internal_reciprocal_table_addr = getelementptr i11 %intx_internal_reciprocal_table, i64 0, i64 %zext_ln609

]]></Node>
<StgValue><ssdm name="intx_internal_reciprocal_table_addr"/></StgValue>
</operation>

<operation id="361" st_id="22" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln659" val="1"/>
<literal name="trunc_ln493_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="11" op_0_bw="8">
<![CDATA[
._crit_edge8:3 %v0 = load i8 %intx_internal_reciprocal_table_addr

]]></Node>
<StgValue><ssdm name="v0"/></StgValue>
</operation>

<operation id="362" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln659" val="1"/>
<literal name="trunc_ln493_1" val="!1"/>
<literal name="trunc_ln493_1" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader:0 %q_word_num_bits_3_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="q_word_num_bits_3_0"/></StgValue>
</operation>

<operation id="363" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln659" val="1"/>
<literal name="trunc_ln493_1" val="!1"/>
<literal name="trunc_ln493_1" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader:1 %q_word_num_bits_2_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="q_word_num_bits_2_0"/></StgValue>
</operation>

<operation id="364" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln659" val="1"/>
<literal name="trunc_ln493_1" val="!1"/>
<literal name="trunc_ln493_1" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader:2 %q_word_num_bits_0_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="q_word_num_bits_0_0"/></StgValue>
</operation>

<operation id="365" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln659" val="1"/>
<literal name="trunc_ln493_1" val="!1"/>
<literal name="trunc_ln493_1" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="64" op_0_bw="32">
<![CDATA[
.preheader.preheader:3 %q_word_num_bits_1_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="q_word_num_bits_1_0"/></StgValue>
</operation>

<operation id="366" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln659" val="1"/>
<literal name="trunc_ln493_1" val="!1"/>
<literal name="trunc_ln493_1" val="!2"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:4 %br_ln0 = br void %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">
</state>

<state id="24" st_id="24">
</state>

<state id="25" st_id="25">
</state>

<state id="26" st_id="26">
</state>

<state id="27" st_id="27">
</state>

<state id="28" st_id="28">
</state>

<state id="29" st_id="29">
</state>

<state id="30" st_id="30">
</state>

<state id="31" st_id="31">
</state>

<state id="32" st_id="32">
</state>

<state id="33" st_id="33">
</state>

<state id="34" st_id="34">
</state>

<state id="35" st_id="35">
</state>

<state id="36" st_id="36">
</state>

<state id="37" st_id="37">
</state>

<state id="38" st_id="38">

<operation id="367" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="64" op_0_bw="14">
<![CDATA[
memset.loop131:1 %zext_ln660 = zext i14 %lshr_ln660_3

]]></Node>
<StgValue><ssdm name="zext_ln660"/></StgValue>
</operation>

<operation id="368" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="14" op_0_bw="256" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop131:2 %state_addr_10 = getelementptr i256 %state, i64 0, i64 %zext_ln660

]]></Node>
<StgValue><ssdm name="state_addr_10"/></StgValue>
</operation>

<operation id="369" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="256" op_0_bw="14">
<![CDATA[
memset.loop131:3 %state_load_10 = load i14 %state_addr_10

]]></Node>
<StgValue><ssdm name="state_load_10"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="370" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="256" op_0_bw="14">
<![CDATA[
memset.loop131:3 %state_load_10 = load i14 %state_addr_10

]]></Node>
<StgValue><ssdm name="state_load_10"/></StgValue>
</operation>

<operation id="371" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="64" op_0_bw="256">
<![CDATA[
memset.loop131:4 %trunc_ln660 = trunc i256 %state_load_10

]]></Node>
<StgValue><ssdm name="trunc_ln660"/></StgValue>
</operation>

<operation id="372" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
memset.loop131:5 %trunc_ln660_1 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_10, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln660_1"/></StgValue>
</operation>

<operation id="373" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
memset.loop131:6 %trunc_ln660_2 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_10, i32 128, i32 191

]]></Node>
<StgValue><ssdm name="trunc_ln660_2"/></StgValue>
</operation>

<operation id="374" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="64" op_0_bw="64" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
memset.loop131:7 %trunc_ln660_3 = partselect i64 @_ssdm_op_PartSelect.i64.i256.i32.i32, i256 %state_load_10, i32 192, i32 255

]]></Node>
<StgValue><ssdm name="trunc_ln660_3"/></StgValue>
</operation>

<operation id="375" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0">
<![CDATA[
memset.loop131:8 %br_ln660 = br void %_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit

]]></Node>
<StgValue><ssdm name="br_ln660"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="376" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:0 %agg_result_13_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="agg_result_13_0"/></StgValue>
</operation>

<operation id="377" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:1 %agg_result_12_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="agg_result_12_0"/></StgValue>
</operation>

<operation id="378" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:2 %agg_result_116_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="agg_result_116_0"/></StgValue>
</operation>

<operation id="379" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:3 %agg_result_1_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="agg_result_1_0"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="380" st_id="41" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="128" op_0_bw="128" op_1_bw="64" op_2_bw="2" op_3_bw="64" op_4_bw="64" op_5_bw="11" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:4 %call_ret6 = call i128 @udivrem_by2.1, i64 %na_numerator_word_num_bits, i2 %trunc_ln659, i64 %d, i64 %high_assign, i11 %intx_internal_reciprocal_table

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="381" st_id="42" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="128" op_0_bw="128" op_1_bw="64" op_2_bw="2" op_3_bw="64" op_4_bw="64" op_5_bw="11" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:4 %call_ret6 = call i128 @udivrem_by2.1, i64 %na_numerator_word_num_bits, i2 %trunc_ln659, i64 %d, i64 %high_assign, i11 %intx_internal_reciprocal_table

]]></Node>
<StgValue><ssdm name="call_ret6"/></StgValue>
</operation>

<operation id="382" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="64" op_0_bw="128">
<![CDATA[
_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:5 %x = extractvalue i128 %call_ret6

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="383" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="64" op_0_bw="128">
<![CDATA[
_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:6 %x_2 = extractvalue i128 %call_ret6

]]></Node>
<StgValue><ssdm name="x_2"/></StgValue>
</operation>

<operation id="384" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:14 %zext_ln295 = zext i32 %na_shift

]]></Node>
<StgValue><ssdm name="zext_ln295"/></StgValue>
</operation>

<operation id="385" st_id="42" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:15 %lshr_ln373 = lshr i64 %x, i64 %zext_ln295

]]></Node>
<StgValue><ssdm name="lshr_ln373"/></StgValue>
</operation>

<operation id="386" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:16 %shl_ln373_2 = shl i64 %x_2, i64 1

]]></Node>
<StgValue><ssdm name="shl_ln373_2"/></StgValue>
</operation>

<operation id="387" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:17 %xor_ln373 = xor i32 %na_shift, i32 63

]]></Node>
<StgValue><ssdm name="xor_ln373"/></StgValue>
</operation>

<operation id="388" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:18 %zext_ln373 = zext i32 %xor_ln373

]]></Node>
<StgValue><ssdm name="zext_ln373"/></StgValue>
</operation>

<operation id="389" st_id="42" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:19 %shl_ln373 = shl i64 %shl_ln373_2, i64 %zext_ln373

]]></Node>
<StgValue><ssdm name="shl_ln373"/></StgValue>
</operation>

<operation id="390" st_id="42" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:20 %low = or i64 %shl_ln373, i64 %lshr_ln373

]]></Node>
<StgValue><ssdm name="low"/></StgValue>
</operation>

<operation id="391" st_id="42" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:21 %high = lshr i64 %x_2, i64 %zext_ln295

]]></Node>
<StgValue><ssdm name="high"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="392" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="64" op_0_bw="2" op_1_bw="0">
<![CDATA[
_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:7 %un_load = load i2 %un

]]></Node>
<StgValue><ssdm name="un_load"/></StgValue>
</operation>

<operation id="393" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:8 %this_numerator_word_num_bits_addr_26 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_addr_26"/></StgValue>
</operation>

<operation id="394" st_id="43" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="64" op_0_bw="2" op_1_bw="0">
<![CDATA[
_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:9 %this_numerator_word_num_bits_load_7 = load i2 %this_numerator_word_num_bits_addr_26

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_load_7"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="395" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="64" op_0_bw="2" op_1_bw="0">
<![CDATA[
_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:7 %un_load = load i2 %un

]]></Node>
<StgValue><ssdm name="un_load"/></StgValue>
</operation>

<operation id="396" st_id="44" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="64" op_0_bw="2" op_1_bw="0">
<![CDATA[
_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:9 %this_numerator_word_num_bits_load_7 = load i2 %this_numerator_word_num_bits_addr_26

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_load_7"/></StgValue>
</operation>

<operation id="397" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:10 %this_numerator_word_num_bits_addr_27 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_addr_27"/></StgValue>
</operation>

<operation id="398" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="64" op_0_bw="2" op_1_bw="0">
<![CDATA[
_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:11 %this_numerator_word_num_bits_load_8 = load i2 %this_numerator_word_num_bits_addr_27

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_load_8"/></StgValue>
</operation>

<operation id="399" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:12 %this_numerator_word_num_bits_addr_28 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_addr_28"/></StgValue>
</operation>

<operation id="400" st_id="44" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="64" op_0_bw="2" op_1_bw="0">
<![CDATA[
_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:13 %this_numerator_word_num_bits_load_9 = load i2 %this_numerator_word_num_bits_addr_28

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_load_9"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="401" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="64" op_0_bw="2" op_1_bw="0">
<![CDATA[
_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:11 %this_numerator_word_num_bits_load_8 = load i2 %this_numerator_word_num_bits_addr_27

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_load_8"/></StgValue>
</operation>

<operation id="402" st_id="45" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="64" op_0_bw="2" op_1_bw="0">
<![CDATA[
_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:13 %this_numerator_word_num_bits_load_9 = load i2 %this_numerator_word_num_bits_addr_28

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_load_9"/></StgValue>
</operation>

<operation id="403" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="0">
<![CDATA[
_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit:22 %br_ln29 = br void %branch4138

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="404" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
branch4138:0 %write_flag_0 = phi i1 0, void %_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit, i1 %write_flag_1, void %branch4138

]]></Node>
<StgValue><ssdm name="write_flag_0"/></StgValue>
</operation>

<operation id="405" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
branch4138:1 %write_flag4_0 = phi i1 0, void %_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit, i1 %write_flag4_1, void %branch4138

]]></Node>
<StgValue><ssdm name="write_flag4_0"/></StgValue>
</operation>

<operation id="406" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
branch4138:2 %write_flag8_0 = phi i1 0, void %_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit, i1 %write_flag8_1, void %branch4138

]]></Node>
<StgValue><ssdm name="write_flag8_0"/></StgValue>
</operation>

<operation id="407" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
branch4138:3 %write_flag11_0 = phi i1 0, void %_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit, i1 %write_flag11_1, void %branch4138

]]></Node>
<StgValue><ssdm name="write_flag11_0"/></StgValue>
</operation>

<operation id="408" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
branch4138:4 %phi_ln29_2 = phi i2 0, void %_ZN4intxrsILj128EjvEENS_4uintIXT_EEERKS2_RKT0_.exit, i2 %add_ln29_7, void %branch4138

]]></Node>
<StgValue><ssdm name="phi_ln29_2"/></StgValue>
</operation>

<operation id="409" st_id="46" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch4138:5 %add_ln29_7 = add i2 %phi_ln29_2, i2 1

]]></Node>
<StgValue><ssdm name="add_ln29_7"/></StgValue>
</operation>

<operation id="410" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="64" op_0_bw="64">
<![CDATA[
branch4138:6 %agg_result_13_0_load = load i64 %agg_result_13_0

]]></Node>
<StgValue><ssdm name="agg_result_13_0_load"/></StgValue>
</operation>

<operation id="411" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="64" op_0_bw="64">
<![CDATA[
branch4138:7 %agg_result_12_0_load = load i64 %agg_result_12_0

]]></Node>
<StgValue><ssdm name="agg_result_12_0_load"/></StgValue>
</operation>

<operation id="412" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="64" op_0_bw="64">
<![CDATA[
branch4138:8 %agg_result_116_0_load = load i64 %agg_result_116_0

]]></Node>
<StgValue><ssdm name="agg_result_116_0_load"/></StgValue>
</operation>

<operation id="413" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="64" op_0_bw="64">
<![CDATA[
branch4138:9 %agg_result_1_0_load = load i64 %agg_result_1_0

]]></Node>
<StgValue><ssdm name="agg_result_1_0_load"/></StgValue>
</operation>

<operation id="414" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
branch4138:10 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="415" st_id="46" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch4138:11 %agg_result_13_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %agg_result_13_0_load, i64 %agg_result_13_0_load, i64 %agg_result_13_0_load, i64 0, i2 %phi_ln29_2

]]></Node>
<StgValue><ssdm name="agg_result_13_1"/></StgValue>
</operation>

<operation id="416" st_id="46" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="2">
<![CDATA[
branch4138:12 %write_flag11_1 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag11_0, i1 %write_flag11_0, i1 %write_flag11_0, i1 1, i2 %phi_ln29_2

]]></Node>
<StgValue><ssdm name="write_flag11_1"/></StgValue>
</operation>

<operation id="417" st_id="46" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch4138:13 %agg_result_12_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %agg_result_12_0_load, i64 %agg_result_12_0_load, i64 0, i64 %agg_result_12_0_load, i2 %phi_ln29_2

]]></Node>
<StgValue><ssdm name="agg_result_12_1"/></StgValue>
</operation>

<operation id="418" st_id="46" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="2">
<![CDATA[
branch4138:14 %write_flag8_1 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag8_0, i1 %write_flag8_0, i1 1, i1 %write_flag8_0, i2 %phi_ln29_2

]]></Node>
<StgValue><ssdm name="write_flag8_1"/></StgValue>
</operation>

<operation id="419" st_id="46" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch4138:15 %agg_result_116_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %agg_result_116_0_load, i64 0, i64 %agg_result_116_0_load, i64 %agg_result_116_0_load, i2 %phi_ln29_2

]]></Node>
<StgValue><ssdm name="agg_result_116_1"/></StgValue>
</operation>

<operation id="420" st_id="46" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="2">
<![CDATA[
branch4138:16 %write_flag4_1 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 %write_flag4_0, i1 1, i1 %write_flag4_0, i1 %write_flag4_0, i2 %phi_ln29_2

]]></Node>
<StgValue><ssdm name="write_flag4_1"/></StgValue>
</operation>

<operation id="421" st_id="46" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch4138:17 %agg_result_1_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 0, i64 %agg_result_1_0_load, i64 %agg_result_1_0_load, i64 %agg_result_1_0_load, i2 %phi_ln29_2

]]></Node>
<StgValue><ssdm name="agg_result_1_1"/></StgValue>
</operation>

<operation id="422" st_id="46" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="2">
<![CDATA[
branch4138:18 %write_flag_1 = mux i1 @_ssdm_op_Mux.ap_auto.4i1.i2, i1 1, i1 %write_flag_0, i1 %write_flag_0, i1 %write_flag_0, i2 %phi_ln29_2

]]></Node>
<StgValue><ssdm name="write_flag_1"/></StgValue>
</operation>

<operation id="423" st_id="46" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch4138:19 %icmp_ln29_7 = icmp_eq  i2 %phi_ln29_2, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln29_7"/></StgValue>
</operation>

<operation id="424" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
branch4138:20 %empty_97 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_97"/></StgValue>
</operation>

<operation id="425" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch4138:21 %store_ln29 = store i64 %agg_result_1_1, i64 %agg_result_1_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="426" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch4138:22 %store_ln29 = store i64 %agg_result_116_1, i64 %agg_result_116_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="427" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch4138:23 %store_ln29 = store i64 %agg_result_12_1, i64 %agg_result_12_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="428" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch4138:24 %store_ln29 = store i64 %agg_result_13_1, i64 %agg_result_13_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="429" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch4138:25 %br_ln29 = br i1 %icmp_ln29_7, void %branch4138, void %.preheader2.preheader

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="430" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader:0 %br_ln0 = br void %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="431" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
.preheader2:0 %write_flag_2 = phi i1 %or_ln39, void %.split3, i1 %write_flag_1, void %.preheader2.preheader

]]></Node>
<StgValue><ssdm name="write_flag_2"/></StgValue>
</operation>

<operation id="432" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
.preheader2:1 %agg_result_1_2 = phi i64 %select_ln39, void %.split3, i64 %agg_result_1_1, void %.preheader2.preheader

]]></Node>
<StgValue><ssdm name="agg_result_1_2"/></StgValue>
</operation>

<operation id="433" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
.preheader2:2 %write_flag4_2 = phi i1 %or_ln39_1, void %.split3, i1 %write_flag4_1, void %.preheader2.preheader

]]></Node>
<StgValue><ssdm name="write_flag4_2"/></StgValue>
</operation>

<operation id="434" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
.preheader2:3 %agg_result_116_2 = phi i64 %select_ln39_1, void %.split3, i64 %agg_result_116_1, void %.preheader2.preheader

]]></Node>
<StgValue><ssdm name="agg_result_116_2"/></StgValue>
</operation>

<operation id="435" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader2:4 %i_16 = phi i2 %i_17, void %.split3, i2 0, void %.preheader2.preheader

]]></Node>
<StgValue><ssdm name="i_16"/></StgValue>
</operation>

<operation id="436" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader2:5 %i_17 = add i2 %i_16, i2 1

]]></Node>
<StgValue><ssdm name="i_17"/></StgValue>
</operation>

<operation id="437" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader2:6 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="438" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader2:7 %icmp_ln38 = icmp_eq  i2 %i_16, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln38"/></StgValue>
</operation>

<operation id="439" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2:8 %empty_98 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="empty_98"/></StgValue>
</operation>

<operation id="440" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2:9 %br_ln38 = br i1 %icmp_ln38, void %.split3, void %_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit.loopexit

]]></Node>
<StgValue><ssdm name="br_ln38"/></StgValue>
</operation>

<operation id="441" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="2">
<![CDATA[
.split3:0 %trunc_ln117_2 = trunc i2 %i_16

]]></Node>
<StgValue><ssdm name="trunc_ln117_2"/></StgValue>
</operation>

<operation id="442" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split3:1 %xor_ln39 = xor i1 %trunc_ln117_2, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln39"/></StgValue>
</operation>

<operation id="443" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split3:2 %or_ln39 = or i1 %write_flag_2, i1 %xor_ln39

]]></Node>
<StgValue><ssdm name="or_ln39"/></StgValue>
</operation>

<operation id="444" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:3 %select_ln39 = select i1 %trunc_ln117_2, i64 %agg_result_1_2, i64 %low

]]></Node>
<StgValue><ssdm name="select_ln39"/></StgValue>
</operation>

<operation id="445" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split3:4 %or_ln39_1 = or i1 %write_flag4_2, i1 %trunc_ln117_2

]]></Node>
<StgValue><ssdm name="or_ln39_1"/></StgValue>
</operation>

<operation id="446" st_id="48" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:5 %select_ln39_1 = select i1 %trunc_ln117_2, i64 %high, i64 %agg_result_116_2

]]></Node>
<StgValue><ssdm name="select_ln39_1"/></StgValue>
</operation>

<operation id="447" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln38" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="0" op_0_bw="0">
<![CDATA[
.split3:6 %br_ln0 = br void %.preheader2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="448" st_id="49" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit.loopexit:0 %phitmp = select i1 %write_flag8_1, i64 %agg_result_12_1, i64 %p_read_3

]]></Node>
<StgValue><ssdm name="phitmp"/></StgValue>
</operation>

<operation id="449" st_id="49" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit.loopexit:1 %phitmp10 = select i1 %write_flag11_1, i64 %agg_result_13_1, i64 %p_read

]]></Node>
<StgValue><ssdm name="phitmp10"/></StgValue>
</operation>

<operation id="450" st_id="49" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit.loopexit:2 %br_ln0 = br void %_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="451" st_id="50" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="11" op_0_bw="8">
<![CDATA[
._crit_edge8:3 %v0 = load i8 %intx_internal_reciprocal_table_addr

]]></Node>
<StgValue><ssdm name="v0"/></StgValue>
</operation>

<operation id="452" st_id="50" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="22" op_0_bw="11">
<![CDATA[
._crit_edge8:4 %zext_ln609_2 = zext i11 %v0

]]></Node>
<StgValue><ssdm name="zext_ln609_2"/></StgValue>
</operation>

<operation id="453" st_id="50" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
._crit_edge8:11 %mul_ln612 = mul i22 %zext_ln609_2, i22 %zext_ln609_2

]]></Node>
<StgValue><ssdm name="mul_ln612"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="454" st_id="51" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
._crit_edge8:11 %mul_ln612 = mul i22 %zext_ln609_2, i22 %zext_ln609_2

]]></Node>
<StgValue><ssdm name="mul_ln612"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="455" st_id="52" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
._crit_edge8:11 %mul_ln612 = mul i22 %zext_ln609_2, i22 %zext_ln609_2

]]></Node>
<StgValue><ssdm name="mul_ln612"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="456" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="40" op_0_bw="40" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge8:5 %trunc_ln17 = partselect i40 @_ssdm_op_PartSelect.i40.i64.i32.i32, i64 %d, i32 24, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln17"/></StgValue>
</operation>

<operation id="457" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="41" op_0_bw="40">
<![CDATA[
._crit_edge8:6 %zext_ln611 = zext i40 %trunc_ln17

]]></Node>
<StgValue><ssdm name="zext_ln611"/></StgValue>
</operation>

<operation id="458" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="41" op_0_bw="41" op_1_bw="41">
<![CDATA[
._crit_edge8:7 %d40 = add i41 %zext_ln611, i41 1

]]></Node>
<StgValue><ssdm name="d40"/></StgValue>
</operation>

<operation id="459" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="62" op_0_bw="41">
<![CDATA[
._crit_edge8:9 %zext_ln611_4 = zext i41 %d40

]]></Node>
<StgValue><ssdm name="zext_ln611_4"/></StgValue>
</operation>

<operation id="460" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="22" op_0_bw="22" op_1_bw="11" op_2_bw="11">
<![CDATA[
._crit_edge8:10 %shl_ln1 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i11.i11, i11 %v0, i11 0

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="461" st_id="53" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
._crit_edge8:11 %mul_ln612 = mul i22 %zext_ln609_2, i22 %zext_ln609_2

]]></Node>
<StgValue><ssdm name="mul_ln612"/></StgValue>
</operation>

<operation id="462" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="62" op_0_bw="22">
<![CDATA[
._crit_edge8:12 %zext_ln612 = zext i22 %mul_ln612

]]></Node>
<StgValue><ssdm name="zext_ln612"/></StgValue>
</operation>

<operation id="463" st_id="53" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="62" op_0_bw="62" op_1_bw="62">
<![CDATA[
._crit_edge8:13 %mul_ln612_2 = mul i62 %zext_ln611_4, i62 %zext_ln612

]]></Node>
<StgValue><ssdm name="mul_ln612_2"/></StgValue>
</operation>

<operation id="464" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="22" op_0_bw="22" op_1_bw="62" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge8:14 %tmp_5 = partselect i22 @_ssdm_op_PartSelect.i22.i62.i32.i32, i62 %mul_ln612_2, i32 40, i32 61

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="465" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="23" op_0_bw="22">
<![CDATA[
._crit_edge8:15 %zext_ln612_14 = zext i22 %tmp_5

]]></Node>
<StgValue><ssdm name="zext_ln612_14"/></StgValue>
</operation>

<operation id="466" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
._crit_edge8:16 %add_ln612 = add i22 %shl_ln1, i22 4194303

]]></Node>
<StgValue><ssdm name="add_ln612"/></StgValue>
</operation>

<operation id="467" st_id="53" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="23" op_0_bw="22">
<![CDATA[
._crit_edge8:17 %zext_ln612_4 = zext i22 %add_ln612

]]></Node>
<StgValue><ssdm name="zext_ln612_4"/></StgValue>
</operation>

<operation id="468" st_id="53" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
._crit_edge8:18 %v1 = sub i23 %zext_ln612_4, i23 %zext_ln612_14

]]></Node>
<StgValue><ssdm name="v1"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="469" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="64" op_0_bw="41">
<![CDATA[
._crit_edge8:8 %zext_ln611_3 = zext i41 %d40

]]></Node>
<StgValue><ssdm name="zext_ln611_3"/></StgValue>
</operation>

<operation id="470" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="23">
<![CDATA[
._crit_edge8:19 %sext_ln612 = sext i23 %v1

]]></Node>
<StgValue><ssdm name="sext_ln612"/></StgValue>
</operation>

<operation id="471" st_id="54" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge8:20 %zext_ln612_15 = zext i32 %sext_ln612

]]></Node>
<StgValue><ssdm name="zext_ln612_15"/></StgValue>
</operation>

<operation id="472" st_id="54" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge8:24 %mul_ln614 = mul i64 %zext_ln611_3, i64 %zext_ln612_15

]]></Node>
<StgValue><ssdm name="mul_ln614"/></StgValue>
</operation>

<operation id="473" st_id="54" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge8:25 %sub_ln614 = sub i64 1152921504606846976, i64 %mul_ln614

]]></Node>
<StgValue><ssdm name="sub_ln614"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="474" st_id="55" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge8:26 %mul_ln614_2 = mul i64 %sub_ln614, i64 %zext_ln612_15

]]></Node>
<StgValue><ssdm name="mul_ln614_2"/></StgValue>
</operation>

<operation id="475" st_id="55" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="17" op_0_bw="17" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge8:27 %trunc_ln18 = partselect i17 @_ssdm_op_PartSelect.i17.i64.i32.i32, i64 %mul_ln614_2, i32 47, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln18"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="476" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="36" op_0_bw="36" op_1_bw="23" op_2_bw="13">
<![CDATA[
._crit_edge8:21 %tmp_6 = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i23.i13, i23 %v1, i13 0

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="477" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="45" op_0_bw="36">
<![CDATA[
._crit_edge8:22 %sext_ln614 = sext i36 %tmp_6

]]></Node>
<StgValue><ssdm name="sext_ln614"/></StgValue>
</operation>

<operation id="478" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="46" op_0_bw="45">
<![CDATA[
._crit_edge8:23 %zext_ln614 = zext i45 %sext_ln614

]]></Node>
<StgValue><ssdm name="zext_ln614"/></StgValue>
</operation>

<operation id="479" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="46" op_0_bw="17">
<![CDATA[
._crit_edge8:28 %zext_ln614_3 = zext i17 %trunc_ln18

]]></Node>
<StgValue><ssdm name="zext_ln614_3"/></StgValue>
</operation>

<operation id="480" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="46" op_0_bw="46" op_1_bw="46">
<![CDATA[
._crit_edge8:29 %v2 = add i46 %zext_ln614_3, i46 %zext_ln614

]]></Node>
<StgValue><ssdm name="v2"/></StgValue>
</operation>

<operation id="481" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="64" op_0_bw="46">
<![CDATA[
._crit_edge8:30 %zext_ln614_4 = zext i46 %v2

]]></Node>
<StgValue><ssdm name="zext_ln614_4"/></StgValue>
</operation>

<operation id="482" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="64" op_0_bw="1">
<![CDATA[
._crit_edge8:31 %zext_ln616 = zext i1 %d0

]]></Node>
<StgValue><ssdm name="zext_ln616"/></StgValue>
</operation>

<operation id="483" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="63" op_0_bw="63" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge8:32 %lshr_ln2 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %d, i32 1, i32 63

]]></Node>
<StgValue><ssdm name="lshr_ln2"/></StgValue>
</operation>

<operation id="484" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="64" op_0_bw="63">
<![CDATA[
._crit_edge8:33 %zext_ln617 = zext i63 %lshr_ln2

]]></Node>
<StgValue><ssdm name="zext_ln617"/></StgValue>
</operation>

<operation id="485" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge8:34 %d63 = add i64 %zext_ln617, i64 %zext_ln616

]]></Node>
<StgValue><ssdm name="d63"/></StgValue>
</operation>

<operation id="486" st_id="56" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge8:39 %mul_ln618 = mul i64 %zext_ln614_4, i64 %d63

]]></Node>
<StgValue><ssdm name="mul_ln618"/></StgValue>
</operation>

<operation id="487" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="33" op_0_bw="46">
<![CDATA[
._crit_edge8:46 %trunc_ln619 = trunc i46 %v2

]]></Node>
<StgValue><ssdm name="trunc_ln619"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="488" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="45" op_0_bw="45" op_1_bw="46" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge8:35 %trunc_ln19 = partselect i45 @_ssdm_op_PartSelect.i45.i46.i32.i32, i46 %v2, i32 1, i32 45

]]></Node>
<StgValue><ssdm name="trunc_ln19"/></StgValue>
</operation>

<operation id="489" st_id="57" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="45" op_0_bw="1" op_1_bw="45" op_2_bw="45">
<![CDATA[
._crit_edge8:36 %select_ln618 = select i1 %d0, i45 35184372088831, i45 0

]]></Node>
<StgValue><ssdm name="select_ln618"/></StgValue>
</operation>

<operation id="490" st_id="57" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="45" op_0_bw="45" op_1_bw="45">
<![CDATA[
._crit_edge8:37 %and_ln618 = and i45 %trunc_ln19, i45 %select_ln618

]]></Node>
<StgValue><ssdm name="and_ln618"/></StgValue>
</operation>

<operation id="491" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="64" op_0_bw="45">
<![CDATA[
._crit_edge8:38 %zext_ln618 = zext i45 %and_ln618

]]></Node>
<StgValue><ssdm name="zext_ln618"/></StgValue>
</operation>

<operation id="492" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge8:40 %e = sub i64 %zext_ln618, i64 %mul_ln618

]]></Node>
<StgValue><ssdm name="e"/></StgValue>
</operation>

<operation id="493" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="110" op_0_bw="46">
<![CDATA[
._crit_edge8:41 %zext_ln397 = zext i46 %v2

]]></Node>
<StgValue><ssdm name="zext_ln397"/></StgValue>
</operation>

<operation id="494" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="110" op_0_bw="64">
<![CDATA[
._crit_edge8:42 %zext_ln397_11 = zext i64 %e

]]></Node>
<StgValue><ssdm name="zext_ln397_11"/></StgValue>
</operation>

<operation id="495" st_id="57" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="110" op_0_bw="110" op_1_bw="110">
<![CDATA[
._crit_edge8:43 %x_32 = mul i110 %zext_ln397_11, i110 %zext_ln397

]]></Node>
<StgValue><ssdm name="x_32"/></StgValue>
</operation>

<operation id="496" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="45" op_0_bw="45" op_1_bw="110" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge8:44 %trunc_ln20 = partselect i45 @_ssdm_op_PartSelect.i45.i110.i32.i32, i110 %x_32, i32 65, i32 109

]]></Node>
<StgValue><ssdm name="trunc_ln20"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="497" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="64" op_0_bw="45">
<![CDATA[
._crit_edge8:45 %zext_ln619 = zext i45 %trunc_ln20

]]></Node>
<StgValue><ssdm name="zext_ln619"/></StgValue>
</operation>

<operation id="498" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="64" op_0_bw="64" op_1_bw="33" op_2_bw="31">
<![CDATA[
._crit_edge8:47 %shl_ln2 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i33.i31, i33 %trunc_ln619, i31 0

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="499" st_id="58" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge8:48 %v3 = add i64 %shl_ln2, i64 %zext_ln619

]]></Node>
<StgValue><ssdm name="v3"/></StgValue>
</operation>

<operation id="500" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="128" op_0_bw="64">
<![CDATA[
._crit_edge8:49 %zext_ln397_7 = zext i64 %v3

]]></Node>
<StgValue><ssdm name="zext_ln397_7"/></StgValue>
</operation>

<operation id="501" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="128" op_0_bw="64">
<![CDATA[
._crit_edge8:50 %zext_ln397_8 = zext i64 %d

]]></Node>
<StgValue><ssdm name="zext_ln397_8"/></StgValue>
</operation>

<operation id="502" st_id="58" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
._crit_edge8:51 %x_34 = mul i128 %zext_ln397_7, i128 %zext_ln397_8

]]></Node>
<StgValue><ssdm name="x_34"/></StgValue>
</operation>

<operation id="503" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge8:52 %br_ln173 = br void %_ZN4intx4uintILj128EEC2Ev.exit.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="504" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit.i.i.i:0 %s_word_num_bits_1_2_i = phi i64 %select_ln177, void %.split.i, i64 0, void %._crit_edge8

]]></Node>
<StgValue><ssdm name="s_word_num_bits_1_2_i"/></StgValue>
</operation>

<operation id="505" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit.i.i.i:1 %i_14 = phi i2 %i_15, void %.split.i, i2 0, void %._crit_edge8

]]></Node>
<StgValue><ssdm name="i_14"/></StgValue>
</operation>

<operation id="506" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit.i.i.i:2 %k = phi i1 %k_6, void %.split.i, i1 0, void %._crit_edge8

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="507" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit.i.i.i:3 %i_15 = add i2 %i_14, i2 1

]]></Node>
<StgValue><ssdm name="i_15"/></StgValue>
</operation>

<operation id="508" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit.i.i.i:4 %icmp_ln173 = icmp_eq  i2 %i_14, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln173"/></StgValue>
</operation>

<operation id="509" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit.i.i.i:5 %empty_95 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="empty_95"/></StgValue>
</operation>

<operation id="510" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ZN4intx4uintILj128EEC2Ev.exit.i.i.i:6 %br_ln173 = br i1 %icmp_ln173, void %.split.i, void %reciprocal_2by1.exit

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>

<operation id="511" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="1" op_0_bw="2">
<![CDATA[
.split.i:0 %trunc_ln117 = trunc i2 %i_14

]]></Node>
<StgValue><ssdm name="trunc_ln117"/></StgValue>
</operation>

<operation id="512" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split.i:1 %tmp_7 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %x_34, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="513" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="64" op_0_bw="128">
<![CDATA[
.split.i:2 %trunc_ln175 = trunc i128 %x_34

]]></Node>
<StgValue><ssdm name="trunc_ln175"/></StgValue>
</operation>

<operation id="514" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.i:3 %select_ln175 = select i1 %trunc_ln117, i64 %tmp_7, i64 %trunc_ln175

]]></Node>
<StgValue><ssdm name="select_ln175"/></StgValue>
</operation>

<operation id="515" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.i:4 %select_ln175_2 = select i1 %trunc_ln117, i64 0, i64 %d

]]></Node>
<StgValue><ssdm name="select_ln175_2"/></StgValue>
</operation>

<operation id="516" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split.i:5 %add_ln175 = add i64 %select_ln175_2, i64 %select_ln175

]]></Node>
<StgValue><ssdm name="add_ln175"/></StgValue>
</operation>

<operation id="517" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split.i:6 %k1 = icmp_ult  i64 %add_ln175, i64 %select_ln175

]]></Node>
<StgValue><ssdm name="k1"/></StgValue>
</operation>

<operation id="518" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="64" op_0_bw="1">
<![CDATA[
.split.i:7 %zext_ln177 = zext i1 %k

]]></Node>
<StgValue><ssdm name="zext_ln177"/></StgValue>
</operation>

<operation id="519" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split.i:8 %add_ln177 = add i64 %add_ln175, i64 %zext_ln177

]]></Node>
<StgValue><ssdm name="add_ln177"/></StgValue>
</operation>

<operation id="520" st_id="59" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split.i:9 %select_ln177 = select i1 %trunc_ln117, i64 %add_ln177, i64 %s_word_num_bits_1_2_i

]]></Node>
<StgValue><ssdm name="select_ln177"/></StgValue>
</operation>

<operation id="521" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split.i:10 %icmp_ln178 = icmp_ult  i64 %add_ln177, i64 %zext_ln177

]]></Node>
<StgValue><ssdm name="icmp_ln178"/></StgValue>
</operation>

<operation id="522" st_id="59" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split.i:11 %k_6 = or i1 %icmp_ln178, i1 %k1

]]></Node>
<StgValue><ssdm name="k_6"/></StgValue>
</operation>

<operation id="523" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="0">
<![CDATA[
.split.i:12 %br_ln0 = br void %_ZN4intx4uintILj128EEC2Ev.exit.i.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="524" st_id="59" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
reciprocal_2by1.exit:0 %sub_ln621 = sub i64 %v3, i64 %d

]]></Node>
<StgValue><ssdm name="sub_ln621"/></StgValue>
</operation>

<operation id="525" st_id="59" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
reciprocal_2by1.exit:1 %v4 = sub i64 %sub_ln621, i64 %s_word_num_bits_1_2_i

]]></Node>
<StgValue><ssdm name="v4"/></StgValue>
</operation>

<operation id="526" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
reciprocal_2by1.exit:2 %add_ln543 = add i2 %trunc_ln659, i2 3

]]></Node>
<StgValue><ssdm name="add_ln543"/></StgValue>
</operation>

<operation id="527" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="64" op_0_bw="2">
<![CDATA[
reciprocal_2by1.exit:3 %zext_ln543 = zext i2 %add_ln543

]]></Node>
<StgValue><ssdm name="zext_ln543"/></StgValue>
</operation>

<operation id="528" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
reciprocal_2by1.exit:4 %this_numerator_word_num_bits_addr_29 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 %zext_ln543

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_addr_29"/></StgValue>
</operation>

<operation id="529" st_id="59" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="2">
<![CDATA[
reciprocal_2by1.exit:5 %rem = load i2 %this_numerator_word_num_bits_addr_29

]]></Node>
<StgValue><ssdm name="rem"/></StgValue>
</operation>

<operation id="530" st_id="59" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="64" op_1_bw="2" op_2_bw="0">
<![CDATA[
reciprocal_2by1.exit:6 %store_ln544 = store i64 0, i2 %this_numerator_word_num_bits_addr_29

]]></Node>
<StgValue><ssdm name="store_ln544"/></StgValue>
</operation>

<operation id="531" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
reciprocal_2by1.exit:11 %store_ln0 = store i64 0, i64 %reuse_reg

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="532" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="64" op_1_bw="64">
<![CDATA[
reciprocal_2by1.exit:12 %store_ln0 = store i64 18446744073709551615, i64 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="533" st_id="60" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="2">
<![CDATA[
reciprocal_2by1.exit:5 %rem = load i2 %this_numerator_word_num_bits_addr_29

]]></Node>
<StgValue><ssdm name="rem"/></StgValue>
</operation>

<operation id="534" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
reciprocal_2by1.exit:7 %add_ln546 = add i3 %select_ln525, i3 6

]]></Node>
<StgValue><ssdm name="add_ln546"/></StgValue>
</operation>

<operation id="535" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="3">
<![CDATA[
reciprocal_2by1.exit:8 %sext_ln397 = sext i3 %add_ln546

]]></Node>
<StgValue><ssdm name="sext_ln397"/></StgValue>
</operation>

<operation id="536" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="34" op_0_bw="32">
<![CDATA[
reciprocal_2by1.exit:9 %zext_ln397_34 = zext i32 %sext_ln397

]]></Node>
<StgValue><ssdm name="zext_ln397_34"/></StgValue>
</operation>

<operation id="537" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="128" op_0_bw="64">
<![CDATA[
reciprocal_2by1.exit:10 %zext_ln397_9 = zext i64 %v4

]]></Node>
<StgValue><ssdm name="zext_ln397_9"/></StgValue>
</operation>

<operation id="538" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="0" op_0_bw="0">
<![CDATA[
reciprocal_2by1.exit:13 %br_ln547 = br void

]]></Node>
<StgValue><ssdm name="br_ln547"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="539" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:0 %high_assign_4 = phi i64 %rem, void %reciprocal_2by1.exit, i64 %r_54, void

]]></Node>
<StgValue><ssdm name="high_assign_4"/></StgValue>
</operation>

<operation id="540" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %idx154 = phi i32 0, void %reciprocal_2by1.exit, i32 %add_ln550, void

]]></Node>
<StgValue><ssdm name="idx154"/></StgValue>
</operation>

<operation id="541" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="34" op_0_bw="32">
<![CDATA[
:5 %sext_ln546 = sext i32 %idx154

]]></Node>
<StgValue><ssdm name="sext_ln546"/></StgValue>
</operation>

<operation id="542" st_id="61" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="34" op_0_bw="34" op_1_bw="34">
<![CDATA[
:6 %add_ln546_2 = add i34 %sext_ln546, i34 %zext_ln397_34

]]></Node>
<StgValue><ssdm name="add_ln546_2"/></StgValue>
</operation>

<operation id="543" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="64" op_0_bw="34">
<![CDATA[
:7 %zext_ln546 = zext i34 %add_ln546_2

]]></Node>
<StgValue><ssdm name="zext_ln546"/></StgValue>
</operation>

<operation id="544" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8 %it = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 %zext_ln546

]]></Node>
<StgValue><ssdm name="it"/></StgValue>
</operation>

<operation id="545" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:10 %reuse_addr_reg_load = load i64 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="reuse_addr_reg_load"/></StgValue>
</operation>

<operation id="546" st_id="61" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="64" op_0_bw="2">
<![CDATA[
:11 %it_load = load i2 %it

]]></Node>
<StgValue><ssdm name="it_load"/></StgValue>
</operation>

<operation id="547" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12 %addr_cmp = icmp_eq  i64 %reuse_addr_reg_load, i64 %zext_ln546

]]></Node>
<StgValue><ssdm name="addr_cmp"/></StgValue>
</operation>

<operation id="548" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="128" op_0_bw="64">
<![CDATA[
:14 %zext_ln397_10 = zext i64 %high_assign_4

]]></Node>
<StgValue><ssdm name="zext_ln397_10"/></StgValue>
</operation>

<operation id="549" st_id="61" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
:15 %mul_ln397 = mul i128 %zext_ln397_10, i128 %zext_ln397_9

]]></Node>
<StgValue><ssdm name="mul_ln397"/></StgValue>
</operation>

<operation id="550" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="64" op_0_bw="128">
<![CDATA[
:16 %q = trunc i128 %mul_ln397

]]></Node>
<StgValue><ssdm name="q"/></StgValue>
</operation>

<operation id="551" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="64" op_0_bw="64" op_1_bw="128" op_2_bw="32" op_3_bw="32">
<![CDATA[
:17 %q_4 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %mul_ln397, i32 64, i32 127

]]></Node>
<StgValue><ssdm name="q_4"/></StgValue>
</operation>

<operation id="552" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
:38 %store_ln546 = store i64 %zext_ln546, i64 %reuse_addr_reg

]]></Node>
<StgValue><ssdm name="store_ln546"/></StgValue>
</operation>

<operation id="553" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="1" op_0_bw="34" op_1_bw="34">
<![CDATA[
:39 %icmp_ln550 = icmp_eq  i34 %add_ln546_2, i34 0

]]></Node>
<StgValue><ssdm name="icmp_ln550"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="554" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="addr_cmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="64" op_0_bw="64" op_1_bw="0">
<![CDATA[
:9 %reuse_reg_load = load i64 %reuse_reg

]]></Node>
<StgValue><ssdm name="reuse_reg_load"/></StgValue>
</operation>

<operation id="555" st_id="62" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="64" op_0_bw="2">
<![CDATA[
:11 %it_load = load i2 %it

]]></Node>
<StgValue><ssdm name="it_load"/></StgValue>
</operation>

<operation id="556" st_id="62" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13 %reuse_select = select i1 %addr_cmp, i64 %reuse_reg_load, i64 %it_load

]]></Node>
<StgValue><ssdm name="reuse_select"/></StgValue>
</operation>

<operation id="557" st_id="62" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:18 %q_24 = add i64 %reuse_select, i64 %q

]]></Node>
<StgValue><ssdm name="q_24"/></StgValue>
</operation>

<operation id="558" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:19 %icmp_ln176 = icmp_ult  i64 %q_24, i64 %q

]]></Node>
<StgValue><ssdm name="icmp_ln176"/></StgValue>
</operation>

<operation id="559" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="64" op_0_bw="1">
<![CDATA[
:20 %zext_ln177_2 = zext i1 %icmp_ln176

]]></Node>
<StgValue><ssdm name="zext_ln177_2"/></StgValue>
</operation>

<operation id="560" st_id="62" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:21 %add_ln177_3 = add i64 %high_assign_4, i64 %zext_ln177_2

]]></Node>
<StgValue><ssdm name="add_ln177_3"/></StgValue>
</operation>

<operation id="561" st_id="62" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:22 %add_ln177_2 = add i64 %add_ln177_3, i64 %q_4

]]></Node>
<StgValue><ssdm name="add_ln177_2"/></StgValue>
</operation>

<operation id="562" st_id="62" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:23 %q_25 = add i64 %add_ln177_2, i64 1

]]></Node>
<StgValue><ssdm name="q_25"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="563" st_id="63" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:24 %mul_ln663 = mul i64 %q_25, i64 %d

]]></Node>
<StgValue><ssdm name="mul_ln663"/></StgValue>
</operation>

<operation id="564" st_id="63" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:25 %r = sub i64 %reuse_select, i64 %mul_ln663

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="565" st_id="64" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %add_ln550 = add i32 %idx154, i32 4294967295

]]></Node>
<StgValue><ssdm name="add_ln550"/></StgValue>
</operation>

<operation id="566" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="567" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:4 %specloopname_ln546 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln546"/></StgValue>
</operation>

<operation id="568" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:26 %icmp_ln665 = icmp_ugt  i64 %r, i64 %q_24

]]></Node>
<StgValue><ssdm name="icmp_ln665"/></StgValue>
</operation>

<operation id="569" st_id="64" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:27 %r_50 = add i64 %r, i64 %d

]]></Node>
<StgValue><ssdm name="r_50"/></StgValue>
</operation>

<operation id="570" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28 %select_ln665 = select i1 %icmp_ln665, i64 %add_ln177_2, i64 %q_25

]]></Node>
<StgValue><ssdm name="select_ln665"/></StgValue>
</operation>

<operation id="571" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29 %r_51 = select i1 %icmp_ln665, i64 %r_50, i64 %r

]]></Node>
<StgValue><ssdm name="r_51"/></StgValue>
</operation>

<operation id="572" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
:30 %icmp_ln671 = icmp_ult  i64 %r_51, i64 %d

]]></Node>
<StgValue><ssdm name="icmp_ln671"/></StgValue>
</operation>

<operation id="573" st_id="64" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:31 %xor_ln671 = xor i1 %icmp_ln671, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln671"/></StgValue>
</operation>

<operation id="574" st_id="64" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:32 %add_ln673 = add i64 %select_ln665, i64 1

]]></Node>
<StgValue><ssdm name="add_ln673"/></StgValue>
</operation>

<operation id="575" st_id="64" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:33 %r_52 = sub i64 %r_51, i64 %d

]]></Node>
<StgValue><ssdm name="r_52"/></StgValue>
</operation>

<operation id="576" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34 %select_ln671 = select i1 %xor_ln671, i64 %add_ln673, i64 %select_ln665

]]></Node>
<StgValue><ssdm name="select_ln671"/></StgValue>
</operation>

<operation id="577" st_id="64" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35 %r_54 = select i1 %xor_ln671, i64 %r_52, i64 %r_51

]]></Node>
<StgValue><ssdm name="r_54"/></StgValue>
</operation>

<operation id="578" st_id="64" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="64" op_1_bw="2" op_2_bw="0">
<![CDATA[
:36 %store_ln299 = store i64 %select_ln671, i2 %it

]]></Node>
<StgValue><ssdm name="store_ln299"/></StgValue>
</operation>

<operation id="579" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0">
<![CDATA[
:37 %store_ln671 = store i64 %select_ln671, i64 %reuse_reg

]]></Node>
<StgValue><ssdm name="store_ln671"/></StgValue>
</operation>

<operation id="580" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:40 %empty_96 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 4, i64 0

]]></Node>
<StgValue><ssdm name="empty_96"/></StgValue>
</operation>

<operation id="581" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:41 %br_ln550 = br i1 %icmp_ln550, void, void %_ZN4intx8internal11udivrem_by1EPyiy.exit

]]></Node>
<StgValue><ssdm name="br_ln550"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="582" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="64" op_0_bw="2" op_1_bw="0">
<![CDATA[
_ZN4intx8internal11udivrem_by1EPyiy.exit:0 %un_load_1 = load i2 %un

]]></Node>
<StgValue><ssdm name="un_load_1"/></StgValue>
</operation>

<operation id="583" st_id="65" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN4intx8internal11udivrem_by1EPyiy.exit:1 %this_numerator_word_num_bits_addr_31 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_addr_31"/></StgValue>
</operation>

<operation id="584" st_id="65" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="64" op_0_bw="2" op_1_bw="0">
<![CDATA[
_ZN4intx8internal11udivrem_by1EPyiy.exit:2 %this_numerator_word_num_bits_load_11 = load i2 %this_numerator_word_num_bits_addr_31

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_load_11"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="585" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="64" op_0_bw="2" op_1_bw="0">
<![CDATA[
_ZN4intx8internal11udivrem_by1EPyiy.exit:0 %un_load_1 = load i2 %un

]]></Node>
<StgValue><ssdm name="un_load_1"/></StgValue>
</operation>

<operation id="586" st_id="66" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="64" op_0_bw="2" op_1_bw="0">
<![CDATA[
_ZN4intx8internal11udivrem_by1EPyiy.exit:2 %this_numerator_word_num_bits_load_11 = load i2 %this_numerator_word_num_bits_addr_31

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_load_11"/></StgValue>
</operation>

<operation id="587" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN4intx8internal11udivrem_by1EPyiy.exit:3 %this_numerator_word_num_bits_addr_32 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_addr_32"/></StgValue>
</operation>

<operation id="588" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="64" op_0_bw="2" op_1_bw="0">
<![CDATA[
_ZN4intx8internal11udivrem_by1EPyiy.exit:4 %this_numerator_word_num_bits_load_12 = load i2 %this_numerator_word_num_bits_addr_32

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_load_12"/></StgValue>
</operation>

<operation id="589" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN4intx8internal11udivrem_by1EPyiy.exit:5 %this_numerator_word_num_bits_addr_33 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_addr_33"/></StgValue>
</operation>

<operation id="590" st_id="66" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="64" op_0_bw="2" op_1_bw="0">
<![CDATA[
_ZN4intx8internal11udivrem_by1EPyiy.exit:6 %this_numerator_word_num_bits_load_13 = load i2 %this_numerator_word_num_bits_addr_33

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_load_13"/></StgValue>
</operation>

<operation id="591" st_id="66" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx8internal11udivrem_by1EPyiy.exit:7 %zext_ln666 = zext i32 %na_shift

]]></Node>
<StgValue><ssdm name="zext_ln666"/></StgValue>
</operation>

<operation id="592" st_id="66" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
_ZN4intx8internal11udivrem_by1EPyiy.exit:8 %lshr_ln666 = lshr i64 %r_54, i64 %zext_ln666

]]></Node>
<StgValue><ssdm name="lshr_ln666"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="593" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln659" val="1"/>
<literal name="trunc_ln493_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="64" op_0_bw="2" op_1_bw="0">
<![CDATA[
_ZN4intx8internal11udivrem_by1EPyiy.exit:4 %this_numerator_word_num_bits_load_12 = load i2 %this_numerator_word_num_bits_addr_32

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_load_12"/></StgValue>
</operation>

<operation id="594" st_id="67" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln659" val="1"/>
<literal name="trunc_ln493_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="64" op_0_bw="2" op_1_bw="0">
<![CDATA[
_ZN4intx8internal11udivrem_by1EPyiy.exit:6 %this_numerator_word_num_bits_load_13 = load i2 %this_numerator_word_num_bits_addr_33

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_load_13"/></StgValue>
</operation>

<operation id="595" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln659" val="1"/>
<literal name="trunc_ln493_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="0" op_0_bw="0">
<![CDATA[
_ZN4intx8internal11udivrem_by1EPyiy.exit:9 %br_ln666 = br void %_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit

]]></Node>
<StgValue><ssdm name="br_ln666"/></StgValue>
</operation>

<operation id="596" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit:0 %write_flag_4 = phi i1 1, void %_ZN4intx8internal11udivrem_by1EPyiy.exit, i1 1, void %memset.loop131, i1 1, void %branch25, i1 1, void %branch24, i1 1, void %branch23, i1 1, void %._crit_edge.loopexit, i1 %write_flag_2, void %_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit.loopexit

]]></Node>
<StgValue><ssdm name="write_flag_4"/></StgValue>
</operation>

<operation id="597" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0" op_8_bw="64" op_9_bw="0" op_10_bw="64" op_11_bw="0" op_12_bw="64" op_13_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit:1 %agg_result_1_4 = phi i64 %lshr_ln666, void %_ZN4intx8internal11udivrem_by1EPyiy.exit, i64 %trunc_ln660, void %memset.loop131, i64 %r_word_num_bits_6_0_2, void %branch25, i64 %r_word_num_bits_6_0_2, void %branch24, i64 %r_word_num_bits_6_0_2, void %branch23, i64 %lshr_ln687, void %._crit_edge.loopexit, i64 %agg_result_1_2, void %_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit.loopexit

]]></Node>
<StgValue><ssdm name="agg_result_1_4"/></StgValue>
</operation>

<operation id="598" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit:2 %write_flag4_4 = phi i1 1, void %_ZN4intx8internal11udivrem_by1EPyiy.exit, i1 1, void %memset.loop131, i1 1, void %branch25, i1 1, void %branch24, i1 1, void %branch23, i1 1, void %._crit_edge.loopexit, i1 %write_flag4_2, void %_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit.loopexit

]]></Node>
<StgValue><ssdm name="write_flag4_4"/></StgValue>
</operation>

<operation id="599" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0" op_8_bw="64" op_9_bw="0" op_10_bw="64" op_11_bw="0" op_12_bw="64" op_13_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit:3 %agg_result_116_4 = phi i64 0, void %_ZN4intx8internal11udivrem_by1EPyiy.exit, i64 %trunc_ln660_1, void %memset.loop131, i64 %r_word_num_bits_6_1_2, void %branch25, i64 %r_word_num_bits_6_1_2, void %branch24, i64 %lshr_ln687, void %branch23, i64 %r_word_num_bits_6_1_2, void %._crit_edge.loopexit, i64 %agg_result_116_2, void %_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit.loopexit

]]></Node>
<StgValue><ssdm name="agg_result_116_4"/></StgValue>
</operation>

<operation id="600" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0" op_8_bw="64" op_9_bw="0" op_10_bw="64" op_11_bw="0" op_12_bw="64" op_13_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit:4 %phi_ln690 = phi i64 0, void %_ZN4intx8internal11udivrem_by1EPyiy.exit, i64 %trunc_ln660_2, void %memset.loop131, i64 %r_word_num_bits_6_2_2, void %branch25, i64 %lshr_ln687, void %branch24, i64 %r_word_num_bits_6_2_2, void %branch23, i64 %r_word_num_bits_6_2_2, void %._crit_edge.loopexit, i64 %phitmp, void %_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit.loopexit

]]></Node>
<StgValue><ssdm name="phi_ln690"/></StgValue>
</operation>

<operation id="601" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0" op_8_bw="64" op_9_bw="0" op_10_bw="64" op_11_bw="0" op_12_bw="64" op_13_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit:5 %phi_ln690_1 = phi i64 0, void %_ZN4intx8internal11udivrem_by1EPyiy.exit, i64 %trunc_ln660_3, void %memset.loop131, i64 %lshr_ln687, void %branch25, i64 %r_word_num_bits_6_3_2, void %branch24, i64 %r_word_num_bits_6_3_2, void %branch23, i64 %r_word_num_bits_6_3_2, void %._crit_edge.loopexit, i64 %phitmp10, void %_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit.loopexit

]]></Node>
<StgValue><ssdm name="phi_ln690_1"/></StgValue>
</operation>

<operation id="602" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0" op_8_bw="64" op_9_bw="0" op_10_bw="64" op_11_bw="0" op_12_bw="64" op_13_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit:6 %agg_result_0_0_0 = phi i64 %un_load_1, void %_ZN4intx8internal11udivrem_by1EPyiy.exit, i64 0, void %memset.loop131, i64 %q_word_num_bits_0_ret, void %branch25, i64 %q_word_num_bits_0_ret, void %branch24, i64 %q_word_num_bits_0_ret, void %branch23, i64 %q_word_num_bits_0_ret, void %._crit_edge.loopexit, i64 %un_load, void %_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit.loopexit

]]></Node>
<StgValue><ssdm name="agg_result_0_0_0"/></StgValue>
</operation>

<operation id="603" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0" op_8_bw="64" op_9_bw="0" op_10_bw="64" op_11_bw="0" op_12_bw="64" op_13_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit:7 %agg_result_0_1_0 = phi i64 %this_numerator_word_num_bits_load_11, void %_ZN4intx8internal11udivrem_by1EPyiy.exit, i64 0, void %memset.loop131, i64 %q_word_num_bits_1_ret, void %branch25, i64 %q_word_num_bits_1_ret, void %branch24, i64 %q_word_num_bits_1_ret, void %branch23, i64 %q_word_num_bits_1_ret, void %._crit_edge.loopexit, i64 %this_numerator_word_num_bits_load_7, void %_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit.loopexit

]]></Node>
<StgValue><ssdm name="agg_result_0_1_0"/></StgValue>
</operation>

<operation id="604" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0" op_8_bw="64" op_9_bw="0" op_10_bw="64" op_11_bw="0" op_12_bw="64" op_13_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit:8 %agg_result_0_2_0 = phi i64 %this_numerator_word_num_bits_load_12, void %_ZN4intx8internal11udivrem_by1EPyiy.exit, i64 0, void %memset.loop131, i64 %q_word_num_bits_2_ret, void %branch25, i64 %q_word_num_bits_2_ret, void %branch24, i64 %q_word_num_bits_2_ret, void %branch23, i64 %q_word_num_bits_2_ret, void %._crit_edge.loopexit, i64 %this_numerator_word_num_bits_load_8, void %_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit.loopexit

]]></Node>
<StgValue><ssdm name="agg_result_0_2_0"/></StgValue>
</operation>

<operation id="605" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0" op_8_bw="64" op_9_bw="0" op_10_bw="64" op_11_bw="0" op_12_bw="64" op_13_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit:9 %agg_result_0_3_0 = phi i64 %this_numerator_word_num_bits_load_13, void %_ZN4intx8internal11udivrem_by1EPyiy.exit, i64 0, void %memset.loop131, i64 %q_word_num_bits_3_ret, void %branch25, i64 %q_word_num_bits_3_ret, void %branch24, i64 %q_word_num_bits_3_ret, void %branch23, i64 %q_word_num_bits_3_ret, void %._crit_edge.loopexit, i64 %this_numerator_word_num_bits_load_9, void %_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit.loopexit

]]></Node>
<StgValue><ssdm name="agg_result_0_3_0"/></StgValue>
</operation>

<operation id="606" st_id="67" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit:10 %select_ln690 = select i1 %write_flag_4, i64 %agg_result_1_4, i64 %p_read42

]]></Node>
<StgValue><ssdm name="select_ln690"/></StgValue>
</operation>

<operation id="607" st_id="67" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit:11 %select_ln690_1 = select i1 %write_flag4_4, i64 %agg_result_116_4, i64 %p_read53

]]></Node>
<StgValue><ssdm name="select_ln690_1"/></StgValue>
</operation>

<operation id="608" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit:12 %mrv_s = insertvalue i512 <undef>, i64 %agg_result_0_0_0

]]></Node>
<StgValue><ssdm name="mrv_s"/></StgValue>
</operation>

<operation id="609" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit:13 %mrv_1 = insertvalue i512 %mrv_s, i64 %agg_result_0_1_0

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="610" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit:14 %mrv_2 = insertvalue i512 %mrv_1, i64 %agg_result_0_2_0

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="611" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit:15 %mrv_3 = insertvalue i512 %mrv_2, i64 %agg_result_0_3_0

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="612" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit:16 %mrv_4 = insertvalue i512 %mrv_3, i64 %select_ln690

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="613" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit:17 %mrv_5 = insertvalue i512 %mrv_4, i64 %select_ln690_1

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="614" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit:18 %mrv_6 = insertvalue i512 %mrv_5, i64 %phi_ln690

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="615" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="512" op_0_bw="512" op_1_bw="64">
<![CDATA[
_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit:19 %mrv_7 = insertvalue i512 %mrv_6, i64 %phi_ln690_1

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="616" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="0" op_0_bw="512">
<![CDATA[
_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit:20 %ret_ln690 = ret i512 %mrv_7

]]></Node>
<StgValue><ssdm name="ret_ln690"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="617" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader:0 %phi_ln29_1 = phi i2 %add_ln29_6, void %.preheader, i2 0, void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="phi_ln29_1"/></StgValue>
</operation>

<operation id="618" st_id="68" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:1 %add_ln29_6 = add i2 %phi_ln29_1, i2 1

]]></Node>
<StgValue><ssdm name="add_ln29_6"/></StgValue>
</operation>

<operation id="619" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="64" op_0_bw="64">
<![CDATA[
.preheader:2 %q_word_num_bits_3_0_load = load i64 %q_word_num_bits_3_0

]]></Node>
<StgValue><ssdm name="q_word_num_bits_3_0_load"/></StgValue>
</operation>

<operation id="620" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="64" op_0_bw="64">
<![CDATA[
.preheader:3 %q_word_num_bits_2_0_load = load i64 %q_word_num_bits_2_0

]]></Node>
<StgValue><ssdm name="q_word_num_bits_2_0_load"/></StgValue>
</operation>

<operation id="621" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="64" op_0_bw="64">
<![CDATA[
.preheader:4 %q_word_num_bits_0_0_load = load i64 %q_word_num_bits_0_0

]]></Node>
<StgValue><ssdm name="q_word_num_bits_0_0_load"/></StgValue>
</operation>

<operation id="622" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="64" op_0_bw="64">
<![CDATA[
.preheader:5 %q_word_num_bits_1_0_load = load i64 %q_word_num_bits_1_0

]]></Node>
<StgValue><ssdm name="q_word_num_bits_1_0_load"/></StgValue>
</operation>

<operation id="623" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader:6 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="624" st_id="68" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.preheader:7 %q_word_num_bits_3_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %q_word_num_bits_3_0_load, i64 %q_word_num_bits_3_0_load, i64 %q_word_num_bits_3_0_load, i64 0, i2 %phi_ln29_1

]]></Node>
<StgValue><ssdm name="q_word_num_bits_3_1"/></StgValue>
</operation>

<operation id="625" st_id="68" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.preheader:8 %q_word_num_bits_2_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %q_word_num_bits_2_0_load, i64 %q_word_num_bits_2_0_load, i64 0, i64 %q_word_num_bits_2_0_load, i2 %phi_ln29_1

]]></Node>
<StgValue><ssdm name="q_word_num_bits_2_1"/></StgValue>
</operation>

<operation id="626" st_id="68" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.preheader:9 %q_word_num_bits_0_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 0, i64 %q_word_num_bits_0_0_load, i64 %q_word_num_bits_0_0_load, i64 %q_word_num_bits_0_0_load, i2 %phi_ln29_1

]]></Node>
<StgValue><ssdm name="q_word_num_bits_0_1"/></StgValue>
</operation>

<operation id="627" st_id="68" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.preheader:10 %q_word_num_bits_1_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %q_word_num_bits_1_0_load, i64 0, i64 %q_word_num_bits_1_0_load, i64 %q_word_num_bits_1_0_load, i2 %phi_ln29_1

]]></Node>
<StgValue><ssdm name="q_word_num_bits_1_1"/></StgValue>
</operation>

<operation id="628" st_id="68" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:11 %icmp_ln29_6 = icmp_eq  i2 %phi_ln29_1, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln29_6"/></StgValue>
</operation>

<operation id="629" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:12 %empty_99 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_99"/></StgValue>
</operation>

<operation id="630" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
.preheader:13 %store_ln29 = store i64 %q_word_num_bits_1_1, i64 %q_word_num_bits_1_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="631" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
.preheader:14 %store_ln29 = store i64 %q_word_num_bits_0_1, i64 %q_word_num_bits_0_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="632" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
.preheader:15 %store_ln29 = store i64 %q_word_num_bits_2_1, i64 %q_word_num_bits_2_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="633" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
.preheader:16 %store_ln29 = store i64 %q_word_num_bits_3_1, i64 %q_word_num_bits_3_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="634" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:17 %br_ln29 = br i1 %icmp_ln29_6, void %.preheader, void %_ZN4intx4uintILj256EEC2Ev.exit

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="635" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit:0 %r_word_num_bits_6_3_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_word_num_bits_6_3_0"/></StgValue>
</operation>

<operation id="636" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit:1 %r_word_num_bits_6_2_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_word_num_bits_6_2_0"/></StgValue>
</operation>

<operation id="637" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit:2 %r_word_num_bits_6_1_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_word_num_bits_6_1_0"/></StgValue>
</operation>

<operation id="638" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit:3 %r_word_num_bits_6_0_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="r_word_num_bits_6_0_0"/></StgValue>
</operation>

<operation id="639" st_id="69" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="256" op_0_bw="256" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="3" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="3" op_12_bw="11">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit:4 %call_ret = call i256 @udivrem_knuth, i64 %q_word_num_bits_0_1, i64 %q_word_num_bits_1_1, i64 %q_word_num_bits_2_1, i64 %q_word_num_bits_3_1, i64 %na_numerator_word_num_bits, i3 %select_ln525, i64 %d, i64 %na_divisor_word_num_bits_1_4, i64 %na_divisor_word_num_bits_2_4, i64 %na_divisor_word_num_bits_3_4, i3 %trunc_ln493_2, i11 %intx_internal_reciprocal_table

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="640" st_id="70" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="256" op_0_bw="256" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="3" op_7_bw="64" op_8_bw="64" op_9_bw="64" op_10_bw="64" op_11_bw="3" op_12_bw="11">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit:4 %call_ret = call i256 @udivrem_knuth, i64 %q_word_num_bits_0_1, i64 %q_word_num_bits_1_1, i64 %q_word_num_bits_2_1, i64 %q_word_num_bits_3_1, i64 %na_numerator_word_num_bits, i3 %select_ln525, i64 %d, i64 %na_divisor_word_num_bits_1_4, i64 %na_divisor_word_num_bits_2_4, i64 %na_divisor_word_num_bits_3_4, i3 %trunc_ln493_2, i11 %intx_internal_reciprocal_table

]]></Node>
<StgValue><ssdm name="call_ret"/></StgValue>
</operation>

<operation id="641" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="64" op_0_bw="256">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit:5 %q_word_num_bits_0_ret = extractvalue i256 %call_ret

]]></Node>
<StgValue><ssdm name="q_word_num_bits_0_ret"/></StgValue>
</operation>

<operation id="642" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="64" op_0_bw="256">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit:6 %q_word_num_bits_1_ret = extractvalue i256 %call_ret

]]></Node>
<StgValue><ssdm name="q_word_num_bits_1_ret"/></StgValue>
</operation>

<operation id="643" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="64" op_0_bw="256">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit:7 %q_word_num_bits_2_ret = extractvalue i256 %call_ret

]]></Node>
<StgValue><ssdm name="q_word_num_bits_2_ret"/></StgValue>
</operation>

<operation id="644" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="64" op_0_bw="256">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit:8 %q_word_num_bits_3_ret = extractvalue i256 %call_ret

]]></Node>
<StgValue><ssdm name="q_word_num_bits_3_ret"/></StgValue>
</operation>

<operation id="645" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="0" op_0_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit:9 %br_ln29 = br void %branch14

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="646" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
branch14:0 %phi_ln29_3 = phi i2 0, void %_ZN4intx4uintILj256EEC2Ev.exit, i2 %add_ln29_8, void %branch14

]]></Node>
<StgValue><ssdm name="phi_ln29_3"/></StgValue>
</operation>

<operation id="647" st_id="71" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch14:1 %add_ln29_8 = add i2 %phi_ln29_3, i2 1

]]></Node>
<StgValue><ssdm name="add_ln29_8"/></StgValue>
</operation>

<operation id="648" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="64" op_0_bw="64">
<![CDATA[
branch14:2 %r_word_num_bits_6_3_0_load = load i64 %r_word_num_bits_6_3_0

]]></Node>
<StgValue><ssdm name="r_word_num_bits_6_3_0_load"/></StgValue>
</operation>

<operation id="649" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="64" op_0_bw="64">
<![CDATA[
branch14:3 %r_word_num_bits_6_2_0_load = load i64 %r_word_num_bits_6_2_0

]]></Node>
<StgValue><ssdm name="r_word_num_bits_6_2_0_load"/></StgValue>
</operation>

<operation id="650" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="64" op_0_bw="64">
<![CDATA[
branch14:4 %r_word_num_bits_6_1_0_load = load i64 %r_word_num_bits_6_1_0

]]></Node>
<StgValue><ssdm name="r_word_num_bits_6_1_0_load"/></StgValue>
</operation>

<operation id="651" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="64" op_0_bw="64">
<![CDATA[
branch14:5 %r_word_num_bits_6_0_0_load = load i64 %r_word_num_bits_6_0_0

]]></Node>
<StgValue><ssdm name="r_word_num_bits_6_0_0_load"/></StgValue>
</operation>

<operation id="652" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
branch14:6 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="653" st_id="71" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch14:7 %r_word_num_bits_6_3_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %r_word_num_bits_6_3_0_load, i64 %r_word_num_bits_6_3_0_load, i64 %r_word_num_bits_6_3_0_load, i64 0, i2 %phi_ln29_3

]]></Node>
<StgValue><ssdm name="r_word_num_bits_6_3_1"/></StgValue>
</operation>

<operation id="654" st_id="71" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch14:8 %r_word_num_bits_6_2_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %r_word_num_bits_6_2_0_load, i64 %r_word_num_bits_6_2_0_load, i64 0, i64 %r_word_num_bits_6_2_0_load, i2 %phi_ln29_3

]]></Node>
<StgValue><ssdm name="r_word_num_bits_6_2_1"/></StgValue>
</operation>

<operation id="655" st_id="71" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch14:9 %r_word_num_bits_6_1_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %r_word_num_bits_6_1_0_load, i64 0, i64 %r_word_num_bits_6_1_0_load, i64 %r_word_num_bits_6_1_0_load, i2 %phi_ln29_3

]]></Node>
<StgValue><ssdm name="r_word_num_bits_6_1_1"/></StgValue>
</operation>

<operation id="656" st_id="71" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
branch14:10 %r_word_num_bits_6_0_1 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 0, i64 %r_word_num_bits_6_0_0_load, i64 %r_word_num_bits_6_0_0_load, i64 %r_word_num_bits_6_0_0_load, i2 %phi_ln29_3

]]></Node>
<StgValue><ssdm name="r_word_num_bits_6_0_1"/></StgValue>
</operation>

<operation id="657" st_id="71" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch14:11 %icmp_ln29_8 = icmp_eq  i2 %phi_ln29_3, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln29_8"/></StgValue>
</operation>

<operation id="658" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
branch14:12 %empty_100 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="empty_100"/></StgValue>
</operation>

<operation id="659" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch14:13 %store_ln29 = store i64 %r_word_num_bits_6_0_1, i64 %r_word_num_bits_6_0_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="660" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch14:14 %store_ln29 = store i64 %r_word_num_bits_6_1_1, i64 %r_word_num_bits_6_1_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="661" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch14:15 %store_ln29 = store i64 %r_word_num_bits_6_2_1, i64 %r_word_num_bits_6_2_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="662" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="0" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
branch14:16 %store_ln29 = store i64 %r_word_num_bits_6_3_1, i64 %r_word_num_bits_6_3_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="663" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch14:17 %br_ln29 = br i1 %icmp_ln29_8, void %branch14, void %_ZN4intx4uintILj256EEC2Ev.exit87

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="664" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit87:0 %sh_prom38 = zext i32 %na_shift

]]></Node>
<StgValue><ssdm name="sh_prom38"/></StgValue>
</operation>

<operation id="665" st_id="72" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit87:1 %sub43 = sub i32 64, i32 %na_shift

]]></Node>
<StgValue><ssdm name="sub43"/></StgValue>
</operation>

<operation id="666" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="64" op_0_bw="32">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit87:2 %sh_prom44 = zext i32 %sub43

]]></Node>
<StgValue><ssdm name="sh_prom44"/></StgValue>
</operation>

<operation id="667" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="0" op_0_bw="0">
<![CDATA[
_ZN4intx4uintILj256EEC2Ev.exit87:3 %br_ln685 = br void

]]></Node>
<StgValue><ssdm name="br_ln685"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="668" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:0 %r_word_num_bits_6_0_2 = phi i64 %r_word_num_bits_6_0_1, void %_ZN4intx4uintILj256EEC2Ev.exit87, i64 %r_word_num_bits_6_0_3, void %.split_ifconv

]]></Node>
<StgValue><ssdm name="r_word_num_bits_6_0_2"/></StgValue>
</operation>

<operation id="669" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:1 %r_word_num_bits_6_1_2 = phi i64 %r_word_num_bits_6_1_1, void %_ZN4intx4uintILj256EEC2Ev.exit87, i64 %r_word_num_bits_6_1_3, void %.split_ifconv

]]></Node>
<StgValue><ssdm name="r_word_num_bits_6_1_2"/></StgValue>
</operation>

<operation id="670" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:2 %r_word_num_bits_6_2_2 = phi i64 %r_word_num_bits_6_2_1, void %_ZN4intx4uintILj256EEC2Ev.exit87, i64 %r_word_num_bits_6_2_3, void %.split_ifconv

]]></Node>
<StgValue><ssdm name="r_word_num_bits_6_2_2"/></StgValue>
</operation>

<operation id="671" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:3 %r_word_num_bits_6_3_2 = phi i64 %r_word_num_bits_6_3_1, void %_ZN4intx4uintILj256EEC2Ev.exit87, i64 %r_word_num_bits_6_3_3, void %.split_ifconv

]]></Node>
<StgValue><ssdm name="r_word_num_bits_6_3_2"/></StgValue>
</operation>

<operation id="672" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:4 %i_18 = phi i32 0, void %_ZN4intx4uintILj256EEC2Ev.exit87, i32 %add_ln685, void %.split_ifconv

]]></Node>
<StgValue><ssdm name="i_18"/></StgValue>
</operation>

<operation id="673" st_id="73" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5 %add_ln685 = add i32 %i_18, i32 1

]]></Node>
<StgValue><ssdm name="add_ln685"/></StgValue>
</operation>

<operation id="674" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:6 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="675" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %icmp_ln685 = icmp_eq  i32 %i_18, i32 %add_ln493

]]></Node>
<StgValue><ssdm name="icmp_ln685"/></StgValue>
</operation>

<operation id="676" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8 %br_ln685 = br i1 %icmp_ln685, void %.split_ifconv, void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="br_ln685"/></StgValue>
</operation>

<operation id="677" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln685" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="64" op_0_bw="32">
<![CDATA[
.split_ifconv:0 %i_60_cast = zext i32 %i_18

]]></Node>
<StgValue><ssdm name="i_60_cast"/></StgValue>
</operation>

<operation id="678" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln685" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:2 %this_numerator_word_num_bits_addr_35 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 %i_60_cast

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_addr_35"/></StgValue>
</operation>

<operation id="679" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln685" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="64" op_0_bw="2">
<![CDATA[
.split_ifconv:3 %this_numerator_word_num_bits_load_15 = load i2 %this_numerator_word_num_bits_addr_35

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_load_15"/></StgValue>
</operation>

<operation id="680" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="1"/>
<literal name="icmp_ln685" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="64" op_0_bw="32">
<![CDATA[
.split_ifconv:4 %zext_ln686 = zext i32 %add_ln685

]]></Node>
<StgValue><ssdm name="zext_ln686"/></StgValue>
</operation>

<operation id="681" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="1"/>
<literal name="icmp_ln685" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:6 %this_numerator_word_num_bits_addr_36 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 %zext_ln686

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_addr_36"/></StgValue>
</operation>

<operation id="682" st_id="73" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="1"/>
<literal name="icmp_ln685" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="64" op_0_bw="2">
<![CDATA[
.split_ifconv:7 %this_numerator_word_num_bits_load_16 = load i2 %this_numerator_word_num_bits_addr_36

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_load_16"/></StgValue>
</operation>

<operation id="683" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln685" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="2" op_0_bw="32">
<![CDATA[
.split_ifconv:11 %trunc_ln686 = trunc i32 %i_18

]]></Node>
<StgValue><ssdm name="trunc_ln686"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="684" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln685" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split_ifconv:1 %specloopname_ln685 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln685"/></StgValue>
</operation>

<operation id="685" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln685" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="64" op_0_bw="2">
<![CDATA[
.split_ifconv:3 %this_numerator_word_num_bits_load_15 = load i2 %this_numerator_word_num_bits_addr_35

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_load_15"/></StgValue>
</operation>

<operation id="686" st_id="74" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="1"/>
<literal name="icmp_ln685" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split_ifconv:5 %lshr_ln686 = lshr i64 %this_numerator_word_num_bits_load_15, i64 %sh_prom38

]]></Node>
<StgValue><ssdm name="lshr_ln686"/></StgValue>
</operation>

<operation id="687" st_id="74" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="1"/>
<literal name="icmp_ln685" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="64" op_0_bw="2">
<![CDATA[
.split_ifconv:7 %this_numerator_word_num_bits_load_16 = load i2 %this_numerator_word_num_bits_addr_36

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_load_16"/></StgValue>
</operation>

<operation id="688" st_id="74" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="1"/>
<literal name="icmp_ln685" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split_ifconv:8 %shl_ln686 = shl i64 %this_numerator_word_num_bits_load_16, i64 %sh_prom44

]]></Node>
<StgValue><ssdm name="shl_ln686"/></StgValue>
</operation>

<operation id="689" st_id="74" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln506" val="1"/>
<literal name="icmp_ln685" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
.split_ifconv:9 %or_ln686 = or i64 %shl_ln686, i64 %lshr_ln686

]]></Node>
<StgValue><ssdm name="or_ln686"/></StgValue>
</operation>

<operation id="690" st_id="74" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln685" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split_ifconv:10 %select_ln506 = select i1 %icmp_ln506, i64 %or_ln686, i64 %this_numerator_word_num_bits_load_15

]]></Node>
<StgValue><ssdm name="select_ln506"/></StgValue>
</operation>

<operation id="691" st_id="74" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln685" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split_ifconv:12 %r_word_num_bits_6_3_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %r_word_num_bits_6_3_2, i64 %r_word_num_bits_6_3_2, i64 %r_word_num_bits_6_3_2, i64 %select_ln506, i2 %trunc_ln686

]]></Node>
<StgValue><ssdm name="r_word_num_bits_6_3_3"/></StgValue>
</operation>

<operation id="692" st_id="74" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln685" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split_ifconv:13 %r_word_num_bits_6_2_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %r_word_num_bits_6_2_2, i64 %r_word_num_bits_6_2_2, i64 %select_ln506, i64 %r_word_num_bits_6_2_2, i2 %trunc_ln686

]]></Node>
<StgValue><ssdm name="r_word_num_bits_6_2_3"/></StgValue>
</operation>

<operation id="693" st_id="74" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln685" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split_ifconv:14 %r_word_num_bits_6_1_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %r_word_num_bits_6_1_2, i64 %select_ln506, i64 %r_word_num_bits_6_1_2, i64 %r_word_num_bits_6_1_2, i2 %trunc_ln686

]]></Node>
<StgValue><ssdm name="r_word_num_bits_6_1_3"/></StgValue>
</operation>

<operation id="694" st_id="74" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln685" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="2">
<![CDATA[
.split_ifconv:15 %r_word_num_bits_6_0_3 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %select_ln506, i64 %r_word_num_bits_6_0_2, i64 %r_word_num_bits_6_0_2, i64 %r_word_num_bits_6_0_2, i2 %trunc_ln686

]]></Node>
<StgValue><ssdm name="r_word_num_bits_6_0_3"/></StgValue>
</operation>

<operation id="695" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln685" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="0" op_0_bw="0">
<![CDATA[
.split_ifconv:16 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="696" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="2" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.loopexit:0 %this_numerator_word_num_bits_addr_34 = getelementptr i64 %na_numerator_word_num_bits, i64 0, i64 %add_ln502

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_addr_34"/></StgValue>
</operation>

<operation id="697" st_id="75" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="64" op_0_bw="2">
<![CDATA[
._crit_edge.loopexit:1 %this_numerator_word_num_bits_load_14 = load i2 %this_numerator_word_num_bits_addr_34

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_load_14"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="698" st_id="76" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="64" op_0_bw="2">
<![CDATA[
._crit_edge.loopexit:1 %this_numerator_word_num_bits_load_14 = load i2 %this_numerator_word_num_bits_addr_34

]]></Node>
<StgValue><ssdm name="this_numerator_word_num_bits_load_14"/></StgValue>
</operation>

<operation id="699" st_id="76" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge.loopexit:2 %lshr_ln687 = lshr i64 %this_numerator_word_num_bits_load_14, i64 %sh_prom38

]]></Node>
<StgValue><ssdm name="lshr_ln687"/></StgValue>
</operation>

<operation id="700" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
._crit_edge.loopexit:3 %switch_ln687 = switch i2 %trunc_ln502_1, void %branch25, i2 1, void %_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit, i2 2, void %branch23, i2 3, void %branch24

]]></Node>
<StgValue><ssdm name="switch_ln687"/></StgValue>
</operation>

<operation id="701" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln502_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="0">
<![CDATA[
branch24:0 %br_ln687 = br void %_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit

]]></Node>
<StgValue><ssdm name="br_ln687"/></StgValue>
</operation>

<operation id="702" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln502_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="0" op_0_bw="0">
<![CDATA[
branch23:0 %br_ln687 = br void %_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit

]]></Node>
<StgValue><ssdm name="br_ln687"/></StgValue>
</operation>

<operation id="703" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln502_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="0" op_0_bw="0">
<![CDATA[
branch25:0 %br_ln687 = br void %_ZN4intx4uintILj256EEC2ILj128EvEERKNS0_IXT_EEE.exit

]]></Node>
<StgValue><ssdm name="br_ln687"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
