# IEEE754-Format-32-Bit-Floating-Point-Adder

This is an verilog implementation of a 32 Bit floating point adder in MIPS architecture. Floating point input is in IEEE754 Format. This project was done as a part of Computer Architecture CS F342 Course at BITS Pilani Goa Campus. 
