Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date              : Sat May 21 18:23:28 2022
| Host              : Jarvis running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file csync_stage1_top_timing_summary_routed.rpt -pb csync_stage1_top_timing_summary_routed.pb -rpx csync_stage1_top_timing_summary_routed.rpx -warn_on_violation
| Design            : csync_stage1_top
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    510.225        0.000                      0                 1672        0.013        0.000                      0                 1672      259.458        0.000                       0                   484  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 260.000}      520.000         1.923           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk               510.225        0.000                      0                 1672        0.013        0.000                      0                 1672      259.458        0.000                       0                   484  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack      510.225ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.013ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack      259.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             510.225ns  (required time - arrival time)
  Source:                 u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            u_ARCTAN/u_divider/r_divisior_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            520.000ns  (clk rise@520.000ns - clk rise@0.000ns)
  Data Path Delay:        9.479ns  (logic 5.244ns (55.322%)  route 4.235ns (44.678%))
  Logic Levels:           20  (CARRY8=1 DSP_A_B_DATA=2 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.233ns = ( 522.233 - 520.000 ) 
    Source Clock Delay      (SCD):    3.098ns
    Clock Pessimism Removal (CPR):    0.664ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.804ns (routing 0.869ns, distribution 0.935ns)
  Clock Net Delay (Destination): 1.485ns (routing 0.790ns, distribution 0.695ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.062     1.062 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.062    i_clk_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.062 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.266    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.294 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=483, routed)         1.804     3.098    u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y57         RAMB36E2                                     r  u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y57         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[14])
                                                      0.870     3.968 f  u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTBDOUT[14]
                         net (fo=15, routed)          1.074     5.042    u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/A[20]
    DSP48E2_X7Y116       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[20]_A2_DATA[20])
                                                      0.192     5.234 r  u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_A_B_DATA_INST/A2_DATA[20]
                         net (fo=1, routed)           0.000     5.234    u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_A_B_DATA.A2_DATA<20>
    DSP48E2_X7Y116       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[20]_A2A1[20])
                                                      0.076     5.310 r  u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_PREADD_DATA_INST/A2A1[20]
                         net (fo=1, routed)           0.000     5.310    u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_PREADD_DATA.A2A1<20>
    DSP48E2_X7Y116       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[20]_U[21])
                                                      0.505     5.815 f  u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_MULTIPLIER_INST/U[21]
                         net (fo=1, routed)           0.000     5.815    u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_MULTIPLIER.U<21>
    DSP48E2_X7Y116       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[21]_U_DATA[21])
                                                      0.047     5.862 r  u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_M_DATA_INST/U_DATA[21]
                         net (fo=1, routed)           0.000     5.862    u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_M_DATA.U_DATA<21>
    DSP48E2_X7Y116       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[21]_ALU_OUT[21])
                                                      0.585     6.447 f  u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_ALU_INST/ALU_OUT[21]
                         net (fo=1, routed)           0.000     6.447    u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_ALU.ALU_OUT<21>
    DSP48E2_X7Y116       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[21]_P[21])
                                                      0.109     6.556 r  u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_OUTPUT_INST/P[21]
                         net (fo=3, routed)           0.204     6.760    u_METRIC_FILTER/u_CMPLX_MUL_2/DSP_ALU_INST[11]
    SLICE_X69Y292        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     6.882 r  u_METRIC_FILTER/u_CMPLX_MUL_2/o_I0_carry__0_i_6/O
                         net (fo=1, routed)           0.009     6.891    u_METRIC_FILTER/u_CMPLX_MUL_2_n_40
    SLICE_X69Y292        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[4])
                                                      0.144     7.035 f  u_METRIC_FILTER/o_I0_carry__0/O[4]
                         net (fo=8, routed)           0.744     7.779    u_ACQUISITION_CHECKER/o_peakFound2/B[12]
    DSP48E2_X7Y117       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[12]_B2_DATA[12])
                                                      0.151     7.930 r  u_ACQUISITION_CHECKER/o_peakFound2/DSP_A_B_DATA_INST/B2_DATA[12]
                         net (fo=1, routed)           0.000     7.930    u_ACQUISITION_CHECKER/o_peakFound2/DSP_A_B_DATA.B2_DATA<12>
    DSP48E2_X7Y117       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[12]_B2B1[12])
                                                      0.073     8.003 r  u_ACQUISITION_CHECKER/o_peakFound2/DSP_PREADD_DATA_INST/B2B1[12]
                         net (fo=1, routed)           0.000     8.003    u_ACQUISITION_CHECKER/o_peakFound2/DSP_PREADD_DATA.B2B1<12>
    DSP48E2_X7Y117       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[12]_V[40])
                                                      0.609     8.612 f  u_ACQUISITION_CHECKER/o_peakFound2/DSP_MULTIPLIER_INST/V[40]
                         net (fo=1, routed)           0.000     8.612    u_ACQUISITION_CHECKER/o_peakFound2/DSP_MULTIPLIER.V<40>
    DSP48E2_X7Y117       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[40]_V_DATA[40])
                                                      0.046     8.658 r  u_ACQUISITION_CHECKER/o_peakFound2/DSP_M_DATA_INST/V_DATA[40]
                         net (fo=1, routed)           0.000     8.658    u_ACQUISITION_CHECKER/o_peakFound2/DSP_M_DATA.V_DATA<40>
    DSP48E2_X7Y117       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[40]_ALU_OUT[47])
                                                      0.571     9.229 f  u_ACQUISITION_CHECKER/o_peakFound2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     9.229    u_ACQUISITION_CHECKER/o_peakFound2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X7Y117       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     9.351 r  u_ACQUISITION_CHECKER/o_peakFound2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     9.389    u_ACQUISITION_CHECKER/o_peakFound1/PCIN[47]
    DSP48E2_X7Y118       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[0])
                                                      0.546     9.935 f  u_ACQUISITION_CHECKER/o_peakFound1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     9.935    u_ACQUISITION_CHECKER/o_peakFound1/DSP_ALU.ALU_OUT<0>
    DSP48E2_X7Y118       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.109    10.044 r  u_ACQUISITION_CHECKER/o_peakFound1/DSP_OUTPUT_INST/P[0]
                         net (fo=1, routed)           0.292    10.336    u_ACQUISITION_CHECKER/o_peakFound1_n_105
    SLICE_X70Y298        LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100    10.436 f  u_ACQUISITION_CHECKER/r_quotient[15]_i_10/O
                         net (fo=1, routed)           0.048    10.484    u_ACQUISITION_CHECKER/r_quotient[15]_i_10_n_0
    SLICE_X70Y298        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.053    10.537 f  u_ACQUISITION_CHECKER/r_quotient[15]_i_4/O
                         net (fo=1, routed)           0.165    10.702    u_ACQUISITION_CHECKER/r_quotient[15]_i_4_n_0
    SLICE_X71Y296        LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.125    10.827 r  u_ACQUISITION_CHECKER/r_quotient[15]_i_1/O
                         net (fo=72, routed)          0.567    11.394    u_ARCTAN/u_divider/w_peakFound
    SLICE_X67Y295        LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.089    11.483 r  u_ARCTAN/u_divider/r_divisior[5]_i_1/O
                         net (fo=6, routed)           1.094    12.577    u_ARCTAN/u_divider/r_divisior_1
    SLICE_X66Y290        FDCE                                         r  u_ARCTAN/u_divider/r_divisior_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      520.000   520.000 r  
    C3                                                0.000   520.000 r  i_clk (IN)
                         net (fo=0)                   0.000   520.000    i_clk_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.555   520.555 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   520.555    i_clk_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   520.555 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   520.724    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   520.748 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=483, routed)         1.485   522.233    u_ARCTAN/u_divider/i_clk_IBUF_BUFG
    SLICE_X66Y290        FDCE                                         r  u_ARCTAN/u_divider/r_divisior_reg[2]/C
                         clock pessimism              0.664   522.897    
                         clock uncertainty           -0.035   522.862    
    SLICE_X66Y290        FDCE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060   522.802    u_ARCTAN/u_divider/r_divisior_reg[2]
  -------------------------------------------------------------------
                         required time                        522.802    
                         arrival time                         -12.577    
  -------------------------------------------------------------------
                         slack                                510.225    

Slack (MET) :             510.273ns  (required time - arrival time)
  Source:                 u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            u_ARCTAN/u_divider/r_divisior_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            520.000ns  (clk rise@520.000ns - clk rise@0.000ns)
  Data Path Delay:        9.432ns  (logic 5.244ns (55.598%)  route 4.188ns (44.402%))
  Logic Levels:           20  (CARRY8=1 DSP_A_B_DATA=2 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.234ns = ( 522.234 - 520.000 ) 
    Source Clock Delay      (SCD):    3.098ns
    Clock Pessimism Removal (CPR):    0.664ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.804ns (routing 0.869ns, distribution 0.935ns)
  Clock Net Delay (Destination): 1.486ns (routing 0.790ns, distribution 0.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.062     1.062 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.062    i_clk_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.062 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.266    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.294 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=483, routed)         1.804     3.098    u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y57         RAMB36E2                                     r  u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y57         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[14])
                                                      0.870     3.968 f  u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTBDOUT[14]
                         net (fo=15, routed)          1.074     5.042    u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/A[20]
    DSP48E2_X7Y116       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[20]_A2_DATA[20])
                                                      0.192     5.234 r  u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_A_B_DATA_INST/A2_DATA[20]
                         net (fo=1, routed)           0.000     5.234    u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_A_B_DATA.A2_DATA<20>
    DSP48E2_X7Y116       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[20]_A2A1[20])
                                                      0.076     5.310 r  u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_PREADD_DATA_INST/A2A1[20]
                         net (fo=1, routed)           0.000     5.310    u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_PREADD_DATA.A2A1<20>
    DSP48E2_X7Y116       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[20]_U[21])
                                                      0.505     5.815 f  u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_MULTIPLIER_INST/U[21]
                         net (fo=1, routed)           0.000     5.815    u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_MULTIPLIER.U<21>
    DSP48E2_X7Y116       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[21]_U_DATA[21])
                                                      0.047     5.862 r  u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_M_DATA_INST/U_DATA[21]
                         net (fo=1, routed)           0.000     5.862    u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_M_DATA.U_DATA<21>
    DSP48E2_X7Y116       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[21]_ALU_OUT[21])
                                                      0.585     6.447 f  u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_ALU_INST/ALU_OUT[21]
                         net (fo=1, routed)           0.000     6.447    u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_ALU.ALU_OUT<21>
    DSP48E2_X7Y116       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[21]_P[21])
                                                      0.109     6.556 r  u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_OUTPUT_INST/P[21]
                         net (fo=3, routed)           0.204     6.760    u_METRIC_FILTER/u_CMPLX_MUL_2/DSP_ALU_INST[11]
    SLICE_X69Y292        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     6.882 r  u_METRIC_FILTER/u_CMPLX_MUL_2/o_I0_carry__0_i_6/O
                         net (fo=1, routed)           0.009     6.891    u_METRIC_FILTER/u_CMPLX_MUL_2_n_40
    SLICE_X69Y292        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[4])
                                                      0.144     7.035 f  u_METRIC_FILTER/o_I0_carry__0/O[4]
                         net (fo=8, routed)           0.744     7.779    u_ACQUISITION_CHECKER/o_peakFound2/B[12]
    DSP48E2_X7Y117       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[12]_B2_DATA[12])
                                                      0.151     7.930 r  u_ACQUISITION_CHECKER/o_peakFound2/DSP_A_B_DATA_INST/B2_DATA[12]
                         net (fo=1, routed)           0.000     7.930    u_ACQUISITION_CHECKER/o_peakFound2/DSP_A_B_DATA.B2_DATA<12>
    DSP48E2_X7Y117       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[12]_B2B1[12])
                                                      0.073     8.003 r  u_ACQUISITION_CHECKER/o_peakFound2/DSP_PREADD_DATA_INST/B2B1[12]
                         net (fo=1, routed)           0.000     8.003    u_ACQUISITION_CHECKER/o_peakFound2/DSP_PREADD_DATA.B2B1<12>
    DSP48E2_X7Y117       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[12]_V[40])
                                                      0.609     8.612 f  u_ACQUISITION_CHECKER/o_peakFound2/DSP_MULTIPLIER_INST/V[40]
                         net (fo=1, routed)           0.000     8.612    u_ACQUISITION_CHECKER/o_peakFound2/DSP_MULTIPLIER.V<40>
    DSP48E2_X7Y117       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[40]_V_DATA[40])
                                                      0.046     8.658 r  u_ACQUISITION_CHECKER/o_peakFound2/DSP_M_DATA_INST/V_DATA[40]
                         net (fo=1, routed)           0.000     8.658    u_ACQUISITION_CHECKER/o_peakFound2/DSP_M_DATA.V_DATA<40>
    DSP48E2_X7Y117       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[40]_ALU_OUT[47])
                                                      0.571     9.229 f  u_ACQUISITION_CHECKER/o_peakFound2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     9.229    u_ACQUISITION_CHECKER/o_peakFound2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X7Y117       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     9.351 r  u_ACQUISITION_CHECKER/o_peakFound2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     9.389    u_ACQUISITION_CHECKER/o_peakFound1/PCIN[47]
    DSP48E2_X7Y118       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[0])
                                                      0.546     9.935 f  u_ACQUISITION_CHECKER/o_peakFound1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     9.935    u_ACQUISITION_CHECKER/o_peakFound1/DSP_ALU.ALU_OUT<0>
    DSP48E2_X7Y118       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.109    10.044 r  u_ACQUISITION_CHECKER/o_peakFound1/DSP_OUTPUT_INST/P[0]
                         net (fo=1, routed)           0.292    10.336    u_ACQUISITION_CHECKER/o_peakFound1_n_105
    SLICE_X70Y298        LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100    10.436 f  u_ACQUISITION_CHECKER/r_quotient[15]_i_10/O
                         net (fo=1, routed)           0.048    10.484    u_ACQUISITION_CHECKER/r_quotient[15]_i_10_n_0
    SLICE_X70Y298        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.053    10.537 f  u_ACQUISITION_CHECKER/r_quotient[15]_i_4/O
                         net (fo=1, routed)           0.165    10.702    u_ACQUISITION_CHECKER/r_quotient[15]_i_4_n_0
    SLICE_X71Y296        LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.125    10.827 r  u_ACQUISITION_CHECKER/r_quotient[15]_i_1/O
                         net (fo=72, routed)          0.567    11.394    u_ARCTAN/u_divider/w_peakFound
    SLICE_X67Y295        LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.089    11.483 r  u_ARCTAN/u_divider/r_divisior[5]_i_1/O
                         net (fo=6, routed)           1.047    12.530    u_ARCTAN/u_divider/r_divisior_1
    SLICE_X66Y291        FDCE                                         r  u_ARCTAN/u_divider/r_divisior_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      520.000   520.000 r  
    C3                                                0.000   520.000 r  i_clk (IN)
                         net (fo=0)                   0.000   520.000    i_clk_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.555   520.555 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   520.555    i_clk_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   520.555 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   520.724    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   520.748 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=483, routed)         1.486   522.234    u_ARCTAN/u_divider/i_clk_IBUF_BUFG
    SLICE_X66Y291        FDCE                                         r  u_ARCTAN/u_divider/r_divisior_reg[0]/C
                         clock pessimism              0.664   522.898    
                         clock uncertainty           -0.035   522.863    
    SLICE_X66Y291        FDCE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060   522.803    u_ARCTAN/u_divider/r_divisior_reg[0]
  -------------------------------------------------------------------
                         required time                        522.803    
                         arrival time                         -12.530    
  -------------------------------------------------------------------
                         slack                                510.273    

Slack (MET) :             510.273ns  (required time - arrival time)
  Source:                 u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            u_ARCTAN/u_divider/r_divisior_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            520.000ns  (clk rise@520.000ns - clk rise@0.000ns)
  Data Path Delay:        9.432ns  (logic 5.244ns (55.598%)  route 4.188ns (44.402%))
  Logic Levels:           20  (CARRY8=1 DSP_A_B_DATA=2 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.234ns = ( 522.234 - 520.000 ) 
    Source Clock Delay      (SCD):    3.098ns
    Clock Pessimism Removal (CPR):    0.664ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.804ns (routing 0.869ns, distribution 0.935ns)
  Clock Net Delay (Destination): 1.486ns (routing 0.790ns, distribution 0.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.062     1.062 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.062    i_clk_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.062 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.266    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.294 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=483, routed)         1.804     3.098    u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y57         RAMB36E2                                     r  u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y57         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[14])
                                                      0.870     3.968 f  u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTBDOUT[14]
                         net (fo=15, routed)          1.074     5.042    u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/A[20]
    DSP48E2_X7Y116       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[20]_A2_DATA[20])
                                                      0.192     5.234 r  u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_A_B_DATA_INST/A2_DATA[20]
                         net (fo=1, routed)           0.000     5.234    u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_A_B_DATA.A2_DATA<20>
    DSP48E2_X7Y116       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[20]_A2A1[20])
                                                      0.076     5.310 r  u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_PREADD_DATA_INST/A2A1[20]
                         net (fo=1, routed)           0.000     5.310    u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_PREADD_DATA.A2A1<20>
    DSP48E2_X7Y116       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[20]_U[21])
                                                      0.505     5.815 f  u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_MULTIPLIER_INST/U[21]
                         net (fo=1, routed)           0.000     5.815    u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_MULTIPLIER.U<21>
    DSP48E2_X7Y116       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[21]_U_DATA[21])
                                                      0.047     5.862 r  u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_M_DATA_INST/U_DATA[21]
                         net (fo=1, routed)           0.000     5.862    u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_M_DATA.U_DATA<21>
    DSP48E2_X7Y116       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[21]_ALU_OUT[21])
                                                      0.585     6.447 f  u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_ALU_INST/ALU_OUT[21]
                         net (fo=1, routed)           0.000     6.447    u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_ALU.ALU_OUT<21>
    DSP48E2_X7Y116       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[21]_P[21])
                                                      0.109     6.556 r  u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_OUTPUT_INST/P[21]
                         net (fo=3, routed)           0.204     6.760    u_METRIC_FILTER/u_CMPLX_MUL_2/DSP_ALU_INST[11]
    SLICE_X69Y292        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     6.882 r  u_METRIC_FILTER/u_CMPLX_MUL_2/o_I0_carry__0_i_6/O
                         net (fo=1, routed)           0.009     6.891    u_METRIC_FILTER/u_CMPLX_MUL_2_n_40
    SLICE_X69Y292        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[4])
                                                      0.144     7.035 f  u_METRIC_FILTER/o_I0_carry__0/O[4]
                         net (fo=8, routed)           0.744     7.779    u_ACQUISITION_CHECKER/o_peakFound2/B[12]
    DSP48E2_X7Y117       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[12]_B2_DATA[12])
                                                      0.151     7.930 r  u_ACQUISITION_CHECKER/o_peakFound2/DSP_A_B_DATA_INST/B2_DATA[12]
                         net (fo=1, routed)           0.000     7.930    u_ACQUISITION_CHECKER/o_peakFound2/DSP_A_B_DATA.B2_DATA<12>
    DSP48E2_X7Y117       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[12]_B2B1[12])
                                                      0.073     8.003 r  u_ACQUISITION_CHECKER/o_peakFound2/DSP_PREADD_DATA_INST/B2B1[12]
                         net (fo=1, routed)           0.000     8.003    u_ACQUISITION_CHECKER/o_peakFound2/DSP_PREADD_DATA.B2B1<12>
    DSP48E2_X7Y117       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[12]_V[40])
                                                      0.609     8.612 f  u_ACQUISITION_CHECKER/o_peakFound2/DSP_MULTIPLIER_INST/V[40]
                         net (fo=1, routed)           0.000     8.612    u_ACQUISITION_CHECKER/o_peakFound2/DSP_MULTIPLIER.V<40>
    DSP48E2_X7Y117       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[40]_V_DATA[40])
                                                      0.046     8.658 r  u_ACQUISITION_CHECKER/o_peakFound2/DSP_M_DATA_INST/V_DATA[40]
                         net (fo=1, routed)           0.000     8.658    u_ACQUISITION_CHECKER/o_peakFound2/DSP_M_DATA.V_DATA<40>
    DSP48E2_X7Y117       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[40]_ALU_OUT[47])
                                                      0.571     9.229 f  u_ACQUISITION_CHECKER/o_peakFound2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     9.229    u_ACQUISITION_CHECKER/o_peakFound2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X7Y117       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     9.351 r  u_ACQUISITION_CHECKER/o_peakFound2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     9.389    u_ACQUISITION_CHECKER/o_peakFound1/PCIN[47]
    DSP48E2_X7Y118       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[0])
                                                      0.546     9.935 f  u_ACQUISITION_CHECKER/o_peakFound1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     9.935    u_ACQUISITION_CHECKER/o_peakFound1/DSP_ALU.ALU_OUT<0>
    DSP48E2_X7Y118       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.109    10.044 r  u_ACQUISITION_CHECKER/o_peakFound1/DSP_OUTPUT_INST/P[0]
                         net (fo=1, routed)           0.292    10.336    u_ACQUISITION_CHECKER/o_peakFound1_n_105
    SLICE_X70Y298        LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100    10.436 f  u_ACQUISITION_CHECKER/r_quotient[15]_i_10/O
                         net (fo=1, routed)           0.048    10.484    u_ACQUISITION_CHECKER/r_quotient[15]_i_10_n_0
    SLICE_X70Y298        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.053    10.537 f  u_ACQUISITION_CHECKER/r_quotient[15]_i_4/O
                         net (fo=1, routed)           0.165    10.702    u_ACQUISITION_CHECKER/r_quotient[15]_i_4_n_0
    SLICE_X71Y296        LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.125    10.827 r  u_ACQUISITION_CHECKER/r_quotient[15]_i_1/O
                         net (fo=72, routed)          0.567    11.394    u_ARCTAN/u_divider/w_peakFound
    SLICE_X67Y295        LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.089    11.483 r  u_ARCTAN/u_divider/r_divisior[5]_i_1/O
                         net (fo=6, routed)           1.047    12.530    u_ARCTAN/u_divider/r_divisior_1
    SLICE_X66Y291        FDCE                                         r  u_ARCTAN/u_divider/r_divisior_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      520.000   520.000 r  
    C3                                                0.000   520.000 r  i_clk (IN)
                         net (fo=0)                   0.000   520.000    i_clk_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.555   520.555 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   520.555    i_clk_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   520.555 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   520.724    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   520.748 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=483, routed)         1.486   522.234    u_ARCTAN/u_divider/i_clk_IBUF_BUFG
    SLICE_X66Y291        FDCE                                         r  u_ARCTAN/u_divider/r_divisior_reg[4]/C
                         clock pessimism              0.664   522.898    
                         clock uncertainty           -0.035   522.863    
    SLICE_X66Y291        FDCE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060   522.803    u_ARCTAN/u_divider/r_divisior_reg[4]
  -------------------------------------------------------------------
                         required time                        522.803    
                         arrival time                         -12.530    
  -------------------------------------------------------------------
                         slack                                510.273    

Slack (MET) :             510.273ns  (required time - arrival time)
  Source:                 u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            u_ARCTAN/u_divider/r_divisior_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            520.000ns  (clk rise@520.000ns - clk rise@0.000ns)
  Data Path Delay:        9.432ns  (logic 5.244ns (55.598%)  route 4.188ns (44.402%))
  Logic Levels:           20  (CARRY8=1 DSP_A_B_DATA=2 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.234ns = ( 522.234 - 520.000 ) 
    Source Clock Delay      (SCD):    3.098ns
    Clock Pessimism Removal (CPR):    0.664ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.804ns (routing 0.869ns, distribution 0.935ns)
  Clock Net Delay (Destination): 1.486ns (routing 0.790ns, distribution 0.696ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.062     1.062 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.062    i_clk_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.062 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.266    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.294 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=483, routed)         1.804     3.098    u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y57         RAMB36E2                                     r  u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y57         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[14])
                                                      0.870     3.968 f  u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTBDOUT[14]
                         net (fo=15, routed)          1.074     5.042    u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/A[20]
    DSP48E2_X7Y116       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[20]_A2_DATA[20])
                                                      0.192     5.234 r  u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_A_B_DATA_INST/A2_DATA[20]
                         net (fo=1, routed)           0.000     5.234    u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_A_B_DATA.A2_DATA<20>
    DSP48E2_X7Y116       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[20]_A2A1[20])
                                                      0.076     5.310 r  u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_PREADD_DATA_INST/A2A1[20]
                         net (fo=1, routed)           0.000     5.310    u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_PREADD_DATA.A2A1<20>
    DSP48E2_X7Y116       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[20]_U[21])
                                                      0.505     5.815 f  u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_MULTIPLIER_INST/U[21]
                         net (fo=1, routed)           0.000     5.815    u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_MULTIPLIER.U<21>
    DSP48E2_X7Y116       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[21]_U_DATA[21])
                                                      0.047     5.862 r  u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_M_DATA_INST/U_DATA[21]
                         net (fo=1, routed)           0.000     5.862    u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_M_DATA.U_DATA<21>
    DSP48E2_X7Y116       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[21]_ALU_OUT[21])
                                                      0.585     6.447 f  u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_ALU_INST/ALU_OUT[21]
                         net (fo=1, routed)           0.000     6.447    u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_ALU.ALU_OUT<21>
    DSP48E2_X7Y116       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[21]_P[21])
                                                      0.109     6.556 r  u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_OUTPUT_INST/P[21]
                         net (fo=3, routed)           0.204     6.760    u_METRIC_FILTER/u_CMPLX_MUL_2/DSP_ALU_INST[11]
    SLICE_X69Y292        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     6.882 r  u_METRIC_FILTER/u_CMPLX_MUL_2/o_I0_carry__0_i_6/O
                         net (fo=1, routed)           0.009     6.891    u_METRIC_FILTER/u_CMPLX_MUL_2_n_40
    SLICE_X69Y292        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[4])
                                                      0.144     7.035 f  u_METRIC_FILTER/o_I0_carry__0/O[4]
                         net (fo=8, routed)           0.744     7.779    u_ACQUISITION_CHECKER/o_peakFound2/B[12]
    DSP48E2_X7Y117       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[12]_B2_DATA[12])
                                                      0.151     7.930 r  u_ACQUISITION_CHECKER/o_peakFound2/DSP_A_B_DATA_INST/B2_DATA[12]
                         net (fo=1, routed)           0.000     7.930    u_ACQUISITION_CHECKER/o_peakFound2/DSP_A_B_DATA.B2_DATA<12>
    DSP48E2_X7Y117       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[12]_B2B1[12])
                                                      0.073     8.003 r  u_ACQUISITION_CHECKER/o_peakFound2/DSP_PREADD_DATA_INST/B2B1[12]
                         net (fo=1, routed)           0.000     8.003    u_ACQUISITION_CHECKER/o_peakFound2/DSP_PREADD_DATA.B2B1<12>
    DSP48E2_X7Y117       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[12]_V[40])
                                                      0.609     8.612 f  u_ACQUISITION_CHECKER/o_peakFound2/DSP_MULTIPLIER_INST/V[40]
                         net (fo=1, routed)           0.000     8.612    u_ACQUISITION_CHECKER/o_peakFound2/DSP_MULTIPLIER.V<40>
    DSP48E2_X7Y117       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[40]_V_DATA[40])
                                                      0.046     8.658 r  u_ACQUISITION_CHECKER/o_peakFound2/DSP_M_DATA_INST/V_DATA[40]
                         net (fo=1, routed)           0.000     8.658    u_ACQUISITION_CHECKER/o_peakFound2/DSP_M_DATA.V_DATA<40>
    DSP48E2_X7Y117       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[40]_ALU_OUT[47])
                                                      0.571     9.229 f  u_ACQUISITION_CHECKER/o_peakFound2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     9.229    u_ACQUISITION_CHECKER/o_peakFound2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X7Y117       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     9.351 r  u_ACQUISITION_CHECKER/o_peakFound2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     9.389    u_ACQUISITION_CHECKER/o_peakFound1/PCIN[47]
    DSP48E2_X7Y118       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[0])
                                                      0.546     9.935 f  u_ACQUISITION_CHECKER/o_peakFound1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     9.935    u_ACQUISITION_CHECKER/o_peakFound1/DSP_ALU.ALU_OUT<0>
    DSP48E2_X7Y118       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.109    10.044 r  u_ACQUISITION_CHECKER/o_peakFound1/DSP_OUTPUT_INST/P[0]
                         net (fo=1, routed)           0.292    10.336    u_ACQUISITION_CHECKER/o_peakFound1_n_105
    SLICE_X70Y298        LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100    10.436 f  u_ACQUISITION_CHECKER/r_quotient[15]_i_10/O
                         net (fo=1, routed)           0.048    10.484    u_ACQUISITION_CHECKER/r_quotient[15]_i_10_n_0
    SLICE_X70Y298        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.053    10.537 f  u_ACQUISITION_CHECKER/r_quotient[15]_i_4/O
                         net (fo=1, routed)           0.165    10.702    u_ACQUISITION_CHECKER/r_quotient[15]_i_4_n_0
    SLICE_X71Y296        LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.125    10.827 r  u_ACQUISITION_CHECKER/r_quotient[15]_i_1/O
                         net (fo=72, routed)          0.567    11.394    u_ARCTAN/u_divider/w_peakFound
    SLICE_X67Y295        LUT3 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.089    11.483 r  u_ARCTAN/u_divider/r_divisior[5]_i_1/O
                         net (fo=6, routed)           1.047    12.530    u_ARCTAN/u_divider/r_divisior_1
    SLICE_X66Y291        FDCE                                         r  u_ARCTAN/u_divider/r_divisior_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      520.000   520.000 r  
    C3                                                0.000   520.000 r  i_clk (IN)
                         net (fo=0)                   0.000   520.000    i_clk_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.555   520.555 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   520.555    i_clk_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   520.555 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   520.724    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   520.748 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=483, routed)         1.486   522.234    u_ARCTAN/u_divider/i_clk_IBUF_BUFG
    SLICE_X66Y291        FDCE                                         r  u_ARCTAN/u_divider/r_divisior_reg[5]/C
                         clock pessimism              0.664   522.898    
                         clock uncertainty           -0.035   522.863    
    SLICE_X66Y291        FDCE (Setup_BFF_SLICEL_C_CE)
                                                     -0.060   522.803    u_ARCTAN/u_divider/r_divisior_reg[5]
  -------------------------------------------------------------------
                         required time                        522.803    
                         arrival time                         -12.530    
  -------------------------------------------------------------------
                         slack                                510.273    

Slack (MET) :             510.576ns  (required time - arrival time)
  Source:                 u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            u_ARCTAN/coarseTimingOut_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            520.000ns  (clk rise@520.000ns - clk rise@0.000ns)
  Data Path Delay:        9.137ns  (logic 5.192ns (56.824%)  route 3.945ns (43.176%))
  Logic Levels:           20  (CARRY8=1 DSP_A_B_DATA=2 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.281ns = ( 522.281 - 520.000 ) 
    Source Clock Delay      (SCD):    3.098ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.804ns (routing 0.869ns, distribution 0.935ns)
  Clock Net Delay (Destination): 1.533ns (routing 0.790ns, distribution 0.743ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.062     1.062 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.062    i_clk_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.062 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.266    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.294 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=483, routed)         1.804     3.098    u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y57         RAMB36E2                                     r  u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y57         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[14])
                                                      0.870     3.968 f  u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTBDOUT[14]
                         net (fo=15, routed)          1.074     5.042    u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/A[20]
    DSP48E2_X7Y116       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[20]_A2_DATA[20])
                                                      0.192     5.234 r  u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_A_B_DATA_INST/A2_DATA[20]
                         net (fo=1, routed)           0.000     5.234    u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_A_B_DATA.A2_DATA<20>
    DSP48E2_X7Y116       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[20]_A2A1[20])
                                                      0.076     5.310 r  u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_PREADD_DATA_INST/A2A1[20]
                         net (fo=1, routed)           0.000     5.310    u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_PREADD_DATA.A2A1<20>
    DSP48E2_X7Y116       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[20]_U[21])
                                                      0.505     5.815 f  u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_MULTIPLIER_INST/U[21]
                         net (fo=1, routed)           0.000     5.815    u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_MULTIPLIER.U<21>
    DSP48E2_X7Y116       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[21]_U_DATA[21])
                                                      0.047     5.862 r  u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_M_DATA_INST/U_DATA[21]
                         net (fo=1, routed)           0.000     5.862    u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_M_DATA.U_DATA<21>
    DSP48E2_X7Y116       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[21]_ALU_OUT[21])
                                                      0.585     6.447 f  u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_ALU_INST/ALU_OUT[21]
                         net (fo=1, routed)           0.000     6.447    u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_ALU.ALU_OUT<21>
    DSP48E2_X7Y116       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[21]_P[21])
                                                      0.109     6.556 r  u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_OUTPUT_INST/P[21]
                         net (fo=3, routed)           0.204     6.760    u_METRIC_FILTER/u_CMPLX_MUL_2/DSP_ALU_INST[11]
    SLICE_X69Y292        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     6.882 r  u_METRIC_FILTER/u_CMPLX_MUL_2/o_I0_carry__0_i_6/O
                         net (fo=1, routed)           0.009     6.891    u_METRIC_FILTER/u_CMPLX_MUL_2_n_40
    SLICE_X69Y292        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[4])
                                                      0.144     7.035 f  u_METRIC_FILTER/o_I0_carry__0/O[4]
                         net (fo=8, routed)           0.744     7.779    u_ACQUISITION_CHECKER/o_peakFound2/B[12]
    DSP48E2_X7Y117       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[12]_B2_DATA[12])
                                                      0.151     7.930 r  u_ACQUISITION_CHECKER/o_peakFound2/DSP_A_B_DATA_INST/B2_DATA[12]
                         net (fo=1, routed)           0.000     7.930    u_ACQUISITION_CHECKER/o_peakFound2/DSP_A_B_DATA.B2_DATA<12>
    DSP48E2_X7Y117       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[12]_B2B1[12])
                                                      0.073     8.003 r  u_ACQUISITION_CHECKER/o_peakFound2/DSP_PREADD_DATA_INST/B2B1[12]
                         net (fo=1, routed)           0.000     8.003    u_ACQUISITION_CHECKER/o_peakFound2/DSP_PREADD_DATA.B2B1<12>
    DSP48E2_X7Y117       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[12]_V[40])
                                                      0.609     8.612 f  u_ACQUISITION_CHECKER/o_peakFound2/DSP_MULTIPLIER_INST/V[40]
                         net (fo=1, routed)           0.000     8.612    u_ACQUISITION_CHECKER/o_peakFound2/DSP_MULTIPLIER.V<40>
    DSP48E2_X7Y117       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[40]_V_DATA[40])
                                                      0.046     8.658 r  u_ACQUISITION_CHECKER/o_peakFound2/DSP_M_DATA_INST/V_DATA[40]
                         net (fo=1, routed)           0.000     8.658    u_ACQUISITION_CHECKER/o_peakFound2/DSP_M_DATA.V_DATA<40>
    DSP48E2_X7Y117       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[40]_ALU_OUT[47])
                                                      0.571     9.229 f  u_ACQUISITION_CHECKER/o_peakFound2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     9.229    u_ACQUISITION_CHECKER/o_peakFound2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X7Y117       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     9.351 r  u_ACQUISITION_CHECKER/o_peakFound2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     9.389    u_ACQUISITION_CHECKER/o_peakFound1/PCIN[47]
    DSP48E2_X7Y118       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[0])
                                                      0.546     9.935 f  u_ACQUISITION_CHECKER/o_peakFound1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     9.935    u_ACQUISITION_CHECKER/o_peakFound1/DSP_ALU.ALU_OUT<0>
    DSP48E2_X7Y118       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.109    10.044 r  u_ACQUISITION_CHECKER/o_peakFound1/DSP_OUTPUT_INST/P[0]
                         net (fo=1, routed)           0.292    10.336    u_ACQUISITION_CHECKER/o_peakFound1_n_105
    SLICE_X70Y298        LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100    10.436 f  u_ACQUISITION_CHECKER/r_quotient[15]_i_10/O
                         net (fo=1, routed)           0.048    10.484    u_ACQUISITION_CHECKER/r_quotient[15]_i_10_n_0
    SLICE_X70Y298        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.053    10.537 f  u_ACQUISITION_CHECKER/r_quotient[15]_i_4/O
                         net (fo=1, routed)           0.165    10.702    u_ACQUISITION_CHECKER/r_quotient[15]_i_4_n_0
    SLICE_X71Y296        LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.125    10.827 r  u_ACQUISITION_CHECKER/r_quotient[15]_i_1/O
                         net (fo=72, routed)          0.569    11.396    u_ARCTAN/u_divider/w_peakFound
    SLICE_X67Y295        LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037    11.433 r  u_ARCTAN/u_divider/r_complementEn_i_1/O
                         net (fo=32, routed)          0.802    12.235    u_ARCTAN/r_init
    SLICE_X66Y311        FDCE                                         r  u_ARCTAN/coarseTimingOut_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      520.000   520.000 r  
    C3                                                0.000   520.000 r  i_clk (IN)
                         net (fo=0)                   0.000   520.000    i_clk_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.555   520.555 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   520.555    i_clk_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   520.555 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   520.724    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   520.748 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=483, routed)         1.533   522.281    u_ARCTAN/i_clk_IBUF_BUFG
    SLICE_X66Y311        FDCE                                         r  u_ARCTAN/coarseTimingOut_reg[3]/C
                         clock pessimism              0.625   522.906    
                         clock uncertainty           -0.035   522.871    
    SLICE_X66Y311        FDCE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060   522.811    u_ARCTAN/coarseTimingOut_reg[3]
  -------------------------------------------------------------------
                         required time                        522.811    
                         arrival time                         -12.235    
  -------------------------------------------------------------------
                         slack                                510.576    

Slack (MET) :             510.610ns  (required time - arrival time)
  Source:                 u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            u_ARCTAN/coarseTimingOut_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            520.000ns  (clk rise@520.000ns - clk rise@0.000ns)
  Data Path Delay:        9.112ns  (logic 5.192ns (56.980%)  route 3.920ns (43.020%))
  Logic Levels:           20  (CARRY8=1 DSP_A_B_DATA=2 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.290ns = ( 522.290 - 520.000 ) 
    Source Clock Delay      (SCD):    3.098ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.804ns (routing 0.869ns, distribution 0.935ns)
  Clock Net Delay (Destination): 1.542ns (routing 0.790ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.062     1.062 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.062    i_clk_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.062 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.266    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.294 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=483, routed)         1.804     3.098    u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y57         RAMB36E2                                     r  u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y57         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[14])
                                                      0.870     3.968 f  u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTBDOUT[14]
                         net (fo=15, routed)          1.074     5.042    u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/A[20]
    DSP48E2_X7Y116       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[20]_A2_DATA[20])
                                                      0.192     5.234 r  u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_A_B_DATA_INST/A2_DATA[20]
                         net (fo=1, routed)           0.000     5.234    u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_A_B_DATA.A2_DATA<20>
    DSP48E2_X7Y116       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[20]_A2A1[20])
                                                      0.076     5.310 r  u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_PREADD_DATA_INST/A2A1[20]
                         net (fo=1, routed)           0.000     5.310    u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_PREADD_DATA.A2A1<20>
    DSP48E2_X7Y116       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[20]_U[21])
                                                      0.505     5.815 f  u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_MULTIPLIER_INST/U[21]
                         net (fo=1, routed)           0.000     5.815    u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_MULTIPLIER.U<21>
    DSP48E2_X7Y116       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[21]_U_DATA[21])
                                                      0.047     5.862 r  u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_M_DATA_INST/U_DATA[21]
                         net (fo=1, routed)           0.000     5.862    u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_M_DATA.U_DATA<21>
    DSP48E2_X7Y116       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[21]_ALU_OUT[21])
                                                      0.585     6.447 f  u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_ALU_INST/ALU_OUT[21]
                         net (fo=1, routed)           0.000     6.447    u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_ALU.ALU_OUT<21>
    DSP48E2_X7Y116       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[21]_P[21])
                                                      0.109     6.556 r  u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_OUTPUT_INST/P[21]
                         net (fo=3, routed)           0.204     6.760    u_METRIC_FILTER/u_CMPLX_MUL_2/DSP_ALU_INST[11]
    SLICE_X69Y292        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     6.882 r  u_METRIC_FILTER/u_CMPLX_MUL_2/o_I0_carry__0_i_6/O
                         net (fo=1, routed)           0.009     6.891    u_METRIC_FILTER/u_CMPLX_MUL_2_n_40
    SLICE_X69Y292        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[4])
                                                      0.144     7.035 f  u_METRIC_FILTER/o_I0_carry__0/O[4]
                         net (fo=8, routed)           0.744     7.779    u_ACQUISITION_CHECKER/o_peakFound2/B[12]
    DSP48E2_X7Y117       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[12]_B2_DATA[12])
                                                      0.151     7.930 r  u_ACQUISITION_CHECKER/o_peakFound2/DSP_A_B_DATA_INST/B2_DATA[12]
                         net (fo=1, routed)           0.000     7.930    u_ACQUISITION_CHECKER/o_peakFound2/DSP_A_B_DATA.B2_DATA<12>
    DSP48E2_X7Y117       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[12]_B2B1[12])
                                                      0.073     8.003 r  u_ACQUISITION_CHECKER/o_peakFound2/DSP_PREADD_DATA_INST/B2B1[12]
                         net (fo=1, routed)           0.000     8.003    u_ACQUISITION_CHECKER/o_peakFound2/DSP_PREADD_DATA.B2B1<12>
    DSP48E2_X7Y117       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[12]_V[40])
                                                      0.609     8.612 f  u_ACQUISITION_CHECKER/o_peakFound2/DSP_MULTIPLIER_INST/V[40]
                         net (fo=1, routed)           0.000     8.612    u_ACQUISITION_CHECKER/o_peakFound2/DSP_MULTIPLIER.V<40>
    DSP48E2_X7Y117       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[40]_V_DATA[40])
                                                      0.046     8.658 r  u_ACQUISITION_CHECKER/o_peakFound2/DSP_M_DATA_INST/V_DATA[40]
                         net (fo=1, routed)           0.000     8.658    u_ACQUISITION_CHECKER/o_peakFound2/DSP_M_DATA.V_DATA<40>
    DSP48E2_X7Y117       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[40]_ALU_OUT[47])
                                                      0.571     9.229 f  u_ACQUISITION_CHECKER/o_peakFound2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     9.229    u_ACQUISITION_CHECKER/o_peakFound2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X7Y117       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     9.351 r  u_ACQUISITION_CHECKER/o_peakFound2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     9.389    u_ACQUISITION_CHECKER/o_peakFound1/PCIN[47]
    DSP48E2_X7Y118       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[0])
                                                      0.546     9.935 f  u_ACQUISITION_CHECKER/o_peakFound1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     9.935    u_ACQUISITION_CHECKER/o_peakFound1/DSP_ALU.ALU_OUT<0>
    DSP48E2_X7Y118       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.109    10.044 r  u_ACQUISITION_CHECKER/o_peakFound1/DSP_OUTPUT_INST/P[0]
                         net (fo=1, routed)           0.292    10.336    u_ACQUISITION_CHECKER/o_peakFound1_n_105
    SLICE_X70Y298        LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100    10.436 f  u_ACQUISITION_CHECKER/r_quotient[15]_i_10/O
                         net (fo=1, routed)           0.048    10.484    u_ACQUISITION_CHECKER/r_quotient[15]_i_10_n_0
    SLICE_X70Y298        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.053    10.537 f  u_ACQUISITION_CHECKER/r_quotient[15]_i_4/O
                         net (fo=1, routed)           0.165    10.702    u_ACQUISITION_CHECKER/r_quotient[15]_i_4_n_0
    SLICE_X71Y296        LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.125    10.827 r  u_ACQUISITION_CHECKER/r_quotient[15]_i_1/O
                         net (fo=72, routed)          0.569    11.396    u_ARCTAN/u_divider/w_peakFound
    SLICE_X67Y295        LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037    11.433 r  u_ARCTAN/u_divider/r_complementEn_i_1/O
                         net (fo=32, routed)          0.777    12.210    u_ARCTAN/r_init
    SLICE_X68Y302        FDCE                                         r  u_ARCTAN/coarseTimingOut_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      520.000   520.000 r  
    C3                                                0.000   520.000 r  i_clk (IN)
                         net (fo=0)                   0.000   520.000    i_clk_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.555   520.555 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   520.555    i_clk_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   520.555 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   520.724    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   520.748 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=483, routed)         1.542   522.290    u_ARCTAN/i_clk_IBUF_BUFG
    SLICE_X68Y302        FDCE                                         r  u_ARCTAN/coarseTimingOut_reg[10]/C
                         clock pessimism              0.625   522.915    
                         clock uncertainty           -0.035   522.880    
    SLICE_X68Y302        FDCE (Setup_DFF_SLICEL_C_CE)
                                                     -0.060   522.820    u_ARCTAN/coarseTimingOut_reg[10]
  -------------------------------------------------------------------
                         required time                        522.820    
                         arrival time                         -12.210    
  -------------------------------------------------------------------
                         slack                                510.610    

Slack (MET) :             510.610ns  (required time - arrival time)
  Source:                 u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            u_ARCTAN/coarseTimingOut_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            520.000ns  (clk rise@520.000ns - clk rise@0.000ns)
  Data Path Delay:        9.112ns  (logic 5.192ns (56.980%)  route 3.920ns (43.020%))
  Logic Levels:           20  (CARRY8=1 DSP_A_B_DATA=2 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.290ns = ( 522.290 - 520.000 ) 
    Source Clock Delay      (SCD):    3.098ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.804ns (routing 0.869ns, distribution 0.935ns)
  Clock Net Delay (Destination): 1.542ns (routing 0.790ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.062     1.062 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.062    i_clk_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.062 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.266    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.294 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=483, routed)         1.804     3.098    u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y57         RAMB36E2                                     r  u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y57         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[14])
                                                      0.870     3.968 f  u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTBDOUT[14]
                         net (fo=15, routed)          1.074     5.042    u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/A[20]
    DSP48E2_X7Y116       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[20]_A2_DATA[20])
                                                      0.192     5.234 r  u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_A_B_DATA_INST/A2_DATA[20]
                         net (fo=1, routed)           0.000     5.234    u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_A_B_DATA.A2_DATA<20>
    DSP48E2_X7Y116       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[20]_A2A1[20])
                                                      0.076     5.310 r  u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_PREADD_DATA_INST/A2A1[20]
                         net (fo=1, routed)           0.000     5.310    u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_PREADD_DATA.A2A1<20>
    DSP48E2_X7Y116       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[20]_U[21])
                                                      0.505     5.815 f  u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_MULTIPLIER_INST/U[21]
                         net (fo=1, routed)           0.000     5.815    u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_MULTIPLIER.U<21>
    DSP48E2_X7Y116       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[21]_U_DATA[21])
                                                      0.047     5.862 r  u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_M_DATA_INST/U_DATA[21]
                         net (fo=1, routed)           0.000     5.862    u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_M_DATA.U_DATA<21>
    DSP48E2_X7Y116       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[21]_ALU_OUT[21])
                                                      0.585     6.447 f  u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_ALU_INST/ALU_OUT[21]
                         net (fo=1, routed)           0.000     6.447    u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_ALU.ALU_OUT<21>
    DSP48E2_X7Y116       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[21]_P[21])
                                                      0.109     6.556 r  u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_OUTPUT_INST/P[21]
                         net (fo=3, routed)           0.204     6.760    u_METRIC_FILTER/u_CMPLX_MUL_2/DSP_ALU_INST[11]
    SLICE_X69Y292        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     6.882 r  u_METRIC_FILTER/u_CMPLX_MUL_2/o_I0_carry__0_i_6/O
                         net (fo=1, routed)           0.009     6.891    u_METRIC_FILTER/u_CMPLX_MUL_2_n_40
    SLICE_X69Y292        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[4])
                                                      0.144     7.035 f  u_METRIC_FILTER/o_I0_carry__0/O[4]
                         net (fo=8, routed)           0.744     7.779    u_ACQUISITION_CHECKER/o_peakFound2/B[12]
    DSP48E2_X7Y117       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[12]_B2_DATA[12])
                                                      0.151     7.930 r  u_ACQUISITION_CHECKER/o_peakFound2/DSP_A_B_DATA_INST/B2_DATA[12]
                         net (fo=1, routed)           0.000     7.930    u_ACQUISITION_CHECKER/o_peakFound2/DSP_A_B_DATA.B2_DATA<12>
    DSP48E2_X7Y117       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[12]_B2B1[12])
                                                      0.073     8.003 r  u_ACQUISITION_CHECKER/o_peakFound2/DSP_PREADD_DATA_INST/B2B1[12]
                         net (fo=1, routed)           0.000     8.003    u_ACQUISITION_CHECKER/o_peakFound2/DSP_PREADD_DATA.B2B1<12>
    DSP48E2_X7Y117       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[12]_V[40])
                                                      0.609     8.612 f  u_ACQUISITION_CHECKER/o_peakFound2/DSP_MULTIPLIER_INST/V[40]
                         net (fo=1, routed)           0.000     8.612    u_ACQUISITION_CHECKER/o_peakFound2/DSP_MULTIPLIER.V<40>
    DSP48E2_X7Y117       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[40]_V_DATA[40])
                                                      0.046     8.658 r  u_ACQUISITION_CHECKER/o_peakFound2/DSP_M_DATA_INST/V_DATA[40]
                         net (fo=1, routed)           0.000     8.658    u_ACQUISITION_CHECKER/o_peakFound2/DSP_M_DATA.V_DATA<40>
    DSP48E2_X7Y117       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[40]_ALU_OUT[47])
                                                      0.571     9.229 f  u_ACQUISITION_CHECKER/o_peakFound2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     9.229    u_ACQUISITION_CHECKER/o_peakFound2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X7Y117       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     9.351 r  u_ACQUISITION_CHECKER/o_peakFound2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     9.389    u_ACQUISITION_CHECKER/o_peakFound1/PCIN[47]
    DSP48E2_X7Y118       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[0])
                                                      0.546     9.935 f  u_ACQUISITION_CHECKER/o_peakFound1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     9.935    u_ACQUISITION_CHECKER/o_peakFound1/DSP_ALU.ALU_OUT<0>
    DSP48E2_X7Y118       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.109    10.044 r  u_ACQUISITION_CHECKER/o_peakFound1/DSP_OUTPUT_INST/P[0]
                         net (fo=1, routed)           0.292    10.336    u_ACQUISITION_CHECKER/o_peakFound1_n_105
    SLICE_X70Y298        LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100    10.436 f  u_ACQUISITION_CHECKER/r_quotient[15]_i_10/O
                         net (fo=1, routed)           0.048    10.484    u_ACQUISITION_CHECKER/r_quotient[15]_i_10_n_0
    SLICE_X70Y298        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.053    10.537 f  u_ACQUISITION_CHECKER/r_quotient[15]_i_4/O
                         net (fo=1, routed)           0.165    10.702    u_ACQUISITION_CHECKER/r_quotient[15]_i_4_n_0
    SLICE_X71Y296        LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.125    10.827 r  u_ACQUISITION_CHECKER/r_quotient[15]_i_1/O
                         net (fo=72, routed)          0.569    11.396    u_ARCTAN/u_divider/w_peakFound
    SLICE_X67Y295        LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037    11.433 r  u_ARCTAN/u_divider/r_complementEn_i_1/O
                         net (fo=32, routed)          0.777    12.210    u_ARCTAN/r_init
    SLICE_X68Y302        FDCE                                         r  u_ARCTAN/coarseTimingOut_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      520.000   520.000 r  
    C3                                                0.000   520.000 r  i_clk (IN)
                         net (fo=0)                   0.000   520.000    i_clk_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.555   520.555 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   520.555    i_clk_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   520.555 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   520.724    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   520.748 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=483, routed)         1.542   522.290    u_ARCTAN/i_clk_IBUF_BUFG
    SLICE_X68Y302        FDCE                                         r  u_ARCTAN/coarseTimingOut_reg[12]/C
                         clock pessimism              0.625   522.915    
                         clock uncertainty           -0.035   522.880    
    SLICE_X68Y302        FDCE (Setup_CFF_SLICEL_C_CE)
                                                     -0.060   522.820    u_ARCTAN/coarseTimingOut_reg[12]
  -------------------------------------------------------------------
                         required time                        522.820    
                         arrival time                         -12.210    
  -------------------------------------------------------------------
                         slack                                510.610    

Slack (MET) :             510.610ns  (required time - arrival time)
  Source:                 u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            u_ARCTAN/coarseTimingOut_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            520.000ns  (clk rise@520.000ns - clk rise@0.000ns)
  Data Path Delay:        9.112ns  (logic 5.192ns (56.980%)  route 3.920ns (43.020%))
  Logic Levels:           20  (CARRY8=1 DSP_A_B_DATA=2 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.290ns = ( 522.290 - 520.000 ) 
    Source Clock Delay      (SCD):    3.098ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.804ns (routing 0.869ns, distribution 0.935ns)
  Clock Net Delay (Destination): 1.542ns (routing 0.790ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.062     1.062 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.062    i_clk_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.062 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.266    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.294 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=483, routed)         1.804     3.098    u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y57         RAMB36E2                                     r  u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y57         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[14])
                                                      0.870     3.968 f  u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTBDOUT[14]
                         net (fo=15, routed)          1.074     5.042    u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/A[20]
    DSP48E2_X7Y116       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[20]_A2_DATA[20])
                                                      0.192     5.234 r  u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_A_B_DATA_INST/A2_DATA[20]
                         net (fo=1, routed)           0.000     5.234    u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_A_B_DATA.A2_DATA<20>
    DSP48E2_X7Y116       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[20]_A2A1[20])
                                                      0.076     5.310 r  u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_PREADD_DATA_INST/A2A1[20]
                         net (fo=1, routed)           0.000     5.310    u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_PREADD_DATA.A2A1<20>
    DSP48E2_X7Y116       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[20]_U[21])
                                                      0.505     5.815 f  u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_MULTIPLIER_INST/U[21]
                         net (fo=1, routed)           0.000     5.815    u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_MULTIPLIER.U<21>
    DSP48E2_X7Y116       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[21]_U_DATA[21])
                                                      0.047     5.862 r  u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_M_DATA_INST/U_DATA[21]
                         net (fo=1, routed)           0.000     5.862    u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_M_DATA.U_DATA<21>
    DSP48E2_X7Y116       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[21]_ALU_OUT[21])
                                                      0.585     6.447 f  u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_ALU_INST/ALU_OUT[21]
                         net (fo=1, routed)           0.000     6.447    u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_ALU.ALU_OUT<21>
    DSP48E2_X7Y116       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[21]_P[21])
                                                      0.109     6.556 r  u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_OUTPUT_INST/P[21]
                         net (fo=3, routed)           0.204     6.760    u_METRIC_FILTER/u_CMPLX_MUL_2/DSP_ALU_INST[11]
    SLICE_X69Y292        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     6.882 r  u_METRIC_FILTER/u_CMPLX_MUL_2/o_I0_carry__0_i_6/O
                         net (fo=1, routed)           0.009     6.891    u_METRIC_FILTER/u_CMPLX_MUL_2_n_40
    SLICE_X69Y292        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[4])
                                                      0.144     7.035 f  u_METRIC_FILTER/o_I0_carry__0/O[4]
                         net (fo=8, routed)           0.744     7.779    u_ACQUISITION_CHECKER/o_peakFound2/B[12]
    DSP48E2_X7Y117       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[12]_B2_DATA[12])
                                                      0.151     7.930 r  u_ACQUISITION_CHECKER/o_peakFound2/DSP_A_B_DATA_INST/B2_DATA[12]
                         net (fo=1, routed)           0.000     7.930    u_ACQUISITION_CHECKER/o_peakFound2/DSP_A_B_DATA.B2_DATA<12>
    DSP48E2_X7Y117       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[12]_B2B1[12])
                                                      0.073     8.003 r  u_ACQUISITION_CHECKER/o_peakFound2/DSP_PREADD_DATA_INST/B2B1[12]
                         net (fo=1, routed)           0.000     8.003    u_ACQUISITION_CHECKER/o_peakFound2/DSP_PREADD_DATA.B2B1<12>
    DSP48E2_X7Y117       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[12]_V[40])
                                                      0.609     8.612 f  u_ACQUISITION_CHECKER/o_peakFound2/DSP_MULTIPLIER_INST/V[40]
                         net (fo=1, routed)           0.000     8.612    u_ACQUISITION_CHECKER/o_peakFound2/DSP_MULTIPLIER.V<40>
    DSP48E2_X7Y117       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[40]_V_DATA[40])
                                                      0.046     8.658 r  u_ACQUISITION_CHECKER/o_peakFound2/DSP_M_DATA_INST/V_DATA[40]
                         net (fo=1, routed)           0.000     8.658    u_ACQUISITION_CHECKER/o_peakFound2/DSP_M_DATA.V_DATA<40>
    DSP48E2_X7Y117       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[40]_ALU_OUT[47])
                                                      0.571     9.229 f  u_ACQUISITION_CHECKER/o_peakFound2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     9.229    u_ACQUISITION_CHECKER/o_peakFound2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X7Y117       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     9.351 r  u_ACQUISITION_CHECKER/o_peakFound2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     9.389    u_ACQUISITION_CHECKER/o_peakFound1/PCIN[47]
    DSP48E2_X7Y118       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[0])
                                                      0.546     9.935 f  u_ACQUISITION_CHECKER/o_peakFound1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     9.935    u_ACQUISITION_CHECKER/o_peakFound1/DSP_ALU.ALU_OUT<0>
    DSP48E2_X7Y118       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.109    10.044 r  u_ACQUISITION_CHECKER/o_peakFound1/DSP_OUTPUT_INST/P[0]
                         net (fo=1, routed)           0.292    10.336    u_ACQUISITION_CHECKER/o_peakFound1_n_105
    SLICE_X70Y298        LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100    10.436 f  u_ACQUISITION_CHECKER/r_quotient[15]_i_10/O
                         net (fo=1, routed)           0.048    10.484    u_ACQUISITION_CHECKER/r_quotient[15]_i_10_n_0
    SLICE_X70Y298        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.053    10.537 f  u_ACQUISITION_CHECKER/r_quotient[15]_i_4/O
                         net (fo=1, routed)           0.165    10.702    u_ACQUISITION_CHECKER/r_quotient[15]_i_4_n_0
    SLICE_X71Y296        LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.125    10.827 r  u_ACQUISITION_CHECKER/r_quotient[15]_i_1/O
                         net (fo=72, routed)          0.569    11.396    u_ARCTAN/u_divider/w_peakFound
    SLICE_X67Y295        LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037    11.433 r  u_ARCTAN/u_divider/r_complementEn_i_1/O
                         net (fo=32, routed)          0.777    12.210    u_ARCTAN/r_init
    SLICE_X68Y302        FDCE                                         r  u_ARCTAN/coarseTimingOut_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      520.000   520.000 r  
    C3                                                0.000   520.000 r  i_clk (IN)
                         net (fo=0)                   0.000   520.000    i_clk_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.555   520.555 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   520.555    i_clk_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   520.555 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   520.724    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   520.748 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=483, routed)         1.542   522.290    u_ARCTAN/i_clk_IBUF_BUFG
    SLICE_X68Y302        FDCE                                         r  u_ARCTAN/coarseTimingOut_reg[9]/C
                         clock pessimism              0.625   522.915    
                         clock uncertainty           -0.035   522.880    
    SLICE_X68Y302        FDCE (Setup_BFF_SLICEL_C_CE)
                                                     -0.060   522.820    u_ARCTAN/coarseTimingOut_reg[9]
  -------------------------------------------------------------------
                         required time                        522.820    
                         arrival time                         -12.210    
  -------------------------------------------------------------------
                         slack                                510.610    

Slack (MET) :             510.610ns  (required time - arrival time)
  Source:                 u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            u_ARCTAN/coarseTimingOut_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            520.000ns  (clk rise@520.000ns - clk rise@0.000ns)
  Data Path Delay:        9.113ns  (logic 5.192ns (56.974%)  route 3.921ns (43.026%))
  Logic Levels:           20  (CARRY8=1 DSP_A_B_DATA=2 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.290ns = ( 522.290 - 520.000 ) 
    Source Clock Delay      (SCD):    3.098ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.804ns (routing 0.869ns, distribution 0.935ns)
  Clock Net Delay (Destination): 1.542ns (routing 0.790ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.062     1.062 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.062    i_clk_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.062 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.266    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.294 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=483, routed)         1.804     3.098    u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y57         RAMB36E2                                     r  u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y57         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[14])
                                                      0.870     3.968 f  u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTBDOUT[14]
                         net (fo=15, routed)          1.074     5.042    u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/A[20]
    DSP48E2_X7Y116       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[20]_A2_DATA[20])
                                                      0.192     5.234 r  u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_A_B_DATA_INST/A2_DATA[20]
                         net (fo=1, routed)           0.000     5.234    u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_A_B_DATA.A2_DATA<20>
    DSP48E2_X7Y116       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[20]_A2A1[20])
                                                      0.076     5.310 r  u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_PREADD_DATA_INST/A2A1[20]
                         net (fo=1, routed)           0.000     5.310    u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_PREADD_DATA.A2A1<20>
    DSP48E2_X7Y116       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[20]_U[21])
                                                      0.505     5.815 f  u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_MULTIPLIER_INST/U[21]
                         net (fo=1, routed)           0.000     5.815    u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_MULTIPLIER.U<21>
    DSP48E2_X7Y116       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[21]_U_DATA[21])
                                                      0.047     5.862 r  u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_M_DATA_INST/U_DATA[21]
                         net (fo=1, routed)           0.000     5.862    u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_M_DATA.U_DATA<21>
    DSP48E2_X7Y116       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[21]_ALU_OUT[21])
                                                      0.585     6.447 f  u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_ALU_INST/ALU_OUT[21]
                         net (fo=1, routed)           0.000     6.447    u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_ALU.ALU_OUT<21>
    DSP48E2_X7Y116       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[21]_P[21])
                                                      0.109     6.556 r  u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_OUTPUT_INST/P[21]
                         net (fo=3, routed)           0.204     6.760    u_METRIC_FILTER/u_CMPLX_MUL_2/DSP_ALU_INST[11]
    SLICE_X69Y292        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     6.882 r  u_METRIC_FILTER/u_CMPLX_MUL_2/o_I0_carry__0_i_6/O
                         net (fo=1, routed)           0.009     6.891    u_METRIC_FILTER/u_CMPLX_MUL_2_n_40
    SLICE_X69Y292        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[4])
                                                      0.144     7.035 f  u_METRIC_FILTER/o_I0_carry__0/O[4]
                         net (fo=8, routed)           0.744     7.779    u_ACQUISITION_CHECKER/o_peakFound2/B[12]
    DSP48E2_X7Y117       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[12]_B2_DATA[12])
                                                      0.151     7.930 r  u_ACQUISITION_CHECKER/o_peakFound2/DSP_A_B_DATA_INST/B2_DATA[12]
                         net (fo=1, routed)           0.000     7.930    u_ACQUISITION_CHECKER/o_peakFound2/DSP_A_B_DATA.B2_DATA<12>
    DSP48E2_X7Y117       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[12]_B2B1[12])
                                                      0.073     8.003 r  u_ACQUISITION_CHECKER/o_peakFound2/DSP_PREADD_DATA_INST/B2B1[12]
                         net (fo=1, routed)           0.000     8.003    u_ACQUISITION_CHECKER/o_peakFound2/DSP_PREADD_DATA.B2B1<12>
    DSP48E2_X7Y117       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[12]_V[40])
                                                      0.609     8.612 f  u_ACQUISITION_CHECKER/o_peakFound2/DSP_MULTIPLIER_INST/V[40]
                         net (fo=1, routed)           0.000     8.612    u_ACQUISITION_CHECKER/o_peakFound2/DSP_MULTIPLIER.V<40>
    DSP48E2_X7Y117       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[40]_V_DATA[40])
                                                      0.046     8.658 r  u_ACQUISITION_CHECKER/o_peakFound2/DSP_M_DATA_INST/V_DATA[40]
                         net (fo=1, routed)           0.000     8.658    u_ACQUISITION_CHECKER/o_peakFound2/DSP_M_DATA.V_DATA<40>
    DSP48E2_X7Y117       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[40]_ALU_OUT[47])
                                                      0.571     9.229 f  u_ACQUISITION_CHECKER/o_peakFound2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     9.229    u_ACQUISITION_CHECKER/o_peakFound2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X7Y117       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     9.351 r  u_ACQUISITION_CHECKER/o_peakFound2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     9.389    u_ACQUISITION_CHECKER/o_peakFound1/PCIN[47]
    DSP48E2_X7Y118       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[0])
                                                      0.546     9.935 f  u_ACQUISITION_CHECKER/o_peakFound1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     9.935    u_ACQUISITION_CHECKER/o_peakFound1/DSP_ALU.ALU_OUT<0>
    DSP48E2_X7Y118       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.109    10.044 r  u_ACQUISITION_CHECKER/o_peakFound1/DSP_OUTPUT_INST/P[0]
                         net (fo=1, routed)           0.292    10.336    u_ACQUISITION_CHECKER/o_peakFound1_n_105
    SLICE_X70Y298        LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100    10.436 f  u_ACQUISITION_CHECKER/r_quotient[15]_i_10/O
                         net (fo=1, routed)           0.048    10.484    u_ACQUISITION_CHECKER/r_quotient[15]_i_10_n_0
    SLICE_X70Y298        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.053    10.537 f  u_ACQUISITION_CHECKER/r_quotient[15]_i_4/O
                         net (fo=1, routed)           0.165    10.702    u_ACQUISITION_CHECKER/r_quotient[15]_i_4_n_0
    SLICE_X71Y296        LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.125    10.827 r  u_ACQUISITION_CHECKER/r_quotient[15]_i_1/O
                         net (fo=72, routed)          0.569    11.396    u_ARCTAN/u_divider/w_peakFound
    SLICE_X67Y295        LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037    11.433 r  u_ARCTAN/u_divider/r_complementEn_i_1/O
                         net (fo=32, routed)          0.778    12.211    u_ARCTAN/r_init
    SLICE_X68Y302        FDCE                                         r  u_ARCTAN/coarseTimingOut_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      520.000   520.000 r  
    C3                                                0.000   520.000 r  i_clk (IN)
                         net (fo=0)                   0.000   520.000    i_clk_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.555   520.555 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   520.555    i_clk_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   520.555 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   520.724    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   520.748 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=483, routed)         1.542   522.290    u_ARCTAN/i_clk_IBUF_BUFG
    SLICE_X68Y302        FDCE                                         r  u_ARCTAN/coarseTimingOut_reg[11]/C
                         clock pessimism              0.625   522.915    
                         clock uncertainty           -0.035   522.880    
    SLICE_X68Y302        FDCE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.059   522.821    u_ARCTAN/coarseTimingOut_reg[11]
  -------------------------------------------------------------------
                         required time                        522.821    
                         arrival time                         -12.211    
  -------------------------------------------------------------------
                         slack                                510.610    

Slack (MET) :             510.610ns  (required time - arrival time)
  Source:                 u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            u_ARCTAN/coarseTimingOut_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            520.000ns  (clk rise@520.000ns - clk rise@0.000ns)
  Data Path Delay:        9.113ns  (logic 5.192ns (56.974%)  route 3.921ns (43.026%))
  Logic Levels:           20  (CARRY8=1 DSP_A_B_DATA=2 DSP_ALU=3 DSP_M_DATA=2 DSP_MULTIPLIER=2 DSP_OUTPUT=3 DSP_PREADD_DATA=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.290ns = ( 522.290 - 520.000 ) 
    Source Clock Delay      (SCD):    3.098ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.804ns (routing 0.869ns, distribution 0.935ns)
  Clock Net Delay (Destination): 1.542ns (routing 0.790ns, distribution 0.752ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.062     1.062 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.062    i_clk_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.062 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.266    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.294 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=483, routed)         1.804     3.098    u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y57         RAMB36E2                                     r  u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y57         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[14])
                                                      0.870     3.968 f  u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOUTBDOUT[14]
                         net (fo=15, routed)          1.074     5.042    u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/A[20]
    DSP48E2_X7Y116       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[20]_A2_DATA[20])
                                                      0.192     5.234 r  u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_A_B_DATA_INST/A2_DATA[20]
                         net (fo=1, routed)           0.000     5.234    u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_A_B_DATA.A2_DATA<20>
    DSP48E2_X7Y116       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[20]_A2A1[20])
                                                      0.076     5.310 r  u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_PREADD_DATA_INST/A2A1[20]
                         net (fo=1, routed)           0.000     5.310    u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_PREADD_DATA.A2A1<20>
    DSP48E2_X7Y116       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[20]_U[21])
                                                      0.505     5.815 f  u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_MULTIPLIER_INST/U[21]
                         net (fo=1, routed)           0.000     5.815    u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_MULTIPLIER.U<21>
    DSP48E2_X7Y116       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[21]_U_DATA[21])
                                                      0.047     5.862 r  u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_M_DATA_INST/U_DATA[21]
                         net (fo=1, routed)           0.000     5.862    u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_M_DATA.U_DATA<21>
    DSP48E2_X7Y116       DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[21]_ALU_OUT[21])
                                                      0.585     6.447 f  u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_ALU_INST/ALU_OUT[21]
                         net (fo=1, routed)           0.000     6.447    u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_ALU.ALU_OUT<21>
    DSP48E2_X7Y116       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[21]_P[21])
                                                      0.109     6.556 r  u_METRIC_FILTER/u_CMPLX_MUL_2/o_Yr1/DSP_OUTPUT_INST/P[21]
                         net (fo=3, routed)           0.204     6.760    u_METRIC_FILTER/u_CMPLX_MUL_2/DSP_ALU_INST[11]
    SLICE_X69Y292        LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.122     6.882 r  u_METRIC_FILTER/u_CMPLX_MUL_2/o_I0_carry__0_i_6/O
                         net (fo=1, routed)           0.009     6.891    u_METRIC_FILTER/u_CMPLX_MUL_2_n_40
    SLICE_X69Y292        CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[4])
                                                      0.144     7.035 f  u_METRIC_FILTER/o_I0_carry__0/O[4]
                         net (fo=8, routed)           0.744     7.779    u_ACQUISITION_CHECKER/o_peakFound2/B[12]
    DSP48E2_X7Y117       DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_B[12]_B2_DATA[12])
                                                      0.151     7.930 r  u_ACQUISITION_CHECKER/o_peakFound2/DSP_A_B_DATA_INST/B2_DATA[12]
                         net (fo=1, routed)           0.000     7.930    u_ACQUISITION_CHECKER/o_peakFound2/DSP_A_B_DATA.B2_DATA<12>
    DSP48E2_X7Y117       DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[12]_B2B1[12])
                                                      0.073     8.003 r  u_ACQUISITION_CHECKER/o_peakFound2/DSP_PREADD_DATA_INST/B2B1[12]
                         net (fo=1, routed)           0.000     8.003    u_ACQUISITION_CHECKER/o_peakFound2/DSP_PREADD_DATA.B2B1<12>
    DSP48E2_X7Y117       DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[12]_V[40])
                                                      0.609     8.612 f  u_ACQUISITION_CHECKER/o_peakFound2/DSP_MULTIPLIER_INST/V[40]
                         net (fo=1, routed)           0.000     8.612    u_ACQUISITION_CHECKER/o_peakFound2/DSP_MULTIPLIER.V<40>
    DSP48E2_X7Y117       DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_V[40]_V_DATA[40])
                                                      0.046     8.658 r  u_ACQUISITION_CHECKER/o_peakFound2/DSP_M_DATA_INST/V_DATA[40]
                         net (fo=1, routed)           0.000     8.658    u_ACQUISITION_CHECKER/o_peakFound2/DSP_M_DATA.V_DATA<40>
    DSP48E2_X7Y117       DSP_ALU (Prop_DSP_ALU_DSP48E2_V_DATA[40]_ALU_OUT[47])
                                                      0.571     9.229 f  u_ACQUISITION_CHECKER/o_peakFound2/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     9.229    u_ACQUISITION_CHECKER/o_peakFound2/DSP_ALU.ALU_OUT<47>
    DSP48E2_X7Y117       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.122     9.351 r  u_ACQUISITION_CHECKER/o_peakFound2/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     9.389    u_ACQUISITION_CHECKER/o_peakFound1/PCIN[47]
    DSP48E2_X7Y118       DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[0])
                                                      0.546     9.935 f  u_ACQUISITION_CHECKER/o_peakFound1/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000     9.935    u_ACQUISITION_CHECKER/o_peakFound1/DSP_ALU.ALU_OUT<0>
    DSP48E2_X7Y118       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.109    10.044 r  u_ACQUISITION_CHECKER/o_peakFound1/DSP_OUTPUT_INST/P[0]
                         net (fo=1, routed)           0.292    10.336    u_ACQUISITION_CHECKER/o_peakFound1_n_105
    SLICE_X70Y298        LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100    10.436 f  u_ACQUISITION_CHECKER/r_quotient[15]_i_10/O
                         net (fo=1, routed)           0.048    10.484    u_ACQUISITION_CHECKER/r_quotient[15]_i_10_n_0
    SLICE_X70Y298        LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.053    10.537 f  u_ACQUISITION_CHECKER/r_quotient[15]_i_4/O
                         net (fo=1, routed)           0.165    10.702    u_ACQUISITION_CHECKER/r_quotient[15]_i_4_n_0
    SLICE_X71Y296        LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.125    10.827 r  u_ACQUISITION_CHECKER/r_quotient[15]_i_1/O
                         net (fo=72, routed)          0.569    11.396    u_ARCTAN/u_divider/w_peakFound
    SLICE_X67Y295        LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037    11.433 r  u_ARCTAN/u_divider/r_complementEn_i_1/O
                         net (fo=32, routed)          0.778    12.211    u_ARCTAN/r_init
    SLICE_X68Y302        FDCE                                         r  u_ARCTAN/coarseTimingOut_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)      520.000   520.000 r  
    C3                                                0.000   520.000 r  i_clk (IN)
                         net (fo=0)                   0.000   520.000    i_clk_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.555   520.555 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000   520.555    i_clk_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000   520.555 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169   520.724    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024   520.748 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=483, routed)         1.542   522.290    u_ARCTAN/i_clk_IBUF_BUFG
    SLICE_X68Y302        FDCE                                         r  u_ARCTAN/coarseTimingOut_reg[13]/C
                         clock pessimism              0.625   522.915    
                         clock uncertainty           -0.035   522.880    
    SLICE_X68Y302        FDCE (Setup_CFF2_SLICEL_C_CE)
                                                     -0.059   522.821    u_ARCTAN/coarseTimingOut_reg[13]
  -------------------------------------------------------------------
                         required time                        522.821    
                         arrival time                         -12.211    
  -------------------------------------------------------------------
                         slack                                510.610    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 u_CSYNC_CTRL/o_regBankAddr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            u_REG_FILE/r_registerBank_I_reg_0_127_0_0__0/LOW/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.061ns (37.888%)  route 0.100ns (62.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.011ns
    Source Clock Delay      (SCD):    2.238ns
    Clock Pessimism Removal (CPR):    0.710ns
  Clock Net Delay (Source):      1.490ns (routing 0.790ns, distribution 0.700ns)
  Clock Net Delay (Destination): 1.717ns (routing 0.869ns, distribution 0.848ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.555     0.555 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.555    i_clk_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.555 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.724    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.748 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=483, routed)         1.490     2.238    u_CSYNC_CTRL/i_clk_IBUF_BUFG
    SLICE_X72Y286        FDCE                                         r  u_CSYNC_CTRL/o_regBankAddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y286        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.299 r  u_CSYNC_CTRL/o_regBankAddr_reg[0]/Q
                         net (fo=96, routed)          0.100     2.399    u_REG_FILE/r_registerBank_I_reg_0_127_0_0__0/A0
    SLICE_X71Y286        RAMS64E                                      r  u_REG_FILE/r_registerBank_I_reg_0_127_0_0__0/LOW/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.062     1.062 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.062    i_clk_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.062 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.266    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.294 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=483, routed)         1.717     3.011    u_REG_FILE/r_registerBank_I_reg_0_127_0_0__0/WCLK
    SLICE_X71Y286        RAMS64E                                      r  u_REG_FILE/r_registerBank_I_reg_0_127_0_0__0/LOW/CLK
                         clock pessimism             -0.710     2.301    
    SLICE_X71Y286        RAMS64E (Hold_F6LUT_SLICEM_CLK_ADR0)
                                                      0.085     2.386    u_REG_FILE/r_registerBank_I_reg_0_127_0_0__0/LOW
  -------------------------------------------------------------------
                         required time                         -2.386    
                         arrival time                           2.399    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 u_WINDOW_ACCUMULATOR/r_Intermediate_Q_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            u_WINDOW_ACCUMULATOR/o_Q_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.151ns  (logic 0.057ns (37.748%)  route 0.094ns (62.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.990ns
    Source Clock Delay      (SCD):    2.253ns
    Clock Pessimism Removal (CPR):    0.662ns
  Clock Net Delay (Source):      1.505ns (routing 0.790ns, distribution 0.715ns)
  Clock Net Delay (Destination): 1.696ns (routing 0.869ns, distribution 0.827ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.555     0.555 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.555    i_clk_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.555 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.724    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.748 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=483, routed)         1.505     2.253    u_WINDOW_ACCUMULATOR/i_clk_IBUF_BUFG
    SLICE_X71Y292        FDCE                                         r  u_WINDOW_ACCUMULATOR/r_Intermediate_Q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y292        FDCE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     2.310 r  u_WINDOW_ACCUMULATOR/r_Intermediate_Q_reg[13]/Q
                         net (fo=2, routed)           0.094     2.404    u_WINDOW_ACCUMULATOR/r_Intermediate_Q_reg[14]_0[13]
    SLICE_X73Y292        FDCE                                         r  u_WINDOW_ACCUMULATOR/o_Q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.062     1.062 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.062    i_clk_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.062 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.266    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.294 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=483, routed)         1.696     2.990    u_WINDOW_ACCUMULATOR/i_clk_IBUF_BUFG
    SLICE_X73Y292        FDCE                                         r  u_WINDOW_ACCUMULATOR/o_Q_reg[13]/C
                         clock pessimism             -0.662     2.328    
    SLICE_X73Y292        FDCE (Hold_FFF2_SLICEM_C_D)
                                                      0.062     2.390    u_WINDOW_ACCUMULATOR/o_Q_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.390    
                         arrival time                           2.404    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 u_CSYNC_CTRL/o_regBankAddr_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            u_REG_FILE/r_registerBank_Q_reg_0_127_0_0__14/LOW/ADR0
                            (rising edge-triggered cell RAMS64E clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.061ns (36.527%)  route 0.106ns (63.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.010ns
    Source Clock Delay      (SCD):    2.238ns
    Clock Pessimism Removal (CPR):    0.710ns
  Clock Net Delay (Source):      1.490ns (routing 0.790ns, distribution 0.700ns)
  Clock Net Delay (Destination): 1.716ns (routing 0.869ns, distribution 0.847ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.555     0.555 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.555    i_clk_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.555 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.724    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.748 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=483, routed)         1.490     2.238    u_CSYNC_CTRL/i_clk_IBUF_BUFG
    SLICE_X72Y286        FDCE                                         r  u_CSYNC_CTRL/o_regBankAddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y286        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.299 r  u_CSYNC_CTRL/o_regBankAddr_reg[0]/Q
                         net (fo=96, routed)          0.106     2.405    u_REG_FILE/r_registerBank_Q_reg_0_127_0_0__14/A0
    SLICE_X71Y285        RAMS64E                                      r  u_REG_FILE/r_registerBank_Q_reg_0_127_0_0__14/LOW/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.062     1.062 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.062    i_clk_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.062 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.266    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.294 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=483, routed)         1.716     3.010    u_REG_FILE/r_registerBank_Q_reg_0_127_0_0__14/WCLK
    SLICE_X71Y285        RAMS64E                                      r  u_REG_FILE/r_registerBank_Q_reg_0_127_0_0__14/LOW/CLK
                         clock pessimism             -0.710     2.300    
    SLICE_X71Y285        RAMS64E (Hold_B6LUT_SLICEM_CLK_ADR0)
                                                      0.085     2.385    u_REG_FILE/r_registerBank_Q_reg_0_127_0_0__14/LOW
  -------------------------------------------------------------------
                         required time                         -2.385    
                         arrival time                           2.405    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 u_ARCTAN/r_core_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            u_ARCTAN/r_theta_1stq_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.123ns (49.398%)  route 0.126ns (50.602%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.168ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.034ns
    Source Clock Delay      (SCD):    2.241ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Net Delay (Source):      1.493ns (routing 0.790ns, distribution 0.703ns)
  Clock Net Delay (Destination): 1.740ns (routing 0.869ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.555     0.555 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.555    i_clk_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.555 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.724    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.748 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=483, routed)         1.493     2.241    u_ARCTAN/i_clk_IBUF_BUFG
    SLICE_X67Y298        FDCE                                         r  u_ARCTAN/r_core_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y298        FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     2.299 r  u_ARCTAN/r_core_reg[14]/Q
                         net (fo=3, routed)           0.102     2.401    u_ARCTAN/r_core[14]
    SLICE_X66Y300        LUT3 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.065     2.466 r  u_ARCTAN/r_theta_1stq[14]_i_1/O
                         net (fo=1, routed)           0.024     2.490    u_ARCTAN/w_theta_1stq[14]
    SLICE_X66Y300        FDCE                                         r  u_ARCTAN/r_theta_1stq_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.062     1.062 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.062    i_clk_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.062 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.266    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.294 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=483, routed)         1.740     3.034    u_ARCTAN/i_clk_IBUF_BUFG
    SLICE_X66Y300        FDCE                                         r  u_ARCTAN/r_theta_1stq_reg[14]/C
                         clock pessimism             -0.625     2.409    
    SLICE_X66Y300        FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.060     2.469    u_ARCTAN/r_theta_1stq_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.469    
                         arrival time                           2.490    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 u_SAMPLE_ACCUMULATOR/o_Yr_RAM_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[7]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.190ns  (logic 0.058ns (30.526%)  route 0.132ns (69.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.097ns
    Source Clock Delay      (SCD):    2.239ns
    Clock Pessimism Removal (CPR):    0.664ns
  Clock Net Delay (Source):      1.491ns (routing 0.790ns, distribution 0.701ns)
  Clock Net Delay (Destination): 1.803ns (routing 0.869ns, distribution 0.934ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.555     0.555 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.555    i_clk_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.555 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.724    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.748 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=483, routed)         1.491     2.239    u_SAMPLE_ACCUMULATOR/i_clk_IBUF_BUFG
    SLICE_X70Y287        FDCE                                         r  u_SAMPLE_ACCUMULATOR/o_Yr_RAM_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y287        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     2.297 r  u_SAMPLE_ACCUMULATOR/o_Yr_RAM_reg[7]/Q
                         net (fo=2, routed)           0.132     2.429    u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X2Y57         RAMB36E2                                     r  u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.062     1.062 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.062    i_clk_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.062 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.266    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.294 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=483, routed)         1.803     3.097    u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y57         RAMB36E2                                     r  u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.664     2.433    
    RAMB36_X2Y57         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[7])
                                                     -0.028     2.405    u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.405    
                         arrival time                           2.429    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 u_WINDOW_ACCUMULATOR/o_Q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            u_REDUCED_METRIC_ACCUMULATOR/r_Intermediate_Q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.106ns (56.085%)  route 0.083ns (43.915%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.010ns
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    0.662ns
  Clock Net Delay (Source):      1.498ns (routing 0.790ns, distribution 0.708ns)
  Clock Net Delay (Destination): 1.716ns (routing 0.869ns, distribution 0.847ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.555     0.555 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.555    i_clk_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.555 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.724    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.748 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=483, routed)         1.498     2.246    u_WINDOW_ACCUMULATOR/i_clk_IBUF_BUFG
    SLICE_X73Y292        FDCE                                         r  u_WINDOW_ACCUMULATOR/o_Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y292        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     2.304 r  u_WINDOW_ACCUMULATOR/o_Q_reg[6]/Q
                         net (fo=2, routed)           0.064     2.368    u_CSYNC_CTRL/r_Intermediate_Q_reg[15]_2[6]
    SLICE_X72Y292        LUT3 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.022     2.390 r  u_CSYNC_CTRL/r_Intermediate_Q_Est0_carry_i_2__0/O
                         net (fo=1, routed)           0.009     2.399    u_REDUCED_METRIC_ACCUMULATOR/r_Intermediate_Q_reg[7]_0[6]
    SLICE_X72Y292        CARRY8 (Prop_CARRY8_SLICEL_S[6]_O[6])
                                                      0.026     2.425 r  u_REDUCED_METRIC_ACCUMULATOR/r_Intermediate_Q_Est0_carry/O[6]
                         net (fo=1, routed)           0.010     2.435    u_REDUCED_METRIC_ACCUMULATOR/r_Intermediate_Q_Est__0[6]
    SLICE_X72Y292        FDCE                                         r  u_REDUCED_METRIC_ACCUMULATOR/r_Intermediate_Q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.062     1.062 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.062    i_clk_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.062 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.266    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.294 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=483, routed)         1.716     3.010    u_REDUCED_METRIC_ACCUMULATOR/i_clk_IBUF_BUFG
    SLICE_X72Y292        FDCE                                         r  u_REDUCED_METRIC_ACCUMULATOR/r_Intermediate_Q_reg[6]/C
                         clock pessimism             -0.662     2.349    
    SLICE_X72Y292        FDCE (Hold_GFF_SLICEL_C_D)
                                                      0.060     2.409    u_REDUCED_METRIC_ACCUMULATOR/r_Intermediate_Q_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.409    
                         arrival time                           2.435    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 u_SAMPLE_ACCUMULATOR/o_Yr_RAM_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[6]
                            (rising edge-triggered cell RAMB36E2 clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.058ns (30.052%)  route 0.135ns (69.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.097ns
    Source Clock Delay      (SCD):    2.239ns
    Clock Pessimism Removal (CPR):    0.664ns
  Clock Net Delay (Source):      1.491ns (routing 0.790ns, distribution 0.701ns)
  Clock Net Delay (Destination): 1.803ns (routing 0.869ns, distribution 0.934ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.555     0.555 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.555    i_clk_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.555 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.724    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.748 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=483, routed)         1.491     2.239    u_SAMPLE_ACCUMULATOR/i_clk_IBUF_BUFG
    SLICE_X70Y287        FDCE                                         r  u_SAMPLE_ACCUMULATOR/o_Yr_RAM_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y287        FDCE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     2.297 r  u_SAMPLE_ACCUMULATOR/o_Yr_RAM_reg[6]/Q
                         net (fo=2, routed)           0.135     2.432    u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[6]
    RAMB36_X2Y57         RAMB36E2                                     r  u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DINADIN[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.062     1.062 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.062    i_clk_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.062 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.266    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.294 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=483, routed)         1.803     3.097    u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y57         RAMB36E2                                     r  u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.664     2.433    
    RAMB36_X2Y57         RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_DINADIN[6])
                                                     -0.028     2.405    u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.405    
                         arrival time                           2.432    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 u_WINDOW_ACCUMULATOR/o_Q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            u_REDUCED_METRIC_ACCUMULATOR/r_Intermediate_Q_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.111ns (58.115%)  route 0.080ns (41.885%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.010ns
    Source Clock Delay      (SCD):    2.246ns
    Clock Pessimism Removal (CPR):    0.662ns
  Clock Net Delay (Source):      1.498ns (routing 0.790ns, distribution 0.708ns)
  Clock Net Delay (Destination): 1.716ns (routing 0.869ns, distribution 0.847ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.555     0.555 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.555    i_clk_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.555 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.724    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.748 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=483, routed)         1.498     2.246    u_WINDOW_ACCUMULATOR/i_clk_IBUF_BUFG
    SLICE_X73Y292        FDCE                                         r  u_WINDOW_ACCUMULATOR/o_Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y292        FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     2.304 r  u_WINDOW_ACCUMULATOR/o_Q_reg[6]/Q
                         net (fo=2, routed)           0.070     2.374    u_REDUCED_METRIC_ACCUMULATOR/r_Intermediate_Q_reg[15]_0[6]
    SLICE_X72Y292        CARRY8 (Prop_CARRY8_SLICEL_DI[6]_O[7])
                                                      0.053     2.427 r  u_REDUCED_METRIC_ACCUMULATOR/r_Intermediate_Q_Est0_carry/O[7]
                         net (fo=1, routed)           0.010     2.437    u_REDUCED_METRIC_ACCUMULATOR/r_Intermediate_Q_Est__0[7]
    SLICE_X72Y292        FDCE                                         r  u_REDUCED_METRIC_ACCUMULATOR/r_Intermediate_Q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.062     1.062 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.062    i_clk_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.062 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.266    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.294 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=483, routed)         1.716     3.010    u_REDUCED_METRIC_ACCUMULATOR/i_clk_IBUF_BUFG
    SLICE_X72Y292        FDCE                                         r  u_REDUCED_METRIC_ACCUMULATOR/r_Intermediate_Q_reg[7]/C
                         clock pessimism             -0.662     2.349    
    SLICE_X72Y292        FDCE (Hold_HFF_SLICEL_C_D)
                                                      0.060     2.409    u_REDUCED_METRIC_ACCUMULATOR/r_Intermediate_Q_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.409    
                         arrival time                           2.437    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 u_ARCTAN/r_theta_1stq_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            u_ARCTAN/r_theta_final_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.152ns (57.795%)  route 0.111ns (42.205%))
  Logic Levels:           2  (CARRY8=1 LUT3=1)
  Clock Path Skew:        0.174ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.034ns
    Source Clock Delay      (SCD):    2.235ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Net Delay (Source):      1.487ns (routing 0.790ns, distribution 0.697ns)
  Clock Net Delay (Destination): 1.740ns (routing 0.869ns, distribution 0.871ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.555     0.555 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.555    i_clk_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.555 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.169     0.724    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.024     0.748 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=483, routed)         1.487     2.235    u_ARCTAN/i_clk_IBUF_BUFG
    SLICE_X66Y297        FDCE                                         r  u_ARCTAN/r_theta_1stq_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y297        FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     2.296 r  u_ARCTAN/r_theta_1stq_reg[3]/Q
                         net (fo=2, routed)           0.091     2.387    u_ARCTAN/u_fixed_add2/Q[2]
    SLICE_X66Y301        LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.065     2.452 r  u_ARCTAN/u_fixed_add2/r_theta_final[8]_i_15/O
                         net (fo=1, routed)           0.010     2.462    u_ARCTAN/u_fixed_add2_n_8
    SLICE_X66Y301        CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[2])
                                                      0.026     2.488 r  u_ARCTAN/r_theta_final_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.010     2.498    u_ARCTAN/r_theta_final_reg[8]_i_1_n_13
    SLICE_X66Y301        FDCE                                         r  u_ARCTAN/r_theta_final_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      1.062     1.062 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.062    i_clk_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     1.062 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.204     1.266    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.028     1.294 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=483, routed)         1.740     3.034    u_ARCTAN/i_clk_IBUF_BUFG
    SLICE_X66Y301        FDCE                                         r  u_ARCTAN/r_theta_final_reg[3]/C
                         clock pessimism             -0.625     2.409    
    SLICE_X66Y301        FDCE (Hold_CFF_SLICEL_C_D)
                                                      0.060     2.469    u_ARCTAN/r_theta_final_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.469    
                         arrival time                           2.498    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 u_CSYNC_CTRL/r_sampleCounter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Destination:            u_CSYNC_CTRL/o_regBankAddr_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@260.000ns period=520.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.083ns  (logic 0.039ns (46.988%)  route 0.044ns (53.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.880ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.435ns
  Clock Net Delay (Source):      0.935ns (routing 0.477ns, distribution 0.458ns)
  Clock Net Delay (Destination): 1.064ns (routing 0.536ns, distribution 0.528ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    C3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.396     0.396 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.396    i_clk_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.396 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.091     0.487    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.017     0.504 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=483, routed)         0.935     1.439    u_CSYNC_CTRL/i_clk_IBUF_BUFG
    SLICE_X72Y286        FDCE                                         r  u_CSYNC_CTRL/r_sampleCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y286        FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.478 r  u_CSYNC_CTRL/r_sampleCounter_reg[4]/Q
                         net (fo=5, routed)           0.044     1.522    u_CSYNC_CTRL/r_sampleCounter[4]
    SLICE_X72Y286        FDCE                                         r  u_CSYNC_CTRL/o_regBankAddr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    C3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk_IBUF_inst/I
    C3                   INBUF (Prop_INBUF_HDIOB_M_PAD_O)
                                                      0.684     0.684 r  i_clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.684    i_clk_IBUF_inst/OUT
    C3                   IBUFCTRL (Prop_IBUFCTRL_HDIOB_M_I_O)
                                                      0.000     0.684 r  i_clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.113     0.797    i_clk_IBUF
    BUFGCE_HDIO_X2Y2     BUFGCE (Prop_BUFCE_BUFGCE_HDIO_I_O)
                                                      0.019     0.816 r  i_clk_IBUF_BUFG_inst/O
    X2Y4 (CLOCK_ROOT)    net (fo=483, routed)         1.064     1.880    u_CSYNC_CTRL/i_clk_IBUF_BUFG
    SLICE_X72Y286        FDCE                                         r  u_CSYNC_CTRL/o_regBankAddr_reg[4]/C
                         clock pessimism             -0.435     1.445    
    SLICE_X72Y286        FDCE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.492    u_CSYNC_CTRL/o_regBankAddr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.492    
                         arrival time                           1.522    
  -------------------------------------------------------------------
                         slack                                  0.030    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 260.000 }
Period(ns):         520.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location          Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         520.000     518.431    RAMB36_X2Y59      u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         520.000     518.431    RAMB36_X2Y59      u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         520.000     518.431    RAMB36_X2Y57      u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         520.000     518.431    RAMB36_X2Y57      u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.569         520.000     518.431    RAMB36_X2Y58      u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKBWRCLK  n/a            1.569         520.000     518.431    RAMB36_X2Y58      u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFGCE/I            n/a            1.290         520.000     518.710    BUFGCE_HDIO_X2Y2  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     RAMS64E/CLK         n/a            1.064         520.000     518.936    SLICE_X71Y283     u_REG_FILE/r_registerBank_Q_reg_0_127_0_0__2/HIGH/CLK
Min Period        n/a     RAMS64E/CLK         n/a            1.064         520.000     518.936    SLICE_X71Y283     u_REG_FILE/r_registerBank_Q_reg_0_127_0_0__2/LOW/CLK
Min Period        n/a     RAMS64E/CLK         n/a            1.064         520.000     518.936    SLICE_X71Y283     u_REG_FILE/r_registerBank_Q_reg_0_127_0_0__3/HIGH/CLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         260.000     259.458    RAMB36_X2Y59      u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         260.000     259.458    RAMB36_X2Y59      u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         260.000     259.458    RAMB36_X2Y57      u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         260.000     259.458    RAMB36_X2Y57      u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         260.000     259.458    RAMB36_X2Y57      u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         260.000     259.458    RAMB36_X2Y58      u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         260.000     259.458    RAMB36_X2Y58      u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         260.000     259.458    RAMB36_X2Y59      u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         260.000     259.458    RAMB36_X2Y57      u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         260.000     259.458    RAMB36_X2Y58      u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         260.000     259.458    RAMB36_X2Y59      u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         260.000     259.458    RAMB36_X2Y59      u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         260.000     259.458    RAMB36_X2Y59      u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         260.000     259.458    RAMB36_X2Y57      u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         260.000     259.458    RAMB36_X2Y57      u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         260.000     259.458    RAMB36_X2Y58      u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         260.000     259.458    RAMB36_X2Y58      u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.542         260.000     259.458    RAMB36_X2Y58      u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.542         260.000     259.458    RAMB36_X2Y59      u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         260.000     259.458    RAMB36_X2Y57      u_DUAL_PORT_RAM/dual_port_ram_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK



