<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="pll2" module="pll2" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2025 10 30 15:36:04.112" version="5.8" type="Module" synthesis="synplify" source_format="Verilog HDL">
  <Package>
		<File name="pll2.lpc" type="lpc" modified="2025 10 30 15:36:02.901"/>
		<File name="pll2.v" type="top_level_verilog" modified="2025 10 30 15:36:03.001"/>
		<File name="pll2_tmpl.v" type="template_verilog" modified="2025 10 30 15:36:03.001"/>
  </Package>
</DiamondModule>
