 Timing Path to Res_reg[30]/D 
  
 Path Start Point : multiplier/Res_reg[47] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[30] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    multiplier/Res_reg[47]/D DLH_X1   Fall  1.8870 0.0000 0.0070          0.869621                                    F             | 
|    multiplier/Res_reg[47]/Q DLH_X1   Fall  1.9770 0.0900 0.0280 6.02602  12.9711  18.9972           5       100      F             | 
|    multiplier/Res[47]                Fall  1.9770 0.0000                                                                           | 
|    i_0_1_13/B               XNOR2_X1 Fall  1.9780 0.0010 0.0280          2.36817                                                   | 
|    i_0_1_13/ZN              XNOR2_X1 Fall  2.0310 0.0530 0.0200 0.389956 3.44779  3.83775           1       100                    | 
|    i_0_1_6/B                HA_X1    Fall  2.0310 0.0000 0.0200          3.34175                                                   | 
|    i_0_1_6/CO               HA_X1    Fall  2.0700 0.0390 0.0070 0.252287 2.76208  3.01436           1       100                    | 
|    i_0_1_7/CI               FA_X1    Fall  2.0700 0.0000 0.0070          2.66475                                                   | 
|    i_0_1_7/CO               FA_X1    Fall  2.1390 0.0690 0.0150 0.22151  2.76208  2.98359           1       100                    | 
|    i_0_1_8/CI               FA_X1    Fall  2.1390 0.0000 0.0150          2.66475                                                   | 
|    i_0_1_8/CO               FA_X1    Fall  2.2120 0.0730 0.0160 0.589893 2.76208  3.35197           1       100                    | 
|    i_0_1_9/CI               FA_X1    Fall  2.2120 0.0000 0.0160          2.66475                                                   | 
|    i_0_1_9/CO               FA_X1    Fall  2.2850 0.0730 0.0150 0.380281 2.76208  3.14236           1       100                    | 
|    i_0_1_10/CI              FA_X1    Fall  2.2850 0.0000 0.0150          2.66475                                                   | 
|    i_0_1_10/CO              FA_X1    Fall  2.3580 0.0730 0.0150 0.425617 2.76208  3.1877            1       100                    | 
|    i_0_1_11/CI              FA_X1    Fall  2.3580 0.0000 0.0150          2.66475                                                   | 
|    i_0_1_11/CO              FA_X1    Fall  2.4300 0.0720 0.0150 0.265944 2.76208  3.02802           1       100                    | 
|    i_0_1_12/CI              FA_X1    Fall  2.4300 0.0000 0.0150          2.66475                                                   | 
|    i_0_1_12/CO              FA_X1    Fall  2.5010 0.0710 0.0140 0.118402 2.57361  2.69201           1       100                    | 
|    i_0_1_75/B               XNOR2_X1 Fall  2.5010 0.0000 0.0140          2.36817                                                   | 
|    i_0_1_75/ZN              XNOR2_X1 Fall  2.5440 0.0430 0.0120 0.171731 2.57361  2.74534           1       100                    | 
|    i_0_1_74/B               XNOR2_X1 Fall  2.5440 0.0000 0.0120          2.36817                                                   | 
|    i_0_1_74/ZN              XNOR2_X1 Fall  2.5850 0.0410 0.0120 0.471972 1.57189  2.04386           1       100                    | 
|    i_0_1_73/B2              OAI21_X1 Fall  2.5850 0.0000 0.0120          1.55833                                                   | 
|    i_0_1_73/ZN              OAI21_X1 Rise  2.6150 0.0300 0.0260 0.223667 0.914139 1.13781           1       100                    | 
|    Res_reg[30]/D            DLH_X1   Rise  2.6150 0.0000 0.0260          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[30]/G 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000             0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000  0.0000                                                                                       | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000  0.0000 0.1000                      0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0790  0.0790 0.0320             4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Rise  0.0790  0.0000 0.0320                      1.42116                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Rise  0.1260  0.0470 0.0150             7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_4               Rise  0.1260  0.0000                                                                                       | 
|    i_0_1_189/A1                  OR2_X2    Rise  0.1260  0.0000 0.0150                      1.74594                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Rise  0.2050  0.0790 0.0590             20.0803  28.6118  48.6922           32      100      F    K        | 
|    Res_reg[30]/G                 DLH_X1    Rise  0.2030 -0.0020 0.0590    -0.0030           0.985498                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2030 2.2030 | 
| time borrowed from endpoint              |  0.4120 2.6150 | 
| data required time                       |  2.6150        | 
|                                          |                | 
| data required time                       |  2.6150        | 
| data arrival time                        | -2.6150        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference          0.0160 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0010 | 
| library setup time               -0.0060 | 
| computed max time borrow          1.0110 | 
| user max time borrow              1.0170 | 
| allowed time borrow               1.0110 | 
| actual time borrow                0.4120 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.4120 | 
--------------------------------------------


 Timing Path to Res_reg[29]/D 
  
 Path Start Point : multiplier/Res_reg[47] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[29] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    multiplier/Res_reg[47]/D DLH_X1   Fall  1.8870 0.0000 0.0070          0.869621                                    F             | 
|    multiplier/Res_reg[47]/Q DLH_X1   Fall  1.9770 0.0900 0.0280 6.02602  12.9711  18.9972           5       100      F             | 
|    multiplier/Res[47]                Fall  1.9770 0.0000                                                                           | 
|    i_0_1_13/B               XNOR2_X1 Fall  1.9780 0.0010 0.0280          2.36817                                                   | 
|    i_0_1_13/ZN              XNOR2_X1 Fall  2.0310 0.0530 0.0200 0.389956 3.44779  3.83775           1       100                    | 
|    i_0_1_6/B                HA_X1    Fall  2.0310 0.0000 0.0200          3.34175                                                   | 
|    i_0_1_6/CO               HA_X1    Fall  2.0700 0.0390 0.0070 0.252287 2.76208  3.01436           1       100                    | 
|    i_0_1_7/CI               FA_X1    Fall  2.0700 0.0000 0.0070          2.66475                                                   | 
|    i_0_1_7/CO               FA_X1    Fall  2.1390 0.0690 0.0150 0.22151  2.76208  2.98359           1       100                    | 
|    i_0_1_8/CI               FA_X1    Fall  2.1390 0.0000 0.0150          2.66475                                                   | 
|    i_0_1_8/CO               FA_X1    Fall  2.2120 0.0730 0.0160 0.589893 2.76208  3.35197           1       100                    | 
|    i_0_1_9/CI               FA_X1    Fall  2.2120 0.0000 0.0160          2.66475                                                   | 
|    i_0_1_9/CO               FA_X1    Fall  2.2850 0.0730 0.0150 0.380281 2.76208  3.14236           1       100                    | 
|    i_0_1_10/CI              FA_X1    Fall  2.2850 0.0000 0.0150          2.66475                                                   | 
|    i_0_1_10/CO              FA_X1    Fall  2.3580 0.0730 0.0150 0.425617 2.76208  3.1877            1       100                    | 
|    i_0_1_11/CI              FA_X1    Fall  2.3580 0.0000 0.0150          2.66475                                                   | 
|    i_0_1_11/CO              FA_X1    Fall  2.4300 0.0720 0.0150 0.265944 2.76208  3.02802           1       100                    | 
|    i_0_1_12/CI              FA_X1    Fall  2.4300 0.0000 0.0150          2.66475                                                   | 
|    i_0_1_12/S               FA_X1    Rise  2.5430 0.1130 0.0120 0.525283 1.70023  2.22551           1       100                    | 
|    i_0_1_190/A              INV_X1   Rise  2.5430 0.0000 0.0120          1.70023                                                   | 
|    i_0_1_190/ZN             INV_X1   Fall  2.5510 0.0080 0.0050 0.30284  1.57189  1.87473           1       100                    | 
|    i_0_1_72/B2              OAI21_X1 Fall  2.5510 0.0000 0.0050          1.55833                                                   | 
|    i_0_1_72/ZN              OAI21_X1 Rise  2.5790 0.0280 0.0260 0.358681 0.914139 1.27282           1       100                    | 
|    Res_reg[29]/D            DLH_X1   Rise  2.5790 0.0000 0.0260          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[29]/G 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000             0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000  0.0000                                                                                       | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000  0.0000 0.1000                      0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0790  0.0790 0.0320             4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Rise  0.0790  0.0000 0.0320                      1.42116                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Rise  0.1260  0.0470 0.0150             7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_4               Rise  0.1260  0.0000                                                                                       | 
|    i_0_1_189/A1                  OR2_X2    Rise  0.1260  0.0000 0.0150                      1.74594                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Rise  0.2050  0.0790 0.0590             20.0803  28.6118  48.6922           32      100      F    K        | 
|    Res_reg[29]/G                 DLH_X1    Rise  0.2030 -0.0020 0.0590    -0.0030           0.985498                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2030 2.2030 | 
| time borrowed from endpoint              |  0.3760 2.5790 | 
| data required time                       |  2.5790        | 
|                                          |                | 
| data required time                       |  2.5790        | 
| data arrival time                        | -2.5790        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference          0.0160 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0010 | 
| library setup time               -0.0060 | 
| computed max time borrow          1.0110 | 
| user max time borrow              1.0170 | 
| allowed time borrow               1.0110 | 
| actual time borrow                0.3760 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.3760 | 
--------------------------------------------


 Timing Path to Res_reg[22]/D 
  
 Path Start Point : multiplier/Res_reg[24] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[22] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    multiplier/Res_reg[24]/D    DLH_X1   Rise  1.5460 0.0000 0.0110          0.914139                                    F             | 
|    multiplier/Res_reg[24]/Q    DLH_X1   Rise  1.5980 0.0520 0.0200 1.9962   5.07082  7.06703           2       100      F             | 
|    multiplier/Res[24]                   Rise  1.5980 0.0000                                                                           | 
|    i_0_0/p_0[0]                         Rise  1.5980 0.0000                                                                           | 
|    i_0_0/i_0/B                 HA_X1    Rise  1.5980 0.0000 0.0200          3.44779                                                   | 
|    i_0_0/i_0/CO                HA_X1    Rise  1.6380 0.0400 0.0130 0.290021 3.44779  3.73781           1       100                    | 
|    i_0_0/i_1/B                 HA_X1    Rise  1.6380 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_1/CO                HA_X1    Rise  1.6760 0.0380 0.0130 0.460405 3.44779  3.9082            1       100                    | 
|    i_0_0/i_2/B                 HA_X1    Rise  1.6760 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_2/CO                HA_X1    Rise  1.7140 0.0380 0.0120 0.184317 3.44779  3.63211           1       100                    | 
|    i_0_0/i_3/B                 HA_X1    Rise  1.7140 0.0000 0.0120          3.44779                                                   | 
|    i_0_0/i_3/CO                HA_X1    Rise  1.7510 0.0370 0.0130 0.264207 3.44779  3.712             1       100                    | 
|    i_0_0/i_4/B                 HA_X1    Rise  1.7510 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_4/CO                HA_X1    Rise  1.7890 0.0380 0.0130 0.29465  3.44779  3.74244           1       100                    | 
|    i_0_0/i_5/B                 HA_X1    Rise  1.7890 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_5/CO                HA_X1    Rise  1.8270 0.0380 0.0130 0.276256 3.44779  3.72405           1       100                    | 
|    i_0_0/i_6/B                 HA_X1    Rise  1.8270 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_6/CO                HA_X1    Rise  1.8650 0.0380 0.0130 0.389893 3.44779  3.83769           1       100                    | 
|    i_0_0/i_7/B                 HA_X1    Rise  1.8650 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_7/CO                HA_X1    Rise  1.9030 0.0380 0.0130 0.310343 3.44779  3.75814           1       100                    | 
|    i_0_0/i_8/B                 HA_X1    Rise  1.9030 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_8/CO                HA_X1    Rise  1.9410 0.0380 0.0130 0.246572 3.44779  3.69436           1       100                    | 
|    i_0_0/i_9/B                 HA_X1    Rise  1.9410 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_9/CO                HA_X1    Rise  1.9800 0.0390 0.0130 0.645052 3.44779  4.09285           1       100                    | 
|    i_0_0/i_10/B                HA_X1    Rise  1.9800 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_10/CO               HA_X1    Rise  2.0180 0.0380 0.0120 0.177933 3.44779  3.62573           1       100                    | 
|    i_0_0/i_11/B                HA_X1    Rise  2.0180 0.0000 0.0120          3.44779                                                   | 
|    i_0_0/i_11/CO               HA_X1    Rise  2.0560 0.0380 0.0130 0.358484 3.44779  3.80628           1       100                    | 
|    i_0_0/i_12/B                HA_X1    Rise  2.0560 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_12/CO               HA_X1    Rise  2.0940 0.0380 0.0130 0.348698 3.44779  3.79649           1       100                    | 
|    i_0_0/i_13/B                HA_X1    Rise  2.0940 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_13/CO               HA_X1    Rise  2.1320 0.0380 0.0130 0.227107 3.44779  3.6749            1       100                    | 
|    i_0_0/i_14/B                HA_X1    Rise  2.1320 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_14/CO               HA_X1    Rise  2.1700 0.0380 0.0130 0.252024 3.44779  3.69982           1       100                    | 
|    i_0_0/i_15/B                HA_X1    Rise  2.1700 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_15/CO               HA_X1    Rise  2.2080 0.0380 0.0130 0.435255 3.44779  3.88305           1       100                    | 
|    i_0_0/i_16/B                HA_X1    Rise  2.2080 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_16/CO               HA_X1    Rise  2.2460 0.0380 0.0130 0.27277  3.44779  3.72056           1       100                    | 
|    i_0_0/i_17/B                HA_X1    Rise  2.2460 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_17/CO               HA_X1    Rise  2.2850 0.0390 0.0130 0.595749 3.44779  4.04354           1       100                    | 
|    i_0_0/i_18/B                HA_X1    Rise  2.2850 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_18/CO               HA_X1    Rise  2.3230 0.0380 0.0130 0.230927 3.44779  3.67872           1       100                    | 
|    i_0_0/i_19/B                HA_X1    Rise  2.3230 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_19/CO               HA_X1    Rise  2.3610 0.0380 0.0130 0.343807 3.44779  3.7916            1       100                    | 
|    i_0_0/i_20/B                HA_X1    Rise  2.3610 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_20/CO               HA_X1    Rise  2.3990 0.0380 0.0130 0.308856 3.44779  3.75665           1       100                    | 
|    i_0_0/i_21/B                HA_X1    Rise  2.3990 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_21/CO               HA_X1    Rise  2.4340 0.0350 0.0100 0.148735 2.41145  2.56019           1       100                    | 
|    i_0_0/i_22/B                XOR2_X1  Rise  2.4340 0.0000 0.0100          2.36355                                                   | 
|    i_0_0/i_22/Z                XOR2_X1  Rise  2.4800 0.0460 0.0230 0.279887 1.68751  1.9674            1       100                    | 
|    i_0_0/M_resultTruncated[22]          Rise  2.4800 0.0000                                                                           | 
|    i_0_1_63/A1                 AOI22_X1 Rise  2.4800 0.0000 0.0230          1.68751                                                   | 
|    i_0_1_63/ZN                 AOI22_X1 Fall  2.4980 0.0180 0.0300 0.276561 1.70023  1.97679           1       100                    | 
|    i_0_1_62/A                  INV_X1   Fall  2.4980 0.0000 0.0300          1.54936                                                   | 
|    i_0_1_62/ZN                 INV_X1   Rise  2.5160 0.0180 0.0100 0.181854 0.914139 1.09599           1       100                    | 
|    Res_reg[22]/D               DLH_X1   Rise  2.5160 0.0000 0.0100          0.914139                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[22]/G 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000             0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000  0.0000                                                                                       | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000  0.0000 0.1000                      0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0790  0.0790 0.0320             4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Rise  0.0790  0.0000 0.0320                      1.42116                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Rise  0.1260  0.0470 0.0150             7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_4               Rise  0.1260  0.0000                                                                                       | 
|    i_0_1_189/A1                  OR2_X2    Rise  0.1260  0.0000 0.0150                      1.74594                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Rise  0.2050  0.0790 0.0590             20.0803  28.6118  48.6922           32      100      F    K        | 
|    Res_reg[22]/G                 DLH_X1    Rise  0.2030 -0.0020 0.0590    -0.0030           0.985498                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2030 2.2030 | 
| time borrowed from endpoint              |  0.3130 2.5160 | 
| data required time                       |  2.5160        | 
|                                          |                | 
| data required time                       |  2.5160        | 
| data arrival time                        | -2.5160        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference          0.0160 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0010 | 
| library setup time               -0.0020 | 
| computed max time borrow          1.0150 | 
| user max time borrow              1.0170 | 
| allowed time borrow               1.0150 | 
| actual time borrow                0.3130 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.3130 | 
--------------------------------------------


 Timing Path to Res_reg[28]/D 
  
 Path Start Point : multiplier/Res_reg[47] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[28] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    multiplier/Res_reg[47]/D DLH_X1   Fall  1.8870 0.0000 0.0070          0.869621                                    F             | 
|    multiplier/Res_reg[47]/Q DLH_X1   Fall  1.9770 0.0900 0.0280 6.02602  12.9711  18.9972           5       100      F             | 
|    multiplier/Res[47]                Fall  1.9770 0.0000                                                                           | 
|    i_0_1_13/B               XNOR2_X1 Fall  1.9780 0.0010 0.0280          2.36817                                                   | 
|    i_0_1_13/ZN              XNOR2_X1 Fall  2.0310 0.0530 0.0200 0.389956 3.44779  3.83775           1       100                    | 
|    i_0_1_6/B                HA_X1    Fall  2.0310 0.0000 0.0200          3.34175                                                   | 
|    i_0_1_6/CO               HA_X1    Fall  2.0700 0.0390 0.0070 0.252287 2.76208  3.01436           1       100                    | 
|    i_0_1_7/CI               FA_X1    Fall  2.0700 0.0000 0.0070          2.66475                                                   | 
|    i_0_1_7/CO               FA_X1    Fall  2.1390 0.0690 0.0150 0.22151  2.76208  2.98359           1       100                    | 
|    i_0_1_8/CI               FA_X1    Fall  2.1390 0.0000 0.0150          2.66475                                                   | 
|    i_0_1_8/CO               FA_X1    Fall  2.2120 0.0730 0.0160 0.589893 2.76208  3.35197           1       100                    | 
|    i_0_1_9/CI               FA_X1    Fall  2.2120 0.0000 0.0160          2.66475                                                   | 
|    i_0_1_9/CO               FA_X1    Fall  2.2850 0.0730 0.0150 0.380281 2.76208  3.14236           1       100                    | 
|    i_0_1_10/CI              FA_X1    Fall  2.2850 0.0000 0.0150          2.66475                                                   | 
|    i_0_1_10/CO              FA_X1    Fall  2.3580 0.0730 0.0150 0.425617 2.76208  3.1877            1       100                    | 
|    i_0_1_11/CI              FA_X1    Fall  2.3580 0.0000 0.0150          2.66475                                                   | 
|    i_0_1_11/S               FA_X1    Rise  2.4710 0.1130 0.0120 0.562292 1.70023  2.26252           1       100                    | 
|    i_0_1_191/A              INV_X1   Rise  2.4710 0.0000 0.0120          1.70023                                                   | 
|    i_0_1_191/ZN             INV_X1   Fall  2.4790 0.0080 0.0050 0.16479  1.57189  1.73668           1       100                    | 
|    i_0_1_71/B2              OAI21_X1 Fall  2.4790 0.0000 0.0050          1.55833                                                   | 
|    i_0_1_71/ZN              OAI21_X1 Rise  2.5060 0.0270 0.0260 0.224816 0.914139 1.13895           1       100                    | 
|    Res_reg[28]/D            DLH_X1   Rise  2.5060 0.0000 0.0260          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[28]/G 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000             0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000  0.0000                                                                                       | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000  0.0000 0.1000                      0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0790  0.0790 0.0320             4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Rise  0.0790  0.0000 0.0320                      1.42116                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Rise  0.1260  0.0470 0.0150             7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_4               Rise  0.1260  0.0000                                                                                       | 
|    i_0_1_189/A1                  OR2_X2    Rise  0.1260  0.0000 0.0150                      1.74594                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Rise  0.2050  0.0790 0.0590             20.0803  28.6118  48.6922           32      100      F    K        | 
|    Res_reg[28]/G                 DLH_X1    Rise  0.2030 -0.0020 0.0590    -0.0030           0.985498                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2030 2.2030 | 
| time borrowed from endpoint              |  0.3030 2.5060 | 
| data required time                       |  2.5060        | 
|                                          |                | 
| data required time                       |  2.5060        | 
| data arrival time                        | -2.5060        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference          0.0160 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0010 | 
| library setup time               -0.0060 | 
| computed max time borrow          1.0110 | 
| user max time borrow              1.0170 | 
| allowed time borrow               1.0110 | 
| actual time borrow                0.3030 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.3030 | 
--------------------------------------------


 Timing Path to Res_reg[21]/D 
  
 Path Start Point : multiplier/Res_reg[24] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[21] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    multiplier/Res_reg[24]/D    DLH_X1   Rise  1.5460 0.0000 0.0110          0.914139                                    F             | 
|    multiplier/Res_reg[24]/Q    DLH_X1   Rise  1.5980 0.0520 0.0200 1.9962   5.07082  7.06703           2       100      F             | 
|    multiplier/Res[24]                   Rise  1.5980 0.0000                                                                           | 
|    i_0_0/p_0[0]                         Rise  1.5980 0.0000                                                                           | 
|    i_0_0/i_0/B                 HA_X1    Rise  1.5980 0.0000 0.0200          3.44779                                                   | 
|    i_0_0/i_0/CO                HA_X1    Rise  1.6380 0.0400 0.0130 0.290021 3.44779  3.73781           1       100                    | 
|    i_0_0/i_1/B                 HA_X1    Rise  1.6380 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_1/CO                HA_X1    Rise  1.6760 0.0380 0.0130 0.460405 3.44779  3.9082            1       100                    | 
|    i_0_0/i_2/B                 HA_X1    Rise  1.6760 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_2/CO                HA_X1    Rise  1.7140 0.0380 0.0120 0.184317 3.44779  3.63211           1       100                    | 
|    i_0_0/i_3/B                 HA_X1    Rise  1.7140 0.0000 0.0120          3.44779                                                   | 
|    i_0_0/i_3/CO                HA_X1    Rise  1.7510 0.0370 0.0130 0.264207 3.44779  3.712             1       100                    | 
|    i_0_0/i_4/B                 HA_X1    Rise  1.7510 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_4/CO                HA_X1    Rise  1.7890 0.0380 0.0130 0.29465  3.44779  3.74244           1       100                    | 
|    i_0_0/i_5/B                 HA_X1    Rise  1.7890 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_5/CO                HA_X1    Rise  1.8270 0.0380 0.0130 0.276256 3.44779  3.72405           1       100                    | 
|    i_0_0/i_6/B                 HA_X1    Rise  1.8270 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_6/CO                HA_X1    Rise  1.8650 0.0380 0.0130 0.389893 3.44779  3.83769           1       100                    | 
|    i_0_0/i_7/B                 HA_X1    Rise  1.8650 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_7/CO                HA_X1    Rise  1.9030 0.0380 0.0130 0.310343 3.44779  3.75814           1       100                    | 
|    i_0_0/i_8/B                 HA_X1    Rise  1.9030 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_8/CO                HA_X1    Rise  1.9410 0.0380 0.0130 0.246572 3.44779  3.69436           1       100                    | 
|    i_0_0/i_9/B                 HA_X1    Rise  1.9410 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_9/CO                HA_X1    Rise  1.9800 0.0390 0.0130 0.645052 3.44779  4.09285           1       100                    | 
|    i_0_0/i_10/B                HA_X1    Rise  1.9800 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_10/CO               HA_X1    Rise  2.0180 0.0380 0.0120 0.177933 3.44779  3.62573           1       100                    | 
|    i_0_0/i_11/B                HA_X1    Rise  2.0180 0.0000 0.0120          3.44779                                                   | 
|    i_0_0/i_11/CO               HA_X1    Rise  2.0560 0.0380 0.0130 0.358484 3.44779  3.80628           1       100                    | 
|    i_0_0/i_12/B                HA_X1    Rise  2.0560 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_12/CO               HA_X1    Rise  2.0940 0.0380 0.0130 0.348698 3.44779  3.79649           1       100                    | 
|    i_0_0/i_13/B                HA_X1    Rise  2.0940 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_13/CO               HA_X1    Rise  2.1320 0.0380 0.0130 0.227107 3.44779  3.6749            1       100                    | 
|    i_0_0/i_14/B                HA_X1    Rise  2.1320 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_14/CO               HA_X1    Rise  2.1700 0.0380 0.0130 0.252024 3.44779  3.69982           1       100                    | 
|    i_0_0/i_15/B                HA_X1    Rise  2.1700 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_15/CO               HA_X1    Rise  2.2080 0.0380 0.0130 0.435255 3.44779  3.88305           1       100                    | 
|    i_0_0/i_16/B                HA_X1    Rise  2.2080 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_16/CO               HA_X1    Rise  2.2460 0.0380 0.0130 0.27277  3.44779  3.72056           1       100                    | 
|    i_0_0/i_17/B                HA_X1    Rise  2.2460 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_17/CO               HA_X1    Rise  2.2850 0.0390 0.0130 0.595749 3.44779  4.04354           1       100                    | 
|    i_0_0/i_18/B                HA_X1    Rise  2.2850 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_18/CO               HA_X1    Rise  2.3230 0.0380 0.0130 0.230927 3.44779  3.67872           1       100                    | 
|    i_0_0/i_19/B                HA_X1    Rise  2.3230 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_19/CO               HA_X1    Rise  2.3610 0.0380 0.0130 0.343807 3.44779  3.7916            1       100                    | 
|    i_0_0/i_20/B                HA_X1    Rise  2.3610 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_20/CO               HA_X1    Rise  2.3990 0.0380 0.0130 0.308856 3.44779  3.75665           1       100                    | 
|    i_0_0/i_21/B                HA_X1    Rise  2.3990 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_21/S                HA_X1    Rise  2.4460 0.0470 0.0230 0.251317 1.68751  1.93883           1       100                    | 
|    i_0_0/M_resultTruncated[21]          Rise  2.4460 0.0000                                                                           | 
|    i_0_1_61/A1                 AOI22_X1 Rise  2.4460 0.0000 0.0230          1.68751                                                   | 
|    i_0_1_61/ZN                 AOI22_X1 Fall  2.4640 0.0180 0.0300 0.26216  1.70023  1.96239           1       100                    | 
|    i_0_1_60/A                  INV_X1   Fall  2.4640 0.0000 0.0300          1.54936                                                   | 
|    i_0_1_60/ZN                 INV_X1   Rise  2.4820 0.0180 0.0100 0.194868 0.914139 1.10901           1       100                    | 
|    Res_reg[21]/D               DLH_X1   Rise  2.4820 0.0000 0.0100          0.914139                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[21]/G 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000             0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000  0.0000                                                                                       | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000  0.0000 0.1000                      0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0790  0.0790 0.0320             4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Rise  0.0790  0.0000 0.0320                      1.42116                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Rise  0.1260  0.0470 0.0150             7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_4               Rise  0.1260  0.0000                                                                                       | 
|    i_0_1_189/A1                  OR2_X2    Rise  0.1260  0.0000 0.0150                      1.74594                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Rise  0.2050  0.0790 0.0590             20.0803  28.6118  48.6922           32      100      F    K        | 
|    Res_reg[21]/G                 DLH_X1    Rise  0.2030 -0.0020 0.0590    -0.0030           0.985498                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2030 2.2030 | 
| time borrowed from endpoint              |  0.2790 2.4820 | 
| data required time                       |  2.4820        | 
|                                          |                | 
| data required time                       |  2.4820        | 
| data arrival time                        | -2.4820        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference          0.0160 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0010 | 
| library setup time               -0.0020 | 
| computed max time borrow          1.0150 | 
| user max time borrow              1.0170 | 
| allowed time borrow               1.0150 | 
| actual time borrow                0.2790 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.2790 | 
--------------------------------------------


 Timing Path to Res_reg[20]/D 
  
 Path Start Point : multiplier/Res_reg[24] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[20] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    multiplier/Res_reg[24]/D    DLH_X1   Rise  1.5460 0.0000 0.0110          0.914139                                    F             | 
|    multiplier/Res_reg[24]/Q    DLH_X1   Rise  1.5980 0.0520 0.0200 1.9962   5.07082  7.06703           2       100      F             | 
|    multiplier/Res[24]                   Rise  1.5980 0.0000                                                                           | 
|    i_0_0/p_0[0]                         Rise  1.5980 0.0000                                                                           | 
|    i_0_0/i_0/B                 HA_X1    Rise  1.5980 0.0000 0.0200          3.44779                                                   | 
|    i_0_0/i_0/CO                HA_X1    Rise  1.6380 0.0400 0.0130 0.290021 3.44779  3.73781           1       100                    | 
|    i_0_0/i_1/B                 HA_X1    Rise  1.6380 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_1/CO                HA_X1    Rise  1.6760 0.0380 0.0130 0.460405 3.44779  3.9082            1       100                    | 
|    i_0_0/i_2/B                 HA_X1    Rise  1.6760 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_2/CO                HA_X1    Rise  1.7140 0.0380 0.0120 0.184317 3.44779  3.63211           1       100                    | 
|    i_0_0/i_3/B                 HA_X1    Rise  1.7140 0.0000 0.0120          3.44779                                                   | 
|    i_0_0/i_3/CO                HA_X1    Rise  1.7510 0.0370 0.0130 0.264207 3.44779  3.712             1       100                    | 
|    i_0_0/i_4/B                 HA_X1    Rise  1.7510 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_4/CO                HA_X1    Rise  1.7890 0.0380 0.0130 0.29465  3.44779  3.74244           1       100                    | 
|    i_0_0/i_5/B                 HA_X1    Rise  1.7890 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_5/CO                HA_X1    Rise  1.8270 0.0380 0.0130 0.276256 3.44779  3.72405           1       100                    | 
|    i_0_0/i_6/B                 HA_X1    Rise  1.8270 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_6/CO                HA_X1    Rise  1.8650 0.0380 0.0130 0.389893 3.44779  3.83769           1       100                    | 
|    i_0_0/i_7/B                 HA_X1    Rise  1.8650 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_7/CO                HA_X1    Rise  1.9030 0.0380 0.0130 0.310343 3.44779  3.75814           1       100                    | 
|    i_0_0/i_8/B                 HA_X1    Rise  1.9030 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_8/CO                HA_X1    Rise  1.9410 0.0380 0.0130 0.246572 3.44779  3.69436           1       100                    | 
|    i_0_0/i_9/B                 HA_X1    Rise  1.9410 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_9/CO                HA_X1    Rise  1.9800 0.0390 0.0130 0.645052 3.44779  4.09285           1       100                    | 
|    i_0_0/i_10/B                HA_X1    Rise  1.9800 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_10/CO               HA_X1    Rise  2.0180 0.0380 0.0120 0.177933 3.44779  3.62573           1       100                    | 
|    i_0_0/i_11/B                HA_X1    Rise  2.0180 0.0000 0.0120          3.44779                                                   | 
|    i_0_0/i_11/CO               HA_X1    Rise  2.0560 0.0380 0.0130 0.358484 3.44779  3.80628           1       100                    | 
|    i_0_0/i_12/B                HA_X1    Rise  2.0560 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_12/CO               HA_X1    Rise  2.0940 0.0380 0.0130 0.348698 3.44779  3.79649           1       100                    | 
|    i_0_0/i_13/B                HA_X1    Rise  2.0940 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_13/CO               HA_X1    Rise  2.1320 0.0380 0.0130 0.227107 3.44779  3.6749            1       100                    | 
|    i_0_0/i_14/B                HA_X1    Rise  2.1320 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_14/CO               HA_X1    Rise  2.1700 0.0380 0.0130 0.252024 3.44779  3.69982           1       100                    | 
|    i_0_0/i_15/B                HA_X1    Rise  2.1700 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_15/CO               HA_X1    Rise  2.2080 0.0380 0.0130 0.435255 3.44779  3.88305           1       100                    | 
|    i_0_0/i_16/B                HA_X1    Rise  2.2080 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_16/CO               HA_X1    Rise  2.2460 0.0380 0.0130 0.27277  3.44779  3.72056           1       100                    | 
|    i_0_0/i_17/B                HA_X1    Rise  2.2460 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_17/CO               HA_X1    Rise  2.2850 0.0390 0.0130 0.595749 3.44779  4.04354           1       100                    | 
|    i_0_0/i_18/B                HA_X1    Rise  2.2850 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_18/CO               HA_X1    Rise  2.3230 0.0380 0.0130 0.230927 3.44779  3.67872           1       100                    | 
|    i_0_0/i_19/B                HA_X1    Rise  2.3230 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_19/CO               HA_X1    Rise  2.3610 0.0380 0.0130 0.343807 3.44779  3.7916            1       100                    | 
|    i_0_0/i_20/B                HA_X1    Rise  2.3610 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_20/S                HA_X1    Rise  2.4090 0.0480 0.0240 0.435612 1.68751  2.12312           1       100                    | 
|    i_0_0/M_resultTruncated[20]          Rise  2.4090 0.0000                                                                           | 
|    i_0_1_59/A1                 AOI22_X1 Rise  2.4090 0.0000 0.0240          1.68751                                                   | 
|    i_0_1_59/ZN                 AOI22_X1 Fall  2.4280 0.0190 0.0300 0.27481  1.70023  1.97504           1       100                    | 
|    i_0_1_58/A                  INV_X1   Fall  2.4280 0.0000 0.0300          1.54936                                                   | 
|    i_0_1_58/ZN                 INV_X1   Rise  2.4450 0.0170 0.0100 0.120097 0.914139 1.03424           1       100                    | 
|    Res_reg[20]/D               DLH_X1   Rise  2.4450 0.0000 0.0100          0.914139                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[20]/G 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000             0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000  0.0000                                                                                       | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000  0.0000 0.1000                      0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0790  0.0790 0.0320             4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Rise  0.0790  0.0000 0.0320                      1.42116                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Rise  0.1260  0.0470 0.0150             7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_4               Rise  0.1260  0.0000                                                                                       | 
|    i_0_1_189/A1                  OR2_X2    Rise  0.1260  0.0000 0.0150                      1.74594                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Rise  0.2050  0.0790 0.0590             20.0803  28.6118  48.6922           32      100      F    K        | 
|    Res_reg[20]/G                 DLH_X1    Rise  0.2030 -0.0020 0.0590    -0.0030           0.985498                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2030 2.2030 | 
| time borrowed from endpoint              |  0.2420 2.4450 | 
| data required time                       |  2.4450        | 
|                                          |                | 
| data required time                       |  2.4450        | 
| data arrival time                        | -2.4450        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference          0.0160 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0010 | 
| library setup time               -0.0020 | 
| computed max time borrow          1.0150 | 
| user max time borrow              1.0170 | 
| allowed time borrow               1.0150 | 
| actual time borrow                0.2420 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.2420 | 
--------------------------------------------


 Timing Path to Res_reg[27]/D 
  
 Path Start Point : multiplier/Res_reg[47] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[27] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    multiplier/Res_reg[47]/D DLH_X1   Fall  1.8870 0.0000 0.0070          0.869621                                    F             | 
|    multiplier/Res_reg[47]/Q DLH_X1   Fall  1.9770 0.0900 0.0280 6.02602  12.9711  18.9972           5       100      F             | 
|    multiplier/Res[47]                Fall  1.9770 0.0000                                                                           | 
|    i_0_1_13/B               XNOR2_X1 Fall  1.9780 0.0010 0.0280          2.36817                                                   | 
|    i_0_1_13/ZN              XNOR2_X1 Fall  2.0310 0.0530 0.0200 0.389956 3.44779  3.83775           1       100                    | 
|    i_0_1_6/B                HA_X1    Fall  2.0310 0.0000 0.0200          3.34175                                                   | 
|    i_0_1_6/CO               HA_X1    Fall  2.0700 0.0390 0.0070 0.252287 2.76208  3.01436           1       100                    | 
|    i_0_1_7/CI               FA_X1    Fall  2.0700 0.0000 0.0070          2.66475                                                   | 
|    i_0_1_7/CO               FA_X1    Fall  2.1390 0.0690 0.0150 0.22151  2.76208  2.98359           1       100                    | 
|    i_0_1_8/CI               FA_X1    Fall  2.1390 0.0000 0.0150          2.66475                                                   | 
|    i_0_1_8/CO               FA_X1    Fall  2.2120 0.0730 0.0160 0.589893 2.76208  3.35197           1       100                    | 
|    i_0_1_9/CI               FA_X1    Fall  2.2120 0.0000 0.0160          2.66475                                                   | 
|    i_0_1_9/CO               FA_X1    Fall  2.2850 0.0730 0.0150 0.380281 2.76208  3.14236           1       100                    | 
|    i_0_1_10/CI              FA_X1    Fall  2.2850 0.0000 0.0150          2.66475                                                   | 
|    i_0_1_10/S               FA_X1    Rise  2.3980 0.1130 0.0120 0.458173 1.70023  2.1584            1       100                    | 
|    i_0_1_192/A              INV_X1   Rise  2.3980 0.0000 0.0120          1.70023                                                   | 
|    i_0_1_192/ZN             INV_X1   Fall  2.4070 0.0090 0.0050 0.425683 1.57189  1.99758           1       100                    | 
|    i_0_1_70/B2              OAI21_X1 Fall  2.4070 0.0000 0.0050          1.55833                                                   | 
|    i_0_1_70/ZN              OAI21_X1 Rise  2.4340 0.0270 0.0250 0.190151 0.914139 1.10429           1       100                    | 
|    Res_reg[27]/D            DLH_X1   Rise  2.4340 0.0000 0.0250          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[27]/G 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000             0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000  0.0000                                                                                       | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000  0.0000 0.1000                      0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0790  0.0790 0.0320             4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Rise  0.0790  0.0000 0.0320                      1.42116                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Rise  0.1260  0.0470 0.0150             7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_4               Rise  0.1260  0.0000                                                                                       | 
|    i_0_1_189/A1                  OR2_X2    Rise  0.1260  0.0000 0.0150                      1.74594                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Rise  0.2050  0.0790 0.0590             20.0803  28.6118  48.6922           32      100      F    K        | 
|    Res_reg[27]/G                 DLH_X1    Rise  0.2030 -0.0020 0.0590    -0.0030           0.985498                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2030 2.2030 | 
| time borrowed from endpoint              |  0.2310 2.4340 | 
| data required time                       |  2.4340        | 
|                                          |                | 
| data required time                       |  2.4340        | 
| data arrival time                        | -2.4340        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference          0.0160 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0010 | 
| library setup time               -0.0060 | 
| computed max time borrow          1.0110 | 
| user max time borrow              1.0170 | 
| allowed time borrow               1.0110 | 
| actual time borrow                0.2310 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.2310 | 
--------------------------------------------


 Timing Path to Res_reg[19]/D 
  
 Path Start Point : multiplier/Res_reg[24] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[19] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    multiplier/Res_reg[24]/D    DLH_X1   Rise  1.5460 0.0000 0.0110          0.914139                                    F             | 
|    multiplier/Res_reg[24]/Q    DLH_X1   Rise  1.5980 0.0520 0.0200 1.9962   5.07082  7.06703           2       100      F             | 
|    multiplier/Res[24]                   Rise  1.5980 0.0000                                                                           | 
|    i_0_0/p_0[0]                         Rise  1.5980 0.0000                                                                           | 
|    i_0_0/i_0/B                 HA_X1    Rise  1.5980 0.0000 0.0200          3.44779                                                   | 
|    i_0_0/i_0/CO                HA_X1    Rise  1.6380 0.0400 0.0130 0.290021 3.44779  3.73781           1       100                    | 
|    i_0_0/i_1/B                 HA_X1    Rise  1.6380 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_1/CO                HA_X1    Rise  1.6760 0.0380 0.0130 0.460405 3.44779  3.9082            1       100                    | 
|    i_0_0/i_2/B                 HA_X1    Rise  1.6760 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_2/CO                HA_X1    Rise  1.7140 0.0380 0.0120 0.184317 3.44779  3.63211           1       100                    | 
|    i_0_0/i_3/B                 HA_X1    Rise  1.7140 0.0000 0.0120          3.44779                                                   | 
|    i_0_0/i_3/CO                HA_X1    Rise  1.7510 0.0370 0.0130 0.264207 3.44779  3.712             1       100                    | 
|    i_0_0/i_4/B                 HA_X1    Rise  1.7510 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_4/CO                HA_X1    Rise  1.7890 0.0380 0.0130 0.29465  3.44779  3.74244           1       100                    | 
|    i_0_0/i_5/B                 HA_X1    Rise  1.7890 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_5/CO                HA_X1    Rise  1.8270 0.0380 0.0130 0.276256 3.44779  3.72405           1       100                    | 
|    i_0_0/i_6/B                 HA_X1    Rise  1.8270 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_6/CO                HA_X1    Rise  1.8650 0.0380 0.0130 0.389893 3.44779  3.83769           1       100                    | 
|    i_0_0/i_7/B                 HA_X1    Rise  1.8650 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_7/CO                HA_X1    Rise  1.9030 0.0380 0.0130 0.310343 3.44779  3.75814           1       100                    | 
|    i_0_0/i_8/B                 HA_X1    Rise  1.9030 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_8/CO                HA_X1    Rise  1.9410 0.0380 0.0130 0.246572 3.44779  3.69436           1       100                    | 
|    i_0_0/i_9/B                 HA_X1    Rise  1.9410 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_9/CO                HA_X1    Rise  1.9800 0.0390 0.0130 0.645052 3.44779  4.09285           1       100                    | 
|    i_0_0/i_10/B                HA_X1    Rise  1.9800 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_10/CO               HA_X1    Rise  2.0180 0.0380 0.0120 0.177933 3.44779  3.62573           1       100                    | 
|    i_0_0/i_11/B                HA_X1    Rise  2.0180 0.0000 0.0120          3.44779                                                   | 
|    i_0_0/i_11/CO               HA_X1    Rise  2.0560 0.0380 0.0130 0.358484 3.44779  3.80628           1       100                    | 
|    i_0_0/i_12/B                HA_X1    Rise  2.0560 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_12/CO               HA_X1    Rise  2.0940 0.0380 0.0130 0.348698 3.44779  3.79649           1       100                    | 
|    i_0_0/i_13/B                HA_X1    Rise  2.0940 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_13/CO               HA_X1    Rise  2.1320 0.0380 0.0130 0.227107 3.44779  3.6749            1       100                    | 
|    i_0_0/i_14/B                HA_X1    Rise  2.1320 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_14/CO               HA_X1    Rise  2.1700 0.0380 0.0130 0.252024 3.44779  3.69982           1       100                    | 
|    i_0_0/i_15/B                HA_X1    Rise  2.1700 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_15/CO               HA_X1    Rise  2.2080 0.0380 0.0130 0.435255 3.44779  3.88305           1       100                    | 
|    i_0_0/i_16/B                HA_X1    Rise  2.2080 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_16/CO               HA_X1    Rise  2.2460 0.0380 0.0130 0.27277  3.44779  3.72056           1       100                    | 
|    i_0_0/i_17/B                HA_X1    Rise  2.2460 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_17/CO               HA_X1    Rise  2.2850 0.0390 0.0130 0.595749 3.44779  4.04354           1       100                    | 
|    i_0_0/i_18/B                HA_X1    Rise  2.2850 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_18/CO               HA_X1    Rise  2.3230 0.0380 0.0130 0.230927 3.44779  3.67872           1       100                    | 
|    i_0_0/i_19/B                HA_X1    Rise  2.3230 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_19/S                HA_X1    Rise  2.3710 0.0480 0.0230 0.382139 1.68751  2.06965           1       100                    | 
|    i_0_0/M_resultTruncated[19]          Rise  2.3710 0.0000                                                                           | 
|    i_0_1_57/A1                 AOI22_X1 Rise  2.3710 0.0000 0.0230          1.68751                                                   | 
|    i_0_1_57/ZN                 AOI22_X1 Fall  2.3890 0.0180 0.0300 0.240272 1.70023  1.9405            1       100                    | 
|    i_0_1_56/A                  INV_X1   Fall  2.3890 0.0000 0.0300          1.54936                                                   | 
|    i_0_1_56/ZN                 INV_X1   Rise  2.4070 0.0180 0.0100 0.221323 0.914139 1.13546           1       100                    | 
|    Res_reg[19]/D               DLH_X1   Rise  2.4070 0.0000 0.0100          0.914139                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[19]/G 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000             0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000  0.0000                                                                                       | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000  0.0000 0.1000                      0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0790  0.0790 0.0320             4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Rise  0.0790  0.0000 0.0320                      1.42116                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Rise  0.1260  0.0470 0.0150             7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_4               Rise  0.1260  0.0000                                                                                       | 
|    i_0_1_189/A1                  OR2_X2    Rise  0.1260  0.0000 0.0150                      1.74594                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Rise  0.2050  0.0790 0.0590             20.0803  28.6118  48.6922           32      100      F    K        | 
|    Res_reg[19]/G                 DLH_X1    Rise  0.2030 -0.0020 0.0590    -0.0030           0.985498                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2030 2.2030 | 
| time borrowed from endpoint              |  0.2040 2.4070 | 
| data required time                       |  2.4070        | 
|                                          |                | 
| data required time                       |  2.4070        | 
| data arrival time                        | -2.4070        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference          0.0160 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0010 | 
| library setup time               -0.0020 | 
| computed max time borrow          1.0150 | 
| user max time borrow              1.0170 | 
| allowed time borrow               1.0150 | 
| actual time borrow                0.2040 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.2040 | 
--------------------------------------------


 Timing Path to Res_reg[18]/D 
  
 Path Start Point : multiplier/Res_reg[24] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[18] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    multiplier/Res_reg[24]/D    DLH_X1   Rise  1.5460 0.0000 0.0110          0.914139                                    F             | 
|    multiplier/Res_reg[24]/Q    DLH_X1   Rise  1.5980 0.0520 0.0200 1.9962   5.07082  7.06703           2       100      F             | 
|    multiplier/Res[24]                   Rise  1.5980 0.0000                                                                           | 
|    i_0_0/p_0[0]                         Rise  1.5980 0.0000                                                                           | 
|    i_0_0/i_0/B                 HA_X1    Rise  1.5980 0.0000 0.0200          3.44779                                                   | 
|    i_0_0/i_0/CO                HA_X1    Rise  1.6380 0.0400 0.0130 0.290021 3.44779  3.73781           1       100                    | 
|    i_0_0/i_1/B                 HA_X1    Rise  1.6380 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_1/CO                HA_X1    Rise  1.6760 0.0380 0.0130 0.460405 3.44779  3.9082            1       100                    | 
|    i_0_0/i_2/B                 HA_X1    Rise  1.6760 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_2/CO                HA_X1    Rise  1.7140 0.0380 0.0120 0.184317 3.44779  3.63211           1       100                    | 
|    i_0_0/i_3/B                 HA_X1    Rise  1.7140 0.0000 0.0120          3.44779                                                   | 
|    i_0_0/i_3/CO                HA_X1    Rise  1.7510 0.0370 0.0130 0.264207 3.44779  3.712             1       100                    | 
|    i_0_0/i_4/B                 HA_X1    Rise  1.7510 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_4/CO                HA_X1    Rise  1.7890 0.0380 0.0130 0.29465  3.44779  3.74244           1       100                    | 
|    i_0_0/i_5/B                 HA_X1    Rise  1.7890 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_5/CO                HA_X1    Rise  1.8270 0.0380 0.0130 0.276256 3.44779  3.72405           1       100                    | 
|    i_0_0/i_6/B                 HA_X1    Rise  1.8270 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_6/CO                HA_X1    Rise  1.8650 0.0380 0.0130 0.389893 3.44779  3.83769           1       100                    | 
|    i_0_0/i_7/B                 HA_X1    Rise  1.8650 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_7/CO                HA_X1    Rise  1.9030 0.0380 0.0130 0.310343 3.44779  3.75814           1       100                    | 
|    i_0_0/i_8/B                 HA_X1    Rise  1.9030 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_8/CO                HA_X1    Rise  1.9410 0.0380 0.0130 0.246572 3.44779  3.69436           1       100                    | 
|    i_0_0/i_9/B                 HA_X1    Rise  1.9410 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_9/CO                HA_X1    Rise  1.9800 0.0390 0.0130 0.645052 3.44779  4.09285           1       100                    | 
|    i_0_0/i_10/B                HA_X1    Rise  1.9800 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_10/CO               HA_X1    Rise  2.0180 0.0380 0.0120 0.177933 3.44779  3.62573           1       100                    | 
|    i_0_0/i_11/B                HA_X1    Rise  2.0180 0.0000 0.0120          3.44779                                                   | 
|    i_0_0/i_11/CO               HA_X1    Rise  2.0560 0.0380 0.0130 0.358484 3.44779  3.80628           1       100                    | 
|    i_0_0/i_12/B                HA_X1    Rise  2.0560 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_12/CO               HA_X1    Rise  2.0940 0.0380 0.0130 0.348698 3.44779  3.79649           1       100                    | 
|    i_0_0/i_13/B                HA_X1    Rise  2.0940 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_13/CO               HA_X1    Rise  2.1320 0.0380 0.0130 0.227107 3.44779  3.6749            1       100                    | 
|    i_0_0/i_14/B                HA_X1    Rise  2.1320 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_14/CO               HA_X1    Rise  2.1700 0.0380 0.0130 0.252024 3.44779  3.69982           1       100                    | 
|    i_0_0/i_15/B                HA_X1    Rise  2.1700 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_15/CO               HA_X1    Rise  2.2080 0.0380 0.0130 0.435255 3.44779  3.88305           1       100                    | 
|    i_0_0/i_16/B                HA_X1    Rise  2.2080 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_16/CO               HA_X1    Rise  2.2460 0.0380 0.0130 0.27277  3.44779  3.72056           1       100                    | 
|    i_0_0/i_17/B                HA_X1    Rise  2.2460 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_17/CO               HA_X1    Rise  2.2850 0.0390 0.0130 0.595749 3.44779  4.04354           1       100                    | 
|    i_0_0/i_18/B                HA_X1    Rise  2.2850 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_18/S                HA_X1    Rise  2.3320 0.0470 0.0230 0.20841  1.68751  1.89592           1       100                    | 
|    i_0_0/M_resultTruncated[18]          Rise  2.3320 0.0000                                                                           | 
|    i_0_1_55/A1                 AOI22_X1 Rise  2.3320 0.0000 0.0230          1.68751                                                   | 
|    i_0_1_55/ZN                 AOI22_X1 Fall  2.3500 0.0180 0.0300 0.259007 1.70023  1.95924           1       100                    | 
|    i_0_1_54/A                  INV_X1   Fall  2.3500 0.0000 0.0300          1.54936                                                   | 
|    i_0_1_54/ZN                 INV_X1   Rise  2.3680 0.0180 0.0100 0.206355 0.914139 1.12049           1       100                    | 
|    Res_reg[18]/D               DLH_X1   Rise  2.3680 0.0000 0.0100          0.914139                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[18]/G 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000             0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000  0.0000                                                                                       | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000  0.0000 0.1000                      0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0790  0.0790 0.0320             4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Rise  0.0790  0.0000 0.0320                      1.42116                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Rise  0.1260  0.0470 0.0150             7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_4               Rise  0.1260  0.0000                                                                                       | 
|    i_0_1_189/A1                  OR2_X2    Rise  0.1260  0.0000 0.0150                      1.74594                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Rise  0.2050  0.0790 0.0590             20.0803  28.6118  48.6922           32      100      F    K        | 
|    Res_reg[18]/G                 DLH_X1    Rise  0.2030 -0.0020 0.0590    -0.0030           0.985498                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2030 2.2030 | 
| time borrowed from endpoint              |  0.1650 2.3680 | 
| data required time                       |  2.3680        | 
|                                          |                | 
| data required time                       |  2.3680        | 
| data arrival time                        | -2.3680        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference          0.0160 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0010 | 
| library setup time               -0.0020 | 
| computed max time borrow          1.0150 | 
| user max time borrow              1.0170 | 
| allowed time borrow               1.0150 | 
| actual time borrow                0.1650 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.1650 | 
--------------------------------------------


 Timing Path to Res_reg[26]/D 
  
 Path Start Point : multiplier/Res_reg[47] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[26] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    multiplier/Res_reg[47]/D DLH_X1   Fall  1.8870 0.0000 0.0070          0.869621                                    F             | 
|    multiplier/Res_reg[47]/Q DLH_X1   Fall  1.9770 0.0900 0.0280 6.02602  12.9711  18.9972           5       100      F             | 
|    multiplier/Res[47]                Fall  1.9770 0.0000                                                                           | 
|    i_0_1_13/B               XNOR2_X1 Fall  1.9780 0.0010 0.0280          2.36817                                                   | 
|    i_0_1_13/ZN              XNOR2_X1 Fall  2.0310 0.0530 0.0200 0.389956 3.44779  3.83775           1       100                    | 
|    i_0_1_6/B                HA_X1    Fall  2.0310 0.0000 0.0200          3.34175                                                   | 
|    i_0_1_6/CO               HA_X1    Fall  2.0700 0.0390 0.0070 0.252287 2.76208  3.01436           1       100                    | 
|    i_0_1_7/CI               FA_X1    Fall  2.0700 0.0000 0.0070          2.66475                                                   | 
|    i_0_1_7/CO               FA_X1    Fall  2.1390 0.0690 0.0150 0.22151  2.76208  2.98359           1       100                    | 
|    i_0_1_8/CI               FA_X1    Fall  2.1390 0.0000 0.0150          2.66475                                                   | 
|    i_0_1_8/CO               FA_X1    Fall  2.2120 0.0730 0.0160 0.589893 2.76208  3.35197           1       100                    | 
|    i_0_1_9/CI               FA_X1    Fall  2.2120 0.0000 0.0160          2.66475                                                   | 
|    i_0_1_9/S                FA_X1    Rise  2.3250 0.1130 0.0120 0.403263 1.70023  2.10349           1       100                    | 
|    i_0_1_193/A              INV_X1   Rise  2.3250 0.0000 0.0120          1.70023                                                   | 
|    i_0_1_193/ZN             INV_X1   Fall  2.3330 0.0080 0.0050 0.353624 1.57189  1.92552           1       100                    | 
|    i_0_1_69/B2              OAI21_X1 Fall  2.3330 0.0000 0.0050          1.55833                                                   | 
|    i_0_1_69/ZN              OAI21_X1 Rise  2.3620 0.0290 0.0270 0.636613 0.914139 1.55075           1       100                    | 
|    Res_reg[26]/D            DLH_X1   Rise  2.3620 0.0000 0.0270          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[26]/G 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000             0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000  0.0000                                                                                       | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000  0.0000 0.1000                      0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0790  0.0790 0.0320             4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Rise  0.0790  0.0000 0.0320                      1.42116                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Rise  0.1260  0.0470 0.0150             7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_4               Rise  0.1260  0.0000                                                                                       | 
|    i_0_1_189/A1                  OR2_X2    Rise  0.1260  0.0000 0.0150                      1.74594                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Rise  0.2050  0.0790 0.0590             20.0803  28.6118  48.6922           32      100      F    K        | 
|    Res_reg[26]/G                 DLH_X1    Rise  0.2030 -0.0020 0.0590    -0.0030           0.985498                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2030 2.2030 | 
| time borrowed from endpoint              |  0.1590 2.3620 | 
| data required time                       |  2.3620        | 
|                                          |                | 
| data required time                       |  2.3620        | 
| data arrival time                        | -2.3620        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference          0.0160 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0010 | 
| library setup time               -0.0060 | 
| computed max time borrow          1.0110 | 
| user max time borrow              1.0170 | 
| allowed time borrow               1.0110 | 
| actual time borrow                0.1590 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.1590 | 
--------------------------------------------


 Timing Path to Res_reg[17]/D 
  
 Path Start Point : multiplier/Res_reg[24] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[17] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    multiplier/Res_reg[24]/D    DLH_X1   Rise  1.5460 0.0000 0.0110          0.914139                                    F             | 
|    multiplier/Res_reg[24]/Q    DLH_X1   Rise  1.5980 0.0520 0.0200 1.9962   5.07082  7.06703           2       100      F             | 
|    multiplier/Res[24]                   Rise  1.5980 0.0000                                                                           | 
|    i_0_0/p_0[0]                         Rise  1.5980 0.0000                                                                           | 
|    i_0_0/i_0/B                 HA_X1    Rise  1.5980 0.0000 0.0200          3.44779                                                   | 
|    i_0_0/i_0/CO                HA_X1    Rise  1.6380 0.0400 0.0130 0.290021 3.44779  3.73781           1       100                    | 
|    i_0_0/i_1/B                 HA_X1    Rise  1.6380 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_1/CO                HA_X1    Rise  1.6760 0.0380 0.0130 0.460405 3.44779  3.9082            1       100                    | 
|    i_0_0/i_2/B                 HA_X1    Rise  1.6760 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_2/CO                HA_X1    Rise  1.7140 0.0380 0.0120 0.184317 3.44779  3.63211           1       100                    | 
|    i_0_0/i_3/B                 HA_X1    Rise  1.7140 0.0000 0.0120          3.44779                                                   | 
|    i_0_0/i_3/CO                HA_X1    Rise  1.7510 0.0370 0.0130 0.264207 3.44779  3.712             1       100                    | 
|    i_0_0/i_4/B                 HA_X1    Rise  1.7510 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_4/CO                HA_X1    Rise  1.7890 0.0380 0.0130 0.29465  3.44779  3.74244           1       100                    | 
|    i_0_0/i_5/B                 HA_X1    Rise  1.7890 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_5/CO                HA_X1    Rise  1.8270 0.0380 0.0130 0.276256 3.44779  3.72405           1       100                    | 
|    i_0_0/i_6/B                 HA_X1    Rise  1.8270 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_6/CO                HA_X1    Rise  1.8650 0.0380 0.0130 0.389893 3.44779  3.83769           1       100                    | 
|    i_0_0/i_7/B                 HA_X1    Rise  1.8650 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_7/CO                HA_X1    Rise  1.9030 0.0380 0.0130 0.310343 3.44779  3.75814           1       100                    | 
|    i_0_0/i_8/B                 HA_X1    Rise  1.9030 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_8/CO                HA_X1    Rise  1.9410 0.0380 0.0130 0.246572 3.44779  3.69436           1       100                    | 
|    i_0_0/i_9/B                 HA_X1    Rise  1.9410 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_9/CO                HA_X1    Rise  1.9800 0.0390 0.0130 0.645052 3.44779  4.09285           1       100                    | 
|    i_0_0/i_10/B                HA_X1    Rise  1.9800 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_10/CO               HA_X1    Rise  2.0180 0.0380 0.0120 0.177933 3.44779  3.62573           1       100                    | 
|    i_0_0/i_11/B                HA_X1    Rise  2.0180 0.0000 0.0120          3.44779                                                   | 
|    i_0_0/i_11/CO               HA_X1    Rise  2.0560 0.0380 0.0130 0.358484 3.44779  3.80628           1       100                    | 
|    i_0_0/i_12/B                HA_X1    Rise  2.0560 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_12/CO               HA_X1    Rise  2.0940 0.0380 0.0130 0.348698 3.44779  3.79649           1       100                    | 
|    i_0_0/i_13/B                HA_X1    Rise  2.0940 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_13/CO               HA_X1    Rise  2.1320 0.0380 0.0130 0.227107 3.44779  3.6749            1       100                    | 
|    i_0_0/i_14/B                HA_X1    Rise  2.1320 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_14/CO               HA_X1    Rise  2.1700 0.0380 0.0130 0.252024 3.44779  3.69982           1       100                    | 
|    i_0_0/i_15/B                HA_X1    Rise  2.1700 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_15/CO               HA_X1    Rise  2.2080 0.0380 0.0130 0.435255 3.44779  3.88305           1       100                    | 
|    i_0_0/i_16/B                HA_X1    Rise  2.2080 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_16/CO               HA_X1    Rise  2.2460 0.0380 0.0130 0.27277  3.44779  3.72056           1       100                    | 
|    i_0_0/i_17/B                HA_X1    Rise  2.2460 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_17/S                HA_X1    Rise  2.2930 0.0470 0.0230 0.191604 1.68751  1.87912           1       100                    | 
|    i_0_0/M_resultTruncated[17]          Rise  2.2930 0.0000                                                                           | 
|    i_0_1_53/A1                 AOI22_X1 Rise  2.2930 0.0000 0.0230          1.68751                                                   | 
|    i_0_1_53/ZN                 AOI22_X1 Fall  2.3120 0.0190 0.0300 0.491047 1.70023  2.19128           1       100                    | 
|    i_0_1_52/A                  INV_X1   Fall  2.3120 0.0000 0.0300          1.54936                                                   | 
|    i_0_1_52/ZN                 INV_X1   Rise  2.3290 0.0170 0.0100 0.113358 0.914139 1.0275            1       100                    | 
|    Res_reg[17]/D               DLH_X1   Rise  2.3290 0.0000 0.0100          0.914139                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[17]/G 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000             0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000  0.0000                                                                                       | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000  0.0000 0.1000                      0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0790  0.0790 0.0320             4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Rise  0.0790  0.0000 0.0320                      1.42116                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Rise  0.1260  0.0470 0.0150             7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_4               Rise  0.1260  0.0000                                                                                       | 
|    i_0_1_189/A1                  OR2_X2    Rise  0.1260  0.0000 0.0150                      1.74594                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Rise  0.2050  0.0790 0.0590             20.0803  28.6118  48.6922           32      100      F    K        | 
|    Res_reg[17]/G                 DLH_X1    Rise  0.2030 -0.0020 0.0590    -0.0030           0.985498                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2030 2.2030 | 
| time borrowed from endpoint              |  0.1260 2.3290 | 
| data required time                       |  2.3290        | 
|                                          |                | 
| data required time                       |  2.3290        | 
| data arrival time                        | -2.3290        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference          0.0160 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0010 | 
| library setup time               -0.0020 | 
| computed max time borrow          1.0150 | 
| user max time borrow              1.0170 | 
| allowed time borrow               1.0150 | 
| actual time borrow                0.1260 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.1260 | 
--------------------------------------------


 Timing Path to Res_reg[16]/D 
  
 Path Start Point : multiplier/Res_reg[24] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[16] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    multiplier/Res_reg[24]/D    DLH_X1   Rise  1.5460 0.0000 0.0110          0.914139                                    F             | 
|    multiplier/Res_reg[24]/Q    DLH_X1   Rise  1.5980 0.0520 0.0200 1.9962   5.07082  7.06703           2       100      F             | 
|    multiplier/Res[24]                   Rise  1.5980 0.0000                                                                           | 
|    i_0_0/p_0[0]                         Rise  1.5980 0.0000                                                                           | 
|    i_0_0/i_0/B                 HA_X1    Rise  1.5980 0.0000 0.0200          3.44779                                                   | 
|    i_0_0/i_0/CO                HA_X1    Rise  1.6380 0.0400 0.0130 0.290021 3.44779  3.73781           1       100                    | 
|    i_0_0/i_1/B                 HA_X1    Rise  1.6380 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_1/CO                HA_X1    Rise  1.6760 0.0380 0.0130 0.460405 3.44779  3.9082            1       100                    | 
|    i_0_0/i_2/B                 HA_X1    Rise  1.6760 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_2/CO                HA_X1    Rise  1.7140 0.0380 0.0120 0.184317 3.44779  3.63211           1       100                    | 
|    i_0_0/i_3/B                 HA_X1    Rise  1.7140 0.0000 0.0120          3.44779                                                   | 
|    i_0_0/i_3/CO                HA_X1    Rise  1.7510 0.0370 0.0130 0.264207 3.44779  3.712             1       100                    | 
|    i_0_0/i_4/B                 HA_X1    Rise  1.7510 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_4/CO                HA_X1    Rise  1.7890 0.0380 0.0130 0.29465  3.44779  3.74244           1       100                    | 
|    i_0_0/i_5/B                 HA_X1    Rise  1.7890 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_5/CO                HA_X1    Rise  1.8270 0.0380 0.0130 0.276256 3.44779  3.72405           1       100                    | 
|    i_0_0/i_6/B                 HA_X1    Rise  1.8270 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_6/CO                HA_X1    Rise  1.8650 0.0380 0.0130 0.389893 3.44779  3.83769           1       100                    | 
|    i_0_0/i_7/B                 HA_X1    Rise  1.8650 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_7/CO                HA_X1    Rise  1.9030 0.0380 0.0130 0.310343 3.44779  3.75814           1       100                    | 
|    i_0_0/i_8/B                 HA_X1    Rise  1.9030 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_8/CO                HA_X1    Rise  1.9410 0.0380 0.0130 0.246572 3.44779  3.69436           1       100                    | 
|    i_0_0/i_9/B                 HA_X1    Rise  1.9410 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_9/CO                HA_X1    Rise  1.9800 0.0390 0.0130 0.645052 3.44779  4.09285           1       100                    | 
|    i_0_0/i_10/B                HA_X1    Rise  1.9800 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_10/CO               HA_X1    Rise  2.0180 0.0380 0.0120 0.177933 3.44779  3.62573           1       100                    | 
|    i_0_0/i_11/B                HA_X1    Rise  2.0180 0.0000 0.0120          3.44779                                                   | 
|    i_0_0/i_11/CO               HA_X1    Rise  2.0560 0.0380 0.0130 0.358484 3.44779  3.80628           1       100                    | 
|    i_0_0/i_12/B                HA_X1    Rise  2.0560 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_12/CO               HA_X1    Rise  2.0940 0.0380 0.0130 0.348698 3.44779  3.79649           1       100                    | 
|    i_0_0/i_13/B                HA_X1    Rise  2.0940 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_13/CO               HA_X1    Rise  2.1320 0.0380 0.0130 0.227107 3.44779  3.6749            1       100                    | 
|    i_0_0/i_14/B                HA_X1    Rise  2.1320 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_14/CO               HA_X1    Rise  2.1700 0.0380 0.0130 0.252024 3.44779  3.69982           1       100                    | 
|    i_0_0/i_15/B                HA_X1    Rise  2.1700 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_15/CO               HA_X1    Rise  2.2080 0.0380 0.0130 0.435255 3.44779  3.88305           1       100                    | 
|    i_0_0/i_16/B                HA_X1    Rise  2.2080 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_16/S                HA_X1    Rise  2.2550 0.0470 0.0230 0.276838 1.68751  1.96435           1       100                    | 
|    i_0_0/M_resultTruncated[16]          Rise  2.2550 0.0000                                                                           | 
|    i_0_1_51/A1                 AOI22_X1 Rise  2.2550 0.0000 0.0230          1.68751                                                   | 
|    i_0_1_51/ZN                 AOI22_X1 Fall  2.2730 0.0180 0.0290 0.199183 1.70023  1.89941           1       100                    | 
|    i_0_1_50/A                  INV_X1   Fall  2.2730 0.0000 0.0290          1.54936                                                   | 
|    i_0_1_50/ZN                 INV_X1   Rise  2.2910 0.0180 0.0100 0.243009 0.914139 1.15715           1       100                    | 
|    Res_reg[16]/D               DLH_X1   Rise  2.2910 0.0000 0.0100          0.914139                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[16]/G 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000             0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000  0.0000                                                                                       | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000  0.0000 0.1000                      0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0790  0.0790 0.0320             4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Rise  0.0790  0.0000 0.0320                      1.42116                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Rise  0.1260  0.0470 0.0150             7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_4               Rise  0.1260  0.0000                                                                                       | 
|    i_0_1_189/A1                  OR2_X2    Rise  0.1260  0.0000 0.0150                      1.74594                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Rise  0.2050  0.0790 0.0590             20.0803  28.6118  48.6922           32      100      F    K        | 
|    Res_reg[16]/G                 DLH_X1    Rise  0.2030 -0.0020 0.0590    -0.0030           0.985498                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2030 2.2030 | 
| time borrowed from endpoint              |  0.0880 2.2910 | 
| data required time                       |  2.2910        | 
|                                          |                | 
| data required time                       |  2.2910        | 
| data arrival time                        | -2.2910        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference          0.0160 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0010 | 
| library setup time               -0.0020 | 
| computed max time borrow          1.0150 | 
| user max time borrow              1.0170 | 
| allowed time borrow               1.0150 | 
| actual time borrow                0.0880 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.0880 | 
--------------------------------------------


 Timing Path to Res_reg[25]/D 
  
 Path Start Point : multiplier/Res_reg[47] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[25] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    multiplier/Res_reg[47]/D DLH_X1   Fall  1.8870 0.0000 0.0070          0.869621                                    F             | 
|    multiplier/Res_reg[47]/Q DLH_X1   Fall  1.9770 0.0900 0.0280 6.02602  12.9711  18.9972           5       100      F             | 
|    multiplier/Res[47]                Fall  1.9770 0.0000                                                                           | 
|    i_0_1_13/B               XNOR2_X1 Fall  1.9780 0.0010 0.0280          2.36817                                                   | 
|    i_0_1_13/ZN              XNOR2_X1 Fall  2.0310 0.0530 0.0200 0.389956 3.44779  3.83775           1       100                    | 
|    i_0_1_6/B                HA_X1    Fall  2.0310 0.0000 0.0200          3.34175                                                   | 
|    i_0_1_6/CO               HA_X1    Fall  2.0700 0.0390 0.0070 0.252287 2.76208  3.01436           1       100                    | 
|    i_0_1_7/CI               FA_X1    Fall  2.0700 0.0000 0.0070          2.66475                                                   | 
|    i_0_1_7/CO               FA_X1    Fall  2.1390 0.0690 0.0150 0.22151  2.76208  2.98359           1       100                    | 
|    i_0_1_8/CI               FA_X1    Fall  2.1390 0.0000 0.0150          2.66475                                                   | 
|    i_0_1_8/S                FA_X1    Rise  2.2520 0.1130 0.0120 0.364882 1.70023  2.06511           1       100                    | 
|    i_0_1_194/A              INV_X1   Rise  2.2520 0.0000 0.0120          1.70023                                                   | 
|    i_0_1_194/ZN             INV_X1   Fall  2.2610 0.0090 0.0050 0.445476 1.57189  2.01737           1       100                    | 
|    i_0_1_68/B2              OAI21_X1 Fall  2.2610 0.0000 0.0050          1.55833                                                   | 
|    i_0_1_68/ZN              OAI21_X1 Rise  2.2880 0.0270 0.0250 0.185543 0.914139 1.09968           1       100                    | 
|    Res_reg[25]/D            DLH_X1   Rise  2.2880 0.0000 0.0250          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[25]/G 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000             0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000  0.0000                                                                                       | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000  0.0000 0.1000                      0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0790  0.0790 0.0320             4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Rise  0.0790  0.0000 0.0320                      1.42116                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Rise  0.1260  0.0470 0.0150             7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_4               Rise  0.1260  0.0000                                                                                       | 
|    i_0_1_189/A1                  OR2_X2    Rise  0.1260  0.0000 0.0150                      1.74594                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Rise  0.2050  0.0790 0.0590             20.0803  28.6118  48.6922           32      100      F    K        | 
|    Res_reg[25]/G                 DLH_X1    Rise  0.2030 -0.0020 0.0590    -0.0030           0.985498                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2030 2.2030 | 
| time borrowed from endpoint              |  0.0850 2.2880 | 
| data required time                       |  2.2880        | 
|                                          |                | 
| data required time                       |  2.2880        | 
| data arrival time                        | -2.2880        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference          0.0160 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0010 | 
| library setup time               -0.0060 | 
| computed max time borrow          1.0110 | 
| user max time borrow              1.0170 | 
| allowed time borrow               1.0110 | 
| actual time borrow                0.0850 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.0850 | 
--------------------------------------------


 Timing Path to Res_reg[15]/D 
  
 Path Start Point : multiplier/Res_reg[24] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[15] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    multiplier/Res_reg[24]/D    DLH_X1   Rise  1.5460 0.0000 0.0110          0.914139                                    F             | 
|    multiplier/Res_reg[24]/Q    DLH_X1   Rise  1.5980 0.0520 0.0200 1.9962   5.07082  7.06703           2       100      F             | 
|    multiplier/Res[24]                   Rise  1.5980 0.0000                                                                           | 
|    i_0_0/p_0[0]                         Rise  1.5980 0.0000                                                                           | 
|    i_0_0/i_0/B                 HA_X1    Rise  1.5980 0.0000 0.0200          3.44779                                                   | 
|    i_0_0/i_0/CO                HA_X1    Rise  1.6380 0.0400 0.0130 0.290021 3.44779  3.73781           1       100                    | 
|    i_0_0/i_1/B                 HA_X1    Rise  1.6380 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_1/CO                HA_X1    Rise  1.6760 0.0380 0.0130 0.460405 3.44779  3.9082            1       100                    | 
|    i_0_0/i_2/B                 HA_X1    Rise  1.6760 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_2/CO                HA_X1    Rise  1.7140 0.0380 0.0120 0.184317 3.44779  3.63211           1       100                    | 
|    i_0_0/i_3/B                 HA_X1    Rise  1.7140 0.0000 0.0120          3.44779                                                   | 
|    i_0_0/i_3/CO                HA_X1    Rise  1.7510 0.0370 0.0130 0.264207 3.44779  3.712             1       100                    | 
|    i_0_0/i_4/B                 HA_X1    Rise  1.7510 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_4/CO                HA_X1    Rise  1.7890 0.0380 0.0130 0.29465  3.44779  3.74244           1       100                    | 
|    i_0_0/i_5/B                 HA_X1    Rise  1.7890 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_5/CO                HA_X1    Rise  1.8270 0.0380 0.0130 0.276256 3.44779  3.72405           1       100                    | 
|    i_0_0/i_6/B                 HA_X1    Rise  1.8270 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_6/CO                HA_X1    Rise  1.8650 0.0380 0.0130 0.389893 3.44779  3.83769           1       100                    | 
|    i_0_0/i_7/B                 HA_X1    Rise  1.8650 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_7/CO                HA_X1    Rise  1.9030 0.0380 0.0130 0.310343 3.44779  3.75814           1       100                    | 
|    i_0_0/i_8/B                 HA_X1    Rise  1.9030 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_8/CO                HA_X1    Rise  1.9410 0.0380 0.0130 0.246572 3.44779  3.69436           1       100                    | 
|    i_0_0/i_9/B                 HA_X1    Rise  1.9410 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_9/CO                HA_X1    Rise  1.9800 0.0390 0.0130 0.645052 3.44779  4.09285           1       100                    | 
|    i_0_0/i_10/B                HA_X1    Rise  1.9800 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_10/CO               HA_X1    Rise  2.0180 0.0380 0.0120 0.177933 3.44779  3.62573           1       100                    | 
|    i_0_0/i_11/B                HA_X1    Rise  2.0180 0.0000 0.0120          3.44779                                                   | 
|    i_0_0/i_11/CO               HA_X1    Rise  2.0560 0.0380 0.0130 0.358484 3.44779  3.80628           1       100                    | 
|    i_0_0/i_12/B                HA_X1    Rise  2.0560 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_12/CO               HA_X1    Rise  2.0940 0.0380 0.0130 0.348698 3.44779  3.79649           1       100                    | 
|    i_0_0/i_13/B                HA_X1    Rise  2.0940 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_13/CO               HA_X1    Rise  2.1320 0.0380 0.0130 0.227107 3.44779  3.6749            1       100                    | 
|    i_0_0/i_14/B                HA_X1    Rise  2.1320 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_14/CO               HA_X1    Rise  2.1700 0.0380 0.0130 0.252024 3.44779  3.69982           1       100                    | 
|    i_0_0/i_15/B                HA_X1    Rise  2.1700 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_15/S                HA_X1    Rise  2.2180 0.0480 0.0240 0.39438  1.68751  2.08189           1       100                    | 
|    i_0_0/M_resultTruncated[15]          Rise  2.2180 0.0000                                                                           | 
|    i_0_1_49/A1                 AOI22_X1 Rise  2.2180 0.0000 0.0240          1.68751                                                   | 
|    i_0_1_49/ZN                 AOI22_X1 Fall  2.2370 0.0190 0.0300 0.44035  1.70023  2.14058           1       100                    | 
|    i_0_1_48/A                  INV_X1   Fall  2.2370 0.0000 0.0300          1.54936                                                   | 
|    i_0_1_48/ZN                 INV_X1   Rise  2.2550 0.0180 0.0100 0.212947 0.914139 1.12709           1       100                    | 
|    Res_reg[15]/D               DLH_X1   Rise  2.2550 0.0000 0.0100          0.914139                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[15]/G 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000             0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000  0.0000                                                                                       | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000  0.0000 0.1000                      0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0790  0.0790 0.0320             4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Rise  0.0790  0.0000 0.0320                      1.42116                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Rise  0.1260  0.0470 0.0150             7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_4               Rise  0.1260  0.0000                                                                                       | 
|    i_0_1_189/A1                  OR2_X2    Rise  0.1260  0.0000 0.0150                      1.74594                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Rise  0.2050  0.0790 0.0590             20.0803  28.6118  48.6922           32      100      F    K        | 
|    Res_reg[15]/G                 DLH_X1    Rise  0.2030 -0.0020 0.0590    -0.0030           0.985498                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2030 2.2030 | 
| time borrowed from endpoint              |  0.0520 2.2550 | 
| data required time                       |  2.2550        | 
|                                          |                | 
| data required time                       |  2.2550        | 
| data arrival time                        | -2.2550        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference          0.0160 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0010 | 
| library setup time               -0.0020 | 
| computed max time borrow          1.0150 | 
| user max time borrow              1.0170 | 
| allowed time borrow               1.0150 | 
| actual time borrow                0.0520 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.0520 | 
--------------------------------------------


 Timing Path to Res_reg[24]/D 
  
 Path Start Point : multiplier/Res_reg[47] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[24] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    multiplier/Res_reg[47]/D DLH_X1   Fall  1.8870 0.0000 0.0070          0.869621                                    F             | 
|    multiplier/Res_reg[47]/Q DLH_X1   Fall  1.9770 0.0900 0.0280 6.02602  12.9711  18.9972           5       100      F             | 
|    multiplier/Res[47]                Fall  1.9770 0.0000                                                                           | 
|    i_0_1_13/B               XNOR2_X1 Fall  1.9780 0.0010 0.0280          2.36817                                                   | 
|    i_0_1_13/ZN              XNOR2_X1 Fall  2.0310 0.0530 0.0200 0.389956 3.44779  3.83775           1       100                    | 
|    i_0_1_6/B                HA_X1    Fall  2.0310 0.0000 0.0200          3.34175                                                   | 
|    i_0_1_6/CO               HA_X1    Fall  2.0700 0.0390 0.0070 0.252287 2.76208  3.01436           1       100                    | 
|    i_0_1_7/CI               FA_X1    Fall  2.0700 0.0000 0.0070          2.66475                                                   | 
|    i_0_1_7/S                FA_X1    Rise  2.1790 0.1090 0.0120 0.186411 1.70023  1.88664           1       100                    | 
|    i_0_1_195/A              INV_X1   Rise  2.1790 0.0000 0.0120          1.70023                                                   | 
|    i_0_1_195/ZN             INV_X1   Fall  2.1880 0.0090 0.0050 0.378382 1.57189  1.95028           1       100                    | 
|    i_0_1_67/B2              OAI21_X1 Fall  2.1880 0.0000 0.0050          1.55833                                                   | 
|    i_0_1_67/ZN              OAI21_X1 Rise  2.2150 0.0270 0.0250 0.184818 0.914139 1.09896           1       100                    | 
|    Res_reg[24]/D            DLH_X1   Rise  2.2150 0.0000 0.0250          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[24]/G 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000             0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000  0.0000                                                                                       | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000  0.0000 0.1000                      0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0790  0.0790 0.0320             4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Rise  0.0790  0.0000 0.0320                      1.42116                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Rise  0.1260  0.0470 0.0150             7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_4               Rise  0.1260  0.0000                                                                                       | 
|    i_0_1_189/A1                  OR2_X2    Rise  0.1260  0.0000 0.0150                      1.74594                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Rise  0.2050  0.0790 0.0590             20.0803  28.6118  48.6922           32      100      F    K        | 
|    Res_reg[24]/G                 DLH_X1    Rise  0.2030 -0.0020 0.0590    -0.0030           0.985498                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2030 2.2030 | 
| time borrowed from endpoint              |  0.0120 2.2150 | 
| data required time                       |  2.2150        | 
|                                          |                | 
| data required time                       |  2.2150        | 
| data arrival time                        | -2.2150        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference          0.0160 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0010 | 
| library setup time               -0.0060 | 
| computed max time borrow          1.0110 | 
| user max time borrow              1.0170 | 
| allowed time borrow               1.0110 | 
| actual time borrow                0.0120 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.0120 | 
--------------------------------------------


 Timing Path to Res_reg[14]/D 
  
 Path Start Point : multiplier/Res_reg[24] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[14] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    multiplier/Res_reg[24]/D    DLH_X1   Rise  1.5460 0.0000 0.0110          0.914139                                    F             | 
|    multiplier/Res_reg[24]/Q    DLH_X1   Rise  1.5980 0.0520 0.0200 1.9962   5.07082  7.06703           2       100      F             | 
|    multiplier/Res[24]                   Rise  1.5980 0.0000                                                                           | 
|    i_0_0/p_0[0]                         Rise  1.5980 0.0000                                                                           | 
|    i_0_0/i_0/B                 HA_X1    Rise  1.5980 0.0000 0.0200          3.44779                                                   | 
|    i_0_0/i_0/CO                HA_X1    Rise  1.6380 0.0400 0.0130 0.290021 3.44779  3.73781           1       100                    | 
|    i_0_0/i_1/B                 HA_X1    Rise  1.6380 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_1/CO                HA_X1    Rise  1.6760 0.0380 0.0130 0.460405 3.44779  3.9082            1       100                    | 
|    i_0_0/i_2/B                 HA_X1    Rise  1.6760 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_2/CO                HA_X1    Rise  1.7140 0.0380 0.0120 0.184317 3.44779  3.63211           1       100                    | 
|    i_0_0/i_3/B                 HA_X1    Rise  1.7140 0.0000 0.0120          3.44779                                                   | 
|    i_0_0/i_3/CO                HA_X1    Rise  1.7510 0.0370 0.0130 0.264207 3.44779  3.712             1       100                    | 
|    i_0_0/i_4/B                 HA_X1    Rise  1.7510 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_4/CO                HA_X1    Rise  1.7890 0.0380 0.0130 0.29465  3.44779  3.74244           1       100                    | 
|    i_0_0/i_5/B                 HA_X1    Rise  1.7890 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_5/CO                HA_X1    Rise  1.8270 0.0380 0.0130 0.276256 3.44779  3.72405           1       100                    | 
|    i_0_0/i_6/B                 HA_X1    Rise  1.8270 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_6/CO                HA_X1    Rise  1.8650 0.0380 0.0130 0.389893 3.44779  3.83769           1       100                    | 
|    i_0_0/i_7/B                 HA_X1    Rise  1.8650 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_7/CO                HA_X1    Rise  1.9030 0.0380 0.0130 0.310343 3.44779  3.75814           1       100                    | 
|    i_0_0/i_8/B                 HA_X1    Rise  1.9030 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_8/CO                HA_X1    Rise  1.9410 0.0380 0.0130 0.246572 3.44779  3.69436           1       100                    | 
|    i_0_0/i_9/B                 HA_X1    Rise  1.9410 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_9/CO                HA_X1    Rise  1.9800 0.0390 0.0130 0.645052 3.44779  4.09285           1       100                    | 
|    i_0_0/i_10/B                HA_X1    Rise  1.9800 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_10/CO               HA_X1    Rise  2.0180 0.0380 0.0120 0.177933 3.44779  3.62573           1       100                    | 
|    i_0_0/i_11/B                HA_X1    Rise  2.0180 0.0000 0.0120          3.44779                                                   | 
|    i_0_0/i_11/CO               HA_X1    Rise  2.0560 0.0380 0.0130 0.358484 3.44779  3.80628           1       100                    | 
|    i_0_0/i_12/B                HA_X1    Rise  2.0560 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_12/CO               HA_X1    Rise  2.0940 0.0380 0.0130 0.348698 3.44779  3.79649           1       100                    | 
|    i_0_0/i_13/B                HA_X1    Rise  2.0940 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_13/CO               HA_X1    Rise  2.1320 0.0380 0.0130 0.227107 3.44779  3.6749            1       100                    | 
|    i_0_0/i_14/B                HA_X1    Rise  2.1320 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_14/S                HA_X1    Rise  2.1790 0.0470 0.0230 0.255266 1.68751  1.94278           1       100                    | 
|    i_0_0/M_resultTruncated[14]          Rise  2.1790 0.0000                                                                           | 
|    i_0_1_47/A1                 AOI22_X1 Rise  2.1790 0.0000 0.0230          1.68751                                                   | 
|    i_0_1_47/ZN                 AOI22_X1 Fall  2.1970 0.0180 0.0290 0.225846 1.70023  1.92608           1       100                    | 
|    i_0_1_46/A                  INV_X1   Fall  2.1970 0.0000 0.0290          1.54936                                                   | 
|    i_0_1_46/ZN                 INV_X1   Rise  2.2140 0.0170 0.0100 0.146677 0.914139 1.06082           1       100                    | 
|    Res_reg[14]/D               DLH_X1   Rise  2.2140 0.0000 0.0100          0.914139                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[14]/G 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000             0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000  0.0000                                                                                       | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000  0.0000 0.1000                      0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0790  0.0790 0.0320             4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Rise  0.0790  0.0000 0.0320                      1.42116                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Rise  0.1260  0.0470 0.0150             7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_4               Rise  0.1260  0.0000                                                                                       | 
|    i_0_1_189/A1                  OR2_X2    Rise  0.1260  0.0000 0.0150                      1.74594                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Rise  0.2050  0.0790 0.0590             20.0803  28.6118  48.6922           32      100      F    K        | 
|    Res_reg[14]/G                 DLH_X1    Rise  0.2030 -0.0020 0.0590    -0.0030           0.985498                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2030 2.2030 | 
| time borrowed from endpoint              |  0.0110 2.2140 | 
| data required time                       |  2.2140        | 
|                                          |                | 
| data required time                       |  2.2140        | 
| data arrival time                        | -2.2140        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference          0.0160 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0010 | 
| library setup time               -0.0020 | 
| computed max time borrow          1.0150 | 
| user max time borrow              1.0170 | 
| allowed time borrow               1.0150 | 
| actual time borrow                0.0110 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.0110 | 
--------------------------------------------


 Timing Path to multiplier/Res_reg[46]/D 
  
 Path Start Point : multiplier/A_in_reg[9] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier/Res_reg[46] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A   CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z   CLKBUF_X1 Rise  0.0800 0.0800 0.0330 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A   CLKBUF_X3 Rise  0.0800 0.0000 0.0330          1.42116                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z   CLKBUF_X3 Rise  0.1280 0.0480 0.0150 7.22905  6.84394  14.073            3       100      F    K        | 
|    multiplier/i_0_49/B1            AOI21_X1  Rise  0.1280 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_0_49/ZN            AOI21_X1  Fall  0.1540 0.0260 0.0310 0.215016 6.25843  6.47344           1       100      F    K        | 
|    multiplier/CTS_L4_remove_c14/A  INV_X4    Fall  0.1540 0.0000 0.0310          5.70005                                     F             | 
|    multiplier/CTS_L4_remove_c14/ZN INV_X4    Rise  0.2150 0.0610 0.0470 25.0827  46.3184  71.4011           47      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    multiplier/A_in_reg[9]/G        DLH_X1    Rise  0.2200 0.0050 0.0470          0.985498                                    F             | 
|    multiplier/A_in_reg[9]/Q        DLH_X1    Fall  0.2990 0.0790 0.0160 0.570854 6.25843  6.82928           1       100      F             | 
|    multiplier/i_4/A_imm[9]                   Fall  0.2990 0.0000                                                                           | 
|    multiplier/i_4/i_966/A          INV_X4    Fall  0.2990 0.0000 0.0160          5.70005                                                   | 
|    multiplier/i_4/i_966/ZN         INV_X4    Rise  0.3520 0.0530 0.0410 25.2944  41.3279  66.6223           24      100                    | 
|    multiplier/i_4/i_858/A2         NOR2_X2   Rise  0.3670 0.0150 0.0440          3.34692                                                   | 
|    multiplier/i_4/i_858/ZN         NOR2_X2   Fall  0.3820 0.0150 0.0120 0.191386 3.74571  3.93709           1       100                    | 
|    multiplier/i_4/i_473/A          FA_X1     Fall  0.3820 0.0000 0.0120          3.6056                                                    | 
|    multiplier/i_4/i_473/CO         FA_X1     Fall  0.4620 0.0800 0.0170 0.408968 3.74571  4.15468           1       100                    | 
|    multiplier/i_4/i_476/A          FA_X1     Fall  0.4620 0.0000 0.0170          3.6056                                                    | 
|    multiplier/i_4/i_476/CO         FA_X1     Fall  0.5430 0.0810 0.0160 0.968085 2.76208  3.73016           1       100                    | 
|    multiplier/i_4/i_477/CI         FA_X1     Fall  0.5430 0.0000 0.0160          2.66475                                                   | 
|    multiplier/i_4/i_477/S          FA_X1     Rise  0.6600 0.1170 0.0150 0.588656 2.76208  3.35073           1       100                    | 
|    multiplier/i_4/i_513/CI         FA_X1     Rise  0.6600 0.0000 0.0150          2.76208                                                   | 
|    multiplier/i_4/i_513/S          FA_X1     Fall  0.7550 0.0950 0.0170 0.627566 2.76208  3.38964           1       100                    | 
|    multiplier/i_4/i_600/CI         FA_X1     Fall  0.7550 0.0000 0.0170          2.66475                                                   | 
|    multiplier/i_4/i_600/S          FA_X1     Rise  0.8720 0.1170 0.0150 0.57666  2.76208  3.33874           1       100                    | 
|    multiplier/i_4/i_618/CI         FA_X1     Rise  0.8720 0.0000 0.0150          2.76208                                                   | 
|    multiplier/i_4/i_618/S          FA_X1     Fall  0.9660 0.0940 0.0170 0.383917 2.76208  3.14599           1       100                    | 
|    multiplier/i_4/i_624/CI         FA_X1     Fall  0.9660 0.0000 0.0170          2.66475                                                   | 
|    multiplier/i_4/i_624/S          FA_X1     Rise  1.0840 0.1180 0.0150 0.171685 3.44779  3.61948           1       100                    | 
|    multiplier/i_4/i_628/B          HA_X1     Rise  1.0840 0.0000 0.0150          3.44779                                                   | 
|    multiplier/i_4/i_628/CO         HA_X1     Rise  1.1230 0.0390 0.0130 0.432872 3.44779  3.88066           1       100                    | 
|    multiplier/i_4/i_629/B          HA_X1     Rise  1.1230 0.0000 0.0130          3.44779                                                   | 
|    multiplier/i_4/i_629/S          HA_X1     Rise  1.1980 0.0750 0.0480 0.547229 6.84842  7.39565           2       100                    | 
|    multiplier/i_4/i_915/A2         NOR2_X2   Rise  1.1980 0.0000 0.0480          3.34692                                                   | 
|    multiplier/i_4/i_915/ZN         NOR2_X2   Fall  1.2160 0.0180 0.0140 0.623997 5.08929  5.71329           2       100                    | 
|    multiplier/i_4/i_914/B          AOI211_X2 Fall  1.2160 0.0000 0.0140          3.05015                                                   | 
|    multiplier/i_4/i_914/ZN         AOI211_X2 Rise  1.2960 0.0800 0.0500 0.69592  6.43402  7.12994           2       100                    | 
|    multiplier/i_4/i_913/B          OAI211_X2 Rise  1.2960 0.0000 0.0500          3.20793                                                   | 
|    multiplier/i_4/i_913/ZN         OAI211_X2 Fall  1.3370 0.0410 0.0240 2.32999  5.08149  7.41147           2       100                    | 
|    multiplier/i_4/i_1239/B2        AOI21_X2  Fall  1.3370 0.0000 0.0240          2.94922                                                   | 
|    multiplier/i_4/i_1239/ZN        AOI21_X2  Rise  1.3730 0.0360 0.0210 1.3529   1.57189  2.92479           1       100                    | 
|    multiplier/i_4/i_1238/B2        OAI21_X1  Rise  1.3730 0.0000 0.0210          1.57189                                                   | 
|    multiplier/i_4/i_1238/ZN        OAI21_X1  Fall  1.3940 0.0210 0.0120 0.657562 1.67685  2.33441           1       100                    | 
|    multiplier/i_4/i_1237/B2        AOI21_X1  Fall  1.3940 0.0000 0.0120          1.40993                                                   | 
|    multiplier/i_4/i_1237/ZN        AOI21_X1  Rise  1.4270 0.0330 0.0230 0.341339 1.6163   1.95764           1       100                    | 
|    multiplier/i_4/i_1236/A3        NOR3_X1   Rise  1.4270 0.0000 0.0230          1.6163                                                    | 
|    multiplier/i_4/i_1236/ZN        NOR3_X1   Fall  1.4420 0.0150 0.0090 0.197667 1.67297  1.87064           1       100                    | 
|    multiplier/i_4/i_1235/A3        OR3_X2    Fall  1.4420 0.0000 0.0090          1.60629                                                   | 
|    multiplier/i_4/i_1235/ZN        OR3_X2    Fall  1.5200 0.0780 0.0130 1.048    3.53638  4.58438           1       100                    | 
|    multiplier/i_4/i_1234/A         OAI221_X2 Fall  1.5200 0.0000 0.0130          3.36412                                                   | 
|    multiplier/i_4/i_1234/ZN        OAI221_X2 Rise  1.5510 0.0310 0.0490 0.483297 8.10211  8.5854            2       100                    | 
|    multiplier/i_4/i_1228/B1        AOI21_X4  Rise  1.5510 0.0000 0.0490          6.40188                                                   | 
|    multiplier/i_4/i_1228/ZN        AOI21_X4  Fall  1.5730 0.0220 0.0190 1.862    7.10014  8.96213           3       100                    | 
|    multiplier/i_4/i_1288/C2        OAI211_X2 Fall  1.5730 0.0000 0.0190          3.22099                                                   | 
|    multiplier/i_4/i_1288/ZN        OAI211_X2 Rise  1.6140 0.0410 0.0230 0.658639 3.45437  4.11301           1       100                    | 
|    multiplier/i_4/i_1287/C2        AOI211_X2 Rise  1.6140 0.0000 0.0230          3.45437                                                   | 
|    multiplier/i_4/i_1287/ZN        AOI211_X2 Fall  1.6360 0.0220 0.0160 0.492816 5.4348   5.92762           3       100                    | 
|    multiplier/i_4/i_1336/C2        OAI211_X1 Fall  1.6360 0.0000 0.0160          1.55566                                                   | 
|    multiplier/i_4/i_1336/ZN        OAI211_X1 Rise  1.6760 0.0400 0.0230 0.55549  1.70023  2.25572           1       100                    | 
|    multiplier/i_4/i_1335/A         INV_X1    Rise  1.6760 0.0000 0.0230          1.70023                                                   | 
|    multiplier/i_4/i_1335/ZN        INV_X1    Fall  1.6860 0.0100 0.0070 0.201758 1.58335  1.78511           1       100                    | 
|    multiplier/i_4/i_1334/C2        OAI221_X1 Fall  1.6860 0.0000 0.0070          1.58335                                                   | 
|    multiplier/i_4/i_1334/ZN        OAI221_X1 Rise  1.7350 0.0490 0.0500 0.827471 3.85911  4.68658           2       100                    | 
|    multiplier/i_4/i_431/A          AOI21_X1  Rise  1.7350 0.0000 0.0500          1.62635                                                   | 
|    multiplier/i_4/i_431/ZN         AOI21_X1  Fall  1.7550 0.0200 0.0170 0.277095 1.62635  1.90345           1       100                    | 
|    multiplier/i_4/i_430/A          AOI21_X1  Fall  1.7550 0.0000 0.0170          1.53534                                                   | 
|    multiplier/i_4/i_430/ZN         AOI21_X1  Rise  1.8120 0.0570 0.0350 0.654837 3.89695  4.55179           2       100                    | 
|    multiplier/i_4/i_426/A          XNOR2_X1  Rise  1.8120 0.0000 0.0350          2.23275                                                   | 
|    multiplier/i_4/i_426/ZN         XNOR2_X1  Rise  1.8560 0.0440 0.0180 0.395449 0.97463  1.37008           1       100                    | 
|    multiplier/i_4/Res_imm[46]                Rise  1.8560 0.0000                                                                           | 
|    multiplier/i_0_23/A2            AND2_X1   Rise  1.8560 0.0000 0.0180          0.97463                                                   | 
|    multiplier/i_0_23/ZN            AND2_X1   Rise  1.8880 0.0320 0.0110 0.341088 0.914139 1.25523           1       100                    | 
|    multiplier/Res_reg[46]/D        DLH_X1    Rise  1.8880 0.0000 0.0110          0.914139                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/Res_reg[46]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Fall  1.0870 0.0000 0.0320          1.24879                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Fall  1.1380 0.0510 0.0140 7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/i_0_73/A2          NAND2_X2  Fall  1.1380 0.0000 0.0140          3.14281                                     F             | 
|    multiplier/i_0_73/ZN          NAND2_X2  Rise  1.1960 0.0580 0.0480 13.8058  22.353   36.1588           25      100      F    K        | 
|    multiplier/Res_reg[46]/G      DLH_X1    Rise  1.1980 0.0020 0.0480          0.985498                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1980 1.1980 | 
| time borrowed from endpoint              |  0.6900 1.8880 | 
| data required time                       |  1.8880        | 
|                                          |                | 
| data required time                       |  1.8880        | 
| data arrival time                        | -1.8880        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0210 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0020 | 
| library setup time                0.0010 | 
| computed max time borrow          0.9820 | 
| user max time borrow              0.9810 | 
| allowed time borrow               0.9810 | 
| actual time borrow                0.6900 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.6900 | 
--------------------------------------------


 Timing Path to multiplier/Res_reg[47]/D 
  
 Path Start Point : multiplier/A_in_reg[9] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier/Res_reg[47] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A   CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z   CLKBUF_X1 Rise  0.0800 0.0800 0.0330 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A   CLKBUF_X3 Rise  0.0800 0.0000 0.0330          1.42116                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z   CLKBUF_X3 Rise  0.1280 0.0480 0.0150 7.22905  6.84394  14.073            3       100      F    K        | 
|    multiplier/i_0_49/B1            AOI21_X1  Rise  0.1280 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_0_49/ZN            AOI21_X1  Fall  0.1540 0.0260 0.0310 0.215016 6.25843  6.47344           1       100      F    K        | 
|    multiplier/CTS_L4_remove_c14/A  INV_X4    Fall  0.1540 0.0000 0.0310          5.70005                                     F             | 
|    multiplier/CTS_L4_remove_c14/ZN INV_X4    Rise  0.2150 0.0610 0.0470 25.0827  46.3184  71.4011           47      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    multiplier/A_in_reg[9]/G        DLH_X1    Rise  0.2200 0.0050 0.0470          0.985498                                    F             | 
|    multiplier/A_in_reg[9]/Q        DLH_X1    Fall  0.2990 0.0790 0.0160 0.570854 6.25843  6.82928           1       100      F             | 
|    multiplier/i_4/A_imm[9]                   Fall  0.2990 0.0000                                                                           | 
|    multiplier/i_4/i_966/A          INV_X4    Fall  0.2990 0.0000 0.0160          5.70005                                                   | 
|    multiplier/i_4/i_966/ZN         INV_X4    Rise  0.3520 0.0530 0.0410 25.2944  41.3279  66.6223           24      100                    | 
|    multiplier/i_4/i_858/A2         NOR2_X2   Rise  0.3670 0.0150 0.0440          3.34692                                                   | 
|    multiplier/i_4/i_858/ZN         NOR2_X2   Fall  0.3820 0.0150 0.0120 0.191386 3.74571  3.93709           1       100                    | 
|    multiplier/i_4/i_473/A          FA_X1     Fall  0.3820 0.0000 0.0120          3.6056                                                    | 
|    multiplier/i_4/i_473/CO         FA_X1     Fall  0.4620 0.0800 0.0170 0.408968 3.74571  4.15468           1       100                    | 
|    multiplier/i_4/i_476/A          FA_X1     Fall  0.4620 0.0000 0.0170          3.6056                                                    | 
|    multiplier/i_4/i_476/CO         FA_X1     Fall  0.5430 0.0810 0.0160 0.968085 2.76208  3.73016           1       100                    | 
|    multiplier/i_4/i_477/CI         FA_X1     Fall  0.5430 0.0000 0.0160          2.66475                                                   | 
|    multiplier/i_4/i_477/S          FA_X1     Rise  0.6600 0.1170 0.0150 0.588656 2.76208  3.35073           1       100                    | 
|    multiplier/i_4/i_513/CI         FA_X1     Rise  0.6600 0.0000 0.0150          2.76208                                                   | 
|    multiplier/i_4/i_513/S          FA_X1     Fall  0.7550 0.0950 0.0170 0.627566 2.76208  3.38964           1       100                    | 
|    multiplier/i_4/i_600/CI         FA_X1     Fall  0.7550 0.0000 0.0170          2.66475                                                   | 
|    multiplier/i_4/i_600/S          FA_X1     Rise  0.8720 0.1170 0.0150 0.57666  2.76208  3.33874           1       100                    | 
|    multiplier/i_4/i_618/CI         FA_X1     Rise  0.8720 0.0000 0.0150          2.76208                                                   | 
|    multiplier/i_4/i_618/S          FA_X1     Fall  0.9660 0.0940 0.0170 0.383917 2.76208  3.14599           1       100                    | 
|    multiplier/i_4/i_624/CI         FA_X1     Fall  0.9660 0.0000 0.0170          2.66475                                                   | 
|    multiplier/i_4/i_624/S          FA_X1     Rise  1.0840 0.1180 0.0150 0.171685 3.44779  3.61948           1       100                    | 
|    multiplier/i_4/i_628/B          HA_X1     Rise  1.0840 0.0000 0.0150          3.44779                                                   | 
|    multiplier/i_4/i_628/CO         HA_X1     Rise  1.1230 0.0390 0.0130 0.432872 3.44779  3.88066           1       100                    | 
|    multiplier/i_4/i_629/B          HA_X1     Rise  1.1230 0.0000 0.0130          3.44779                                                   | 
|    multiplier/i_4/i_629/S          HA_X1     Rise  1.1980 0.0750 0.0480 0.547229 6.84842  7.39565           2       100                    | 
|    multiplier/i_4/i_915/A2         NOR2_X2   Rise  1.1980 0.0000 0.0480          3.34692                                                   | 
|    multiplier/i_4/i_915/ZN         NOR2_X2   Fall  1.2160 0.0180 0.0140 0.623997 5.08929  5.71329           2       100                    | 
|    multiplier/i_4/i_914/B          AOI211_X2 Fall  1.2160 0.0000 0.0140          3.05015                                                   | 
|    multiplier/i_4/i_914/ZN         AOI211_X2 Rise  1.2960 0.0800 0.0500 0.69592  6.43402  7.12994           2       100                    | 
|    multiplier/i_4/i_913/B          OAI211_X2 Rise  1.2960 0.0000 0.0500          3.20793                                                   | 
|    multiplier/i_4/i_913/ZN         OAI211_X2 Fall  1.3370 0.0410 0.0240 2.32999  5.08149  7.41147           2       100                    | 
|    multiplier/i_4/i_1239/B2        AOI21_X2  Fall  1.3370 0.0000 0.0240          2.94922                                                   | 
|    multiplier/i_4/i_1239/ZN        AOI21_X2  Rise  1.3730 0.0360 0.0210 1.3529   1.57189  2.92479           1       100                    | 
|    multiplier/i_4/i_1238/B2        OAI21_X1  Rise  1.3730 0.0000 0.0210          1.57189                                                   | 
|    multiplier/i_4/i_1238/ZN        OAI21_X1  Fall  1.3940 0.0210 0.0120 0.657562 1.67685  2.33441           1       100                    | 
|    multiplier/i_4/i_1237/B2        AOI21_X1  Fall  1.3940 0.0000 0.0120          1.40993                                                   | 
|    multiplier/i_4/i_1237/ZN        AOI21_X1  Rise  1.4270 0.0330 0.0230 0.341339 1.6163   1.95764           1       100                    | 
|    multiplier/i_4/i_1236/A3        NOR3_X1   Rise  1.4270 0.0000 0.0230          1.6163                                                    | 
|    multiplier/i_4/i_1236/ZN        NOR3_X1   Fall  1.4420 0.0150 0.0090 0.197667 1.67297  1.87064           1       100                    | 
|    multiplier/i_4/i_1235/A3        OR3_X2    Fall  1.4420 0.0000 0.0090          1.60629                                                   | 
|    multiplier/i_4/i_1235/ZN        OR3_X2    Fall  1.5200 0.0780 0.0130 1.048    3.53638  4.58438           1       100                    | 
|    multiplier/i_4/i_1234/A         OAI221_X2 Fall  1.5200 0.0000 0.0130          3.36412                                                   | 
|    multiplier/i_4/i_1234/ZN        OAI221_X2 Rise  1.5510 0.0310 0.0490 0.483297 8.10211  8.5854            2       100                    | 
|    multiplier/i_4/i_1228/B1        AOI21_X4  Rise  1.5510 0.0000 0.0490          6.40188                                                   | 
|    multiplier/i_4/i_1228/ZN        AOI21_X4  Fall  1.5730 0.0220 0.0190 1.862    7.10014  8.96213           3       100                    | 
|    multiplier/i_4/i_1288/C2        OAI211_X2 Fall  1.5730 0.0000 0.0190          3.22099                                                   | 
|    multiplier/i_4/i_1288/ZN        OAI211_X2 Rise  1.6140 0.0410 0.0230 0.658639 3.45437  4.11301           1       100                    | 
|    multiplier/i_4/i_1287/C2        AOI211_X2 Rise  1.6140 0.0000 0.0230          3.45437                                                   | 
|    multiplier/i_4/i_1287/ZN        AOI211_X2 Fall  1.6360 0.0220 0.0160 0.492816 5.4348   5.92762           3       100                    | 
|    multiplier/i_4/i_1336/C2        OAI211_X1 Fall  1.6360 0.0000 0.0160          1.55566                                                   | 
|    multiplier/i_4/i_1336/ZN        OAI211_X1 Rise  1.6760 0.0400 0.0230 0.55549  1.70023  2.25572           1       100                    | 
|    multiplier/i_4/i_1335/A         INV_X1    Rise  1.6760 0.0000 0.0230          1.70023                                                   | 
|    multiplier/i_4/i_1335/ZN        INV_X1    Fall  1.6860 0.0100 0.0070 0.201758 1.58335  1.78511           1       100                    | 
|    multiplier/i_4/i_1334/C2        OAI221_X1 Fall  1.6860 0.0000 0.0070          1.58335                                                   | 
|    multiplier/i_4/i_1334/ZN        OAI221_X1 Rise  1.7350 0.0490 0.0500 0.827471 3.85911  4.68658           2       100                    | 
|    multiplier/i_4/i_431/A          AOI21_X1  Rise  1.7350 0.0000 0.0500          1.62635                                                   | 
|    multiplier/i_4/i_431/ZN         AOI21_X1  Fall  1.7550 0.0200 0.0170 0.277095 1.62635  1.90345           1       100                    | 
|    multiplier/i_4/i_430/A          AOI21_X1  Fall  1.7550 0.0000 0.0170          1.53534                                                   | 
|    multiplier/i_4/i_430/ZN         AOI21_X1  Rise  1.8120 0.0570 0.0350 0.654837 3.89695  4.55179           2       100                    | 
|    multiplier/i_4/i_429/A2         NAND2_X1  Rise  1.8120 0.0000 0.0350          1.6642                                                    | 
|    multiplier/i_4/i_429/ZN         NAND2_X1  Fall  1.8310 0.0190 0.0100 0.265952 1.67072  1.93667           1       100                    | 
|    multiplier/i_4/i_428/A          OAI21_X1  Fall  1.8310 0.0000 0.0100          1.51857                                                   | 
|    multiplier/i_4/i_428/ZN         OAI21_X1  Rise  1.8500 0.0190 0.0210 0.210001 0.97463  1.18463           1       100                    | 
|    multiplier/i_4/Res_imm[47]                Rise  1.8500 0.0000                                                                           | 
|    multiplier/i_0_24/A2            AND2_X1   Rise  1.8500 0.0000 0.0210          0.97463                                                   | 
|    multiplier/i_0_24/ZN            AND2_X1   Rise  1.8830 0.0330 0.0100 0.226873 0.914139 1.14101           1       100                    | 
|    multiplier/Res_reg[47]/D        DLH_X1    Rise  1.8830 0.0000 0.0100          0.914139                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/Res_reg[47]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Fall  1.0870 0.0000 0.0320          1.24879                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Fall  1.1380 0.0510 0.0140 7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/i_0_73/A2          NAND2_X2  Fall  1.1380 0.0000 0.0140          3.14281                                     F             | 
|    multiplier/i_0_73/ZN          NAND2_X2  Rise  1.1960 0.0580 0.0480 13.8058  22.353   36.1588           25      100      F    K        | 
|    multiplier/Res_reg[47]/G      DLH_X1    Rise  1.1980 0.0020 0.0480          0.985498                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1980 1.1980 | 
| time borrowed from endpoint              |  0.6850 1.8830 | 
| data required time                       |  1.8830        | 
|                                          |                | 
| data required time                       |  1.8830        | 
| data arrival time                        | -1.8830        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0210 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0020 | 
| library setup time                0.0010 | 
| computed max time borrow          0.9820 | 
| user max time borrow              0.9810 | 
| allowed time borrow               0.9810 | 
| actual time borrow                0.6850 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.6850 | 
--------------------------------------------


 Timing Path to multiplier/Res_reg[44]/D 
  
 Path Start Point : multiplier/B_in_reg[12] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier/Res_reg[44] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A   CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z   CLKBUF_X1 Rise  0.0800 0.0800 0.0330 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A   CLKBUF_X3 Rise  0.0800 0.0000 0.0330          1.42116                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z   CLKBUF_X3 Rise  0.1280 0.0480 0.0150 7.22905  6.84394  14.073            3       100      F    K        | 
|    multiplier/i_0_49/B1            AOI21_X1  Rise  0.1280 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_0_49/ZN            AOI21_X1  Fall  0.1540 0.0260 0.0310 0.215016 6.25843  6.47344           1       100      F    K        | 
|    multiplier/CTS_L4_remove_c14/A  INV_X4    Fall  0.1540 0.0000 0.0310          5.70005                                     F             | 
|    multiplier/CTS_L4_remove_c14/ZN INV_X4    Rise  0.2150 0.0610 0.0470 25.0827  46.3184  71.4011           47      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    multiplier/B_in_reg[12]/G       DLH_X1    Rise  0.2200 0.0050 0.0470          0.985498                                    F             | 
|    multiplier/B_in_reg[12]/Q       DLH_X1    Fall  0.2980 0.0780 0.0160 0.197485 6.25843  6.45591           1       100      F             | 
|    multiplier/i_4/B_imm[12]                  Fall  0.2980 0.0000                                                                           | 
|    multiplier/i_4/i_999/A          INV_X4    Fall  0.2980 0.0000 0.0160          5.70005                                                   | 
|    multiplier/i_4/i_999/ZN         INV_X4    Rise  0.3510 0.0530 0.0400 25.5661  40.8948  66.4609           24      100                    | 
|    multiplier/i_4/i_848/A1         NOR2_X1   Rise  0.3580 0.0070 0.0410          1.71447                                                   | 
|    multiplier/i_4/i_848/ZN         NOR2_X1   Fall  0.3750 0.0170 0.0130 0.160046 3.47198  3.63203           1       100                    | 
|    multiplier/i_4/i_478/B          FA_X1     Fall  0.3750 0.0000 0.0130          3.39955                                                   | 
|    multiplier/i_4/i_478/CO         FA_X1     Fall  0.4590 0.0840 0.0170 0.634284 3.74571  4.37999           1       100                    | 
|    multiplier/i_4/i_481/A          FA_X1     Fall  0.4590 0.0000 0.0170          3.6056                                                    | 
|    multiplier/i_4/i_481/CO         FA_X1     Fall  0.5380 0.0790 0.0150 0.275711 2.76208  3.03779           1       100                    | 
|    multiplier/i_4/i_501/CI         FA_X1     Fall  0.5380 0.0000 0.0150          2.66475                                                   | 
|    multiplier/i_4/i_501/S          FA_X1     Fall  0.6300 0.0920 0.0170 0.503931 2.76208  3.26601           1       100                    | 
|    multiplier/i_4/i_502/CI         FA_X1     Fall  0.6300 0.0000 0.0170          2.66475                                                   | 
|    multiplier/i_4/i_502/CO         FA_X1     Fall  0.7030 0.0730 0.0150 0.314757 2.76208  3.07684           1       100                    | 
|    multiplier/i_4/i_530/CI         FA_X1     Fall  0.7030 0.0000 0.0150          2.66475                                                   | 
|    multiplier/i_4/i_530/CO         FA_X1     Fall  0.7750 0.0720 0.0150 0.137392 2.76208  2.89947           1       100                    | 
|    multiplier/i_4/i_564/CI         FA_X1     Fall  0.7750 0.0000 0.0150          2.66475                                                   | 
|    multiplier/i_4/i_564/CO         FA_X1     Fall  0.8490 0.0740 0.0160 0.775951 2.76208  3.53803           1       100                    | 
|    multiplier/i_4/i_571/CI         FA_X1     Fall  0.8490 0.0000 0.0160          2.66475                                                   | 
|    multiplier/i_4/i_571/CO         FA_X1     Fall  0.9220 0.0730 0.0150 0.462086 2.76208  3.22416           1       100                    | 
|    multiplier/i_4/i_71/CI          FA_X1     Fall  0.9220 0.0000 0.0150          2.66475                                                   | 
|    multiplier/i_4/i_71/CO          FA_X1     Fall  0.9940 0.0720 0.0150 0.150123 2.76208  2.9122            1       100                    | 
|    multiplier/i_4/i_92/CI          FA_X1     Fall  0.9940 0.0000 0.0150          2.66475                                                   | 
|    multiplier/i_4/i_92/S           FA_X1     Rise  1.1100 0.1160 0.0140 0.49914  2.76208  3.26122           1       100                    | 
|    multiplier/i_4/i_93/CI          FA_X1     Rise  1.1100 0.0000 0.0140          2.76208                                                   | 
|    multiplier/i_4/i_93/S           FA_X1     Fall  1.2090 0.0990 0.0190 0.404871 5.01112  5.41599           2       100                    | 
|    multiplier/i_4/i_449/A2         NOR2_X2   Fall  1.2090 0.0000 0.0190          3.17833                                                   | 
|    multiplier/i_4/i_449/ZN         NOR2_X2   Rise  1.2420 0.0330 0.0170 0.207458 3.4147   3.62216           2       100                    | 
|    multiplier/i_4/i_448/A          INV_X1    Rise  1.2420 0.0000 0.0170          1.70023                                                   | 
|    multiplier/i_4/i_448/ZN         INV_X1    Fall  1.2550 0.0130 0.0080 0.433395 3.32109  3.75449           2       100                    | 
|    multiplier/i_4/i_445/A3         NAND3_X1  Fall  1.2550 0.0000 0.0080          1.48627                                                   | 
|    multiplier/i_4/i_445/ZN         NAND3_X1  Rise  1.2790 0.0240 0.0160 0.405509 3.34082  3.74633           2       100                    | 
|    multiplier/i_4/i_1250/A         AOI21_X1  Rise  1.2790 0.0000 0.0160          1.62635                                                   | 
|    multiplier/i_4/i_1250/ZN        AOI21_X1  Fall  1.2940 0.0150 0.0100 0.402915 1.67753  2.08045           1       100                    | 
|    multiplier/i_4/i_1249/A         AOI221_X1 Fall  1.2940 0.0000 0.0100          1.49739                                                   | 
|    multiplier/i_4/i_1249/ZN        AOI221_X1 Rise  1.3830 0.0890 0.0580 0.671629 3.31772  3.98935           2       100                    | 
|    multiplier/i_4/i_1237/B1        AOI21_X1  Rise  1.3830 0.0000 0.0580          1.647                                                     | 
|    multiplier/i_4/i_1237/ZN        AOI21_X1  Fall  1.4050 0.0220 0.0180 0.341339 1.6163   1.95764           1       100                    | 
|    multiplier/i_4/i_1236/A3        NOR3_X1   Fall  1.4050 0.0000 0.0180          1.55272                                                   | 
|    multiplier/i_4/i_1236/ZN        NOR3_X1   Rise  1.4590 0.0540 0.0280 0.197667 1.67297  1.87064           1       100                    | 
|    multiplier/i_4/i_1235/A3        OR3_X2    Rise  1.4590 0.0000 0.0280          1.67297                                                   | 
|    multiplier/i_4/i_1235/ZN        OR3_X2    Rise  1.4930 0.0340 0.0090 1.048    3.53638  4.58438           1       100                    | 
|    multiplier/i_4/i_1234/A         OAI221_X2 Rise  1.4930 0.0000 0.0090          3.53638                                                   | 
|    multiplier/i_4/i_1234/ZN        OAI221_X2 Fall  1.5320 0.0390 0.0250 0.483297 8.10211  8.5854            2       100                    | 
|    multiplier/i_4/i_1228/B1        AOI21_X4  Fall  1.5320 0.0000 0.0250          5.61309                                                   | 
|    multiplier/i_4/i_1228/ZN        AOI21_X4  Rise  1.5680 0.0360 0.0250 1.862    7.10014  8.96213           3       100                    | 
|    multiplier/i_4/i_1288/C2        OAI211_X2 Rise  1.5680 0.0000 0.0250          3.15863                                                   | 
|    multiplier/i_4/i_1288/ZN        OAI211_X2 Fall  1.5970 0.0290 0.0170 0.658639 3.45437  4.11301           1       100                    | 
|    multiplier/i_4/i_1287/C2        AOI211_X2 Fall  1.5970 0.0000 0.0170          2.81576                                                   | 
|    multiplier/i_4/i_1287/ZN        AOI211_X2 Rise  1.6550 0.0580 0.0460 0.492816 5.4348   5.92762           3       100                    | 
|    multiplier/i_4/i_1320/B1        AOI21_X1  Rise  1.6550 0.0000 0.0460          1.647                                                     | 
|    multiplier/i_4/i_1320/ZN        AOI21_X1  Fall  1.6900 0.0350 0.0220 0.690902 5.5098   6.20071           3       100                    | 
|    multiplier/i_4/i_1323/B1        OAI21_X1  Fall  1.6900 0.0000 0.0220          1.45983                                                   | 
|    multiplier/i_4/i_1323/ZN        OAI21_X1  Rise  1.7230 0.0330 0.0200 0.169805 1.59903  1.76884           1       100                    | 
|    multiplier/i_4/i_1324/A1        NAND2_X1  Rise  1.7230 0.0000 0.0200          1.59903                                                   | 
|    multiplier/i_4/i_1324/ZN        NAND2_X1  Fall  1.7410 0.0180 0.0100 0.300068 2.23214  2.53221           1       100                    | 
|    multiplier/i_4/i_1326/A         XOR2_X1   Fall  1.7410 0.0000 0.0100          2.18123                                                   | 
|    multiplier/i_4/i_1326/Z         XOR2_X1   Fall  1.7900 0.0490 0.0110 0.137945 0.97463  1.11258           1       100                    | 
|    multiplier/i_4/Res_imm[44]                Fall  1.7900 0.0000                                                                           | 
|    multiplier/i_0_21/A2            AND2_X1   Fall  1.7900 0.0000 0.0110          0.894119                                                  | 
|    multiplier/i_0_21/ZN            AND2_X1   Fall  1.8210 0.0310 0.0080 0.408272 0.914139 1.32241           1       100                    | 
|    multiplier/Res_reg[44]/D        DLH_X1    Fall  1.8210 0.0000 0.0080          0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/Res_reg[44]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Fall  1.0870 0.0000 0.0320          1.24879                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Fall  1.1380 0.0510 0.0140 7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/i_0_73/A2          NAND2_X2  Fall  1.1380 0.0000 0.0140          3.14281                                     F             | 
|    multiplier/i_0_73/ZN          NAND2_X2  Rise  1.1960 0.0580 0.0480 13.8058  22.353   36.1588           25      100      F    K        | 
|    multiplier/Res_reg[44]/G      DLH_X1    Rise  1.1970 0.0010 0.0480          0.985498                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1970 1.1970 | 
| time borrowed from endpoint              |  0.6240 1.8210 | 
| data required time                       |  1.8210        | 
|                                          |                | 
| data required time                       |  1.8210        | 
| data arrival time                        | -1.8210        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0210 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0020 | 
| library setup time               -0.0430 | 
| computed max time borrow          0.9380 | 
| user max time borrow              0.9810 | 
| allowed time borrow               0.9380 | 
| actual time borrow                0.6240 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.6240 | 
--------------------------------------------


 Timing Path to multiplier/Res_reg[45]/D 
  
 Path Start Point : multiplier/B_in_reg[12] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier/Res_reg[45] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A   CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z   CLKBUF_X1 Rise  0.0800 0.0800 0.0330 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A   CLKBUF_X3 Rise  0.0800 0.0000 0.0330          1.42116                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z   CLKBUF_X3 Rise  0.1280 0.0480 0.0150 7.22905  6.84394  14.073            3       100      F    K        | 
|    multiplier/i_0_49/B1            AOI21_X1  Rise  0.1280 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_0_49/ZN            AOI21_X1  Fall  0.1540 0.0260 0.0310 0.215016 6.25843  6.47344           1       100      F    K        | 
|    multiplier/CTS_L4_remove_c14/A  INV_X4    Fall  0.1540 0.0000 0.0310          5.70005                                     F             | 
|    multiplier/CTS_L4_remove_c14/ZN INV_X4    Rise  0.2150 0.0610 0.0470 25.0827  46.3184  71.4011           47      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    multiplier/B_in_reg[12]/G       DLH_X1    Rise  0.2200 0.0050 0.0470          0.985498                                    F             | 
|    multiplier/B_in_reg[12]/Q       DLH_X1    Fall  0.2980 0.0780 0.0160 0.197485 6.25843  6.45591           1       100      F             | 
|    multiplier/i_4/B_imm[12]                  Fall  0.2980 0.0000                                                                           | 
|    multiplier/i_4/i_999/A          INV_X4    Fall  0.2980 0.0000 0.0160          5.70005                                                   | 
|    multiplier/i_4/i_999/ZN         INV_X4    Rise  0.3510 0.0530 0.0400 25.5661  40.8948  66.4609           24      100                    | 
|    multiplier/i_4/i_848/A1         NOR2_X1   Rise  0.3580 0.0070 0.0410          1.71447                                                   | 
|    multiplier/i_4/i_848/ZN         NOR2_X1   Fall  0.3750 0.0170 0.0130 0.160046 3.47198  3.63203           1       100                    | 
|    multiplier/i_4/i_478/B          FA_X1     Fall  0.3750 0.0000 0.0130          3.39955                                                   | 
|    multiplier/i_4/i_478/CO         FA_X1     Fall  0.4590 0.0840 0.0170 0.634284 3.74571  4.37999           1       100                    | 
|    multiplier/i_4/i_481/A          FA_X1     Fall  0.4590 0.0000 0.0170          3.6056                                                    | 
|    multiplier/i_4/i_481/CO         FA_X1     Fall  0.5380 0.0790 0.0150 0.275711 2.76208  3.03779           1       100                    | 
|    multiplier/i_4/i_501/CI         FA_X1     Fall  0.5380 0.0000 0.0150          2.66475                                                   | 
|    multiplier/i_4/i_501/S          FA_X1     Fall  0.6300 0.0920 0.0170 0.503931 2.76208  3.26601           1       100                    | 
|    multiplier/i_4/i_502/CI         FA_X1     Fall  0.6300 0.0000 0.0170          2.66475                                                   | 
|    multiplier/i_4/i_502/CO         FA_X1     Fall  0.7030 0.0730 0.0150 0.314757 2.76208  3.07684           1       100                    | 
|    multiplier/i_4/i_530/CI         FA_X1     Fall  0.7030 0.0000 0.0150          2.66475                                                   | 
|    multiplier/i_4/i_530/CO         FA_X1     Fall  0.7750 0.0720 0.0150 0.137392 2.76208  2.89947           1       100                    | 
|    multiplier/i_4/i_564/CI         FA_X1     Fall  0.7750 0.0000 0.0150          2.66475                                                   | 
|    multiplier/i_4/i_564/CO         FA_X1     Fall  0.8490 0.0740 0.0160 0.775951 2.76208  3.53803           1       100                    | 
|    multiplier/i_4/i_571/CI         FA_X1     Fall  0.8490 0.0000 0.0160          2.66475                                                   | 
|    multiplier/i_4/i_571/CO         FA_X1     Fall  0.9220 0.0730 0.0150 0.462086 2.76208  3.22416           1       100                    | 
|    multiplier/i_4/i_71/CI          FA_X1     Fall  0.9220 0.0000 0.0150          2.66475                                                   | 
|    multiplier/i_4/i_71/CO          FA_X1     Fall  0.9940 0.0720 0.0150 0.150123 2.76208  2.9122            1       100                    | 
|    multiplier/i_4/i_92/CI          FA_X1     Fall  0.9940 0.0000 0.0150          2.66475                                                   | 
|    multiplier/i_4/i_92/S           FA_X1     Rise  1.1100 0.1160 0.0140 0.49914  2.76208  3.26122           1       100                    | 
|    multiplier/i_4/i_93/CI          FA_X1     Rise  1.1100 0.0000 0.0140          2.76208                                                   | 
|    multiplier/i_4/i_93/S           FA_X1     Fall  1.2090 0.0990 0.0190 0.404871 5.01112  5.41599           2       100                    | 
|    multiplier/i_4/i_449/A2         NOR2_X2   Fall  1.2090 0.0000 0.0190          3.17833                                                   | 
|    multiplier/i_4/i_449/ZN         NOR2_X2   Rise  1.2420 0.0330 0.0170 0.207458 3.4147   3.62216           2       100                    | 
|    multiplier/i_4/i_448/A          INV_X1    Rise  1.2420 0.0000 0.0170          1.70023                                                   | 
|    multiplier/i_4/i_448/ZN         INV_X1    Fall  1.2550 0.0130 0.0080 0.433395 3.32109  3.75449           2       100                    | 
|    multiplier/i_4/i_445/A3         NAND3_X1  Fall  1.2550 0.0000 0.0080          1.48627                                                   | 
|    multiplier/i_4/i_445/ZN         NAND3_X1  Rise  1.2790 0.0240 0.0160 0.405509 3.34082  3.74633           2       100                    | 
|    multiplier/i_4/i_1250/A         AOI21_X1  Rise  1.2790 0.0000 0.0160          1.62635                                                   | 
|    multiplier/i_4/i_1250/ZN        AOI21_X1  Fall  1.2940 0.0150 0.0100 0.402915 1.67753  2.08045           1       100                    | 
|    multiplier/i_4/i_1249/A         AOI221_X1 Fall  1.2940 0.0000 0.0100          1.49739                                                   | 
|    multiplier/i_4/i_1249/ZN        AOI221_X1 Rise  1.3830 0.0890 0.0580 0.671629 3.31772  3.98935           2       100                    | 
|    multiplier/i_4/i_1237/B1        AOI21_X1  Rise  1.3830 0.0000 0.0580          1.647                                                     | 
|    multiplier/i_4/i_1237/ZN        AOI21_X1  Fall  1.4050 0.0220 0.0180 0.341339 1.6163   1.95764           1       100                    | 
|    multiplier/i_4/i_1236/A3        NOR3_X1   Fall  1.4050 0.0000 0.0180          1.55272                                                   | 
|    multiplier/i_4/i_1236/ZN        NOR3_X1   Rise  1.4590 0.0540 0.0280 0.197667 1.67297  1.87064           1       100                    | 
|    multiplier/i_4/i_1235/A3        OR3_X2    Rise  1.4590 0.0000 0.0280          1.67297                                                   | 
|    multiplier/i_4/i_1235/ZN        OR3_X2    Rise  1.4930 0.0340 0.0090 1.048    3.53638  4.58438           1       100                    | 
|    multiplier/i_4/i_1234/A         OAI221_X2 Rise  1.4930 0.0000 0.0090          3.53638                                                   | 
|    multiplier/i_4/i_1234/ZN        OAI221_X2 Fall  1.5320 0.0390 0.0250 0.483297 8.10211  8.5854            2       100                    | 
|    multiplier/i_4/i_1228/B1        AOI21_X4  Fall  1.5320 0.0000 0.0250          5.61309                                                   | 
|    multiplier/i_4/i_1228/ZN        AOI21_X4  Rise  1.5680 0.0360 0.0250 1.862    7.10014  8.96213           3       100                    | 
|    multiplier/i_4/i_1288/C2        OAI211_X2 Rise  1.5680 0.0000 0.0250          3.15863                                                   | 
|    multiplier/i_4/i_1288/ZN        OAI211_X2 Fall  1.5970 0.0290 0.0170 0.658639 3.45437  4.11301           1       100                    | 
|    multiplier/i_4/i_1287/C2        AOI211_X2 Fall  1.5970 0.0000 0.0170          2.81576                                                   | 
|    multiplier/i_4/i_1287/ZN        AOI211_X2 Rise  1.6550 0.0580 0.0460 0.492816 5.4348   5.92762           3       100                    | 
|    multiplier/i_4/i_1336/C2        OAI211_X1 Rise  1.6550 0.0000 0.0460          1.52473                                                   | 
|    multiplier/i_4/i_1336/ZN        OAI211_X1 Fall  1.6900 0.0350 0.0210 0.55549  1.70023  2.25572           1       100                    | 
|    multiplier/i_4/i_1335/A         INV_X1    Fall  1.6900 0.0000 0.0210          1.54936                                                   | 
|    multiplier/i_4/i_1335/ZN        INV_X1    Rise  1.7080 0.0180 0.0100 0.201758 1.58335  1.78511           1       100                    | 
|    multiplier/i_4/i_1334/C2        OAI221_X1 Rise  1.7080 0.0000 0.0100          1.56205                                                   | 
|    multiplier/i_4/i_1334/ZN        OAI221_X1 Fall  1.7430 0.0350 0.0240 0.827471 3.85911  4.68658           2       100                    | 
|    multiplier/i_4/i_1332/A         XNOR2_X1  Fall  1.7430 0.0000 0.0240          2.12585                                                   | 
|    multiplier/i_4/i_1332/ZN        XNOR2_X1  Fall  1.7870 0.0440 0.0150 0.302551 0.97463  1.27718           1       100                    | 
|    multiplier/i_4/Res_imm[45]                Fall  1.7870 0.0000                                                                           | 
|    multiplier/i_0_22/A2            AND2_X1   Fall  1.7870 0.0000 0.0150          0.894119                                                  | 
|    multiplier/i_0_22/ZN            AND2_X1   Fall  1.8200 0.0330 0.0070 0.236032 0.914139 1.15017           1       100                    | 
|    multiplier/Res_reg[45]/D        DLH_X1    Fall  1.8200 0.0000 0.0070          0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/Res_reg[45]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Fall  1.0870 0.0000 0.0320          1.24879                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Fall  1.1380 0.0510 0.0140 7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/i_0_73/A2          NAND2_X2  Fall  1.1380 0.0000 0.0140          3.14281                                     F             | 
|    multiplier/i_0_73/ZN          NAND2_X2  Rise  1.1960 0.0580 0.0480 13.8058  22.353   36.1588           25      100      F    K        | 
|    multiplier/Res_reg[45]/G      DLH_X1    Rise  1.1980 0.0020 0.0480          0.985498                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1980 1.1980 | 
| time borrowed from endpoint              |  0.6220 1.8200 | 
| data required time                       |  1.8200        | 
|                                          |                | 
| data required time                       |  1.8200        | 
| data arrival time                        | -1.8200        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0210 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0020 | 
| library setup time               -0.0430 | 
| computed max time borrow          0.9380 | 
| user max time borrow              0.9810 | 
| allowed time borrow               0.9380 | 
| actual time borrow                0.6220 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.6220 | 
--------------------------------------------


 Timing Path to multiplier/Res_reg[43]/D 
  
 Path Start Point : multiplier/B_in_reg[12] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier/Res_reg[43] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A   CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z   CLKBUF_X1 Rise  0.0800 0.0800 0.0330 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A   CLKBUF_X3 Rise  0.0800 0.0000 0.0330          1.42116                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z   CLKBUF_X3 Rise  0.1280 0.0480 0.0150 7.22905  6.84394  14.073            3       100      F    K        | 
|    multiplier/i_0_49/B1            AOI21_X1  Rise  0.1280 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_0_49/ZN            AOI21_X1  Fall  0.1540 0.0260 0.0310 0.215016 6.25843  6.47344           1       100      F    K        | 
|    multiplier/CTS_L4_remove_c14/A  INV_X4    Fall  0.1540 0.0000 0.0310          5.70005                                     F             | 
|    multiplier/CTS_L4_remove_c14/ZN INV_X4    Rise  0.2150 0.0610 0.0470 25.0827  46.3184  71.4011           47      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    multiplier/B_in_reg[12]/G       DLH_X1    Rise  0.2200 0.0050 0.0470          0.985498                                    F             | 
|    multiplier/B_in_reg[12]/Q       DLH_X1    Fall  0.2980 0.0780 0.0160 0.197485 6.25843  6.45591           1       100      F             | 
|    multiplier/i_4/B_imm[12]                  Fall  0.2980 0.0000                                                                           | 
|    multiplier/i_4/i_999/A          INV_X4    Fall  0.2980 0.0000 0.0160          5.70005                                                   | 
|    multiplier/i_4/i_999/ZN         INV_X4    Rise  0.3510 0.0530 0.0400 25.5661  40.8948  66.4609           24      100                    | 
|    multiplier/i_4/i_848/A1         NOR2_X1   Rise  0.3580 0.0070 0.0410          1.71447                                                   | 
|    multiplier/i_4/i_848/ZN         NOR2_X1   Fall  0.3750 0.0170 0.0130 0.160046 3.47198  3.63203           1       100                    | 
|    multiplier/i_4/i_478/B          FA_X1     Fall  0.3750 0.0000 0.0130          3.39955                                                   | 
|    multiplier/i_4/i_478/CO         FA_X1     Fall  0.4590 0.0840 0.0170 0.634284 3.74571  4.37999           1       100                    | 
|    multiplier/i_4/i_481/A          FA_X1     Fall  0.4590 0.0000 0.0170          3.6056                                                    | 
|    multiplier/i_4/i_481/CO         FA_X1     Fall  0.5380 0.0790 0.0150 0.275711 2.76208  3.03779           1       100                    | 
|    multiplier/i_4/i_501/CI         FA_X1     Fall  0.5380 0.0000 0.0150          2.66475                                                   | 
|    multiplier/i_4/i_501/S          FA_X1     Fall  0.6300 0.0920 0.0170 0.503931 2.76208  3.26601           1       100                    | 
|    multiplier/i_4/i_502/CI         FA_X1     Fall  0.6300 0.0000 0.0170          2.66475                                                   | 
|    multiplier/i_4/i_502/CO         FA_X1     Fall  0.7030 0.0730 0.0150 0.314757 2.76208  3.07684           1       100                    | 
|    multiplier/i_4/i_530/CI         FA_X1     Fall  0.7030 0.0000 0.0150          2.66475                                                   | 
|    multiplier/i_4/i_530/CO         FA_X1     Fall  0.7750 0.0720 0.0150 0.137392 2.76208  2.89947           1       100                    | 
|    multiplier/i_4/i_564/CI         FA_X1     Fall  0.7750 0.0000 0.0150          2.66475                                                   | 
|    multiplier/i_4/i_564/CO         FA_X1     Fall  0.8490 0.0740 0.0160 0.775951 2.76208  3.53803           1       100                    | 
|    multiplier/i_4/i_571/CI         FA_X1     Fall  0.8490 0.0000 0.0160          2.66475                                                   | 
|    multiplier/i_4/i_571/CO         FA_X1     Fall  0.9220 0.0730 0.0150 0.462086 2.76208  3.22416           1       100                    | 
|    multiplier/i_4/i_71/CI          FA_X1     Fall  0.9220 0.0000 0.0150          2.66475                                                   | 
|    multiplier/i_4/i_71/CO          FA_X1     Fall  0.9940 0.0720 0.0150 0.150123 2.76208  2.9122            1       100                    | 
|    multiplier/i_4/i_92/CI          FA_X1     Fall  0.9940 0.0000 0.0150          2.66475                                                   | 
|    multiplier/i_4/i_92/S           FA_X1     Rise  1.1100 0.1160 0.0140 0.49914  2.76208  3.26122           1       100                    | 
|    multiplier/i_4/i_93/CI          FA_X1     Rise  1.1100 0.0000 0.0140          2.76208                                                   | 
|    multiplier/i_4/i_93/S           FA_X1     Fall  1.2090 0.0990 0.0190 0.404871 5.01112  5.41599           2       100                    | 
|    multiplier/i_4/i_449/A2         NOR2_X2   Fall  1.2090 0.0000 0.0190          3.17833                                                   | 
|    multiplier/i_4/i_449/ZN         NOR2_X2   Rise  1.2420 0.0330 0.0170 0.207458 3.4147   3.62216           2       100                    | 
|    multiplier/i_4/i_448/A          INV_X1    Rise  1.2420 0.0000 0.0170          1.70023                                                   | 
|    multiplier/i_4/i_448/ZN         INV_X1    Fall  1.2550 0.0130 0.0080 0.433395 3.32109  3.75449           2       100                    | 
|    multiplier/i_4/i_445/A3         NAND3_X1  Fall  1.2550 0.0000 0.0080          1.48627                                                   | 
|    multiplier/i_4/i_445/ZN         NAND3_X1  Rise  1.2790 0.0240 0.0160 0.405509 3.34082  3.74633           2       100                    | 
|    multiplier/i_4/i_1250/A         AOI21_X1  Rise  1.2790 0.0000 0.0160          1.62635                                                   | 
|    multiplier/i_4/i_1250/ZN        AOI21_X1  Fall  1.2940 0.0150 0.0100 0.402915 1.67753  2.08045           1       100                    | 
|    multiplier/i_4/i_1249/A         AOI221_X1 Fall  1.2940 0.0000 0.0100          1.49739                                                   | 
|    multiplier/i_4/i_1249/ZN        AOI221_X1 Rise  1.3830 0.0890 0.0580 0.671629 3.31772  3.98935           2       100                    | 
|    multiplier/i_4/i_1237/B1        AOI21_X1  Rise  1.3830 0.0000 0.0580          1.647                                                     | 
|    multiplier/i_4/i_1237/ZN        AOI21_X1  Fall  1.4050 0.0220 0.0180 0.341339 1.6163   1.95764           1       100                    | 
|    multiplier/i_4/i_1236/A3        NOR3_X1   Fall  1.4050 0.0000 0.0180          1.55272                                                   | 
|    multiplier/i_4/i_1236/ZN        NOR3_X1   Rise  1.4590 0.0540 0.0280 0.197667 1.67297  1.87064           1       100                    | 
|    multiplier/i_4/i_1235/A3        OR3_X2    Rise  1.4590 0.0000 0.0280          1.67297                                                   | 
|    multiplier/i_4/i_1235/ZN        OR3_X2    Rise  1.4930 0.0340 0.0090 1.048    3.53638  4.58438           1       100                    | 
|    multiplier/i_4/i_1234/A         OAI221_X2 Rise  1.4930 0.0000 0.0090          3.53638                                                   | 
|    multiplier/i_4/i_1234/ZN        OAI221_X2 Fall  1.5320 0.0390 0.0250 0.483297 8.10211  8.5854            2       100                    | 
|    multiplier/i_4/i_1228/B1        AOI21_X4  Fall  1.5320 0.0000 0.0250          5.61309                                                   | 
|    multiplier/i_4/i_1228/ZN        AOI21_X4  Rise  1.5680 0.0360 0.0250 1.862    7.10014  8.96213           3       100                    | 
|    multiplier/i_4/i_1288/C2        OAI211_X2 Rise  1.5680 0.0000 0.0250          3.15863                                                   | 
|    multiplier/i_4/i_1288/ZN        OAI211_X2 Fall  1.5970 0.0290 0.0170 0.658639 3.45437  4.11301           1       100                    | 
|    multiplier/i_4/i_1287/C2        AOI211_X2 Fall  1.5970 0.0000 0.0170          2.81576                                                   | 
|    multiplier/i_4/i_1287/ZN        AOI211_X2 Rise  1.6550 0.0580 0.0460 0.492816 5.4348   5.92762           3       100                    | 
|    multiplier/i_4/i_1320/B1        AOI21_X1  Rise  1.6550 0.0000 0.0460          1.647                                                     | 
|    multiplier/i_4/i_1320/ZN        AOI21_X1  Fall  1.6900 0.0350 0.0220 0.690902 5.5098   6.20071           3       100                    | 
|    multiplier/i_4/i_424/B2         OAI22_X1  Fall  1.6900 0.0000 0.0220          1.55047                                                   | 
|    multiplier/i_4/i_424/ZN         OAI22_X1  Rise  1.7440 0.0540 0.0350 0.219297 2.57361  2.79291           1       100                    | 
|    multiplier/i_4/i_423/B          XNOR2_X1  Rise  1.7440 0.0000 0.0350          2.57361                                                   | 
|    multiplier/i_4/i_423/ZN         XNOR2_X1  Rise  1.7870 0.0430 0.0160 0.201961 0.97463  1.17659           1       100                    | 
|    multiplier/i_4/Res_imm[43]                Rise  1.7870 0.0000                                                                           | 
|    multiplier/i_0_20/A2            AND2_X1   Rise  1.7870 0.0000 0.0160          0.97463                                                   | 
|    multiplier/i_0_20/ZN            AND2_X1   Rise  1.8190 0.0320 0.0110 0.287298 0.914139 1.20144           1       100                    | 
|    multiplier/Res_reg[43]/D        DLH_X1    Rise  1.8190 0.0000 0.0110          0.914139                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/Res_reg[43]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Fall  1.0870 0.0000 0.0320          1.24879                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Fall  1.1380 0.0510 0.0140 7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/i_0_73/A2          NAND2_X2  Fall  1.1380 0.0000 0.0140          3.14281                                     F             | 
|    multiplier/i_0_73/ZN          NAND2_X2  Rise  1.1960 0.0580 0.0480 13.8058  22.353   36.1588           25      100      F    K        | 
|    multiplier/Res_reg[43]/G      DLH_X1    Rise  1.1980 0.0020 0.0480          0.985498                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1980 1.1980 | 
| time borrowed from endpoint              |  0.6210 1.8190 | 
| data required time                       |  1.8190        | 
|                                          |                | 
| data required time                       |  1.8190        | 
| data arrival time                        | -1.8190        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0210 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0020 | 
| library setup time                0.0010 | 
| computed max time borrow          0.9820 | 
| user max time borrow              0.9810 | 
| allowed time borrow               0.9810 | 
| actual time borrow                0.6210 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.6210 | 
--------------------------------------------


 Timing Path to multiplier/Res_reg[40]/D 
  
 Path Start Point : multiplier/A_in_reg[9] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier/Res_reg[40] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A   CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z   CLKBUF_X1 Rise  0.0800 0.0800 0.0330 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A   CLKBUF_X3 Rise  0.0800 0.0000 0.0330          1.42116                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z   CLKBUF_X3 Rise  0.1280 0.0480 0.0150 7.22905  6.84394  14.073            3       100      F    K        | 
|    multiplier/i_0_49/B1            AOI21_X1  Rise  0.1280 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_0_49/ZN            AOI21_X1  Fall  0.1540 0.0260 0.0310 0.215016 6.25843  6.47344           1       100      F    K        | 
|    multiplier/CTS_L4_remove_c14/A  INV_X4    Fall  0.1540 0.0000 0.0310          5.70005                                     F             | 
|    multiplier/CTS_L4_remove_c14/ZN INV_X4    Rise  0.2150 0.0610 0.0470 25.0827  46.3184  71.4011           47      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    multiplier/A_in_reg[9]/G        DLH_X1    Rise  0.2200 0.0050 0.0470          0.985498                                    F             | 
|    multiplier/A_in_reg[9]/Q        DLH_X1    Fall  0.2990 0.0790 0.0160 0.570854 6.25843  6.82928           1       100      F             | 
|    multiplier/i_4/A_imm[9]                   Fall  0.2990 0.0000                                                                           | 
|    multiplier/i_4/i_966/A          INV_X4    Fall  0.2990 0.0000 0.0160          5.70005                                                   | 
|    multiplier/i_4/i_966/ZN         INV_X4    Rise  0.3520 0.0530 0.0410 25.2944  41.3279  66.6223           24      100                    | 
|    multiplier/i_4/i_858/A2         NOR2_X2   Rise  0.3670 0.0150 0.0440          3.34692                                                   | 
|    multiplier/i_4/i_858/ZN         NOR2_X2   Fall  0.3820 0.0150 0.0120 0.191386 3.74571  3.93709           1       100                    | 
|    multiplier/i_4/i_473/A          FA_X1     Fall  0.3820 0.0000 0.0120          3.6056                                                    | 
|    multiplier/i_4/i_473/CO         FA_X1     Fall  0.4620 0.0800 0.0170 0.408968 3.74571  4.15468           1       100                    | 
|    multiplier/i_4/i_476/A          FA_X1     Fall  0.4620 0.0000 0.0170          3.6056                                                    | 
|    multiplier/i_4/i_476/CO         FA_X1     Fall  0.5430 0.0810 0.0160 0.968085 2.76208  3.73016           1       100                    | 
|    multiplier/i_4/i_477/CI         FA_X1     Fall  0.5430 0.0000 0.0160          2.66475                                                   | 
|    multiplier/i_4/i_477/S          FA_X1     Rise  0.6600 0.1170 0.0150 0.588656 2.76208  3.35073           1       100                    | 
|    multiplier/i_4/i_513/CI         FA_X1     Rise  0.6600 0.0000 0.0150          2.76208                                                   | 
|    multiplier/i_4/i_513/S          FA_X1     Fall  0.7550 0.0950 0.0170 0.627566 2.76208  3.38964           1       100                    | 
|    multiplier/i_4/i_600/CI         FA_X1     Fall  0.7550 0.0000 0.0170          2.66475                                                   | 
|    multiplier/i_4/i_600/S          FA_X1     Rise  0.8720 0.1170 0.0150 0.57666  2.76208  3.33874           1       100                    | 
|    multiplier/i_4/i_618/CI         FA_X1     Rise  0.8720 0.0000 0.0150          2.76208                                                   | 
|    multiplier/i_4/i_618/S          FA_X1     Fall  0.9660 0.0940 0.0170 0.383917 2.76208  3.14599           1       100                    | 
|    multiplier/i_4/i_624/CI         FA_X1     Fall  0.9660 0.0000 0.0170          2.66475                                                   | 
|    multiplier/i_4/i_624/S          FA_X1     Rise  1.0840 0.1180 0.0150 0.171685 3.44779  3.61948           1       100                    | 
|    multiplier/i_4/i_628/B          HA_X1     Rise  1.0840 0.0000 0.0150          3.44779                                                   | 
|    multiplier/i_4/i_628/CO         HA_X1     Rise  1.1230 0.0390 0.0130 0.432872 3.44779  3.88066           1       100                    | 
|    multiplier/i_4/i_629/B          HA_X1     Rise  1.1230 0.0000 0.0130          3.44779                                                   | 
|    multiplier/i_4/i_629/S          HA_X1     Rise  1.1980 0.0750 0.0480 0.547229 6.84842  7.39565           2       100                    | 
|    multiplier/i_4/i_915/A2         NOR2_X2   Rise  1.1980 0.0000 0.0480          3.34692                                                   | 
|    multiplier/i_4/i_915/ZN         NOR2_X2   Fall  1.2160 0.0180 0.0140 0.623997 5.08929  5.71329           2       100                    | 
|    multiplier/i_4/i_914/B          AOI211_X2 Fall  1.2160 0.0000 0.0140          3.05015                                                   | 
|    multiplier/i_4/i_914/ZN         AOI211_X2 Rise  1.2960 0.0800 0.0500 0.69592  6.43402  7.12994           2       100                    | 
|    multiplier/i_4/i_913/B          OAI211_X2 Rise  1.2960 0.0000 0.0500          3.20793                                                   | 
|    multiplier/i_4/i_913/ZN         OAI211_X2 Fall  1.3370 0.0410 0.0240 2.32999  5.08149  7.41147           2       100                    | 
|    multiplier/i_4/i_1239/B2        AOI21_X2  Fall  1.3370 0.0000 0.0240          2.94922                                                   | 
|    multiplier/i_4/i_1239/ZN        AOI21_X2  Rise  1.3730 0.0360 0.0210 1.3529   1.57189  2.92479           1       100                    | 
|    multiplier/i_4/i_1238/B2        OAI21_X1  Rise  1.3730 0.0000 0.0210          1.57189                                                   | 
|    multiplier/i_4/i_1238/ZN        OAI21_X1  Fall  1.3940 0.0210 0.0120 0.657562 1.67685  2.33441           1       100                    | 
|    multiplier/i_4/i_1237/B2        AOI21_X1  Fall  1.3940 0.0000 0.0120          1.40993                                                   | 
|    multiplier/i_4/i_1237/ZN        AOI21_X1  Rise  1.4270 0.0330 0.0230 0.341339 1.6163   1.95764           1       100                    | 
|    multiplier/i_4/i_1236/A3        NOR3_X1   Rise  1.4270 0.0000 0.0230          1.6163                                                    | 
|    multiplier/i_4/i_1236/ZN        NOR3_X1   Fall  1.4420 0.0150 0.0090 0.197667 1.67297  1.87064           1       100                    | 
|    multiplier/i_4/i_1235/A3        OR3_X2    Fall  1.4420 0.0000 0.0090          1.60629                                                   | 
|    multiplier/i_4/i_1235/ZN        OR3_X2    Fall  1.5200 0.0780 0.0130 1.048    3.53638  4.58438           1       100                    | 
|    multiplier/i_4/i_1234/A         OAI221_X2 Fall  1.5200 0.0000 0.0130          3.36412                                                   | 
|    multiplier/i_4/i_1234/ZN        OAI221_X2 Rise  1.5510 0.0310 0.0490 0.483297 8.10211  8.5854            2       100                    | 
|    multiplier/i_4/i_1228/B1        AOI21_X4  Rise  1.5510 0.0000 0.0490          6.40188                                                   | 
|    multiplier/i_4/i_1228/ZN        AOI21_X4  Fall  1.5730 0.0220 0.0190 1.862    7.10014  8.96213           3       100                    | 
|    multiplier/i_4/i_1226/B1        AOI21_X1  Fall  1.5730 0.0000 0.0190          1.44682                                                   | 
|    multiplier/i_4/i_1226/ZN        AOI21_X1  Rise  1.6170 0.0440 0.0350 0.539814 3.93237  4.47219           2       100                    | 
|    multiplier/i_4/i_1225/A         INV_X1    Rise  1.6170 0.0000 0.0350          1.70023                                                   | 
|    multiplier/i_4/i_1225/ZN        INV_X1    Fall  1.6280 0.0110 0.0100 0.26085  1.67685  1.9377            1       100                    | 
|    multiplier/i_4/i_1224/B2        AOI21_X1  Fall  1.6280 0.0000 0.0100          1.40993                                                   | 
|    multiplier/i_4/i_1224/ZN        AOI21_X1  Rise  1.6730 0.0450 0.0340 0.452919 3.84775  4.30067           2       100                    | 
|    multiplier/i_4/i_1222/B2        OAI22_X1  Rise  1.6730 0.0000 0.0340          1.61561                                                   | 
|    multiplier/i_4/i_1222/ZN        OAI22_X1  Fall  1.7080 0.0350 0.0170 0.311363 4.50094  4.8123            1       100                    | 
|    multiplier/i_4/i_1221/B         XOR2_X2   Fall  1.7080 0.0000 0.0170          4.50094                                                   | 
|    multiplier/i_4/i_1221/Z         XOR2_X2   Fall  1.7650 0.0570 0.0100 0.206896 0.97463  1.18153           1       100                    | 
|    multiplier/i_4/Res_imm[40]                Fall  1.7650 0.0000                                                                           | 
|    multiplier/i_0_17/A2            AND2_X1   Fall  1.7650 0.0000 0.0100          0.894119                                                  | 
|    multiplier/i_0_17/ZN            AND2_X1   Fall  1.7950 0.0300 0.0070 0.234175 0.914139 1.14831           1       100                    | 
|    multiplier/Res_reg[40]/D        DLH_X1    Fall  1.7950 0.0000 0.0070          0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/Res_reg[40]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Fall  1.0870 0.0000 0.0320          1.24879                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Fall  1.1380 0.0510 0.0140 7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/i_0_73/A2          NAND2_X2  Fall  1.1380 0.0000 0.0140          3.14281                                     F             | 
|    multiplier/i_0_73/ZN          NAND2_X2  Rise  1.1960 0.0580 0.0480 13.8058  22.353   36.1588           25      100      F    K        | 
|    multiplier/Res_reg[40]/G      DLH_X1    Rise  1.1980 0.0020 0.0480          0.985498                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1980 1.1980 | 
| time borrowed from endpoint              |  0.5970 1.7950 | 
| data required time                       |  1.7950        | 
|                                          |                | 
| data required time                       |  1.7950        | 
| data arrival time                        | -1.7950        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0210 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0020 | 
| library setup time               -0.0430 | 
| computed max time borrow          0.9380 | 
| user max time borrow              0.9810 | 
| allowed time borrow               0.9380 | 
| actual time borrow                0.5970 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.5970 | 
--------------------------------------------


 Timing Path to multiplier/Res_reg[42]/D 
  
 Path Start Point : multiplier/B_in_reg[12] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier/Res_reg[42] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A   CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z   CLKBUF_X1 Rise  0.0800 0.0800 0.0330 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A   CLKBUF_X3 Rise  0.0800 0.0000 0.0330          1.42116                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z   CLKBUF_X3 Rise  0.1280 0.0480 0.0150 7.22905  6.84394  14.073            3       100      F    K        | 
|    multiplier/i_0_49/B1            AOI21_X1  Rise  0.1280 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_0_49/ZN            AOI21_X1  Fall  0.1540 0.0260 0.0310 0.215016 6.25843  6.47344           1       100      F    K        | 
|    multiplier/CTS_L4_remove_c14/A  INV_X4    Fall  0.1540 0.0000 0.0310          5.70005                                     F             | 
|    multiplier/CTS_L4_remove_c14/ZN INV_X4    Rise  0.2150 0.0610 0.0470 25.0827  46.3184  71.4011           47      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    multiplier/B_in_reg[12]/G       DLH_X1    Rise  0.2200 0.0050 0.0470          0.985498                                    F             | 
|    multiplier/B_in_reg[12]/Q       DLH_X1    Fall  0.2980 0.0780 0.0160 0.197485 6.25843  6.45591           1       100      F             | 
|    multiplier/i_4/B_imm[12]                  Fall  0.2980 0.0000                                                                           | 
|    multiplier/i_4/i_999/A          INV_X4    Fall  0.2980 0.0000 0.0160          5.70005                                                   | 
|    multiplier/i_4/i_999/ZN         INV_X4    Rise  0.3510 0.0530 0.0400 25.5661  40.8948  66.4609           24      100                    | 
|    multiplier/i_4/i_848/A1         NOR2_X1   Rise  0.3580 0.0070 0.0410          1.71447                                                   | 
|    multiplier/i_4/i_848/ZN         NOR2_X1   Fall  0.3750 0.0170 0.0130 0.160046 3.47198  3.63203           1       100                    | 
|    multiplier/i_4/i_478/B          FA_X1     Fall  0.3750 0.0000 0.0130          3.39955                                                   | 
|    multiplier/i_4/i_478/CO         FA_X1     Fall  0.4590 0.0840 0.0170 0.634284 3.74571  4.37999           1       100                    | 
|    multiplier/i_4/i_481/A          FA_X1     Fall  0.4590 0.0000 0.0170          3.6056                                                    | 
|    multiplier/i_4/i_481/CO         FA_X1     Fall  0.5380 0.0790 0.0150 0.275711 2.76208  3.03779           1       100                    | 
|    multiplier/i_4/i_501/CI         FA_X1     Fall  0.5380 0.0000 0.0150          2.66475                                                   | 
|    multiplier/i_4/i_501/S          FA_X1     Fall  0.6300 0.0920 0.0170 0.503931 2.76208  3.26601           1       100                    | 
|    multiplier/i_4/i_502/CI         FA_X1     Fall  0.6300 0.0000 0.0170          2.66475                                                   | 
|    multiplier/i_4/i_502/CO         FA_X1     Fall  0.7030 0.0730 0.0150 0.314757 2.76208  3.07684           1       100                    | 
|    multiplier/i_4/i_530/CI         FA_X1     Fall  0.7030 0.0000 0.0150          2.66475                                                   | 
|    multiplier/i_4/i_530/CO         FA_X1     Fall  0.7750 0.0720 0.0150 0.137392 2.76208  2.89947           1       100                    | 
|    multiplier/i_4/i_564/CI         FA_X1     Fall  0.7750 0.0000 0.0150          2.66475                                                   | 
|    multiplier/i_4/i_564/CO         FA_X1     Fall  0.8490 0.0740 0.0160 0.775951 2.76208  3.53803           1       100                    | 
|    multiplier/i_4/i_571/CI         FA_X1     Fall  0.8490 0.0000 0.0160          2.66475                                                   | 
|    multiplier/i_4/i_571/CO         FA_X1     Fall  0.9220 0.0730 0.0150 0.462086 2.76208  3.22416           1       100                    | 
|    multiplier/i_4/i_71/CI          FA_X1     Fall  0.9220 0.0000 0.0150          2.66475                                                   | 
|    multiplier/i_4/i_71/CO          FA_X1     Fall  0.9940 0.0720 0.0150 0.150123 2.76208  2.9122            1       100                    | 
|    multiplier/i_4/i_92/CI          FA_X1     Fall  0.9940 0.0000 0.0150          2.66475                                                   | 
|    multiplier/i_4/i_92/S           FA_X1     Rise  1.1100 0.1160 0.0140 0.49914  2.76208  3.26122           1       100                    | 
|    multiplier/i_4/i_93/CI          FA_X1     Rise  1.1100 0.0000 0.0140          2.76208                                                   | 
|    multiplier/i_4/i_93/S           FA_X1     Fall  1.2090 0.0990 0.0190 0.404871 5.01112  5.41599           2       100                    | 
|    multiplier/i_4/i_449/A2         NOR2_X2   Fall  1.2090 0.0000 0.0190          3.17833                                                   | 
|    multiplier/i_4/i_449/ZN         NOR2_X2   Rise  1.2420 0.0330 0.0170 0.207458 3.4147   3.62216           2       100                    | 
|    multiplier/i_4/i_448/A          INV_X1    Rise  1.2420 0.0000 0.0170          1.70023                                                   | 
|    multiplier/i_4/i_448/ZN         INV_X1    Fall  1.2550 0.0130 0.0080 0.433395 3.32109  3.75449           2       100                    | 
|    multiplier/i_4/i_445/A3         NAND3_X1  Fall  1.2550 0.0000 0.0080          1.48627                                                   | 
|    multiplier/i_4/i_445/ZN         NAND3_X1  Rise  1.2790 0.0240 0.0160 0.405509 3.34082  3.74633           2       100                    | 
|    multiplier/i_4/i_1250/A         AOI21_X1  Rise  1.2790 0.0000 0.0160          1.62635                                                   | 
|    multiplier/i_4/i_1250/ZN        AOI21_X1  Fall  1.2940 0.0150 0.0100 0.402915 1.67753  2.08045           1       100                    | 
|    multiplier/i_4/i_1249/A         AOI221_X1 Fall  1.2940 0.0000 0.0100          1.49739                                                   | 
|    multiplier/i_4/i_1249/ZN        AOI221_X1 Rise  1.3830 0.0890 0.0580 0.671629 3.31772  3.98935           2       100                    | 
|    multiplier/i_4/i_1237/B1        AOI21_X1  Rise  1.3830 0.0000 0.0580          1.647                                                     | 
|    multiplier/i_4/i_1237/ZN        AOI21_X1  Fall  1.4050 0.0220 0.0180 0.341339 1.6163   1.95764           1       100                    | 
|    multiplier/i_4/i_1236/A3        NOR3_X1   Fall  1.4050 0.0000 0.0180          1.55272                                                   | 
|    multiplier/i_4/i_1236/ZN        NOR3_X1   Rise  1.4590 0.0540 0.0280 0.197667 1.67297  1.87064           1       100                    | 
|    multiplier/i_4/i_1235/A3        OR3_X2    Rise  1.4590 0.0000 0.0280          1.67297                                                   | 
|    multiplier/i_4/i_1235/ZN        OR3_X2    Rise  1.4930 0.0340 0.0090 1.048    3.53638  4.58438           1       100                    | 
|    multiplier/i_4/i_1234/A         OAI221_X2 Rise  1.4930 0.0000 0.0090          3.53638                                                   | 
|    multiplier/i_4/i_1234/ZN        OAI221_X2 Fall  1.5320 0.0390 0.0250 0.483297 8.10211  8.5854            2       100                    | 
|    multiplier/i_4/i_1228/B1        AOI21_X4  Fall  1.5320 0.0000 0.0250          5.61309                                                   | 
|    multiplier/i_4/i_1228/ZN        AOI21_X4  Rise  1.5680 0.0360 0.0250 1.862    7.10014  8.96213           3       100                    | 
|    multiplier/i_4/i_1288/C2        OAI211_X2 Rise  1.5680 0.0000 0.0250          3.15863                                                   | 
|    multiplier/i_4/i_1288/ZN        OAI211_X2 Fall  1.5970 0.0290 0.0170 0.658639 3.45437  4.11301           1       100                    | 
|    multiplier/i_4/i_1287/C2        AOI211_X2 Fall  1.5970 0.0000 0.0170          2.81576                                                   | 
|    multiplier/i_4/i_1287/ZN        AOI211_X2 Rise  1.6550 0.0580 0.0460 0.492816 5.4348   5.92762           3       100                    | 
|    multiplier/i_4/i_1320/B1        AOI21_X1  Rise  1.6550 0.0000 0.0460          1.647                                                     | 
|    multiplier/i_4/i_1320/ZN        AOI21_X1  Fall  1.6900 0.0350 0.0220 0.690902 5.5098   6.20071           3       100                    | 
|    multiplier/i_4/i_422/A          XOR2_X1   Fall  1.6900 0.0000 0.0220          2.18123                                                   | 
|    multiplier/i_4/i_422/Z          XOR2_X1   Fall  1.7450 0.0550 0.0140 0.243651 0.97463  1.21828           1       100                    | 
|    multiplier/i_4/Res_imm[42]                Fall  1.7450 0.0000                                                                           | 
|    multiplier/i_0_19/A2            AND2_X1   Fall  1.7450 0.0000 0.0140          0.894119                                                  | 
|    multiplier/i_0_19/ZN            AND2_X1   Fall  1.7780 0.0330 0.0080 0.484808 0.914139 1.39895           1       100                    | 
|    multiplier/Res_reg[42]/D        DLH_X1    Fall  1.7780 0.0000 0.0080          0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/Res_reg[42]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Fall  1.0870 0.0000 0.0320          1.24879                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Fall  1.1380 0.0510 0.0140 7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/i_0_73/A2          NAND2_X2  Fall  1.1380 0.0000 0.0140          3.14281                                     F             | 
|    multiplier/i_0_73/ZN          NAND2_X2  Rise  1.1960 0.0580 0.0480 13.8058  22.353   36.1588           25      100      F    K        | 
|    multiplier/Res_reg[42]/G      DLH_X1    Rise  1.1970 0.0010 0.0480          0.985498                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1970 1.1970 | 
| time borrowed from endpoint              |  0.5810 1.7780 | 
| data required time                       |  1.7780        | 
|                                          |                | 
| data required time                       |  1.7780        | 
| data arrival time                        | -1.7780        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0210 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0020 | 
| library setup time               -0.0430 | 
| computed max time borrow          0.9380 | 
| user max time borrow              0.9810 | 
| allowed time borrow               0.9380 | 
| actual time borrow                0.5810 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.5810 | 
--------------------------------------------


 Timing Path to multiplier/Res_reg[36]/D 
  
 Path Start Point : multiplier/A_in_reg[9] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier/Res_reg[36] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A   CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z   CLKBUF_X1 Rise  0.0800 0.0800 0.0330 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A   CLKBUF_X3 Rise  0.0800 0.0000 0.0330          1.42116                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z   CLKBUF_X3 Rise  0.1280 0.0480 0.0150 7.22905  6.84394  14.073            3       100      F    K        | 
|    multiplier/i_0_49/B1            AOI21_X1  Rise  0.1280 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_0_49/ZN            AOI21_X1  Fall  0.1540 0.0260 0.0310 0.215016 6.25843  6.47344           1       100      F    K        | 
|    multiplier/CTS_L4_remove_c14/A  INV_X4    Fall  0.1540 0.0000 0.0310          5.70005                                     F             | 
|    multiplier/CTS_L4_remove_c14/ZN INV_X4    Rise  0.2150 0.0610 0.0470 25.0827  46.3184  71.4011           47      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    multiplier/A_in_reg[9]/G        DLH_X1    Rise  0.2200 0.0050 0.0470          0.985498                                    F             | 
|    multiplier/A_in_reg[9]/Q        DLH_X1    Fall  0.2990 0.0790 0.0160 0.570854 6.25843  6.82928           1       100      F             | 
|    multiplier/i_4/A_imm[9]                   Fall  0.2990 0.0000                                                                           | 
|    multiplier/i_4/i_966/A          INV_X4    Fall  0.2990 0.0000 0.0160          5.70005                                                   | 
|    multiplier/i_4/i_966/ZN         INV_X4    Rise  0.3520 0.0530 0.0410 25.2944  41.3279  66.6223           24      100                    | 
|    multiplier/i_4/i_858/A2         NOR2_X2   Rise  0.3670 0.0150 0.0440          3.34692                                                   | 
|    multiplier/i_4/i_858/ZN         NOR2_X2   Fall  0.3820 0.0150 0.0120 0.191386 3.74571  3.93709           1       100                    | 
|    multiplier/i_4/i_473/A          FA_X1     Fall  0.3820 0.0000 0.0120          3.6056                                                    | 
|    multiplier/i_4/i_473/CO         FA_X1     Fall  0.4620 0.0800 0.0170 0.408968 3.74571  4.15468           1       100                    | 
|    multiplier/i_4/i_476/A          FA_X1     Fall  0.4620 0.0000 0.0170          3.6056                                                    | 
|    multiplier/i_4/i_476/CO         FA_X1     Fall  0.5430 0.0810 0.0160 0.968085 2.76208  3.73016           1       100                    | 
|    multiplier/i_4/i_477/CI         FA_X1     Fall  0.5430 0.0000 0.0160          2.66475                                                   | 
|    multiplier/i_4/i_477/S          FA_X1     Rise  0.6600 0.1170 0.0150 0.588656 2.76208  3.35073           1       100                    | 
|    multiplier/i_4/i_513/CI         FA_X1     Rise  0.6600 0.0000 0.0150          2.76208                                                   | 
|    multiplier/i_4/i_513/S          FA_X1     Fall  0.7550 0.0950 0.0170 0.627566 2.76208  3.38964           1       100                    | 
|    multiplier/i_4/i_600/CI         FA_X1     Fall  0.7550 0.0000 0.0170          2.66475                                                   | 
|    multiplier/i_4/i_600/S          FA_X1     Rise  0.8720 0.1170 0.0150 0.57666  2.76208  3.33874           1       100                    | 
|    multiplier/i_4/i_618/CI         FA_X1     Rise  0.8720 0.0000 0.0150          2.76208                                                   | 
|    multiplier/i_4/i_618/S          FA_X1     Fall  0.9660 0.0940 0.0170 0.383917 2.76208  3.14599           1       100                    | 
|    multiplier/i_4/i_624/CI         FA_X1     Fall  0.9660 0.0000 0.0170          2.66475                                                   | 
|    multiplier/i_4/i_624/S          FA_X1     Rise  1.0840 0.1180 0.0150 0.171685 3.44779  3.61948           1       100                    | 
|    multiplier/i_4/i_628/B          HA_X1     Rise  1.0840 0.0000 0.0150          3.44779                                                   | 
|    multiplier/i_4/i_628/CO         HA_X1     Rise  1.1230 0.0390 0.0130 0.432872 3.44779  3.88066           1       100                    | 
|    multiplier/i_4/i_629/B          HA_X1     Rise  1.1230 0.0000 0.0130          3.44779                                                   | 
|    multiplier/i_4/i_629/S          HA_X1     Rise  1.1980 0.0750 0.0480 0.547229 6.84842  7.39565           2       100                    | 
|    multiplier/i_4/i_915/A2         NOR2_X2   Rise  1.1980 0.0000 0.0480          3.34692                                                   | 
|    multiplier/i_4/i_915/ZN         NOR2_X2   Fall  1.2160 0.0180 0.0140 0.623997 5.08929  5.71329           2       100                    | 
|    multiplier/i_4/i_914/B          AOI211_X2 Fall  1.2160 0.0000 0.0140          3.05015                                                   | 
|    multiplier/i_4/i_914/ZN         AOI211_X2 Rise  1.2960 0.0800 0.0500 0.69592  6.43402  7.12994           2       100                    | 
|    multiplier/i_4/i_913/B          OAI211_X2 Rise  1.2960 0.0000 0.0500          3.20793                                                   | 
|    multiplier/i_4/i_913/ZN         OAI211_X2 Fall  1.3370 0.0410 0.0240 2.32999  5.08149  7.41147           2       100                    | 
|    multiplier/i_4/i_1239/B2        AOI21_X2  Fall  1.3370 0.0000 0.0240          2.94922                                                   | 
|    multiplier/i_4/i_1239/ZN        AOI21_X2  Rise  1.3730 0.0360 0.0210 1.3529   1.57189  2.92479           1       100                    | 
|    multiplier/i_4/i_1238/B2        OAI21_X1  Rise  1.3730 0.0000 0.0210          1.57189                                                   | 
|    multiplier/i_4/i_1238/ZN        OAI21_X1  Fall  1.3940 0.0210 0.0120 0.657562 1.67685  2.33441           1       100                    | 
|    multiplier/i_4/i_1237/B2        AOI21_X1  Fall  1.3940 0.0000 0.0120          1.40993                                                   | 
|    multiplier/i_4/i_1237/ZN        AOI21_X1  Rise  1.4270 0.0330 0.0230 0.341339 1.6163   1.95764           1       100                    | 
|    multiplier/i_4/i_1236/A3        NOR3_X1   Rise  1.4270 0.0000 0.0230          1.6163                                                    | 
|    multiplier/i_4/i_1236/ZN        NOR3_X1   Fall  1.4420 0.0150 0.0090 0.197667 1.67297  1.87064           1       100                    | 
|    multiplier/i_4/i_1235/A3        OR3_X2    Fall  1.4420 0.0000 0.0090          1.60629                                                   | 
|    multiplier/i_4/i_1235/ZN        OR3_X2    Fall  1.5200 0.0780 0.0130 1.048    3.53638  4.58438           1       100                    | 
|    multiplier/i_4/i_1234/A         OAI221_X2 Fall  1.5200 0.0000 0.0130          3.36412                                                   | 
|    multiplier/i_4/i_1234/ZN        OAI221_X2 Rise  1.5510 0.0310 0.0490 0.483297 8.10211  8.5854            2       100                    | 
|    multiplier/i_4/i_1233/A         INV_X1    Rise  1.5510 0.0000 0.0490          1.70023                                                   | 
|    multiplier/i_4/i_1233/ZN        INV_X1    Fall  1.5720 0.0210 0.0160 0.425243 5.36191  5.78715           2       100                    | 
|    multiplier/i_4/i_413/B1         AOI21_X2  Fall  1.5720 0.0000 0.0160          2.72585                                                   | 
|    multiplier/i_4/i_413/ZN         AOI21_X2  Rise  1.6090 0.0370 0.0290 0.404233 6.03068  6.43492           2       100                    | 
|    multiplier/i_4/i_412/A          INV_X1    Rise  1.6090 0.0000 0.0290          1.70023                                                   | 
|    multiplier/i_4/i_412/ZN         INV_X1    Fall  1.6190 0.0100 0.0080 0.172708 1.67685  1.84956           1       100                    | 
|    multiplier/i_4/i_411/B2         AOI21_X1  Fall  1.6190 0.0000 0.0080          1.40993                                                   | 
|    multiplier/i_4/i_411/ZN         AOI21_X1  Rise  1.6640 0.0450 0.0350 0.699689 3.84775  4.54744           2       100                    | 
|    multiplier/i_4/i_409/B2         OAI22_X1  Rise  1.6640 0.0000 0.0350          1.61561                                                   | 
|    multiplier/i_4/i_409/ZN         OAI22_X1  Fall  1.6950 0.0310 0.0140 0.205075 2.57361  2.77868           1       100                    | 
|    multiplier/i_4/i_408/B          XNOR2_X1  Fall  1.6950 0.0000 0.0140          2.36817                                                   | 
|    multiplier/i_4/i_408/ZN         XNOR2_X1  Fall  1.7350 0.0400 0.0130 0.25607  0.97463  1.2307            1       100                    | 
|    multiplier/i_4/Res_imm[36]                Fall  1.7350 0.0000                                                                           | 
|    multiplier/i_0_13/A2            AND2_X1   Fall  1.7350 0.0000 0.0130          0.894119                                                  | 
|    multiplier/i_0_13/ZN            AND2_X1   Fall  1.7670 0.0320 0.0070 0.175951 0.914139 1.09009           1       100                    | 
|    multiplier/Res_reg[36]/D        DLH_X1    Fall  1.7670 0.0000 0.0070          0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/Res_reg[36]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Fall  1.0870 0.0000 0.0320          1.24879                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Fall  1.1380 0.0510 0.0140 7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/i_0_73/A2          NAND2_X2  Fall  1.1380 0.0000 0.0140          3.14281                                     F             | 
|    multiplier/i_0_73/ZN          NAND2_X2  Rise  1.1960 0.0580 0.0480 13.8058  22.353   36.1588           25      100      F    K        | 
|    multiplier/Res_reg[36]/G      DLH_X1    Rise  1.1980 0.0020 0.0480          0.985498                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1980 1.1980 | 
| time borrowed from endpoint              |  0.5690 1.7670 | 
| data required time                       |  1.7670        | 
|                                          |                | 
| data required time                       |  1.7670        | 
| data arrival time                        | -1.7670        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0210 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0020 | 
| library setup time               -0.0430 | 
| computed max time borrow          0.9380 | 
| user max time borrow              0.9810 | 
| allowed time borrow               0.9380 | 
| actual time borrow                0.5690 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.5690 | 
--------------------------------------------


 Timing Path to multiplier/Res_reg[39]/D 
  
 Path Start Point : multiplier/A_in_reg[9] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier/Res_reg[39] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A   CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z   CLKBUF_X1 Rise  0.0800 0.0800 0.0330 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A   CLKBUF_X3 Rise  0.0800 0.0000 0.0330          1.42116                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z   CLKBUF_X3 Rise  0.1280 0.0480 0.0150 7.22905  6.84394  14.073            3       100      F    K        | 
|    multiplier/i_0_49/B1            AOI21_X1  Rise  0.1280 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_0_49/ZN            AOI21_X1  Fall  0.1540 0.0260 0.0310 0.215016 6.25843  6.47344           1       100      F    K        | 
|    multiplier/CTS_L4_remove_c14/A  INV_X4    Fall  0.1540 0.0000 0.0310          5.70005                                     F             | 
|    multiplier/CTS_L4_remove_c14/ZN INV_X4    Rise  0.2150 0.0610 0.0470 25.0827  46.3184  71.4011           47      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    multiplier/A_in_reg[9]/G        DLH_X1    Rise  0.2200 0.0050 0.0470          0.985498                                    F             | 
|    multiplier/A_in_reg[9]/Q        DLH_X1    Fall  0.2990 0.0790 0.0160 0.570854 6.25843  6.82928           1       100      F             | 
|    multiplier/i_4/A_imm[9]                   Fall  0.2990 0.0000                                                                           | 
|    multiplier/i_4/i_966/A          INV_X4    Fall  0.2990 0.0000 0.0160          5.70005                                                   | 
|    multiplier/i_4/i_966/ZN         INV_X4    Rise  0.3520 0.0530 0.0410 25.2944  41.3279  66.6223           24      100                    | 
|    multiplier/i_4/i_858/A2         NOR2_X2   Rise  0.3670 0.0150 0.0440          3.34692                                                   | 
|    multiplier/i_4/i_858/ZN         NOR2_X2   Fall  0.3820 0.0150 0.0120 0.191386 3.74571  3.93709           1       100                    | 
|    multiplier/i_4/i_473/A          FA_X1     Fall  0.3820 0.0000 0.0120          3.6056                                                    | 
|    multiplier/i_4/i_473/CO         FA_X1     Fall  0.4620 0.0800 0.0170 0.408968 3.74571  4.15468           1       100                    | 
|    multiplier/i_4/i_476/A          FA_X1     Fall  0.4620 0.0000 0.0170          3.6056                                                    | 
|    multiplier/i_4/i_476/CO         FA_X1     Fall  0.5430 0.0810 0.0160 0.968085 2.76208  3.73016           1       100                    | 
|    multiplier/i_4/i_477/CI         FA_X1     Fall  0.5430 0.0000 0.0160          2.66475                                                   | 
|    multiplier/i_4/i_477/S          FA_X1     Rise  0.6600 0.1170 0.0150 0.588656 2.76208  3.35073           1       100                    | 
|    multiplier/i_4/i_513/CI         FA_X1     Rise  0.6600 0.0000 0.0150          2.76208                                                   | 
|    multiplier/i_4/i_513/S          FA_X1     Fall  0.7550 0.0950 0.0170 0.627566 2.76208  3.38964           1       100                    | 
|    multiplier/i_4/i_600/CI         FA_X1     Fall  0.7550 0.0000 0.0170          2.66475                                                   | 
|    multiplier/i_4/i_600/S          FA_X1     Rise  0.8720 0.1170 0.0150 0.57666  2.76208  3.33874           1       100                    | 
|    multiplier/i_4/i_618/CI         FA_X1     Rise  0.8720 0.0000 0.0150          2.76208                                                   | 
|    multiplier/i_4/i_618/S          FA_X1     Fall  0.9660 0.0940 0.0170 0.383917 2.76208  3.14599           1       100                    | 
|    multiplier/i_4/i_624/CI         FA_X1     Fall  0.9660 0.0000 0.0170          2.66475                                                   | 
|    multiplier/i_4/i_624/S          FA_X1     Rise  1.0840 0.1180 0.0150 0.171685 3.44779  3.61948           1       100                    | 
|    multiplier/i_4/i_628/B          HA_X1     Rise  1.0840 0.0000 0.0150          3.44779                                                   | 
|    multiplier/i_4/i_628/CO         HA_X1     Rise  1.1230 0.0390 0.0130 0.432872 3.44779  3.88066           1       100                    | 
|    multiplier/i_4/i_629/B          HA_X1     Rise  1.1230 0.0000 0.0130          3.44779                                                   | 
|    multiplier/i_4/i_629/S          HA_X1     Rise  1.1980 0.0750 0.0480 0.547229 6.84842  7.39565           2       100                    | 
|    multiplier/i_4/i_915/A2         NOR2_X2   Rise  1.1980 0.0000 0.0480          3.34692                                                   | 
|    multiplier/i_4/i_915/ZN         NOR2_X2   Fall  1.2160 0.0180 0.0140 0.623997 5.08929  5.71329           2       100                    | 
|    multiplier/i_4/i_914/B          AOI211_X2 Fall  1.2160 0.0000 0.0140          3.05015                                                   | 
|    multiplier/i_4/i_914/ZN         AOI211_X2 Rise  1.2960 0.0800 0.0500 0.69592  6.43402  7.12994           2       100                    | 
|    multiplier/i_4/i_913/B          OAI211_X2 Rise  1.2960 0.0000 0.0500          3.20793                                                   | 
|    multiplier/i_4/i_913/ZN         OAI211_X2 Fall  1.3370 0.0410 0.0240 2.32999  5.08149  7.41147           2       100                    | 
|    multiplier/i_4/i_1239/B2        AOI21_X2  Fall  1.3370 0.0000 0.0240          2.94922                                                   | 
|    multiplier/i_4/i_1239/ZN        AOI21_X2  Rise  1.3730 0.0360 0.0210 1.3529   1.57189  2.92479           1       100                    | 
|    multiplier/i_4/i_1238/B2        OAI21_X1  Rise  1.3730 0.0000 0.0210          1.57189                                                   | 
|    multiplier/i_4/i_1238/ZN        OAI21_X1  Fall  1.3940 0.0210 0.0120 0.657562 1.67685  2.33441           1       100                    | 
|    multiplier/i_4/i_1237/B2        AOI21_X1  Fall  1.3940 0.0000 0.0120          1.40993                                                   | 
|    multiplier/i_4/i_1237/ZN        AOI21_X1  Rise  1.4270 0.0330 0.0230 0.341339 1.6163   1.95764           1       100                    | 
|    multiplier/i_4/i_1236/A3        NOR3_X1   Rise  1.4270 0.0000 0.0230          1.6163                                                    | 
|    multiplier/i_4/i_1236/ZN        NOR3_X1   Fall  1.4420 0.0150 0.0090 0.197667 1.67297  1.87064           1       100                    | 
|    multiplier/i_4/i_1235/A3        OR3_X2    Fall  1.4420 0.0000 0.0090          1.60629                                                   | 
|    multiplier/i_4/i_1235/ZN        OR3_X2    Fall  1.5200 0.0780 0.0130 1.048    3.53638  4.58438           1       100                    | 
|    multiplier/i_4/i_1234/A         OAI221_X2 Fall  1.5200 0.0000 0.0130          3.36412                                                   | 
|    multiplier/i_4/i_1234/ZN        OAI221_X2 Rise  1.5510 0.0310 0.0490 0.483297 8.10211  8.5854            2       100                    | 
|    multiplier/i_4/i_1228/B1        AOI21_X4  Rise  1.5510 0.0000 0.0490          6.40188                                                   | 
|    multiplier/i_4/i_1228/ZN        AOI21_X4  Fall  1.5730 0.0220 0.0190 1.862    7.10014  8.96213           3       100                    | 
|    multiplier/i_4/i_1226/B1        AOI21_X1  Fall  1.5730 0.0000 0.0190          1.44682                                                   | 
|    multiplier/i_4/i_1226/ZN        AOI21_X1  Rise  1.6170 0.0440 0.0350 0.539814 3.93237  4.47219           2       100                    | 
|    multiplier/i_4/i_1225/A         INV_X1    Rise  1.6170 0.0000 0.0350          1.70023                                                   | 
|    multiplier/i_4/i_1225/ZN        INV_X1    Fall  1.6280 0.0110 0.0100 0.26085  1.67685  1.9377            1       100                    | 
|    multiplier/i_4/i_1224/B2        AOI21_X1  Fall  1.6280 0.0000 0.0100          1.40993                                                   | 
|    multiplier/i_4/i_1224/ZN        AOI21_X1  Rise  1.6730 0.0450 0.0340 0.452919 3.84775  4.30067           2       100                    | 
|    multiplier/i_4/i_418/A          XOR2_X1   Rise  1.6730 0.0000 0.0340          2.23214                                                   | 
|    multiplier/i_4/i_418/Z          XOR2_X1   Rise  1.7220 0.0490 0.0190 0.288031 0.97463  1.26266           1       100                    | 
|    multiplier/i_4/Res_imm[39]                Rise  1.7220 0.0000                                                                           | 
|    multiplier/i_0_16/A2            AND2_X1   Rise  1.7220 0.0000 0.0190          0.97463                                                   | 
|    multiplier/i_0_16/ZN            AND2_X1   Rise  1.7540 0.0320 0.0100 0.24337  0.914139 1.15751           1       100                    | 
|    multiplier/Res_reg[39]/D        DLH_X1    Rise  1.7540 0.0000 0.0100          0.914139                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/Res_reg[39]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Fall  1.0870 0.0000 0.0320          1.24879                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Fall  1.1380 0.0510 0.0140 7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/i_0_73/A2          NAND2_X2  Fall  1.1380 0.0000 0.0140          3.14281                                     F             | 
|    multiplier/i_0_73/ZN          NAND2_X2  Rise  1.1960 0.0580 0.0480 13.8058  22.353   36.1588           25      100      F    K        | 
|    multiplier/Res_reg[39]/G      DLH_X1    Rise  1.1980 0.0020 0.0480          0.985498                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1980 1.1980 | 
| time borrowed from endpoint              |  0.5560 1.7540 | 
| data required time                       |  1.7540        | 
|                                          |                | 
| data required time                       |  1.7540        | 
| data arrival time                        | -1.7540        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0210 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0020 | 
| library setup time                0.0010 | 
| computed max time borrow          0.9820 | 
| user max time borrow              0.9810 | 
| allowed time borrow               0.9810 | 
| actual time borrow                0.5560 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.5560 | 
--------------------------------------------


 Timing Path to multiplier/Res_reg[35]/D 
  
 Path Start Point : multiplier/A_in_reg[9] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier/Res_reg[35] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A   CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z   CLKBUF_X1 Rise  0.0800 0.0800 0.0330 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A   CLKBUF_X3 Rise  0.0800 0.0000 0.0330          1.42116                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z   CLKBUF_X3 Rise  0.1280 0.0480 0.0150 7.22905  6.84394  14.073            3       100      F    K        | 
|    multiplier/i_0_49/B1            AOI21_X1  Rise  0.1280 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_0_49/ZN            AOI21_X1  Fall  0.1540 0.0260 0.0310 0.215016 6.25843  6.47344           1       100      F    K        | 
|    multiplier/CTS_L4_remove_c14/A  INV_X4    Fall  0.1540 0.0000 0.0310          5.70005                                     F             | 
|    multiplier/CTS_L4_remove_c14/ZN INV_X4    Rise  0.2150 0.0610 0.0470 25.0827  46.3184  71.4011           47      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    multiplier/A_in_reg[9]/G        DLH_X1    Rise  0.2200 0.0050 0.0470          0.985498                                    F             | 
|    multiplier/A_in_reg[9]/Q        DLH_X1    Fall  0.2990 0.0790 0.0160 0.570854 6.25843  6.82928           1       100      F             | 
|    multiplier/i_4/A_imm[9]                   Fall  0.2990 0.0000                                                                           | 
|    multiplier/i_4/i_966/A          INV_X4    Fall  0.2990 0.0000 0.0160          5.70005                                                   | 
|    multiplier/i_4/i_966/ZN         INV_X4    Rise  0.3520 0.0530 0.0410 25.2944  41.3279  66.6223           24      100                    | 
|    multiplier/i_4/i_858/A2         NOR2_X2   Rise  0.3670 0.0150 0.0440          3.34692                                                   | 
|    multiplier/i_4/i_858/ZN         NOR2_X2   Fall  0.3820 0.0150 0.0120 0.191386 3.74571  3.93709           1       100                    | 
|    multiplier/i_4/i_473/A          FA_X1     Fall  0.3820 0.0000 0.0120          3.6056                                                    | 
|    multiplier/i_4/i_473/CO         FA_X1     Fall  0.4620 0.0800 0.0170 0.408968 3.74571  4.15468           1       100                    | 
|    multiplier/i_4/i_476/A          FA_X1     Fall  0.4620 0.0000 0.0170          3.6056                                                    | 
|    multiplier/i_4/i_476/CO         FA_X1     Fall  0.5430 0.0810 0.0160 0.968085 2.76208  3.73016           1       100                    | 
|    multiplier/i_4/i_477/CI         FA_X1     Fall  0.5430 0.0000 0.0160          2.66475                                                   | 
|    multiplier/i_4/i_477/S          FA_X1     Rise  0.6600 0.1170 0.0150 0.588656 2.76208  3.35073           1       100                    | 
|    multiplier/i_4/i_513/CI         FA_X1     Rise  0.6600 0.0000 0.0150          2.76208                                                   | 
|    multiplier/i_4/i_513/S          FA_X1     Fall  0.7550 0.0950 0.0170 0.627566 2.76208  3.38964           1       100                    | 
|    multiplier/i_4/i_600/CI         FA_X1     Fall  0.7550 0.0000 0.0170          2.66475                                                   | 
|    multiplier/i_4/i_600/S          FA_X1     Rise  0.8720 0.1170 0.0150 0.57666  2.76208  3.33874           1       100                    | 
|    multiplier/i_4/i_618/CI         FA_X1     Rise  0.8720 0.0000 0.0150          2.76208                                                   | 
|    multiplier/i_4/i_618/S          FA_X1     Fall  0.9660 0.0940 0.0170 0.383917 2.76208  3.14599           1       100                    | 
|    multiplier/i_4/i_624/CI         FA_X1     Fall  0.9660 0.0000 0.0170          2.66475                                                   | 
|    multiplier/i_4/i_624/S          FA_X1     Rise  1.0840 0.1180 0.0150 0.171685 3.44779  3.61948           1       100                    | 
|    multiplier/i_4/i_628/B          HA_X1     Rise  1.0840 0.0000 0.0150          3.44779                                                   | 
|    multiplier/i_4/i_628/CO         HA_X1     Rise  1.1230 0.0390 0.0130 0.432872 3.44779  3.88066           1       100                    | 
|    multiplier/i_4/i_629/B          HA_X1     Rise  1.1230 0.0000 0.0130          3.44779                                                   | 
|    multiplier/i_4/i_629/S          HA_X1     Rise  1.1980 0.0750 0.0480 0.547229 6.84842  7.39565           2       100                    | 
|    multiplier/i_4/i_915/A2         NOR2_X2   Rise  1.1980 0.0000 0.0480          3.34692                                                   | 
|    multiplier/i_4/i_915/ZN         NOR2_X2   Fall  1.2160 0.0180 0.0140 0.623997 5.08929  5.71329           2       100                    | 
|    multiplier/i_4/i_914/B          AOI211_X2 Fall  1.2160 0.0000 0.0140          3.05015                                                   | 
|    multiplier/i_4/i_914/ZN         AOI211_X2 Rise  1.2960 0.0800 0.0500 0.69592  6.43402  7.12994           2       100                    | 
|    multiplier/i_4/i_913/B          OAI211_X2 Rise  1.2960 0.0000 0.0500          3.20793                                                   | 
|    multiplier/i_4/i_913/ZN         OAI211_X2 Fall  1.3370 0.0410 0.0240 2.32999  5.08149  7.41147           2       100                    | 
|    multiplier/i_4/i_1239/B2        AOI21_X2  Fall  1.3370 0.0000 0.0240          2.94922                                                   | 
|    multiplier/i_4/i_1239/ZN        AOI21_X2  Rise  1.3730 0.0360 0.0210 1.3529   1.57189  2.92479           1       100                    | 
|    multiplier/i_4/i_1238/B2        OAI21_X1  Rise  1.3730 0.0000 0.0210          1.57189                                                   | 
|    multiplier/i_4/i_1238/ZN        OAI21_X1  Fall  1.3940 0.0210 0.0120 0.657562 1.67685  2.33441           1       100                    | 
|    multiplier/i_4/i_1237/B2        AOI21_X1  Fall  1.3940 0.0000 0.0120          1.40993                                                   | 
|    multiplier/i_4/i_1237/ZN        AOI21_X1  Rise  1.4270 0.0330 0.0230 0.341339 1.6163   1.95764           1       100                    | 
|    multiplier/i_4/i_1236/A3        NOR3_X1   Rise  1.4270 0.0000 0.0230          1.6163                                                    | 
|    multiplier/i_4/i_1236/ZN        NOR3_X1   Fall  1.4420 0.0150 0.0090 0.197667 1.67297  1.87064           1       100                    | 
|    multiplier/i_4/i_1235/A3        OR3_X2    Fall  1.4420 0.0000 0.0090          1.60629                                                   | 
|    multiplier/i_4/i_1235/ZN        OR3_X2    Fall  1.5200 0.0780 0.0130 1.048    3.53638  4.58438           1       100                    | 
|    multiplier/i_4/i_1234/A         OAI221_X2 Fall  1.5200 0.0000 0.0130          3.36412                                                   | 
|    multiplier/i_4/i_1234/ZN        OAI221_X2 Rise  1.5510 0.0310 0.0490 0.483297 8.10211  8.5854            2       100                    | 
|    multiplier/i_4/i_1233/A         INV_X1    Rise  1.5510 0.0000 0.0490          1.70023                                                   | 
|    multiplier/i_4/i_1233/ZN        INV_X1    Fall  1.5720 0.0210 0.0160 0.425243 5.36191  5.78715           2       100                    | 
|    multiplier/i_4/i_413/B1         AOI21_X2  Fall  1.5720 0.0000 0.0160          2.72585                                                   | 
|    multiplier/i_4/i_413/ZN         AOI21_X2  Rise  1.6090 0.0370 0.0290 0.404233 6.03068  6.43492           2       100                    | 
|    multiplier/i_4/i_412/A          INV_X1    Rise  1.6090 0.0000 0.0290          1.70023                                                   | 
|    multiplier/i_4/i_412/ZN         INV_X1    Fall  1.6190 0.0100 0.0080 0.172708 1.67685  1.84956           1       100                    | 
|    multiplier/i_4/i_411/B2         AOI21_X1  Fall  1.6190 0.0000 0.0080          1.40993                                                   | 
|    multiplier/i_4/i_411/ZN         AOI21_X1  Rise  1.6640 0.0450 0.0350 0.699689 3.84775  4.54744           2       100                    | 
|    multiplier/i_4/i_406/A          XOR2_X1   Rise  1.6640 0.0000 0.0350          2.23214                                                   | 
|    multiplier/i_4/i_406/Z          XOR2_X1   Rise  1.7130 0.0490 0.0190 0.208387 0.97463  1.18302           1       100                    | 
|    multiplier/i_4/Res_imm[35]                Rise  1.7130 0.0000                                                                           | 
|    multiplier/i_0_12/A2            AND2_X1   Rise  1.7130 0.0000 0.0190          0.97463                                                   | 
|    multiplier/i_0_12/ZN            AND2_X1   Rise  1.7450 0.0320 0.0100 0.251727 0.914139 1.16587           1       100                    | 
|    multiplier/Res_reg[35]/D        DLH_X1    Rise  1.7450 0.0000 0.0100          0.914139                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/Res_reg[35]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Fall  1.0870 0.0000 0.0320          1.24879                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Fall  1.1380 0.0510 0.0140 7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/i_0_73/A2          NAND2_X2  Fall  1.1380 0.0000 0.0140          3.14281                                     F             | 
|    multiplier/i_0_73/ZN          NAND2_X2  Rise  1.1960 0.0580 0.0480 13.8058  22.353   36.1588           25      100      F    K        | 
|    multiplier/Res_reg[35]/G      DLH_X1    Rise  1.1980 0.0020 0.0480          0.985498                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1980 1.1980 | 
| time borrowed from endpoint              |  0.5470 1.7450 | 
| data required time                       |  1.7450        | 
|                                          |                | 
| data required time                       |  1.7450        | 
| data arrival time                        | -1.7450        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0210 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0020 | 
| library setup time                0.0010 | 
| computed max time borrow          0.9820 | 
| user max time borrow              0.9810 | 
| allowed time borrow               0.9810 | 
| actual time borrow                0.5470 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.5470 | 
--------------------------------------------


 Timing Path to multiplier/Res_reg[41]/D 
  
 Path Start Point : multiplier/B_in_reg[12] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier/Res_reg[41] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A   CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z   CLKBUF_X1 Rise  0.0800 0.0800 0.0330 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A   CLKBUF_X3 Rise  0.0800 0.0000 0.0330          1.42116                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z   CLKBUF_X3 Rise  0.1280 0.0480 0.0150 7.22905  6.84394  14.073            3       100      F    K        | 
|    multiplier/i_0_49/B1            AOI21_X1  Rise  0.1280 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_0_49/ZN            AOI21_X1  Fall  0.1540 0.0260 0.0310 0.215016 6.25843  6.47344           1       100      F    K        | 
|    multiplier/CTS_L4_remove_c14/A  INV_X4    Fall  0.1540 0.0000 0.0310          5.70005                                     F             | 
|    multiplier/CTS_L4_remove_c14/ZN INV_X4    Rise  0.2150 0.0610 0.0470 25.0827  46.3184  71.4011           47      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    multiplier/B_in_reg[12]/G       DLH_X1    Rise  0.2200 0.0050 0.0470          0.985498                                    F             | 
|    multiplier/B_in_reg[12]/Q       DLH_X1    Fall  0.2980 0.0780 0.0160 0.197485 6.25843  6.45591           1       100      F             | 
|    multiplier/i_4/B_imm[12]                  Fall  0.2980 0.0000                                                                           | 
|    multiplier/i_4/i_999/A          INV_X4    Fall  0.2980 0.0000 0.0160          5.70005                                                   | 
|    multiplier/i_4/i_999/ZN         INV_X4    Rise  0.3510 0.0530 0.0400 25.5661  40.8948  66.4609           24      100                    | 
|    multiplier/i_4/i_848/A1         NOR2_X1   Rise  0.3580 0.0070 0.0410          1.71447                                                   | 
|    multiplier/i_4/i_848/ZN         NOR2_X1   Fall  0.3750 0.0170 0.0130 0.160046 3.47198  3.63203           1       100                    | 
|    multiplier/i_4/i_478/B          FA_X1     Fall  0.3750 0.0000 0.0130          3.39955                                                   | 
|    multiplier/i_4/i_478/CO         FA_X1     Fall  0.4590 0.0840 0.0170 0.634284 3.74571  4.37999           1       100                    | 
|    multiplier/i_4/i_481/A          FA_X1     Fall  0.4590 0.0000 0.0170          3.6056                                                    | 
|    multiplier/i_4/i_481/CO         FA_X1     Fall  0.5380 0.0790 0.0150 0.275711 2.76208  3.03779           1       100                    | 
|    multiplier/i_4/i_501/CI         FA_X1     Fall  0.5380 0.0000 0.0150          2.66475                                                   | 
|    multiplier/i_4/i_501/S          FA_X1     Fall  0.6300 0.0920 0.0170 0.503931 2.76208  3.26601           1       100                    | 
|    multiplier/i_4/i_502/CI         FA_X1     Fall  0.6300 0.0000 0.0170          2.66475                                                   | 
|    multiplier/i_4/i_502/CO         FA_X1     Fall  0.7030 0.0730 0.0150 0.314757 2.76208  3.07684           1       100                    | 
|    multiplier/i_4/i_530/CI         FA_X1     Fall  0.7030 0.0000 0.0150          2.66475                                                   | 
|    multiplier/i_4/i_530/CO         FA_X1     Fall  0.7750 0.0720 0.0150 0.137392 2.76208  2.89947           1       100                    | 
|    multiplier/i_4/i_564/CI         FA_X1     Fall  0.7750 0.0000 0.0150          2.66475                                                   | 
|    multiplier/i_4/i_564/CO         FA_X1     Fall  0.8490 0.0740 0.0160 0.775951 2.76208  3.53803           1       100                    | 
|    multiplier/i_4/i_571/CI         FA_X1     Fall  0.8490 0.0000 0.0160          2.66475                                                   | 
|    multiplier/i_4/i_571/CO         FA_X1     Fall  0.9220 0.0730 0.0150 0.462086 2.76208  3.22416           1       100                    | 
|    multiplier/i_4/i_71/CI          FA_X1     Fall  0.9220 0.0000 0.0150          2.66475                                                   | 
|    multiplier/i_4/i_71/CO          FA_X1     Fall  0.9940 0.0720 0.0150 0.150123 2.76208  2.9122            1       100                    | 
|    multiplier/i_4/i_92/CI          FA_X1     Fall  0.9940 0.0000 0.0150          2.66475                                                   | 
|    multiplier/i_4/i_92/S           FA_X1     Rise  1.1100 0.1160 0.0140 0.49914  2.76208  3.26122           1       100                    | 
|    multiplier/i_4/i_93/CI          FA_X1     Rise  1.1100 0.0000 0.0140          2.76208                                                   | 
|    multiplier/i_4/i_93/S           FA_X1     Fall  1.2090 0.0990 0.0190 0.404871 5.01112  5.41599           2       100                    | 
|    multiplier/i_4/i_449/A2         NOR2_X2   Fall  1.2090 0.0000 0.0190          3.17833                                                   | 
|    multiplier/i_4/i_449/ZN         NOR2_X2   Rise  1.2420 0.0330 0.0170 0.207458 3.4147   3.62216           2       100                    | 
|    multiplier/i_4/i_448/A          INV_X1    Rise  1.2420 0.0000 0.0170          1.70023                                                   | 
|    multiplier/i_4/i_448/ZN         INV_X1    Fall  1.2550 0.0130 0.0080 0.433395 3.32109  3.75449           2       100                    | 
|    multiplier/i_4/i_445/A3         NAND3_X1  Fall  1.2550 0.0000 0.0080          1.48627                                                   | 
|    multiplier/i_4/i_445/ZN         NAND3_X1  Rise  1.2790 0.0240 0.0160 0.405509 3.34082  3.74633           2       100                    | 
|    multiplier/i_4/i_1250/A         AOI21_X1  Rise  1.2790 0.0000 0.0160          1.62635                                                   | 
|    multiplier/i_4/i_1250/ZN        AOI21_X1  Fall  1.2940 0.0150 0.0100 0.402915 1.67753  2.08045           1       100                    | 
|    multiplier/i_4/i_1249/A         AOI221_X1 Fall  1.2940 0.0000 0.0100          1.49739                                                   | 
|    multiplier/i_4/i_1249/ZN        AOI221_X1 Rise  1.3830 0.0890 0.0580 0.671629 3.31772  3.98935           2       100                    | 
|    multiplier/i_4/i_1237/B1        AOI21_X1  Rise  1.3830 0.0000 0.0580          1.647                                                     | 
|    multiplier/i_4/i_1237/ZN        AOI21_X1  Fall  1.4050 0.0220 0.0180 0.341339 1.6163   1.95764           1       100                    | 
|    multiplier/i_4/i_1236/A3        NOR3_X1   Fall  1.4050 0.0000 0.0180          1.55272                                                   | 
|    multiplier/i_4/i_1236/ZN        NOR3_X1   Rise  1.4590 0.0540 0.0280 0.197667 1.67297  1.87064           1       100                    | 
|    multiplier/i_4/i_1235/A3        OR3_X2    Rise  1.4590 0.0000 0.0280          1.67297                                                   | 
|    multiplier/i_4/i_1235/ZN        OR3_X2    Rise  1.4930 0.0340 0.0090 1.048    3.53638  4.58438           1       100                    | 
|    multiplier/i_4/i_1234/A         OAI221_X2 Rise  1.4930 0.0000 0.0090          3.53638                                                   | 
|    multiplier/i_4/i_1234/ZN        OAI221_X2 Fall  1.5320 0.0390 0.0250 0.483297 8.10211  8.5854            2       100                    | 
|    multiplier/i_4/i_1228/B1        AOI21_X4  Fall  1.5320 0.0000 0.0250          5.61309                                                   | 
|    multiplier/i_4/i_1228/ZN        AOI21_X4  Rise  1.5680 0.0360 0.0250 1.862    7.10014  8.96213           3       100                    | 
|    multiplier/i_4/i_1288/C2        OAI211_X2 Rise  1.5680 0.0000 0.0250          3.15863                                                   | 
|    multiplier/i_4/i_1288/ZN        OAI211_X2 Fall  1.5970 0.0290 0.0170 0.658639 3.45437  4.11301           1       100                    | 
|    multiplier/i_4/i_1287/C2        AOI211_X2 Fall  1.5970 0.0000 0.0170          2.81576                                                   | 
|    multiplier/i_4/i_1287/ZN        AOI211_X2 Rise  1.6550 0.0580 0.0460 0.492816 5.4348   5.92762           3       100                    | 
|    multiplier/i_4/i_1284/A         XOR2_X1   Rise  1.6550 0.0000 0.0460          2.23214                                                   | 
|    multiplier/i_4/i_1284/Z         XOR2_X1   Rise  1.7050 0.0500 0.0190 0.142534 0.97463  1.11716           1       100                    | 
|    multiplier/i_4/Res_imm[41]                Rise  1.7050 0.0000                                                                           | 
|    multiplier/i_0_18/A2            AND2_X1   Rise  1.7050 0.0000 0.0190          0.97463                                                   | 
|    multiplier/i_0_18/ZN            AND2_X1   Rise  1.7370 0.0320 0.0110 0.266319 0.914139 1.18046           1       100                    | 
|    multiplier/Res_reg[41]/D        DLH_X1    Rise  1.7370 0.0000 0.0110          0.914139                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/Res_reg[41]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Fall  1.0870 0.0000 0.0320          1.24879                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Fall  1.1380 0.0510 0.0140 7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/i_0_73/A2          NAND2_X2  Fall  1.1380 0.0000 0.0140          3.14281                                     F             | 
|    multiplier/i_0_73/ZN          NAND2_X2  Rise  1.1960 0.0580 0.0480 13.8058  22.353   36.1588           25      100      F    K        | 
|    multiplier/Res_reg[41]/G      DLH_X1    Rise  1.1980 0.0020 0.0480          0.985498                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1980 1.1980 | 
| time borrowed from endpoint              |  0.5390 1.7370 | 
| data required time                       |  1.7370        | 
|                                          |                | 
| data required time                       |  1.7370        | 
| data arrival time                        | -1.7370        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0210 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0020 | 
| library setup time                0.0010 | 
| computed max time borrow          0.9820 | 
| user max time borrow              0.9810 | 
| allowed time borrow               0.9810 | 
| actual time borrow                0.5390 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.5390 | 
--------------------------------------------


 Timing Path to multiplier/Res_reg[38]/D 
  
 Path Start Point : multiplier/A_in_reg[9] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier/Res_reg[38] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A   CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z   CLKBUF_X1 Rise  0.0800 0.0800 0.0330 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A   CLKBUF_X3 Rise  0.0800 0.0000 0.0330          1.42116                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z   CLKBUF_X3 Rise  0.1280 0.0480 0.0150 7.22905  6.84394  14.073            3       100      F    K        | 
|    multiplier/i_0_49/B1            AOI21_X1  Rise  0.1280 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_0_49/ZN            AOI21_X1  Fall  0.1540 0.0260 0.0310 0.215016 6.25843  6.47344           1       100      F    K        | 
|    multiplier/CTS_L4_remove_c14/A  INV_X4    Fall  0.1540 0.0000 0.0310          5.70005                                     F             | 
|    multiplier/CTS_L4_remove_c14/ZN INV_X4    Rise  0.2150 0.0610 0.0470 25.0827  46.3184  71.4011           47      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    multiplier/A_in_reg[9]/G        DLH_X1    Rise  0.2200 0.0050 0.0470          0.985498                                    F             | 
|    multiplier/A_in_reg[9]/Q        DLH_X1    Fall  0.2990 0.0790 0.0160 0.570854 6.25843  6.82928           1       100      F             | 
|    multiplier/i_4/A_imm[9]                   Fall  0.2990 0.0000                                                                           | 
|    multiplier/i_4/i_966/A          INV_X4    Fall  0.2990 0.0000 0.0160          5.70005                                                   | 
|    multiplier/i_4/i_966/ZN         INV_X4    Rise  0.3520 0.0530 0.0410 25.2944  41.3279  66.6223           24      100                    | 
|    multiplier/i_4/i_858/A2         NOR2_X2   Rise  0.3670 0.0150 0.0440          3.34692                                                   | 
|    multiplier/i_4/i_858/ZN         NOR2_X2   Fall  0.3820 0.0150 0.0120 0.191386 3.74571  3.93709           1       100                    | 
|    multiplier/i_4/i_473/A          FA_X1     Fall  0.3820 0.0000 0.0120          3.6056                                                    | 
|    multiplier/i_4/i_473/CO         FA_X1     Fall  0.4620 0.0800 0.0170 0.408968 3.74571  4.15468           1       100                    | 
|    multiplier/i_4/i_476/A          FA_X1     Fall  0.4620 0.0000 0.0170          3.6056                                                    | 
|    multiplier/i_4/i_476/CO         FA_X1     Fall  0.5430 0.0810 0.0160 0.968085 2.76208  3.73016           1       100                    | 
|    multiplier/i_4/i_477/CI         FA_X1     Fall  0.5430 0.0000 0.0160          2.66475                                                   | 
|    multiplier/i_4/i_477/S          FA_X1     Rise  0.6600 0.1170 0.0150 0.588656 2.76208  3.35073           1       100                    | 
|    multiplier/i_4/i_513/CI         FA_X1     Rise  0.6600 0.0000 0.0150          2.76208                                                   | 
|    multiplier/i_4/i_513/S          FA_X1     Fall  0.7550 0.0950 0.0170 0.627566 2.76208  3.38964           1       100                    | 
|    multiplier/i_4/i_600/CI         FA_X1     Fall  0.7550 0.0000 0.0170          2.66475                                                   | 
|    multiplier/i_4/i_600/S          FA_X1     Rise  0.8720 0.1170 0.0150 0.57666  2.76208  3.33874           1       100                    | 
|    multiplier/i_4/i_618/CI         FA_X1     Rise  0.8720 0.0000 0.0150          2.76208                                                   | 
|    multiplier/i_4/i_618/S          FA_X1     Fall  0.9660 0.0940 0.0170 0.383917 2.76208  3.14599           1       100                    | 
|    multiplier/i_4/i_624/CI         FA_X1     Fall  0.9660 0.0000 0.0170          2.66475                                                   | 
|    multiplier/i_4/i_624/S          FA_X1     Rise  1.0840 0.1180 0.0150 0.171685 3.44779  3.61948           1       100                    | 
|    multiplier/i_4/i_628/B          HA_X1     Rise  1.0840 0.0000 0.0150          3.44779                                                   | 
|    multiplier/i_4/i_628/CO         HA_X1     Rise  1.1230 0.0390 0.0130 0.432872 3.44779  3.88066           1       100                    | 
|    multiplier/i_4/i_629/B          HA_X1     Rise  1.1230 0.0000 0.0130          3.44779                                                   | 
|    multiplier/i_4/i_629/S          HA_X1     Rise  1.1980 0.0750 0.0480 0.547229 6.84842  7.39565           2       100                    | 
|    multiplier/i_4/i_915/A2         NOR2_X2   Rise  1.1980 0.0000 0.0480          3.34692                                                   | 
|    multiplier/i_4/i_915/ZN         NOR2_X2   Fall  1.2160 0.0180 0.0140 0.623997 5.08929  5.71329           2       100                    | 
|    multiplier/i_4/i_914/B          AOI211_X2 Fall  1.2160 0.0000 0.0140          3.05015                                                   | 
|    multiplier/i_4/i_914/ZN         AOI211_X2 Rise  1.2960 0.0800 0.0500 0.69592  6.43402  7.12994           2       100                    | 
|    multiplier/i_4/i_913/B          OAI211_X2 Rise  1.2960 0.0000 0.0500          3.20793                                                   | 
|    multiplier/i_4/i_913/ZN         OAI211_X2 Fall  1.3370 0.0410 0.0240 2.32999  5.08149  7.41147           2       100                    | 
|    multiplier/i_4/i_1239/B2        AOI21_X2  Fall  1.3370 0.0000 0.0240          2.94922                                                   | 
|    multiplier/i_4/i_1239/ZN        AOI21_X2  Rise  1.3730 0.0360 0.0210 1.3529   1.57189  2.92479           1       100                    | 
|    multiplier/i_4/i_1238/B2        OAI21_X1  Rise  1.3730 0.0000 0.0210          1.57189                                                   | 
|    multiplier/i_4/i_1238/ZN        OAI21_X1  Fall  1.3940 0.0210 0.0120 0.657562 1.67685  2.33441           1       100                    | 
|    multiplier/i_4/i_1237/B2        AOI21_X1  Fall  1.3940 0.0000 0.0120          1.40993                                                   | 
|    multiplier/i_4/i_1237/ZN        AOI21_X1  Rise  1.4270 0.0330 0.0230 0.341339 1.6163   1.95764           1       100                    | 
|    multiplier/i_4/i_1236/A3        NOR3_X1   Rise  1.4270 0.0000 0.0230          1.6163                                                    | 
|    multiplier/i_4/i_1236/ZN        NOR3_X1   Fall  1.4420 0.0150 0.0090 0.197667 1.67297  1.87064           1       100                    | 
|    multiplier/i_4/i_1235/A3        OR3_X2    Fall  1.4420 0.0000 0.0090          1.60629                                                   | 
|    multiplier/i_4/i_1235/ZN        OR3_X2    Fall  1.5200 0.0780 0.0130 1.048    3.53638  4.58438           1       100                    | 
|    multiplier/i_4/i_1234/A         OAI221_X2 Fall  1.5200 0.0000 0.0130          3.36412                                                   | 
|    multiplier/i_4/i_1234/ZN        OAI221_X2 Rise  1.5510 0.0310 0.0490 0.483297 8.10211  8.5854            2       100                    | 
|    multiplier/i_4/i_1228/B1        AOI21_X4  Rise  1.5510 0.0000 0.0490          6.40188                                                   | 
|    multiplier/i_4/i_1228/ZN        AOI21_X4  Fall  1.5730 0.0220 0.0190 1.862    7.10014  8.96213           3       100                    | 
|    multiplier/i_4/i_1226/B1        AOI21_X1  Fall  1.5730 0.0000 0.0190          1.44682                                                   | 
|    multiplier/i_4/i_1226/ZN        AOI21_X1  Rise  1.6170 0.0440 0.0350 0.539814 3.93237  4.47219           2       100                    | 
|    multiplier/i_4/i_417/A          XOR2_X1   Rise  1.6170 0.0000 0.0350          2.23214                                                   | 
|    multiplier/i_4/i_417/Z          XOR2_X1   Rise  1.6660 0.0490 0.0190 0.245088 0.97463  1.21972           1       100                    | 
|    multiplier/i_4/Res_imm[38]                Rise  1.6660 0.0000                                                                           | 
|    multiplier/i_0_15/A2            AND2_X1   Rise  1.6660 0.0000 0.0190          0.97463                                                   | 
|    multiplier/i_0_15/ZN            AND2_X1   Rise  1.6990 0.0330 0.0110 0.310804 0.914139 1.22494           1       100                    | 
|    multiplier/Res_reg[38]/D        DLH_X1    Rise  1.6990 0.0000 0.0110          0.914139                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/Res_reg[38]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Fall  1.0870 0.0000 0.0320          1.24879                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Fall  1.1380 0.0510 0.0140 7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/i_0_73/A2          NAND2_X2  Fall  1.1380 0.0000 0.0140          3.14281                                     F             | 
|    multiplier/i_0_73/ZN          NAND2_X2  Rise  1.1960 0.0580 0.0480 13.8058  22.353   36.1588           25      100      F    K        | 
|    multiplier/Res_reg[38]/G      DLH_X1    Rise  1.1980 0.0020 0.0480          0.985498                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1980 1.1980 | 
| time borrowed from endpoint              |  0.5010 1.6990 | 
| data required time                       |  1.6990        | 
|                                          |                | 
| data required time                       |  1.6990        | 
| data arrival time                        | -1.6990        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0210 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0020 | 
| library setup time                0.0010 | 
| computed max time borrow          0.9820 | 
| user max time borrow              0.9810 | 
| allowed time borrow               0.9810 | 
| actual time borrow                0.5010 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.5010 | 
--------------------------------------------


 Timing Path to multiplier/Res_reg[34]/D 
  
 Path Start Point : multiplier/A_in_reg[9] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier/Res_reg[34] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap  Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 0.839956  0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6                 Rise  0.0000 0.0000                                                                            | 
|    multiplier/CTS_L1_c_tid0_42/A   CLKBUF_X1 Rise  0.0000 0.0000 0.1000           0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z   CLKBUF_X1 Rise  0.0800 0.0800 0.0330 4.558     7.92159  12.4796           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A   CLKBUF_X3 Rise  0.0800 0.0000 0.0330           1.42116                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z   CLKBUF_X3 Rise  0.1280 0.0480 0.0150 7.22905   6.84394  14.073            3       100      F    K        | 
|    multiplier/i_0_49/B1            AOI21_X1  Rise  0.1280 0.0000 0.0150           1.647                                       F             | 
|    multiplier/i_0_49/ZN            AOI21_X1  Fall  0.1540 0.0260 0.0310 0.215016  6.25843  6.47344           1       100      F    K        | 
|    multiplier/CTS_L4_remove_c14/A  INV_X4    Fall  0.1540 0.0000 0.0310           5.70005                                     F             | 
|    multiplier/CTS_L4_remove_c14/ZN INV_X4    Rise  0.2150 0.0610 0.0470 25.0827   46.3184  71.4011           47      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    multiplier/A_in_reg[9]/G        DLH_X1    Rise  0.2200 0.0050 0.0470           0.985498                                    F             | 
|    multiplier/A_in_reg[9]/Q        DLH_X1    Fall  0.2990 0.0790 0.0160 0.570854  6.25843  6.82928           1       100      F             | 
|    multiplier/i_4/A_imm[9]                   Fall  0.2990 0.0000                                                                            | 
|    multiplier/i_4/i_966/A          INV_X4    Fall  0.2990 0.0000 0.0160           5.70005                                                   | 
|    multiplier/i_4/i_966/ZN         INV_X4    Rise  0.3520 0.0530 0.0410 25.2944   41.3279  66.6223           24      100                    | 
|    multiplier/i_4/i_858/A2         NOR2_X2   Rise  0.3670 0.0150 0.0440           3.34692                                                   | 
|    multiplier/i_4/i_858/ZN         NOR2_X2   Fall  0.3820 0.0150 0.0120 0.191386  3.74571  3.93709           1       100                    | 
|    multiplier/i_4/i_473/A          FA_X1     Fall  0.3820 0.0000 0.0120           3.6056                                                    | 
|    multiplier/i_4/i_473/CO         FA_X1     Fall  0.4620 0.0800 0.0170 0.408968  3.74571  4.15468           1       100                    | 
|    multiplier/i_4/i_476/A          FA_X1     Fall  0.4620 0.0000 0.0170           3.6056                                                    | 
|    multiplier/i_4/i_476/CO         FA_X1     Fall  0.5430 0.0810 0.0160 0.968085  2.76208  3.73016           1       100                    | 
|    multiplier/i_4/i_477/CI         FA_X1     Fall  0.5430 0.0000 0.0160           2.66475                                                   | 
|    multiplier/i_4/i_477/S          FA_X1     Rise  0.6600 0.1170 0.0150 0.588656  2.76208  3.35073           1       100                    | 
|    multiplier/i_4/i_513/CI         FA_X1     Rise  0.6600 0.0000 0.0150           2.76208                                                   | 
|    multiplier/i_4/i_513/S          FA_X1     Fall  0.7550 0.0950 0.0170 0.627566  2.76208  3.38964           1       100                    | 
|    multiplier/i_4/i_600/CI         FA_X1     Fall  0.7550 0.0000 0.0170           2.66475                                                   | 
|    multiplier/i_4/i_600/S          FA_X1     Rise  0.8720 0.1170 0.0150 0.57666   2.76208  3.33874           1       100                    | 
|    multiplier/i_4/i_618/CI         FA_X1     Rise  0.8720 0.0000 0.0150           2.76208                                                   | 
|    multiplier/i_4/i_618/S          FA_X1     Fall  0.9660 0.0940 0.0170 0.383917  2.76208  3.14599           1       100                    | 
|    multiplier/i_4/i_624/CI         FA_X1     Fall  0.9660 0.0000 0.0170           2.66475                                                   | 
|    multiplier/i_4/i_624/S          FA_X1     Rise  1.0840 0.1180 0.0150 0.171685  3.44779  3.61948           1       100                    | 
|    multiplier/i_4/i_628/B          HA_X1     Rise  1.0840 0.0000 0.0150           3.44779                                                   | 
|    multiplier/i_4/i_628/CO         HA_X1     Rise  1.1230 0.0390 0.0130 0.432872  3.44779  3.88066           1       100                    | 
|    multiplier/i_4/i_629/B          HA_X1     Rise  1.1230 0.0000 0.0130           3.44779                                                   | 
|    multiplier/i_4/i_629/S          HA_X1     Rise  1.1980 0.0750 0.0480 0.547229  6.84842  7.39565           2       100                    | 
|    multiplier/i_4/i_915/A2         NOR2_X2   Rise  1.1980 0.0000 0.0480           3.34692                                                   | 
|    multiplier/i_4/i_915/ZN         NOR2_X2   Fall  1.2160 0.0180 0.0140 0.623997  5.08929  5.71329           2       100                    | 
|    multiplier/i_4/i_914/B          AOI211_X2 Fall  1.2160 0.0000 0.0140           3.05015                                                   | 
|    multiplier/i_4/i_914/ZN         AOI211_X2 Rise  1.2960 0.0800 0.0500 0.69592   6.43402  7.12994           2       100                    | 
|    multiplier/i_4/i_913/B          OAI211_X2 Rise  1.2960 0.0000 0.0500           3.20793                                                   | 
|    multiplier/i_4/i_913/ZN         OAI211_X2 Fall  1.3370 0.0410 0.0240 2.32999   5.08149  7.41147           2       100                    | 
|    multiplier/i_4/i_1239/B2        AOI21_X2  Fall  1.3370 0.0000 0.0240           2.94922                                                   | 
|    multiplier/i_4/i_1239/ZN        AOI21_X2  Rise  1.3730 0.0360 0.0210 1.3529    1.57189  2.92479           1       100                    | 
|    multiplier/i_4/i_1238/B2        OAI21_X1  Rise  1.3730 0.0000 0.0210           1.57189                                                   | 
|    multiplier/i_4/i_1238/ZN        OAI21_X1  Fall  1.3940 0.0210 0.0120 0.657562  1.67685  2.33441           1       100                    | 
|    multiplier/i_4/i_1237/B2        AOI21_X1  Fall  1.3940 0.0000 0.0120           1.40993                                                   | 
|    multiplier/i_4/i_1237/ZN        AOI21_X1  Rise  1.4270 0.0330 0.0230 0.341339  1.6163   1.95764           1       100                    | 
|    multiplier/i_4/i_1236/A3        NOR3_X1   Rise  1.4270 0.0000 0.0230           1.6163                                                    | 
|    multiplier/i_4/i_1236/ZN        NOR3_X1   Fall  1.4420 0.0150 0.0090 0.197667  1.67297  1.87064           1       100                    | 
|    multiplier/i_4/i_1235/A3        OR3_X2    Fall  1.4420 0.0000 0.0090           1.60629                                                   | 
|    multiplier/i_4/i_1235/ZN        OR3_X2    Fall  1.5200 0.0780 0.0130 1.048     3.53638  4.58438           1       100                    | 
|    multiplier/i_4/i_1234/A         OAI221_X2 Fall  1.5200 0.0000 0.0130           3.36412                                                   | 
|    multiplier/i_4/i_1234/ZN        OAI221_X2 Rise  1.5510 0.0310 0.0490 0.483297  8.10211  8.5854            2       100                    | 
|    multiplier/i_4/i_1233/A         INV_X1    Rise  1.5510 0.0000 0.0490           1.70023                                                   | 
|    multiplier/i_4/i_1233/ZN        INV_X1    Fall  1.5720 0.0210 0.0160 0.425243  5.36191  5.78715           2       100                    | 
|    multiplier/i_4/i_413/B1         AOI21_X2  Fall  1.5720 0.0000 0.0160           2.72585                                                   | 
|    multiplier/i_4/i_413/ZN         AOI21_X2  Rise  1.6090 0.0370 0.0290 0.404233  6.03068  6.43492           2       100                    | 
|    multiplier/i_4/i_405/A          XOR2_X2   Rise  1.6090 0.0000 0.0290           4.33045                                                   | 
|    multiplier/i_4/i_405/Z          XOR2_X2   Rise  1.6550 0.0460 0.0170 0.206661  0.97463  1.18129           1       100                    | 
|    multiplier/i_4/Res_imm[34]                Rise  1.6550 0.0000                                                                            | 
|    multiplier/i_0_11/A2            AND2_X1   Rise  1.6550 0.0000 0.0170           0.97463                                                   | 
|    multiplier/i_0_11/ZN            AND2_X1   Rise  1.6860 0.0310 0.0100 0.0935414 0.914139 1.00768           1       100                    | 
|    multiplier/Res_reg[34]/D        DLH_X1    Rise  1.6860 0.0000 0.0100           0.914139                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/Res_reg[34]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Fall  1.0870 0.0000 0.0320          1.24879                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Fall  1.1380 0.0510 0.0140 7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/i_0_73/A2          NAND2_X2  Fall  1.1380 0.0000 0.0140          3.14281                                     F             | 
|    multiplier/i_0_73/ZN          NAND2_X2  Rise  1.1960 0.0580 0.0480 13.8058  22.353   36.1588           25      100      F    K        | 
|    multiplier/Res_reg[34]/G      DLH_X1    Rise  1.1980 0.0020 0.0480          0.985498                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1980 1.1980 | 
| time borrowed from endpoint              |  0.4880 1.6860 | 
| data required time                       |  1.6860        | 
|                                          |                | 
| data required time                       |  1.6860        | 
| data arrival time                        | -1.6860        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0210 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0020 | 
| library setup time                0.0010 | 
| computed max time borrow          0.9820 | 
| user max time borrow              0.9810 | 
| allowed time borrow               0.9810 | 
| actual time borrow                0.4880 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.4880 | 
--------------------------------------------


 Timing Path to multiplier/Res_reg[37]/D 
  
 Path Start Point : multiplier/A_in_reg[9] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier/Res_reg[37] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A   CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z   CLKBUF_X1 Rise  0.0800 0.0800 0.0330 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A   CLKBUF_X3 Rise  0.0800 0.0000 0.0330          1.42116                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z   CLKBUF_X3 Rise  0.1280 0.0480 0.0150 7.22905  6.84394  14.073            3       100      F    K        | 
|    multiplier/i_0_49/B1            AOI21_X1  Rise  0.1280 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_0_49/ZN            AOI21_X1  Fall  0.1540 0.0260 0.0310 0.215016 6.25843  6.47344           1       100      F    K        | 
|    multiplier/CTS_L4_remove_c14/A  INV_X4    Fall  0.1540 0.0000 0.0310          5.70005                                     F             | 
|    multiplier/CTS_L4_remove_c14/ZN INV_X4    Rise  0.2150 0.0610 0.0470 25.0827  46.3184  71.4011           47      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    multiplier/A_in_reg[9]/G        DLH_X1    Rise  0.2200 0.0050 0.0470          0.985498                                    F             | 
|    multiplier/A_in_reg[9]/Q        DLH_X1    Fall  0.2990 0.0790 0.0160 0.570854 6.25843  6.82928           1       100      F             | 
|    multiplier/i_4/A_imm[9]                   Fall  0.2990 0.0000                                                                           | 
|    multiplier/i_4/i_966/A          INV_X4    Fall  0.2990 0.0000 0.0160          5.70005                                                   | 
|    multiplier/i_4/i_966/ZN         INV_X4    Rise  0.3520 0.0530 0.0410 25.2944  41.3279  66.6223           24      100                    | 
|    multiplier/i_4/i_858/A2         NOR2_X2   Rise  0.3670 0.0150 0.0440          3.34692                                                   | 
|    multiplier/i_4/i_858/ZN         NOR2_X2   Fall  0.3820 0.0150 0.0120 0.191386 3.74571  3.93709           1       100                    | 
|    multiplier/i_4/i_473/A          FA_X1     Fall  0.3820 0.0000 0.0120          3.6056                                                    | 
|    multiplier/i_4/i_473/CO         FA_X1     Fall  0.4620 0.0800 0.0170 0.408968 3.74571  4.15468           1       100                    | 
|    multiplier/i_4/i_476/A          FA_X1     Fall  0.4620 0.0000 0.0170          3.6056                                                    | 
|    multiplier/i_4/i_476/CO         FA_X1     Fall  0.5430 0.0810 0.0160 0.968085 2.76208  3.73016           1       100                    | 
|    multiplier/i_4/i_477/CI         FA_X1     Fall  0.5430 0.0000 0.0160          2.66475                                                   | 
|    multiplier/i_4/i_477/S          FA_X1     Rise  0.6600 0.1170 0.0150 0.588656 2.76208  3.35073           1       100                    | 
|    multiplier/i_4/i_513/CI         FA_X1     Rise  0.6600 0.0000 0.0150          2.76208                                                   | 
|    multiplier/i_4/i_513/S          FA_X1     Fall  0.7550 0.0950 0.0170 0.627566 2.76208  3.38964           1       100                    | 
|    multiplier/i_4/i_600/CI         FA_X1     Fall  0.7550 0.0000 0.0170          2.66475                                                   | 
|    multiplier/i_4/i_600/S          FA_X1     Rise  0.8720 0.1170 0.0150 0.57666  2.76208  3.33874           1       100                    | 
|    multiplier/i_4/i_618/CI         FA_X1     Rise  0.8720 0.0000 0.0150          2.76208                                                   | 
|    multiplier/i_4/i_618/S          FA_X1     Fall  0.9660 0.0940 0.0170 0.383917 2.76208  3.14599           1       100                    | 
|    multiplier/i_4/i_624/CI         FA_X1     Fall  0.9660 0.0000 0.0170          2.66475                                                   | 
|    multiplier/i_4/i_624/S          FA_X1     Rise  1.0840 0.1180 0.0150 0.171685 3.44779  3.61948           1       100                    | 
|    multiplier/i_4/i_628/B          HA_X1     Rise  1.0840 0.0000 0.0150          3.44779                                                   | 
|    multiplier/i_4/i_628/CO         HA_X1     Rise  1.1230 0.0390 0.0130 0.432872 3.44779  3.88066           1       100                    | 
|    multiplier/i_4/i_629/B          HA_X1     Rise  1.1230 0.0000 0.0130          3.44779                                                   | 
|    multiplier/i_4/i_629/S          HA_X1     Rise  1.1980 0.0750 0.0480 0.547229 6.84842  7.39565           2       100                    | 
|    multiplier/i_4/i_915/A2         NOR2_X2   Rise  1.1980 0.0000 0.0480          3.34692                                                   | 
|    multiplier/i_4/i_915/ZN         NOR2_X2   Fall  1.2160 0.0180 0.0140 0.623997 5.08929  5.71329           2       100                    | 
|    multiplier/i_4/i_914/B          AOI211_X2 Fall  1.2160 0.0000 0.0140          3.05015                                                   | 
|    multiplier/i_4/i_914/ZN         AOI211_X2 Rise  1.2960 0.0800 0.0500 0.69592  6.43402  7.12994           2       100                    | 
|    multiplier/i_4/i_913/B          OAI211_X2 Rise  1.2960 0.0000 0.0500          3.20793                                                   | 
|    multiplier/i_4/i_913/ZN         OAI211_X2 Fall  1.3370 0.0410 0.0240 2.32999  5.08149  7.41147           2       100                    | 
|    multiplier/i_4/i_1239/B2        AOI21_X2  Fall  1.3370 0.0000 0.0240          2.94922                                                   | 
|    multiplier/i_4/i_1239/ZN        AOI21_X2  Rise  1.3730 0.0360 0.0210 1.3529   1.57189  2.92479           1       100                    | 
|    multiplier/i_4/i_1238/B2        OAI21_X1  Rise  1.3730 0.0000 0.0210          1.57189                                                   | 
|    multiplier/i_4/i_1238/ZN        OAI21_X1  Fall  1.3940 0.0210 0.0120 0.657562 1.67685  2.33441           1       100                    | 
|    multiplier/i_4/i_1237/B2        AOI21_X1  Fall  1.3940 0.0000 0.0120          1.40993                                                   | 
|    multiplier/i_4/i_1237/ZN        AOI21_X1  Rise  1.4270 0.0330 0.0230 0.341339 1.6163   1.95764           1       100                    | 
|    multiplier/i_4/i_1236/A3        NOR3_X1   Rise  1.4270 0.0000 0.0230          1.6163                                                    | 
|    multiplier/i_4/i_1236/ZN        NOR3_X1   Fall  1.4420 0.0150 0.0090 0.197667 1.67297  1.87064           1       100                    | 
|    multiplier/i_4/i_1235/A3        OR3_X2    Fall  1.4420 0.0000 0.0090          1.60629                                                   | 
|    multiplier/i_4/i_1235/ZN        OR3_X2    Fall  1.5200 0.0780 0.0130 1.048    3.53638  4.58438           1       100                    | 
|    multiplier/i_4/i_1234/A         OAI221_X2 Fall  1.5200 0.0000 0.0130          3.36412                                                   | 
|    multiplier/i_4/i_1234/ZN        OAI221_X2 Rise  1.5510 0.0310 0.0490 0.483297 8.10211  8.5854            2       100                    | 
|    multiplier/i_4/i_1228/B1        AOI21_X4  Rise  1.5510 0.0000 0.0490          6.40188                                                   | 
|    multiplier/i_4/i_1228/ZN        AOI21_X4  Fall  1.5730 0.0220 0.0190 1.862    7.10014  8.96213           3       100                    | 
|    multiplier/i_4/i_416/A          XOR2_X1   Fall  1.5730 0.0000 0.0190          2.18123                                                   | 
|    multiplier/i_4/i_416/Z          XOR2_X1   Fall  1.6260 0.0530 0.0110 0.216099 0.97463  1.19073           1       100                    | 
|    multiplier/i_4/Res_imm[37]                Fall  1.6260 0.0000                                                                           | 
|    multiplier/i_0_14/A2            AND2_X1   Fall  1.6260 0.0000 0.0110          0.894119                                                  | 
|    multiplier/i_0_14/ZN            AND2_X1   Fall  1.6570 0.0310 0.0080 0.381529 0.914139 1.29567           1       100                    | 
|    multiplier/Res_reg[37]/D        DLH_X1    Fall  1.6570 0.0000 0.0080          0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/Res_reg[37]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Fall  1.0870 0.0000 0.0320          1.24879                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Fall  1.1380 0.0510 0.0140 7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/i_0_73/A2          NAND2_X2  Fall  1.1380 0.0000 0.0140          3.14281                                     F             | 
|    multiplier/i_0_73/ZN          NAND2_X2  Rise  1.1960 0.0580 0.0480 13.8058  22.353   36.1588           25      100      F    K        | 
|    multiplier/Res_reg[37]/G      DLH_X1    Rise  1.1980 0.0020 0.0480          0.985498                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1980 1.1980 | 
| time borrowed from endpoint              |  0.4590 1.6570 | 
| data required time                       |  1.6570        | 
|                                          |                | 
| data required time                       |  1.6570        | 
| data arrival time                        | -1.6570        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0210 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0020 | 
| library setup time               -0.0430 | 
| computed max time borrow          0.9380 | 
| user max time borrow              0.9810 | 
| allowed time borrow               0.9380 | 
| actual time borrow                0.4590 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.4590 | 
--------------------------------------------


 Timing Path to multiplier/Res_reg[33]/D 
  
 Path Start Point : multiplier/A_in_reg[9] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier/Res_reg[33] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A   CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z   CLKBUF_X1 Rise  0.0800 0.0800 0.0330 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A   CLKBUF_X3 Rise  0.0800 0.0000 0.0330          1.42116                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z   CLKBUF_X3 Rise  0.1280 0.0480 0.0150 7.22905  6.84394  14.073            3       100      F    K        | 
|    multiplier/i_0_49/B1            AOI21_X1  Rise  0.1280 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_0_49/ZN            AOI21_X1  Fall  0.1540 0.0260 0.0310 0.215016 6.25843  6.47344           1       100      F    K        | 
|    multiplier/CTS_L4_remove_c14/A  INV_X4    Fall  0.1540 0.0000 0.0310          5.70005                                     F             | 
|    multiplier/CTS_L4_remove_c14/ZN INV_X4    Rise  0.2150 0.0610 0.0470 25.0827  46.3184  71.4011           47      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    multiplier/A_in_reg[9]/G        DLH_X1    Rise  0.2200 0.0050 0.0470          0.985498                                    F             | 
|    multiplier/A_in_reg[9]/Q        DLH_X1    Fall  0.2990 0.0790 0.0160 0.570854 6.25843  6.82928           1       100      F             | 
|    multiplier/i_4/A_imm[9]                   Fall  0.2990 0.0000                                                                           | 
|    multiplier/i_4/i_966/A          INV_X4    Fall  0.2990 0.0000 0.0160          5.70005                                                   | 
|    multiplier/i_4/i_966/ZN         INV_X4    Rise  0.3520 0.0530 0.0410 25.2944  41.3279  66.6223           24      100                    | 
|    multiplier/i_4/i_858/A2         NOR2_X2   Rise  0.3670 0.0150 0.0440          3.34692                                                   | 
|    multiplier/i_4/i_858/ZN         NOR2_X2   Fall  0.3820 0.0150 0.0120 0.191386 3.74571  3.93709           1       100                    | 
|    multiplier/i_4/i_473/A          FA_X1     Fall  0.3820 0.0000 0.0120          3.6056                                                    | 
|    multiplier/i_4/i_473/CO         FA_X1     Fall  0.4620 0.0800 0.0170 0.408968 3.74571  4.15468           1       100                    | 
|    multiplier/i_4/i_476/A          FA_X1     Fall  0.4620 0.0000 0.0170          3.6056                                                    | 
|    multiplier/i_4/i_476/CO         FA_X1     Fall  0.5430 0.0810 0.0160 0.968085 2.76208  3.73016           1       100                    | 
|    multiplier/i_4/i_477/CI         FA_X1     Fall  0.5430 0.0000 0.0160          2.66475                                                   | 
|    multiplier/i_4/i_477/S          FA_X1     Rise  0.6600 0.1170 0.0150 0.588656 2.76208  3.35073           1       100                    | 
|    multiplier/i_4/i_513/CI         FA_X1     Rise  0.6600 0.0000 0.0150          2.76208                                                   | 
|    multiplier/i_4/i_513/S          FA_X1     Fall  0.7550 0.0950 0.0170 0.627566 2.76208  3.38964           1       100                    | 
|    multiplier/i_4/i_600/CI         FA_X1     Fall  0.7550 0.0000 0.0170          2.66475                                                   | 
|    multiplier/i_4/i_600/S          FA_X1     Rise  0.8720 0.1170 0.0150 0.57666  2.76208  3.33874           1       100                    | 
|    multiplier/i_4/i_618/CI         FA_X1     Rise  0.8720 0.0000 0.0150          2.76208                                                   | 
|    multiplier/i_4/i_618/S          FA_X1     Fall  0.9660 0.0940 0.0170 0.383917 2.76208  3.14599           1       100                    | 
|    multiplier/i_4/i_624/CI         FA_X1     Fall  0.9660 0.0000 0.0170          2.66475                                                   | 
|    multiplier/i_4/i_624/S          FA_X1     Rise  1.0840 0.1180 0.0150 0.171685 3.44779  3.61948           1       100                    | 
|    multiplier/i_4/i_628/B          HA_X1     Rise  1.0840 0.0000 0.0150          3.44779                                                   | 
|    multiplier/i_4/i_628/CO         HA_X1     Rise  1.1230 0.0390 0.0130 0.432872 3.44779  3.88066           1       100                    | 
|    multiplier/i_4/i_629/B          HA_X1     Rise  1.1230 0.0000 0.0130          3.44779                                                   | 
|    multiplier/i_4/i_629/S          HA_X1     Rise  1.1980 0.0750 0.0480 0.547229 6.84842  7.39565           2       100                    | 
|    multiplier/i_4/i_915/A2         NOR2_X2   Rise  1.1980 0.0000 0.0480          3.34692                                                   | 
|    multiplier/i_4/i_915/ZN         NOR2_X2   Fall  1.2160 0.0180 0.0140 0.623997 5.08929  5.71329           2       100                    | 
|    multiplier/i_4/i_914/B          AOI211_X2 Fall  1.2160 0.0000 0.0140          3.05015                                                   | 
|    multiplier/i_4/i_914/ZN         AOI211_X2 Rise  1.2960 0.0800 0.0500 0.69592  6.43402  7.12994           2       100                    | 
|    multiplier/i_4/i_913/B          OAI211_X2 Rise  1.2960 0.0000 0.0500          3.20793                                                   | 
|    multiplier/i_4/i_913/ZN         OAI211_X2 Fall  1.3370 0.0410 0.0240 2.32999  5.08149  7.41147           2       100                    | 
|    multiplier/i_4/i_1239/B2        AOI21_X2  Fall  1.3370 0.0000 0.0240          2.94922                                                   | 
|    multiplier/i_4/i_1239/ZN        AOI21_X2  Rise  1.3730 0.0360 0.0210 1.3529   1.57189  2.92479           1       100                    | 
|    multiplier/i_4/i_1238/B2        OAI21_X1  Rise  1.3730 0.0000 0.0210          1.57189                                                   | 
|    multiplier/i_4/i_1238/ZN        OAI21_X1  Fall  1.3940 0.0210 0.0120 0.657562 1.67685  2.33441           1       100                    | 
|    multiplier/i_4/i_1237/B2        AOI21_X1  Fall  1.3940 0.0000 0.0120          1.40993                                                   | 
|    multiplier/i_4/i_1237/ZN        AOI21_X1  Rise  1.4270 0.0330 0.0230 0.341339 1.6163   1.95764           1       100                    | 
|    multiplier/i_4/i_1236/A3        NOR3_X1   Rise  1.4270 0.0000 0.0230          1.6163                                                    | 
|    multiplier/i_4/i_1236/ZN        NOR3_X1   Fall  1.4420 0.0150 0.0090 0.197667 1.67297  1.87064           1       100                    | 
|    multiplier/i_4/i_1235/A3        OR3_X2    Fall  1.4420 0.0000 0.0090          1.60629                                                   | 
|    multiplier/i_4/i_1235/ZN        OR3_X2    Fall  1.5200 0.0780 0.0130 1.048    3.53638  4.58438           1       100                    | 
|    multiplier/i_4/i_1234/A         OAI221_X2 Fall  1.5200 0.0000 0.0130          3.36412                                                   | 
|    multiplier/i_4/i_1234/ZN        OAI221_X2 Rise  1.5510 0.0310 0.0490 0.483297 8.10211  8.5854            2       100                    | 
|    multiplier/i_4/i_1233/A         INV_X1    Rise  1.5510 0.0000 0.0490          1.70023                                                   | 
|    multiplier/i_4/i_1233/ZN        INV_X1    Fall  1.5720 0.0210 0.0160 0.425243 5.36191  5.78715           2       100                    | 
|    multiplier/i_4/i_404/A          XOR2_X1   Fall  1.5720 0.0000 0.0160          2.18123                                                   | 
|    multiplier/i_4/i_404/Z          XOR2_X1   Fall  1.6240 0.0520 0.0110 0.136573 0.97463  1.1112            1       100                    | 
|    multiplier/i_4/Res_imm[33]                Fall  1.6240 0.0000                                                                           | 
|    multiplier/i_0_10/A2            AND2_X1   Fall  1.6240 0.0000 0.0110          0.894119                                                  | 
|    multiplier/i_0_10/ZN            AND2_X1   Fall  1.6540 0.0300 0.0070 0.134786 0.914139 1.04893           1       100                    | 
|    multiplier/Res_reg[33]/D        DLH_X1    Fall  1.6540 0.0000 0.0070          0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/Res_reg[33]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Fall  1.0870 0.0000 0.0320          1.24879                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Fall  1.1380 0.0510 0.0140 7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/i_0_73/A2          NAND2_X2  Fall  1.1380 0.0000 0.0140          3.14281                                     F             | 
|    multiplier/i_0_73/ZN          NAND2_X2  Rise  1.1960 0.0580 0.0480 13.8058  22.353   36.1588           25      100      F    K        | 
|    multiplier/Res_reg[33]/G      DLH_X1    Rise  1.1980 0.0020 0.0480          0.985498                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1980 1.1980 | 
| time borrowed from endpoint              |  0.4560 1.6540 | 
| data required time                       |  1.6540        | 
|                                          |                | 
| data required time                       |  1.6540        | 
| data arrival time                        | -1.6540        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0210 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0020 | 
| library setup time               -0.0430 | 
| computed max time borrow          0.9380 | 
| user max time borrow              0.9810 | 
| allowed time borrow               0.9380 | 
| actual time borrow                0.4560 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.4560 | 
--------------------------------------------


 Timing Path to multiplier/Res_reg[32]/D 
  
 Path Start Point : multiplier/A_in_reg[9] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier/Res_reg[32] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A   CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z   CLKBUF_X1 Rise  0.0800 0.0800 0.0330 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A   CLKBUF_X3 Rise  0.0800 0.0000 0.0330          1.42116                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z   CLKBUF_X3 Rise  0.1280 0.0480 0.0150 7.22905  6.84394  14.073            3       100      F    K        | 
|    multiplier/i_0_49/B1            AOI21_X1  Rise  0.1280 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_0_49/ZN            AOI21_X1  Fall  0.1540 0.0260 0.0310 0.215016 6.25843  6.47344           1       100      F    K        | 
|    multiplier/CTS_L4_remove_c14/A  INV_X4    Fall  0.1540 0.0000 0.0310          5.70005                                     F             | 
|    multiplier/CTS_L4_remove_c14/ZN INV_X4    Rise  0.2150 0.0610 0.0470 25.0827  46.3184  71.4011           47      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    multiplier/A_in_reg[9]/G        DLH_X1    Rise  0.2200 0.0050 0.0470          0.985498                                    F             | 
|    multiplier/A_in_reg[9]/Q        DLH_X1    Fall  0.2990 0.0790 0.0160 0.570854 6.25843  6.82928           1       100      F             | 
|    multiplier/i_4/A_imm[9]                   Fall  0.2990 0.0000                                                                           | 
|    multiplier/i_4/i_966/A          INV_X4    Fall  0.2990 0.0000 0.0160          5.70005                                                   | 
|    multiplier/i_4/i_966/ZN         INV_X4    Rise  0.3520 0.0530 0.0410 25.2944  41.3279  66.6223           24      100                    | 
|    multiplier/i_4/i_858/A2         NOR2_X2   Rise  0.3670 0.0150 0.0440          3.34692                                                   | 
|    multiplier/i_4/i_858/ZN         NOR2_X2   Fall  0.3820 0.0150 0.0120 0.191386 3.74571  3.93709           1       100                    | 
|    multiplier/i_4/i_473/A          FA_X1     Fall  0.3820 0.0000 0.0120          3.6056                                                    | 
|    multiplier/i_4/i_473/CO         FA_X1     Fall  0.4620 0.0800 0.0170 0.408968 3.74571  4.15468           1       100                    | 
|    multiplier/i_4/i_476/A          FA_X1     Fall  0.4620 0.0000 0.0170          3.6056                                                    | 
|    multiplier/i_4/i_476/CO         FA_X1     Fall  0.5430 0.0810 0.0160 0.968085 2.76208  3.73016           1       100                    | 
|    multiplier/i_4/i_477/CI         FA_X1     Fall  0.5430 0.0000 0.0160          2.66475                                                   | 
|    multiplier/i_4/i_477/S          FA_X1     Rise  0.6600 0.1170 0.0150 0.588656 2.76208  3.35073           1       100                    | 
|    multiplier/i_4/i_513/CI         FA_X1     Rise  0.6600 0.0000 0.0150          2.76208                                                   | 
|    multiplier/i_4/i_513/S          FA_X1     Fall  0.7550 0.0950 0.0170 0.627566 2.76208  3.38964           1       100                    | 
|    multiplier/i_4/i_600/CI         FA_X1     Fall  0.7550 0.0000 0.0170          2.66475                                                   | 
|    multiplier/i_4/i_600/S          FA_X1     Rise  0.8720 0.1170 0.0150 0.57666  2.76208  3.33874           1       100                    | 
|    multiplier/i_4/i_618/CI         FA_X1     Rise  0.8720 0.0000 0.0150          2.76208                                                   | 
|    multiplier/i_4/i_618/S          FA_X1     Fall  0.9660 0.0940 0.0170 0.383917 2.76208  3.14599           1       100                    | 
|    multiplier/i_4/i_624/CI         FA_X1     Fall  0.9660 0.0000 0.0170          2.66475                                                   | 
|    multiplier/i_4/i_624/S          FA_X1     Rise  1.0840 0.1180 0.0150 0.171685 3.44779  3.61948           1       100                    | 
|    multiplier/i_4/i_628/B          HA_X1     Rise  1.0840 0.0000 0.0150          3.44779                                                   | 
|    multiplier/i_4/i_628/CO         HA_X1     Rise  1.1230 0.0390 0.0130 0.432872 3.44779  3.88066           1       100                    | 
|    multiplier/i_4/i_629/B          HA_X1     Rise  1.1230 0.0000 0.0130          3.44779                                                   | 
|    multiplier/i_4/i_629/S          HA_X1     Rise  1.1980 0.0750 0.0480 0.547229 6.84842  7.39565           2       100                    | 
|    multiplier/i_4/i_915/A2         NOR2_X2   Rise  1.1980 0.0000 0.0480          3.34692                                                   | 
|    multiplier/i_4/i_915/ZN         NOR2_X2   Fall  1.2160 0.0180 0.0140 0.623997 5.08929  5.71329           2       100                    | 
|    multiplier/i_4/i_914/B          AOI211_X2 Fall  1.2160 0.0000 0.0140          3.05015                                                   | 
|    multiplier/i_4/i_914/ZN         AOI211_X2 Rise  1.2960 0.0800 0.0500 0.69592  6.43402  7.12994           2       100                    | 
|    multiplier/i_4/i_909/B1         AOI221_X2 Rise  1.2960 0.0000 0.0500          3.22609                                                   | 
|    multiplier/i_4/i_909/ZN         AOI221_X2 Fall  1.3350 0.0390 0.0250 1.87983  4.79396  6.67379           2       100                    | 
|    multiplier/i_4/i_904/A2         NAND2_X1  Fall  1.3350 0.0000 0.0250          1.50228                                                   | 
|    multiplier/i_4/i_904/ZN         NAND2_X1  Rise  1.3650 0.0300 0.0160 0.56842  3.27212  3.84054           2       100                    | 
|    multiplier/i_4/i_402/A          INV_X1    Rise  1.3650 0.0000 0.0160          1.70023                                                   | 
|    multiplier/i_4/i_402/ZN         INV_X1    Fall  1.3750 0.0100 0.0060 0.475589 1.57189  2.04748           1       100                    | 
|    multiplier/i_4/i_401/B2         OAI21_X1  Fall  1.3750 0.0000 0.0060          1.55833                                                   | 
|    multiplier/i_4/i_401/ZN         OAI21_X1  Rise  1.4150 0.0400 0.0270 0.257458 3.25089  3.50835           1       100                    | 
|    multiplier/i_4/i_400/A          INV_X2    Rise  1.4150 0.0000 0.0270          3.25089                                                   | 
|    multiplier/i_4/i_400/ZN         INV_X2    Fall  1.4310 0.0160 0.0100 1.6899   7.28649  8.97639           3       100                    | 
|    multiplier/i_4/i_399/B2         OAI21_X1  Fall  1.4310 0.0000 0.0100          1.55833                                                   | 
|    multiplier/i_4/i_399/ZN         OAI21_X1  Rise  1.4760 0.0450 0.0300 0.378237 3.84836  4.2266            2       100                    | 
|    multiplier/i_4/i_397/B2         OAI22_X1  Rise  1.4760 0.0000 0.0300          1.61561                                                   | 
|    multiplier/i_4/i_397/ZN         OAI22_X1  Fall  1.5030 0.0270 0.0140 0.15557  1.70023  1.8558            1       100                    | 
|    multiplier/i_4/i_396/A          INV_X1    Fall  1.5030 0.0000 0.0140          1.54936                                                   | 
|    multiplier/i_4/i_396/ZN         INV_X1    Rise  1.5280 0.0250 0.0160 0.767146 4.93337  5.70051           3       100                    | 
|    multiplier/i_4/i_394/A1         NOR2_X1   Rise  1.5280 0.0000 0.0160          1.71447                                                   | 
|    multiplier/i_4/i_394/ZN         NOR2_X1   Fall  1.5420 0.0140 0.0080 0.46241  3.19825  3.66066           2       100                    | 
|    multiplier/i_4/i_393/B2         OAI21_X1  Fall  1.5420 0.0000 0.0080          1.55833                                                   | 
|    multiplier/i_4/i_393/ZN         OAI21_X1  Rise  1.5790 0.0370 0.0240 0.310257 2.57361  2.88386           1       100                    | 
|    multiplier/i_4/i_392/B          XNOR2_X1  Rise  1.5790 0.0000 0.0240          2.57361                                                   | 
|    multiplier/i_4/i_392/ZN         XNOR2_X1  Rise  1.6200 0.0410 0.0170 0.360183 0.97463  1.33481           1       100                    | 
|    multiplier/i_4/Res_imm[32]                Rise  1.6200 0.0000                                                                           | 
|    multiplier/i_0_9/A2             AND2_X1   Rise  1.6200 0.0000 0.0170          0.97463                                                   | 
|    multiplier/i_0_9/ZN             AND2_X1   Rise  1.6520 0.0320 0.0100 0.254005 0.914139 1.16814           1       100                    | 
|    multiplier/Res_reg[32]/D        DLH_X1    Rise  1.6520 0.0000 0.0100          0.914139                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/Res_reg[32]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Fall  1.0870 0.0000 0.0320          1.24879                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Fall  1.1380 0.0510 0.0140 7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/i_0_73/A2          NAND2_X2  Fall  1.1380 0.0000 0.0140          3.14281                                     F             | 
|    multiplier/i_0_73/ZN          NAND2_X2  Rise  1.1960 0.0580 0.0480 13.8058  22.353   36.1588           25      100      F    K        | 
|    multiplier/Res_reg[32]/G      DLH_X1    Rise  1.1980 0.0020 0.0480          0.985498                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1980 1.1980 | 
| time borrowed from endpoint              |  0.4540 1.6520 | 
| data required time                       |  1.6520        | 
|                                          |                | 
| data required time                       |  1.6520        | 
| data arrival time                        | -1.6520        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0210 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0020 | 
| library setup time                0.0010 | 
| computed max time borrow          0.9820 | 
| user max time borrow              0.9810 | 
| allowed time borrow               0.9810 | 
| actual time borrow                0.4540 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.4540 | 
--------------------------------------------


 Timing Path to multiplier/Res_reg[31]/D 
  
 Path Start Point : multiplier/A_in_reg[9] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier/Res_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A   CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z   CLKBUF_X1 Rise  0.0800 0.0800 0.0330 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A   CLKBUF_X3 Rise  0.0800 0.0000 0.0330          1.42116                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z   CLKBUF_X3 Rise  0.1280 0.0480 0.0150 7.22905  6.84394  14.073            3       100      F    K        | 
|    multiplier/i_0_49/B1            AOI21_X1  Rise  0.1280 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_0_49/ZN            AOI21_X1  Fall  0.1540 0.0260 0.0310 0.215016 6.25843  6.47344           1       100      F    K        | 
|    multiplier/CTS_L4_remove_c14/A  INV_X4    Fall  0.1540 0.0000 0.0310          5.70005                                     F             | 
|    multiplier/CTS_L4_remove_c14/ZN INV_X4    Rise  0.2150 0.0610 0.0470 25.0827  46.3184  71.4011           47      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    multiplier/A_in_reg[9]/G        DLH_X1    Rise  0.2200 0.0050 0.0470          0.985498                                    F             | 
|    multiplier/A_in_reg[9]/Q        DLH_X1    Fall  0.2990 0.0790 0.0160 0.570854 6.25843  6.82928           1       100      F             | 
|    multiplier/i_4/A_imm[9]                   Fall  0.2990 0.0000                                                                           | 
|    multiplier/i_4/i_966/A          INV_X4    Fall  0.2990 0.0000 0.0160          5.70005                                                   | 
|    multiplier/i_4/i_966/ZN         INV_X4    Rise  0.3520 0.0530 0.0410 25.2944  41.3279  66.6223           24      100                    | 
|    multiplier/i_4/i_858/A2         NOR2_X2   Rise  0.3670 0.0150 0.0440          3.34692                                                   | 
|    multiplier/i_4/i_858/ZN         NOR2_X2   Fall  0.3820 0.0150 0.0120 0.191386 3.74571  3.93709           1       100                    | 
|    multiplier/i_4/i_473/A          FA_X1     Fall  0.3820 0.0000 0.0120          3.6056                                                    | 
|    multiplier/i_4/i_473/CO         FA_X1     Fall  0.4620 0.0800 0.0170 0.408968 3.74571  4.15468           1       100                    | 
|    multiplier/i_4/i_476/A          FA_X1     Fall  0.4620 0.0000 0.0170          3.6056                                                    | 
|    multiplier/i_4/i_476/CO         FA_X1     Fall  0.5430 0.0810 0.0160 0.968085 2.76208  3.73016           1       100                    | 
|    multiplier/i_4/i_477/CI         FA_X1     Fall  0.5430 0.0000 0.0160          2.66475                                                   | 
|    multiplier/i_4/i_477/S          FA_X1     Rise  0.6600 0.1170 0.0150 0.588656 2.76208  3.35073           1       100                    | 
|    multiplier/i_4/i_513/CI         FA_X1     Rise  0.6600 0.0000 0.0150          2.76208                                                   | 
|    multiplier/i_4/i_513/S          FA_X1     Fall  0.7550 0.0950 0.0170 0.627566 2.76208  3.38964           1       100                    | 
|    multiplier/i_4/i_600/CI         FA_X1     Fall  0.7550 0.0000 0.0170          2.66475                                                   | 
|    multiplier/i_4/i_600/S          FA_X1     Rise  0.8720 0.1170 0.0150 0.57666  2.76208  3.33874           1       100                    | 
|    multiplier/i_4/i_618/CI         FA_X1     Rise  0.8720 0.0000 0.0150          2.76208                                                   | 
|    multiplier/i_4/i_618/S          FA_X1     Fall  0.9660 0.0940 0.0170 0.383917 2.76208  3.14599           1       100                    | 
|    multiplier/i_4/i_624/CI         FA_X1     Fall  0.9660 0.0000 0.0170          2.66475                                                   | 
|    multiplier/i_4/i_624/S          FA_X1     Rise  1.0840 0.1180 0.0150 0.171685 3.44779  3.61948           1       100                    | 
|    multiplier/i_4/i_628/B          HA_X1     Rise  1.0840 0.0000 0.0150          3.44779                                                   | 
|    multiplier/i_4/i_628/CO         HA_X1     Rise  1.1230 0.0390 0.0130 0.432872 3.44779  3.88066           1       100                    | 
|    multiplier/i_4/i_629/B          HA_X1     Rise  1.1230 0.0000 0.0130          3.44779                                                   | 
|    multiplier/i_4/i_629/S          HA_X1     Rise  1.1980 0.0750 0.0480 0.547229 6.84842  7.39565           2       100                    | 
|    multiplier/i_4/i_915/A2         NOR2_X2   Rise  1.1980 0.0000 0.0480          3.34692                                                   | 
|    multiplier/i_4/i_915/ZN         NOR2_X2   Fall  1.2160 0.0180 0.0140 0.623997 5.08929  5.71329           2       100                    | 
|    multiplier/i_4/i_914/B          AOI211_X2 Fall  1.2160 0.0000 0.0140          3.05015                                                   | 
|    multiplier/i_4/i_914/ZN         AOI211_X2 Rise  1.2960 0.0800 0.0500 0.69592  6.43402  7.12994           2       100                    | 
|    multiplier/i_4/i_909/B1         AOI221_X2 Rise  1.2960 0.0000 0.0500          3.22609                                                   | 
|    multiplier/i_4/i_909/ZN         AOI221_X2 Fall  1.3350 0.0390 0.0250 1.87983  4.79396  6.67379           2       100                    | 
|    multiplier/i_4/i_904/A2         NAND2_X1  Fall  1.3350 0.0000 0.0250          1.50228                                                   | 
|    multiplier/i_4/i_904/ZN         NAND2_X1  Rise  1.3650 0.0300 0.0160 0.56842  3.27212  3.84054           2       100                    | 
|    multiplier/i_4/i_402/A          INV_X1    Rise  1.3650 0.0000 0.0160          1.70023                                                   | 
|    multiplier/i_4/i_402/ZN         INV_X1    Fall  1.3750 0.0100 0.0060 0.475589 1.57189  2.04748           1       100                    | 
|    multiplier/i_4/i_401/B2         OAI21_X1  Fall  1.3750 0.0000 0.0060          1.55833                                                   | 
|    multiplier/i_4/i_401/ZN         OAI21_X1  Rise  1.4150 0.0400 0.0270 0.257458 3.25089  3.50835           1       100                    | 
|    multiplier/i_4/i_400/A          INV_X2    Rise  1.4150 0.0000 0.0270          3.25089                                                   | 
|    multiplier/i_4/i_400/ZN         INV_X2    Fall  1.4310 0.0160 0.0100 1.6899   7.28649  8.97639           3       100                    | 
|    multiplier/i_4/i_399/B2         OAI21_X1  Fall  1.4310 0.0000 0.0100          1.55833                                                   | 
|    multiplier/i_4/i_399/ZN         OAI21_X1  Rise  1.4760 0.0450 0.0300 0.378237 3.84836  4.2266            2       100                    | 
|    multiplier/i_4/i_397/B2         OAI22_X1  Rise  1.4760 0.0000 0.0300          1.61561                                                   | 
|    multiplier/i_4/i_397/ZN         OAI22_X1  Fall  1.5030 0.0270 0.0140 0.15557  1.70023  1.8558            1       100                    | 
|    multiplier/i_4/i_396/A          INV_X1    Fall  1.5030 0.0000 0.0140          1.54936                                                   | 
|    multiplier/i_4/i_396/ZN         INV_X1    Rise  1.5280 0.0250 0.0160 0.767146 4.93337  5.70051           3       100                    | 
|    multiplier/i_4/i_390/B2         OAI21_X1  Rise  1.5280 0.0000 0.0160          1.57189                                                   | 
|    multiplier/i_4/i_390/ZN         OAI21_X1  Fall  1.5490 0.0210 0.0110 0.308038 2.41145  2.71949           1       100                    | 
|    multiplier/i_4/i_389/B          XOR2_X1   Fall  1.5490 0.0000 0.0110          2.41145                                                   | 
|    multiplier/i_4/i_389/Z          XOR2_X1   Fall  1.6040 0.0550 0.0110 0.242119 0.97463  1.21675           1       100                    | 
|    multiplier/i_4/Res_imm[31]                Fall  1.6040 0.0000                                                                           | 
|    multiplier/i_0_8/A2             AND2_X1   Fall  1.6040 0.0000 0.0110          0.894119                                                  | 
|    multiplier/i_0_8/ZN             AND2_X1   Fall  1.6350 0.0310 0.0080 0.397953 0.914139 1.31209           1       100                    | 
|    multiplier/Res_reg[31]/D        DLH_X1    Fall  1.6350 0.0000 0.0080          0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/Res_reg[31]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Fall  1.0870 0.0000 0.0320          1.24879                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Fall  1.1380 0.0510 0.0140 7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/i_0_73/A2          NAND2_X2  Fall  1.1380 0.0000 0.0140          3.14281                                     F             | 
|    multiplier/i_0_73/ZN          NAND2_X2  Rise  1.1960 0.0580 0.0480 13.8058  22.353   36.1588           25      100      F    K        | 
|    multiplier/Res_reg[31]/G      DLH_X1    Rise  1.1980 0.0020 0.0480          0.985498                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1980 1.1980 | 
| time borrowed from endpoint              |  0.4370 1.6350 | 
| data required time                       |  1.6350        | 
|                                          |                | 
| data required time                       |  1.6350        | 
| data arrival time                        | -1.6350        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0210 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0020 | 
| library setup time               -0.0430 | 
| computed max time borrow          0.9380 | 
| user max time borrow              0.9810 | 
| allowed time borrow               0.9380 | 
| actual time borrow                0.4370 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.4370 | 
--------------------------------------------


 Timing Path to multiplier/Res_reg[30]/D 
  
 Path Start Point : multiplier/A_in_reg[9] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier/Res_reg[30] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A   CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z   CLKBUF_X1 Rise  0.0800 0.0800 0.0330 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A   CLKBUF_X3 Rise  0.0800 0.0000 0.0330          1.42116                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z   CLKBUF_X3 Rise  0.1280 0.0480 0.0150 7.22905  6.84394  14.073            3       100      F    K        | 
|    multiplier/i_0_49/B1            AOI21_X1  Rise  0.1280 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_0_49/ZN            AOI21_X1  Fall  0.1540 0.0260 0.0310 0.215016 6.25843  6.47344           1       100      F    K        | 
|    multiplier/CTS_L4_remove_c14/A  INV_X4    Fall  0.1540 0.0000 0.0310          5.70005                                     F             | 
|    multiplier/CTS_L4_remove_c14/ZN INV_X4    Rise  0.2150 0.0610 0.0470 25.0827  46.3184  71.4011           47      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    multiplier/A_in_reg[9]/G        DLH_X1    Rise  0.2200 0.0050 0.0470          0.985498                                    F             | 
|    multiplier/A_in_reg[9]/Q        DLH_X1    Fall  0.2990 0.0790 0.0160 0.570854 6.25843  6.82928           1       100      F             | 
|    multiplier/i_4/A_imm[9]                   Fall  0.2990 0.0000                                                                           | 
|    multiplier/i_4/i_966/A          INV_X4    Fall  0.2990 0.0000 0.0160          5.70005                                                   | 
|    multiplier/i_4/i_966/ZN         INV_X4    Rise  0.3520 0.0530 0.0410 25.2944  41.3279  66.6223           24      100                    | 
|    multiplier/i_4/i_858/A2         NOR2_X2   Rise  0.3670 0.0150 0.0440          3.34692                                                   | 
|    multiplier/i_4/i_858/ZN         NOR2_X2   Fall  0.3820 0.0150 0.0120 0.191386 3.74571  3.93709           1       100                    | 
|    multiplier/i_4/i_473/A          FA_X1     Fall  0.3820 0.0000 0.0120          3.6056                                                    | 
|    multiplier/i_4/i_473/CO         FA_X1     Fall  0.4620 0.0800 0.0170 0.408968 3.74571  4.15468           1       100                    | 
|    multiplier/i_4/i_476/A          FA_X1     Fall  0.4620 0.0000 0.0170          3.6056                                                    | 
|    multiplier/i_4/i_476/CO         FA_X1     Fall  0.5430 0.0810 0.0160 0.968085 2.76208  3.73016           1       100                    | 
|    multiplier/i_4/i_477/CI         FA_X1     Fall  0.5430 0.0000 0.0160          2.66475                                                   | 
|    multiplier/i_4/i_477/S          FA_X1     Rise  0.6600 0.1170 0.0150 0.588656 2.76208  3.35073           1       100                    | 
|    multiplier/i_4/i_513/CI         FA_X1     Rise  0.6600 0.0000 0.0150          2.76208                                                   | 
|    multiplier/i_4/i_513/S          FA_X1     Fall  0.7550 0.0950 0.0170 0.627566 2.76208  3.38964           1       100                    | 
|    multiplier/i_4/i_600/CI         FA_X1     Fall  0.7550 0.0000 0.0170          2.66475                                                   | 
|    multiplier/i_4/i_600/S          FA_X1     Rise  0.8720 0.1170 0.0150 0.57666  2.76208  3.33874           1       100                    | 
|    multiplier/i_4/i_618/CI         FA_X1     Rise  0.8720 0.0000 0.0150          2.76208                                                   | 
|    multiplier/i_4/i_618/S          FA_X1     Fall  0.9660 0.0940 0.0170 0.383917 2.76208  3.14599           1       100                    | 
|    multiplier/i_4/i_624/CI         FA_X1     Fall  0.9660 0.0000 0.0170          2.66475                                                   | 
|    multiplier/i_4/i_624/S          FA_X1     Rise  1.0840 0.1180 0.0150 0.171685 3.44779  3.61948           1       100                    | 
|    multiplier/i_4/i_628/B          HA_X1     Rise  1.0840 0.0000 0.0150          3.44779                                                   | 
|    multiplier/i_4/i_628/CO         HA_X1     Rise  1.1230 0.0390 0.0130 0.432872 3.44779  3.88066           1       100                    | 
|    multiplier/i_4/i_629/B          HA_X1     Rise  1.1230 0.0000 0.0130          3.44779                                                   | 
|    multiplier/i_4/i_629/S          HA_X1     Rise  1.1980 0.0750 0.0480 0.547229 6.84842  7.39565           2       100                    | 
|    multiplier/i_4/i_915/A2         NOR2_X2   Rise  1.1980 0.0000 0.0480          3.34692                                                   | 
|    multiplier/i_4/i_915/ZN         NOR2_X2   Fall  1.2160 0.0180 0.0140 0.623997 5.08929  5.71329           2       100                    | 
|    multiplier/i_4/i_914/B          AOI211_X2 Fall  1.2160 0.0000 0.0140          3.05015                                                   | 
|    multiplier/i_4/i_914/ZN         AOI211_X2 Rise  1.2960 0.0800 0.0500 0.69592  6.43402  7.12994           2       100                    | 
|    multiplier/i_4/i_909/B1         AOI221_X2 Rise  1.2960 0.0000 0.0500          3.22609                                                   | 
|    multiplier/i_4/i_909/ZN         AOI221_X2 Fall  1.3350 0.0390 0.0250 1.87983  4.79396  6.67379           2       100                    | 
|    multiplier/i_4/i_904/A2         NAND2_X1  Fall  1.3350 0.0000 0.0250          1.50228                                                   | 
|    multiplier/i_4/i_904/ZN         NAND2_X1  Rise  1.3650 0.0300 0.0160 0.56842  3.27212  3.84054           2       100                    | 
|    multiplier/i_4/i_402/A          INV_X1    Rise  1.3650 0.0000 0.0160          1.70023                                                   | 
|    multiplier/i_4/i_402/ZN         INV_X1    Fall  1.3750 0.0100 0.0060 0.475589 1.57189  2.04748           1       100                    | 
|    multiplier/i_4/i_401/B2         OAI21_X1  Fall  1.3750 0.0000 0.0060          1.55833                                                   | 
|    multiplier/i_4/i_401/ZN         OAI21_X1  Rise  1.4150 0.0400 0.0270 0.257458 3.25089  3.50835           1       100                    | 
|    multiplier/i_4/i_400/A          INV_X2    Rise  1.4150 0.0000 0.0270          3.25089                                                   | 
|    multiplier/i_4/i_400/ZN         INV_X2    Fall  1.4310 0.0160 0.0100 1.6899   7.28649  8.97639           3       100                    | 
|    multiplier/i_4/i_399/B2         OAI21_X1  Fall  1.4310 0.0000 0.0100          1.55833                                                   | 
|    multiplier/i_4/i_399/ZN         OAI21_X1  Rise  1.4760 0.0450 0.0300 0.378237 3.84836  4.2266            2       100                    | 
|    multiplier/i_4/i_397/B2         OAI22_X1  Rise  1.4760 0.0000 0.0300          1.61561                                                   | 
|    multiplier/i_4/i_397/ZN         OAI22_X1  Fall  1.5030 0.0270 0.0140 0.15557  1.70023  1.8558            1       100                    | 
|    multiplier/i_4/i_396/A          INV_X1    Fall  1.5030 0.0000 0.0140          1.54936                                                   | 
|    multiplier/i_4/i_396/ZN         INV_X1    Rise  1.5280 0.0250 0.0160 0.767146 4.93337  5.70051           3       100                    | 
|    multiplier/i_4/i_394/A1         NOR2_X1   Rise  1.5280 0.0000 0.0160          1.71447                                                   | 
|    multiplier/i_4/i_394/ZN         NOR2_X1   Fall  1.5420 0.0140 0.0080 0.46241  3.19825  3.66066           2       100                    | 
|    multiplier/i_4/i_388/A          AOI21_X1  Fall  1.5420 0.0000 0.0080          1.53534                                                   | 
|    multiplier/i_4/i_388/ZN         AOI21_X1  Rise  1.5830 0.0410 0.0240 0.487841 1.70023  2.18807           1       100                    | 
|    multiplier/i_4/i_387/A          INV_X1    Rise  1.5830 0.0000 0.0240          1.70023                                                   | 
|    multiplier/i_4/i_387/ZN         INV_X1    Fall  1.5910 0.0080 0.0070 0.201676 0.97463  1.17631           1       100                    | 
|    multiplier/i_4/Res_imm[30]                Fall  1.5910 0.0000                                                                           | 
|    multiplier/i_0_7/A2             AND2_X1   Fall  1.5910 0.0000 0.0070          0.894119                                                  | 
|    multiplier/i_0_7/ZN             AND2_X1   Fall  1.6200 0.0290 0.0070 0.259162 0.914139 1.1733            1       100                    | 
|    multiplier/Res_reg[30]/D        DLH_X1    Fall  1.6200 0.0000 0.0070          0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/Res_reg[30]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Fall  1.0870 0.0000 0.0320          1.24879                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Fall  1.1380 0.0510 0.0140 7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/i_0_73/A2          NAND2_X2  Fall  1.1380 0.0000 0.0140          3.14281                                     F             | 
|    multiplier/i_0_73/ZN          NAND2_X2  Rise  1.1960 0.0580 0.0480 13.8058  22.353   36.1588           25      100      F    K        | 
|    multiplier/Res_reg[30]/G      DLH_X1    Rise  1.1980 0.0020 0.0480          0.985498                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1980 1.1980 | 
| time borrowed from endpoint              |  0.4220 1.6200 | 
| data required time                       |  1.6200        | 
|                                          |                | 
| data required time                       |  1.6200        | 
| data arrival time                        | -1.6200        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0210 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0020 | 
| library setup time               -0.0430 | 
| computed max time borrow          0.9380 | 
| user max time borrow              0.9810 | 
| allowed time borrow               0.9380 | 
| actual time borrow                0.4220 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.4220 | 
--------------------------------------------


 Timing Path to multiplier/Res_reg[28]/D 
  
 Path Start Point : multiplier/A_in_reg[9] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier/Res_reg[28] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A   CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z   CLKBUF_X1 Rise  0.0800 0.0800 0.0330 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A   CLKBUF_X3 Rise  0.0800 0.0000 0.0330          1.42116                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z   CLKBUF_X3 Rise  0.1280 0.0480 0.0150 7.22905  6.84394  14.073            3       100      F    K        | 
|    multiplier/i_0_49/B1            AOI21_X1  Rise  0.1280 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_0_49/ZN            AOI21_X1  Fall  0.1540 0.0260 0.0310 0.215016 6.25843  6.47344           1       100      F    K        | 
|    multiplier/CTS_L4_remove_c14/A  INV_X4    Fall  0.1540 0.0000 0.0310          5.70005                                     F             | 
|    multiplier/CTS_L4_remove_c14/ZN INV_X4    Rise  0.2150 0.0610 0.0470 25.0827  46.3184  71.4011           47      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    multiplier/A_in_reg[9]/G        DLH_X1    Rise  0.2200 0.0050 0.0470          0.985498                                    F             | 
|    multiplier/A_in_reg[9]/Q        DLH_X1    Fall  0.2990 0.0790 0.0160 0.570854 6.25843  6.82928           1       100      F             | 
|    multiplier/i_4/A_imm[9]                   Fall  0.2990 0.0000                                                                           | 
|    multiplier/i_4/i_966/A          INV_X4    Fall  0.2990 0.0000 0.0160          5.70005                                                   | 
|    multiplier/i_4/i_966/ZN         INV_X4    Rise  0.3520 0.0530 0.0410 25.2944  41.3279  66.6223           24      100                    | 
|    multiplier/i_4/i_858/A2         NOR2_X2   Rise  0.3670 0.0150 0.0440          3.34692                                                   | 
|    multiplier/i_4/i_858/ZN         NOR2_X2   Fall  0.3820 0.0150 0.0120 0.191386 3.74571  3.93709           1       100                    | 
|    multiplier/i_4/i_473/A          FA_X1     Fall  0.3820 0.0000 0.0120          3.6056                                                    | 
|    multiplier/i_4/i_473/CO         FA_X1     Fall  0.4620 0.0800 0.0170 0.408968 3.74571  4.15468           1       100                    | 
|    multiplier/i_4/i_476/A          FA_X1     Fall  0.4620 0.0000 0.0170          3.6056                                                    | 
|    multiplier/i_4/i_476/CO         FA_X1     Fall  0.5430 0.0810 0.0160 0.968085 2.76208  3.73016           1       100                    | 
|    multiplier/i_4/i_477/CI         FA_X1     Fall  0.5430 0.0000 0.0160          2.66475                                                   | 
|    multiplier/i_4/i_477/S          FA_X1     Rise  0.6600 0.1170 0.0150 0.588656 2.76208  3.35073           1       100                    | 
|    multiplier/i_4/i_513/CI         FA_X1     Rise  0.6600 0.0000 0.0150          2.76208                                                   | 
|    multiplier/i_4/i_513/S          FA_X1     Fall  0.7550 0.0950 0.0170 0.627566 2.76208  3.38964           1       100                    | 
|    multiplier/i_4/i_600/CI         FA_X1     Fall  0.7550 0.0000 0.0170          2.66475                                                   | 
|    multiplier/i_4/i_600/S          FA_X1     Rise  0.8720 0.1170 0.0150 0.57666  2.76208  3.33874           1       100                    | 
|    multiplier/i_4/i_618/CI         FA_X1     Rise  0.8720 0.0000 0.0150          2.76208                                                   | 
|    multiplier/i_4/i_618/S          FA_X1     Fall  0.9660 0.0940 0.0170 0.383917 2.76208  3.14599           1       100                    | 
|    multiplier/i_4/i_624/CI         FA_X1     Fall  0.9660 0.0000 0.0170          2.66475                                                   | 
|    multiplier/i_4/i_624/S          FA_X1     Rise  1.0840 0.1180 0.0150 0.171685 3.44779  3.61948           1       100                    | 
|    multiplier/i_4/i_628/B          HA_X1     Rise  1.0840 0.0000 0.0150          3.44779                                                   | 
|    multiplier/i_4/i_628/CO         HA_X1     Rise  1.1230 0.0390 0.0130 0.432872 3.44779  3.88066           1       100                    | 
|    multiplier/i_4/i_629/B          HA_X1     Rise  1.1230 0.0000 0.0130          3.44779                                                   | 
|    multiplier/i_4/i_629/S          HA_X1     Rise  1.1980 0.0750 0.0480 0.547229 6.84842  7.39565           2       100                    | 
|    multiplier/i_4/i_915/A2         NOR2_X2   Rise  1.1980 0.0000 0.0480          3.34692                                                   | 
|    multiplier/i_4/i_915/ZN         NOR2_X2   Fall  1.2160 0.0180 0.0140 0.623997 5.08929  5.71329           2       100                    | 
|    multiplier/i_4/i_914/B          AOI211_X2 Fall  1.2160 0.0000 0.0140          3.05015                                                   | 
|    multiplier/i_4/i_914/ZN         AOI211_X2 Rise  1.2960 0.0800 0.0500 0.69592  6.43402  7.12994           2       100                    | 
|    multiplier/i_4/i_909/B1         AOI221_X2 Rise  1.2960 0.0000 0.0500          3.22609                                                   | 
|    multiplier/i_4/i_909/ZN         AOI221_X2 Fall  1.3350 0.0390 0.0250 1.87983  4.79396  6.67379           2       100                    | 
|    multiplier/i_4/i_904/A2         NAND2_X1  Fall  1.3350 0.0000 0.0250          1.50228                                                   | 
|    multiplier/i_4/i_904/ZN         NAND2_X1  Rise  1.3650 0.0300 0.0160 0.56842  3.27212  3.84054           2       100                    | 
|    multiplier/i_4/i_402/A          INV_X1    Rise  1.3650 0.0000 0.0160          1.70023                                                   | 
|    multiplier/i_4/i_402/ZN         INV_X1    Fall  1.3750 0.0100 0.0060 0.475589 1.57189  2.04748           1       100                    | 
|    multiplier/i_4/i_401/B2         OAI21_X1  Fall  1.3750 0.0000 0.0060          1.55833                                                   | 
|    multiplier/i_4/i_401/ZN         OAI21_X1  Rise  1.4150 0.0400 0.0270 0.257458 3.25089  3.50835           1       100                    | 
|    multiplier/i_4/i_400/A          INV_X2    Rise  1.4150 0.0000 0.0270          3.25089                                                   | 
|    multiplier/i_4/i_400/ZN         INV_X2    Fall  1.4310 0.0160 0.0100 1.6899   7.28649  8.97639           3       100                    | 
|    multiplier/i_4/i_383/B2         AOI21_X2  Fall  1.4310 0.0000 0.0100          2.94922                                                   | 
|    multiplier/i_4/i_383/ZN         AOI21_X2  Rise  1.4700 0.0390 0.0290 0.577894 5.90235  6.48024           2       100                    | 
|    multiplier/i_4/i_382/B2         OAI21_X1  Rise  1.4700 0.0000 0.0290          1.57189                                                   | 
|    multiplier/i_4/i_382/ZN         OAI21_X1  Fall  1.4920 0.0220 0.0130 0.12859  1.70023  1.82882           1       100                    | 
|    multiplier/i_4/i_381/A          INV_X1    Fall  1.4920 0.0000 0.0130          1.54936                                                   | 
|    multiplier/i_4/i_381/ZN         INV_X1    Rise  1.5180 0.0260 0.0170 0.501552 5.90235  6.4039            2       100                    | 
|    multiplier/i_4/i_379/B2         OAI21_X1  Rise  1.5180 0.0000 0.0170          1.57189                                                   | 
|    multiplier/i_4/i_379/ZN         OAI21_X1  Fall  1.5400 0.0220 0.0120 0.445213 2.57361  3.01882           1       100                    | 
|    multiplier/i_4/i_378/B          XNOR2_X1  Fall  1.5400 0.0000 0.0120          2.36817                                                   | 
|    multiplier/i_4/i_378/ZN         XNOR2_X1  Fall  1.5790 0.0390 0.0110 0.238729 0.97463  1.21336           1       100                    | 
|    multiplier/i_4/Res_imm[28]                Fall  1.5790 0.0000                                                                           | 
|    multiplier/i_0_5/A2             AND2_X1   Fall  1.5790 0.0000 0.0110          0.894119                                                  | 
|    multiplier/i_0_5/ZN             AND2_X1   Fall  1.6100 0.0310 0.0070 0.261346 0.914139 1.17549           1       100                    | 
|    multiplier/Res_reg[28]/D        DLH_X1    Fall  1.6100 0.0000 0.0070          0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/Res_reg[28]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Fall  1.0870 0.0000 0.0320          1.24879                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Fall  1.1380 0.0510 0.0140 7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/i_0_73/A2          NAND2_X2  Fall  1.1380 0.0000 0.0140          3.14281                                     F             | 
|    multiplier/i_0_73/ZN          NAND2_X2  Rise  1.1960 0.0580 0.0480 13.8058  22.353   36.1588           25      100      F    K        | 
|    multiplier/Res_reg[28]/G      DLH_X1    Rise  1.1980 0.0020 0.0480          0.985498                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1980 1.1980 | 
| time borrowed from endpoint              |  0.4120 1.6100 | 
| data required time                       |  1.6100        | 
|                                          |                | 
| data required time                       |  1.6100        | 
| data arrival time                        | -1.6100        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0210 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0020 | 
| library setup time               -0.0430 | 
| computed max time borrow          0.9380 | 
| user max time borrow              0.9810 | 
| allowed time borrow               0.9380 | 
| actual time borrow                0.4120 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.4120 | 
--------------------------------------------


 Timing Path to multiplier/Res_reg[27]/D 
  
 Path Start Point : multiplier/A_in_reg[9] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier/Res_reg[27] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A   CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z   CLKBUF_X1 Rise  0.0800 0.0800 0.0330 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A   CLKBUF_X3 Rise  0.0800 0.0000 0.0330          1.42116                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z   CLKBUF_X3 Rise  0.1280 0.0480 0.0150 7.22905  6.84394  14.073            3       100      F    K        | 
|    multiplier/i_0_49/B1            AOI21_X1  Rise  0.1280 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_0_49/ZN            AOI21_X1  Fall  0.1540 0.0260 0.0310 0.215016 6.25843  6.47344           1       100      F    K        | 
|    multiplier/CTS_L4_remove_c14/A  INV_X4    Fall  0.1540 0.0000 0.0310          5.70005                                     F             | 
|    multiplier/CTS_L4_remove_c14/ZN INV_X4    Rise  0.2150 0.0610 0.0470 25.0827  46.3184  71.4011           47      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    multiplier/A_in_reg[9]/G        DLH_X1    Rise  0.2200 0.0050 0.0470          0.985498                                    F             | 
|    multiplier/A_in_reg[9]/Q        DLH_X1    Fall  0.2990 0.0790 0.0160 0.570854 6.25843  6.82928           1       100      F             | 
|    multiplier/i_4/A_imm[9]                   Fall  0.2990 0.0000                                                                           | 
|    multiplier/i_4/i_966/A          INV_X4    Fall  0.2990 0.0000 0.0160          5.70005                                                   | 
|    multiplier/i_4/i_966/ZN         INV_X4    Rise  0.3520 0.0530 0.0410 25.2944  41.3279  66.6223           24      100                    | 
|    multiplier/i_4/i_858/A2         NOR2_X2   Rise  0.3670 0.0150 0.0440          3.34692                                                   | 
|    multiplier/i_4/i_858/ZN         NOR2_X2   Fall  0.3820 0.0150 0.0120 0.191386 3.74571  3.93709           1       100                    | 
|    multiplier/i_4/i_473/A          FA_X1     Fall  0.3820 0.0000 0.0120          3.6056                                                    | 
|    multiplier/i_4/i_473/CO         FA_X1     Fall  0.4620 0.0800 0.0170 0.408968 3.74571  4.15468           1       100                    | 
|    multiplier/i_4/i_476/A          FA_X1     Fall  0.4620 0.0000 0.0170          3.6056                                                    | 
|    multiplier/i_4/i_476/CO         FA_X1     Fall  0.5430 0.0810 0.0160 0.968085 2.76208  3.73016           1       100                    | 
|    multiplier/i_4/i_477/CI         FA_X1     Fall  0.5430 0.0000 0.0160          2.66475                                                   | 
|    multiplier/i_4/i_477/S          FA_X1     Rise  0.6600 0.1170 0.0150 0.588656 2.76208  3.35073           1       100                    | 
|    multiplier/i_4/i_513/CI         FA_X1     Rise  0.6600 0.0000 0.0150          2.76208                                                   | 
|    multiplier/i_4/i_513/S          FA_X1     Fall  0.7550 0.0950 0.0170 0.627566 2.76208  3.38964           1       100                    | 
|    multiplier/i_4/i_600/CI         FA_X1     Fall  0.7550 0.0000 0.0170          2.66475                                                   | 
|    multiplier/i_4/i_600/S          FA_X1     Rise  0.8720 0.1170 0.0150 0.57666  2.76208  3.33874           1       100                    | 
|    multiplier/i_4/i_618/CI         FA_X1     Rise  0.8720 0.0000 0.0150          2.76208                                                   | 
|    multiplier/i_4/i_618/S          FA_X1     Fall  0.9660 0.0940 0.0170 0.383917 2.76208  3.14599           1       100                    | 
|    multiplier/i_4/i_624/CI         FA_X1     Fall  0.9660 0.0000 0.0170          2.66475                                                   | 
|    multiplier/i_4/i_624/S          FA_X1     Rise  1.0840 0.1180 0.0150 0.171685 3.44779  3.61948           1       100                    | 
|    multiplier/i_4/i_628/B          HA_X1     Rise  1.0840 0.0000 0.0150          3.44779                                                   | 
|    multiplier/i_4/i_628/CO         HA_X1     Rise  1.1230 0.0390 0.0130 0.432872 3.44779  3.88066           1       100                    | 
|    multiplier/i_4/i_629/B          HA_X1     Rise  1.1230 0.0000 0.0130          3.44779                                                   | 
|    multiplier/i_4/i_629/S          HA_X1     Rise  1.1980 0.0750 0.0480 0.547229 6.84842  7.39565           2       100                    | 
|    multiplier/i_4/i_915/A2         NOR2_X2   Rise  1.1980 0.0000 0.0480          3.34692                                                   | 
|    multiplier/i_4/i_915/ZN         NOR2_X2   Fall  1.2160 0.0180 0.0140 0.623997 5.08929  5.71329           2       100                    | 
|    multiplier/i_4/i_914/B          AOI211_X2 Fall  1.2160 0.0000 0.0140          3.05015                                                   | 
|    multiplier/i_4/i_914/ZN         AOI211_X2 Rise  1.2960 0.0800 0.0500 0.69592  6.43402  7.12994           2       100                    | 
|    multiplier/i_4/i_909/B1         AOI221_X2 Rise  1.2960 0.0000 0.0500          3.22609                                                   | 
|    multiplier/i_4/i_909/ZN         AOI221_X2 Fall  1.3350 0.0390 0.0250 1.87983  4.79396  6.67379           2       100                    | 
|    multiplier/i_4/i_904/A2         NAND2_X1  Fall  1.3350 0.0000 0.0250          1.50228                                                   | 
|    multiplier/i_4/i_904/ZN         NAND2_X1  Rise  1.3650 0.0300 0.0160 0.56842  3.27212  3.84054           2       100                    | 
|    multiplier/i_4/i_402/A          INV_X1    Rise  1.3650 0.0000 0.0160          1.70023                                                   | 
|    multiplier/i_4/i_402/ZN         INV_X1    Fall  1.3750 0.0100 0.0060 0.475589 1.57189  2.04748           1       100                    | 
|    multiplier/i_4/i_401/B2         OAI21_X1  Fall  1.3750 0.0000 0.0060          1.55833                                                   | 
|    multiplier/i_4/i_401/ZN         OAI21_X1  Rise  1.4150 0.0400 0.0270 0.257458 3.25089  3.50835           1       100                    | 
|    multiplier/i_4/i_400/A          INV_X2    Rise  1.4150 0.0000 0.0270          3.25089                                                   | 
|    multiplier/i_4/i_400/ZN         INV_X2    Fall  1.4310 0.0160 0.0100 1.6899   7.28649  8.97639           3       100                    | 
|    multiplier/i_4/i_383/B2         AOI21_X2  Fall  1.4310 0.0000 0.0100          2.94922                                                   | 
|    multiplier/i_4/i_383/ZN         AOI21_X2  Rise  1.4700 0.0390 0.0290 0.577894 5.90235  6.48024           2       100                    | 
|    multiplier/i_4/i_382/B2         OAI21_X1  Rise  1.4700 0.0000 0.0290          1.57189                                                   | 
|    multiplier/i_4/i_382/ZN         OAI21_X1  Fall  1.4920 0.0220 0.0130 0.12859  1.70023  1.82882           1       100                    | 
|    multiplier/i_4/i_381/A          INV_X1    Fall  1.4920 0.0000 0.0130          1.54936                                                   | 
|    multiplier/i_4/i_381/ZN         INV_X1    Rise  1.5180 0.0260 0.0170 0.501552 5.90235  6.4039            2       100                    | 
|    multiplier/i_4/i_376/A          XOR2_X2   Rise  1.5180 0.0000 0.0170          4.33045                                                   | 
|    multiplier/i_4/i_376/Z          XOR2_X2   Rise  1.5630 0.0450 0.0170 0.40065  0.97463  1.37528           1       100                    | 
|    multiplier/i_4/Res_imm[27]                Rise  1.5630 0.0000                                                                           | 
|    multiplier/i_0_4/A2             AND2_X1   Rise  1.5630 0.0000 0.0170          0.97463                                                   | 
|    multiplier/i_0_4/ZN             AND2_X1   Rise  1.5950 0.0320 0.0100 0.240753 0.914139 1.15489           1       100                    | 
|    multiplier/Res_reg[27]/D        DLH_X1    Rise  1.5950 0.0000 0.0100          0.914139                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/Res_reg[27]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Fall  1.0870 0.0000 0.0320          1.24879                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Fall  1.1380 0.0510 0.0140 7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/i_0_73/A2          NAND2_X2  Fall  1.1380 0.0000 0.0140          3.14281                                     F             | 
|    multiplier/i_0_73/ZN          NAND2_X2  Rise  1.1960 0.0580 0.0480 13.8058  22.353   36.1588           25      100      F    K        | 
|    multiplier/Res_reg[27]/G      DLH_X1    Rise  1.1980 0.0020 0.0480          0.985498                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1980 1.1980 | 
| time borrowed from endpoint              |  0.3970 1.5950 | 
| data required time                       |  1.5950        | 
|                                          |                | 
| data required time                       |  1.5950        | 
| data arrival time                        | -1.5950        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0210 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0020 | 
| library setup time                0.0010 | 
| computed max time borrow          0.9820 | 
| user max time borrow              0.9810 | 
| allowed time borrow               0.9810 | 
| actual time borrow                0.3970 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.3970 | 
--------------------------------------------


 Timing Path to multiplier/Res_reg[29]/D 
  
 Path Start Point : multiplier/A_in_reg[9] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier/Res_reg[29] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap  Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 0.839956  0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6                 Rise  0.0000 0.0000                                                                            | 
|    multiplier/CTS_L1_c_tid0_42/A   CLKBUF_X1 Rise  0.0000 0.0000 0.1000           0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z   CLKBUF_X1 Rise  0.0800 0.0800 0.0330 4.558     7.92159  12.4796           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A   CLKBUF_X3 Rise  0.0800 0.0000 0.0330           1.42116                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z   CLKBUF_X3 Rise  0.1280 0.0480 0.0150 7.22905   6.84394  14.073            3       100      F    K        | 
|    multiplier/i_0_49/B1            AOI21_X1  Rise  0.1280 0.0000 0.0150           1.647                                       F             | 
|    multiplier/i_0_49/ZN            AOI21_X1  Fall  0.1540 0.0260 0.0310 0.215016  6.25843  6.47344           1       100      F    K        | 
|    multiplier/CTS_L4_remove_c14/A  INV_X4    Fall  0.1540 0.0000 0.0310           5.70005                                     F             | 
|    multiplier/CTS_L4_remove_c14/ZN INV_X4    Rise  0.2150 0.0610 0.0470 25.0827   46.3184  71.4011           47      100      F    K        | 
| Data Path:                                                                                                                                  | 
|    multiplier/A_in_reg[9]/G        DLH_X1    Rise  0.2200 0.0050 0.0470           0.985498                                    F             | 
|    multiplier/A_in_reg[9]/Q        DLH_X1    Fall  0.2990 0.0790 0.0160 0.570854  6.25843  6.82928           1       100      F             | 
|    multiplier/i_4/A_imm[9]                   Fall  0.2990 0.0000                                                                            | 
|    multiplier/i_4/i_966/A          INV_X4    Fall  0.2990 0.0000 0.0160           5.70005                                                   | 
|    multiplier/i_4/i_966/ZN         INV_X4    Rise  0.3520 0.0530 0.0410 25.2944   41.3279  66.6223           24      100                    | 
|    multiplier/i_4/i_858/A2         NOR2_X2   Rise  0.3670 0.0150 0.0440           3.34692                                                   | 
|    multiplier/i_4/i_858/ZN         NOR2_X2   Fall  0.3820 0.0150 0.0120 0.191386  3.74571  3.93709           1       100                    | 
|    multiplier/i_4/i_473/A          FA_X1     Fall  0.3820 0.0000 0.0120           3.6056                                                    | 
|    multiplier/i_4/i_473/CO         FA_X1     Fall  0.4620 0.0800 0.0170 0.408968  3.74571  4.15468           1       100                    | 
|    multiplier/i_4/i_476/A          FA_X1     Fall  0.4620 0.0000 0.0170           3.6056                                                    | 
|    multiplier/i_4/i_476/CO         FA_X1     Fall  0.5430 0.0810 0.0160 0.968085  2.76208  3.73016           1       100                    | 
|    multiplier/i_4/i_477/CI         FA_X1     Fall  0.5430 0.0000 0.0160           2.66475                                                   | 
|    multiplier/i_4/i_477/S          FA_X1     Rise  0.6600 0.1170 0.0150 0.588656  2.76208  3.35073           1       100                    | 
|    multiplier/i_4/i_513/CI         FA_X1     Rise  0.6600 0.0000 0.0150           2.76208                                                   | 
|    multiplier/i_4/i_513/S          FA_X1     Fall  0.7550 0.0950 0.0170 0.627566  2.76208  3.38964           1       100                    | 
|    multiplier/i_4/i_600/CI         FA_X1     Fall  0.7550 0.0000 0.0170           2.66475                                                   | 
|    multiplier/i_4/i_600/S          FA_X1     Rise  0.8720 0.1170 0.0150 0.57666   2.76208  3.33874           1       100                    | 
|    multiplier/i_4/i_618/CI         FA_X1     Rise  0.8720 0.0000 0.0150           2.76208                                                   | 
|    multiplier/i_4/i_618/S          FA_X1     Fall  0.9660 0.0940 0.0170 0.383917  2.76208  3.14599           1       100                    | 
|    multiplier/i_4/i_624/CI         FA_X1     Fall  0.9660 0.0000 0.0170           2.66475                                                   | 
|    multiplier/i_4/i_624/S          FA_X1     Rise  1.0840 0.1180 0.0150 0.171685  3.44779  3.61948           1       100                    | 
|    multiplier/i_4/i_628/B          HA_X1     Rise  1.0840 0.0000 0.0150           3.44779                                                   | 
|    multiplier/i_4/i_628/CO         HA_X1     Rise  1.1230 0.0390 0.0130 0.432872  3.44779  3.88066           1       100                    | 
|    multiplier/i_4/i_629/B          HA_X1     Rise  1.1230 0.0000 0.0130           3.44779                                                   | 
|    multiplier/i_4/i_629/S          HA_X1     Rise  1.1980 0.0750 0.0480 0.547229  6.84842  7.39565           2       100                    | 
|    multiplier/i_4/i_915/A2         NOR2_X2   Rise  1.1980 0.0000 0.0480           3.34692                                                   | 
|    multiplier/i_4/i_915/ZN         NOR2_X2   Fall  1.2160 0.0180 0.0140 0.623997  5.08929  5.71329           2       100                    | 
|    multiplier/i_4/i_914/B          AOI211_X2 Fall  1.2160 0.0000 0.0140           3.05015                                                   | 
|    multiplier/i_4/i_914/ZN         AOI211_X2 Rise  1.2960 0.0800 0.0500 0.69592   6.43402  7.12994           2       100                    | 
|    multiplier/i_4/i_909/B1         AOI221_X2 Rise  1.2960 0.0000 0.0500           3.22609                                                   | 
|    multiplier/i_4/i_909/ZN         AOI221_X2 Fall  1.3350 0.0390 0.0250 1.87983   4.79396  6.67379           2       100                    | 
|    multiplier/i_4/i_904/A2         NAND2_X1  Fall  1.3350 0.0000 0.0250           1.50228                                                   | 
|    multiplier/i_4/i_904/ZN         NAND2_X1  Rise  1.3650 0.0300 0.0160 0.56842   3.27212  3.84054           2       100                    | 
|    multiplier/i_4/i_402/A          INV_X1    Rise  1.3650 0.0000 0.0160           1.70023                                                   | 
|    multiplier/i_4/i_402/ZN         INV_X1    Fall  1.3750 0.0100 0.0060 0.475589  1.57189  2.04748           1       100                    | 
|    multiplier/i_4/i_401/B2         OAI21_X1  Fall  1.3750 0.0000 0.0060           1.55833                                                   | 
|    multiplier/i_4/i_401/ZN         OAI21_X1  Rise  1.4150 0.0400 0.0270 0.257458  3.25089  3.50835           1       100                    | 
|    multiplier/i_4/i_400/A          INV_X2    Rise  1.4150 0.0000 0.0270           3.25089                                                   | 
|    multiplier/i_4/i_400/ZN         INV_X2    Fall  1.4310 0.0160 0.0100 1.6899    7.28649  8.97639           3       100                    | 
|    multiplier/i_4/i_399/B2         OAI21_X1  Fall  1.4310 0.0000 0.0100           1.55833                                                   | 
|    multiplier/i_4/i_399/ZN         OAI21_X1  Rise  1.4760 0.0450 0.0300 0.378237  3.84836  4.2266            2       100                    | 
|    multiplier/i_4/i_386/A          XNOR2_X1  Rise  1.4760 0.0000 0.0300           2.23275                                                   | 
|    multiplier/i_4/i_386/ZN         XNOR2_X1  Rise  1.5180 0.0420 0.0160 0.189754  0.97463  1.16438           1       100                    | 
|    multiplier/i_4/Res_imm[29]                Rise  1.5180 0.0000                                                                            | 
|    multiplier/i_0_6/A2             AND2_X1   Rise  1.5180 0.0000 0.0160           0.97463                                                   | 
|    multiplier/i_0_6/ZN             AND2_X1   Rise  1.5490 0.0310 0.0100 0.0964954 0.914139 1.01063           1       100                    | 
|    multiplier/Res_reg[29]/D        DLH_X1    Rise  1.5490 0.0000 0.0100           0.914139                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/Res_reg[29]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Fall  1.0870 0.0000 0.0320          1.24879                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Fall  1.1380 0.0510 0.0140 7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/i_0_73/A2          NAND2_X2  Fall  1.1380 0.0000 0.0140          3.14281                                     F             | 
|    multiplier/i_0_73/ZN          NAND2_X2  Rise  1.1960 0.0580 0.0480 13.8058  22.353   36.1588           25      100      F    K        | 
|    multiplier/Res_reg[29]/G      DLH_X1    Rise  1.1980 0.0020 0.0480          0.985498                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1980 1.1980 | 
| time borrowed from endpoint              |  0.3510 1.5490 | 
| data required time                       |  1.5490        | 
|                                          |                | 
| data required time                       |  1.5490        | 
| data arrival time                        | -1.5490        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0210 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0020 | 
| library setup time                0.0010 | 
| computed max time borrow          0.9820 | 
| user max time borrow              0.9810 | 
| allowed time borrow               0.9810 | 
| actual time borrow                0.3510 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.3510 | 
--------------------------------------------


 Timing Path to multiplier/Res_reg[24]/D 
  
 Path Start Point : multiplier/A_in_reg[9] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier/Res_reg[24] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A   CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z   CLKBUF_X1 Rise  0.0800 0.0800 0.0330 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A   CLKBUF_X3 Rise  0.0800 0.0000 0.0330          1.42116                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z   CLKBUF_X3 Rise  0.1280 0.0480 0.0150 7.22905  6.84394  14.073            3       100      F    K        | 
|    multiplier/i_0_49/B1            AOI21_X1  Rise  0.1280 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_0_49/ZN            AOI21_X1  Fall  0.1540 0.0260 0.0310 0.215016 6.25843  6.47344           1       100      F    K        | 
|    multiplier/CTS_L4_remove_c14/A  INV_X4    Fall  0.1540 0.0000 0.0310          5.70005                                     F             | 
|    multiplier/CTS_L4_remove_c14/ZN INV_X4    Rise  0.2150 0.0610 0.0470 25.0827  46.3184  71.4011           47      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    multiplier/A_in_reg[9]/G        DLH_X1    Rise  0.2200 0.0050 0.0470          0.985498                                    F             | 
|    multiplier/A_in_reg[9]/Q        DLH_X1    Fall  0.2990 0.0790 0.0160 0.570854 6.25843  6.82928           1       100      F             | 
|    multiplier/i_4/A_imm[9]                   Fall  0.2990 0.0000                                                                           | 
|    multiplier/i_4/i_966/A          INV_X4    Fall  0.2990 0.0000 0.0160          5.70005                                                   | 
|    multiplier/i_4/i_966/ZN         INV_X4    Rise  0.3520 0.0530 0.0410 25.2944  41.3279  66.6223           24      100                    | 
|    multiplier/i_4/i_858/A2         NOR2_X2   Rise  0.3670 0.0150 0.0440          3.34692                                                   | 
|    multiplier/i_4/i_858/ZN         NOR2_X2   Fall  0.3820 0.0150 0.0120 0.191386 3.74571  3.93709           1       100                    | 
|    multiplier/i_4/i_473/A          FA_X1     Fall  0.3820 0.0000 0.0120          3.6056                                                    | 
|    multiplier/i_4/i_473/CO         FA_X1     Fall  0.4620 0.0800 0.0170 0.408968 3.74571  4.15468           1       100                    | 
|    multiplier/i_4/i_476/A          FA_X1     Fall  0.4620 0.0000 0.0170          3.6056                                                    | 
|    multiplier/i_4/i_476/CO         FA_X1     Fall  0.5430 0.0810 0.0160 0.968085 2.76208  3.73016           1       100                    | 
|    multiplier/i_4/i_477/CI         FA_X1     Fall  0.5430 0.0000 0.0160          2.66475                                                   | 
|    multiplier/i_4/i_477/S          FA_X1     Rise  0.6600 0.1170 0.0150 0.588656 2.76208  3.35073           1       100                    | 
|    multiplier/i_4/i_513/CI         FA_X1     Rise  0.6600 0.0000 0.0150          2.76208                                                   | 
|    multiplier/i_4/i_513/S          FA_X1     Fall  0.7550 0.0950 0.0170 0.627566 2.76208  3.38964           1       100                    | 
|    multiplier/i_4/i_600/CI         FA_X1     Fall  0.7550 0.0000 0.0170          2.66475                                                   | 
|    multiplier/i_4/i_600/S          FA_X1     Rise  0.8720 0.1170 0.0150 0.57666  2.76208  3.33874           1       100                    | 
|    multiplier/i_4/i_618/CI         FA_X1     Rise  0.8720 0.0000 0.0150          2.76208                                                   | 
|    multiplier/i_4/i_618/S          FA_X1     Fall  0.9660 0.0940 0.0170 0.383917 2.76208  3.14599           1       100                    | 
|    multiplier/i_4/i_624/CI         FA_X1     Fall  0.9660 0.0000 0.0170          2.66475                                                   | 
|    multiplier/i_4/i_624/S          FA_X1     Rise  1.0840 0.1180 0.0150 0.171685 3.44779  3.61948           1       100                    | 
|    multiplier/i_4/i_628/B          HA_X1     Rise  1.0840 0.0000 0.0150          3.44779                                                   | 
|    multiplier/i_4/i_628/CO         HA_X1     Rise  1.1230 0.0390 0.0130 0.432872 3.44779  3.88066           1       100                    | 
|    multiplier/i_4/i_629/B          HA_X1     Rise  1.1230 0.0000 0.0130          3.44779                                                   | 
|    multiplier/i_4/i_629/S          HA_X1     Rise  1.1980 0.0750 0.0480 0.547229 6.84842  7.39565           2       100                    | 
|    multiplier/i_4/i_915/A2         NOR2_X2   Rise  1.1980 0.0000 0.0480          3.34692                                                   | 
|    multiplier/i_4/i_915/ZN         NOR2_X2   Fall  1.2160 0.0180 0.0140 0.623997 5.08929  5.71329           2       100                    | 
|    multiplier/i_4/i_914/B          AOI211_X2 Fall  1.2160 0.0000 0.0140          3.05015                                                   | 
|    multiplier/i_4/i_914/ZN         AOI211_X2 Rise  1.2960 0.0800 0.0500 0.69592  6.43402  7.12994           2       100                    | 
|    multiplier/i_4/i_909/B1         AOI221_X2 Rise  1.2960 0.0000 0.0500          3.22609                                                   | 
|    multiplier/i_4/i_909/ZN         AOI221_X2 Fall  1.3350 0.0390 0.0250 1.87983  4.79396  6.67379           2       100                    | 
|    multiplier/i_4/i_904/A2         NAND2_X1  Fall  1.3350 0.0000 0.0250          1.50228                                                   | 
|    multiplier/i_4/i_904/ZN         NAND2_X1  Rise  1.3650 0.0300 0.0160 0.56842  3.27212  3.84054           2       100                    | 
|    multiplier/i_4/i_903/B2         OAI21_X1  Rise  1.3650 0.0000 0.0160          1.57189                                                   | 
|    multiplier/i_4/i_903/ZN         OAI21_X1  Fall  1.3850 0.0200 0.0120 0.543756 1.67685  2.22061           1       100                    | 
|    multiplier/i_4/i_902/B2         AOI21_X1  Fall  1.3850 0.0000 0.0120          1.40993                                                   | 
|    multiplier/i_4/i_902/ZN         AOI21_X1  Rise  1.4420 0.0570 0.0440 0.627242 5.94607  6.57331           2       100                    | 
|    multiplier/i_4/i_900/B2         OAI22_X1  Rise  1.4420 0.0000 0.0440          1.61561                                                   | 
|    multiplier/i_4/i_900/ZN         OAI22_X1  Fall  1.4750 0.0330 0.0180 0.256417 2.57361  2.83003           1       100                    | 
|    multiplier/i_4/i_899/B          XNOR2_X1  Fall  1.4750 0.0000 0.0180          2.36817                                                   | 
|    multiplier/i_4/i_899/ZN         XNOR2_X1  Fall  1.5170 0.0420 0.0130 0.342698 0.97463  1.31733           1       100                    | 
|    multiplier/i_4/Res_imm[24]                Fall  1.5170 0.0000                                                                           | 
|    multiplier/i_0_1/A2             AND2_X1   Fall  1.5170 0.0000 0.0130          0.894119                                                  | 
|    multiplier/i_0_1/ZN             AND2_X1   Fall  1.5490 0.0320 0.0080 0.484674 0.914139 1.39881           1       100                    | 
|    multiplier/Res_reg[24]/D        DLH_X1    Fall  1.5490 0.0000 0.0080          0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/Res_reg[24]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Fall  1.0870 0.0000 0.0320          1.24879                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Fall  1.1380 0.0510 0.0140 7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/i_0_73/A2          NAND2_X2  Fall  1.1380 0.0000 0.0140          3.14281                                     F             | 
|    multiplier/i_0_73/ZN          NAND2_X2  Rise  1.1960 0.0580 0.0480 13.8058  22.353   36.1588           25      100      F    K        | 
|    multiplier/Res_reg[24]/G      DLH_X1    Rise  1.1980 0.0020 0.0480          0.985498                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1980 1.1980 | 
| time borrowed from endpoint              |  0.3510 1.5490 | 
| data required time                       |  1.5490        | 
|                                          |                | 
| data required time                       |  1.5490        | 
| data arrival time                        | -1.5490        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0210 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0020 | 
| library setup time               -0.0430 | 
| computed max time borrow          0.9380 | 
| user max time borrow              0.9810 | 
| allowed time borrow               0.9380 | 
| actual time borrow                0.3510 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.3510 | 
--------------------------------------------


 Timing Path to multiplier/Res_reg[26]/D 
  
 Path Start Point : multiplier/A_in_reg[9] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier/Res_reg[26] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A   CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z   CLKBUF_X1 Rise  0.0800 0.0800 0.0330 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A   CLKBUF_X3 Rise  0.0800 0.0000 0.0330          1.42116                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z   CLKBUF_X3 Rise  0.1280 0.0480 0.0150 7.22905  6.84394  14.073            3       100      F    K        | 
|    multiplier/i_0_49/B1            AOI21_X1  Rise  0.1280 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_0_49/ZN            AOI21_X1  Fall  0.1540 0.0260 0.0310 0.215016 6.25843  6.47344           1       100      F    K        | 
|    multiplier/CTS_L4_remove_c14/A  INV_X4    Fall  0.1540 0.0000 0.0310          5.70005                                     F             | 
|    multiplier/CTS_L4_remove_c14/ZN INV_X4    Rise  0.2150 0.0610 0.0470 25.0827  46.3184  71.4011           47      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    multiplier/A_in_reg[9]/G        DLH_X1    Rise  0.2200 0.0050 0.0470          0.985498                                    F             | 
|    multiplier/A_in_reg[9]/Q        DLH_X1    Fall  0.2990 0.0790 0.0160 0.570854 6.25843  6.82928           1       100      F             | 
|    multiplier/i_4/A_imm[9]                   Fall  0.2990 0.0000                                                                           | 
|    multiplier/i_4/i_966/A          INV_X4    Fall  0.2990 0.0000 0.0160          5.70005                                                   | 
|    multiplier/i_4/i_966/ZN         INV_X4    Rise  0.3520 0.0530 0.0410 25.2944  41.3279  66.6223           24      100                    | 
|    multiplier/i_4/i_858/A2         NOR2_X2   Rise  0.3670 0.0150 0.0440          3.34692                                                   | 
|    multiplier/i_4/i_858/ZN         NOR2_X2   Fall  0.3820 0.0150 0.0120 0.191386 3.74571  3.93709           1       100                    | 
|    multiplier/i_4/i_473/A          FA_X1     Fall  0.3820 0.0000 0.0120          3.6056                                                    | 
|    multiplier/i_4/i_473/CO         FA_X1     Fall  0.4620 0.0800 0.0170 0.408968 3.74571  4.15468           1       100                    | 
|    multiplier/i_4/i_476/A          FA_X1     Fall  0.4620 0.0000 0.0170          3.6056                                                    | 
|    multiplier/i_4/i_476/CO         FA_X1     Fall  0.5430 0.0810 0.0160 0.968085 2.76208  3.73016           1       100                    | 
|    multiplier/i_4/i_477/CI         FA_X1     Fall  0.5430 0.0000 0.0160          2.66475                                                   | 
|    multiplier/i_4/i_477/S          FA_X1     Rise  0.6600 0.1170 0.0150 0.588656 2.76208  3.35073           1       100                    | 
|    multiplier/i_4/i_513/CI         FA_X1     Rise  0.6600 0.0000 0.0150          2.76208                                                   | 
|    multiplier/i_4/i_513/S          FA_X1     Fall  0.7550 0.0950 0.0170 0.627566 2.76208  3.38964           1       100                    | 
|    multiplier/i_4/i_600/CI         FA_X1     Fall  0.7550 0.0000 0.0170          2.66475                                                   | 
|    multiplier/i_4/i_600/S          FA_X1     Rise  0.8720 0.1170 0.0150 0.57666  2.76208  3.33874           1       100                    | 
|    multiplier/i_4/i_618/CI         FA_X1     Rise  0.8720 0.0000 0.0150          2.76208                                                   | 
|    multiplier/i_4/i_618/S          FA_X1     Fall  0.9660 0.0940 0.0170 0.383917 2.76208  3.14599           1       100                    | 
|    multiplier/i_4/i_624/CI         FA_X1     Fall  0.9660 0.0000 0.0170          2.66475                                                   | 
|    multiplier/i_4/i_624/S          FA_X1     Rise  1.0840 0.1180 0.0150 0.171685 3.44779  3.61948           1       100                    | 
|    multiplier/i_4/i_628/B          HA_X1     Rise  1.0840 0.0000 0.0150          3.44779                                                   | 
|    multiplier/i_4/i_628/CO         HA_X1     Rise  1.1230 0.0390 0.0130 0.432872 3.44779  3.88066           1       100                    | 
|    multiplier/i_4/i_629/B          HA_X1     Rise  1.1230 0.0000 0.0130          3.44779                                                   | 
|    multiplier/i_4/i_629/S          HA_X1     Rise  1.1980 0.0750 0.0480 0.547229 6.84842  7.39565           2       100                    | 
|    multiplier/i_4/i_915/A2         NOR2_X2   Rise  1.1980 0.0000 0.0480          3.34692                                                   | 
|    multiplier/i_4/i_915/ZN         NOR2_X2   Fall  1.2160 0.0180 0.0140 0.623997 5.08929  5.71329           2       100                    | 
|    multiplier/i_4/i_914/B          AOI211_X2 Fall  1.2160 0.0000 0.0140          3.05015                                                   | 
|    multiplier/i_4/i_914/ZN         AOI211_X2 Rise  1.2960 0.0800 0.0500 0.69592  6.43402  7.12994           2       100                    | 
|    multiplier/i_4/i_909/B1         AOI221_X2 Rise  1.2960 0.0000 0.0500          3.22609                                                   | 
|    multiplier/i_4/i_909/ZN         AOI221_X2 Fall  1.3350 0.0390 0.0250 1.87983  4.79396  6.67379           2       100                    | 
|    multiplier/i_4/i_904/A2         NAND2_X1  Fall  1.3350 0.0000 0.0250          1.50228                                                   | 
|    multiplier/i_4/i_904/ZN         NAND2_X1  Rise  1.3650 0.0300 0.0160 0.56842  3.27212  3.84054           2       100                    | 
|    multiplier/i_4/i_402/A          INV_X1    Rise  1.3650 0.0000 0.0160          1.70023                                                   | 
|    multiplier/i_4/i_402/ZN         INV_X1    Fall  1.3750 0.0100 0.0060 0.475589 1.57189  2.04748           1       100                    | 
|    multiplier/i_4/i_401/B2         OAI21_X1  Fall  1.3750 0.0000 0.0060          1.55833                                                   | 
|    multiplier/i_4/i_401/ZN         OAI21_X1  Rise  1.4150 0.0400 0.0270 0.257458 3.25089  3.50835           1       100                    | 
|    multiplier/i_4/i_400/A          INV_X2    Rise  1.4150 0.0000 0.0270          3.25089                                                   | 
|    multiplier/i_4/i_400/ZN         INV_X2    Fall  1.4310 0.0160 0.0100 1.6899   7.28649  8.97639           3       100                    | 
|    multiplier/i_4/i_383/B2         AOI21_X2  Fall  1.4310 0.0000 0.0100          2.94922                                                   | 
|    multiplier/i_4/i_383/ZN         AOI21_X2  Rise  1.4700 0.0390 0.0290 0.577894 5.90235  6.48024           2       100                    | 
|    multiplier/i_4/i_375/A          XOR2_X2   Rise  1.4700 0.0000 0.0290          4.33045                                                   | 
|    multiplier/i_4/i_375/Z          XOR2_X2   Rise  1.5170 0.0470 0.0170 0.406078 0.97463  1.38071           1       100                    | 
|    multiplier/i_4/Res_imm[26]                Rise  1.5170 0.0000                                                                           | 
|    multiplier/i_0_3/A2             AND2_X1   Rise  1.5170 0.0000 0.0170          0.97463                                                   | 
|    multiplier/i_0_3/ZN             AND2_X1   Rise  1.5480 0.0310 0.0100 0.099987 0.914139 1.01413           1       100                    | 
|    multiplier/Res_reg[26]/D        DLH_X1    Rise  1.5480 0.0000 0.0100          0.914139                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/Res_reg[26]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Fall  1.0870 0.0000 0.0320          1.24879                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Fall  1.1380 0.0510 0.0140 7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/i_0_73/A2          NAND2_X2  Fall  1.1380 0.0000 0.0140          3.14281                                     F             | 
|    multiplier/i_0_73/ZN          NAND2_X2  Rise  1.1960 0.0580 0.0480 13.8058  22.353   36.1588           25      100      F    K        | 
|    multiplier/Res_reg[26]/G      DLH_X1    Rise  1.1980 0.0020 0.0480          0.985498                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1980 1.1980 | 
| time borrowed from endpoint              |  0.3500 1.5480 | 
| data required time                       |  1.5480        | 
|                                          |                | 
| data required time                       |  1.5480        | 
| data arrival time                        | -1.5480        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0210 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0020 | 
| library setup time                0.0010 | 
| computed max time borrow          0.9820 | 
| user max time borrow              0.9810 | 
| allowed time borrow               0.9810 | 
| actual time borrow                0.3500 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.3500 | 
--------------------------------------------


 Timing Path to multiplier/Res_reg[23]/D 
  
 Path Start Point : multiplier/A_in_reg[9] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier/Res_reg[23] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A   CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z   CLKBUF_X1 Rise  0.0800 0.0800 0.0330 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A   CLKBUF_X3 Rise  0.0800 0.0000 0.0330          1.42116                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z   CLKBUF_X3 Rise  0.1280 0.0480 0.0150 7.22905  6.84394  14.073            3       100      F    K        | 
|    multiplier/i_0_49/B1            AOI21_X1  Rise  0.1280 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_0_49/ZN            AOI21_X1  Fall  0.1540 0.0260 0.0310 0.215016 6.25843  6.47344           1       100      F    K        | 
|    multiplier/CTS_L4_remove_c14/A  INV_X4    Fall  0.1540 0.0000 0.0310          5.70005                                     F             | 
|    multiplier/CTS_L4_remove_c14/ZN INV_X4    Rise  0.2150 0.0610 0.0470 25.0827  46.3184  71.4011           47      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    multiplier/A_in_reg[9]/G        DLH_X1    Rise  0.2200 0.0050 0.0470          0.985498                                    F             | 
|    multiplier/A_in_reg[9]/Q        DLH_X1    Fall  0.2990 0.0790 0.0160 0.570854 6.25843  6.82928           1       100      F             | 
|    multiplier/i_4/A_imm[9]                   Fall  0.2990 0.0000                                                                           | 
|    multiplier/i_4/i_966/A          INV_X4    Fall  0.2990 0.0000 0.0160          5.70005                                                   | 
|    multiplier/i_4/i_966/ZN         INV_X4    Rise  0.3520 0.0530 0.0410 25.2944  41.3279  66.6223           24      100                    | 
|    multiplier/i_4/i_858/A2         NOR2_X2   Rise  0.3670 0.0150 0.0440          3.34692                                                   | 
|    multiplier/i_4/i_858/ZN         NOR2_X2   Fall  0.3820 0.0150 0.0120 0.191386 3.74571  3.93709           1       100                    | 
|    multiplier/i_4/i_473/A          FA_X1     Fall  0.3820 0.0000 0.0120          3.6056                                                    | 
|    multiplier/i_4/i_473/CO         FA_X1     Fall  0.4620 0.0800 0.0170 0.408968 3.74571  4.15468           1       100                    | 
|    multiplier/i_4/i_476/A          FA_X1     Fall  0.4620 0.0000 0.0170          3.6056                                                    | 
|    multiplier/i_4/i_476/CO         FA_X1     Fall  0.5430 0.0810 0.0160 0.968085 2.76208  3.73016           1       100                    | 
|    multiplier/i_4/i_477/CI         FA_X1     Fall  0.5430 0.0000 0.0160          2.66475                                                   | 
|    multiplier/i_4/i_477/S          FA_X1     Rise  0.6600 0.1170 0.0150 0.588656 2.76208  3.35073           1       100                    | 
|    multiplier/i_4/i_513/CI         FA_X1     Rise  0.6600 0.0000 0.0150          2.76208                                                   | 
|    multiplier/i_4/i_513/S          FA_X1     Fall  0.7550 0.0950 0.0170 0.627566 2.76208  3.38964           1       100                    | 
|    multiplier/i_4/i_600/CI         FA_X1     Fall  0.7550 0.0000 0.0170          2.66475                                                   | 
|    multiplier/i_4/i_600/S          FA_X1     Rise  0.8720 0.1170 0.0150 0.57666  2.76208  3.33874           1       100                    | 
|    multiplier/i_4/i_618/CI         FA_X1     Rise  0.8720 0.0000 0.0150          2.76208                                                   | 
|    multiplier/i_4/i_618/S          FA_X1     Fall  0.9660 0.0940 0.0170 0.383917 2.76208  3.14599           1       100                    | 
|    multiplier/i_4/i_624/CI         FA_X1     Fall  0.9660 0.0000 0.0170          2.66475                                                   | 
|    multiplier/i_4/i_624/S          FA_X1     Rise  1.0840 0.1180 0.0150 0.171685 3.44779  3.61948           1       100                    | 
|    multiplier/i_4/i_628/B          HA_X1     Rise  1.0840 0.0000 0.0150          3.44779                                                   | 
|    multiplier/i_4/i_628/CO         HA_X1     Rise  1.1230 0.0390 0.0130 0.432872 3.44779  3.88066           1       100                    | 
|    multiplier/i_4/i_629/B          HA_X1     Rise  1.1230 0.0000 0.0130          3.44779                                                   | 
|    multiplier/i_4/i_629/S          HA_X1     Rise  1.1980 0.0750 0.0480 0.547229 6.84842  7.39565           2       100                    | 
|    multiplier/i_4/i_915/A2         NOR2_X2   Rise  1.1980 0.0000 0.0480          3.34692                                                   | 
|    multiplier/i_4/i_915/ZN         NOR2_X2   Fall  1.2160 0.0180 0.0140 0.623997 5.08929  5.71329           2       100                    | 
|    multiplier/i_4/i_914/B          AOI211_X2 Fall  1.2160 0.0000 0.0140          3.05015                                                   | 
|    multiplier/i_4/i_914/ZN         AOI211_X2 Rise  1.2960 0.0800 0.0500 0.69592  6.43402  7.12994           2       100                    | 
|    multiplier/i_4/i_909/B1         AOI221_X2 Rise  1.2960 0.0000 0.0500          3.22609                                                   | 
|    multiplier/i_4/i_909/ZN         AOI221_X2 Fall  1.3350 0.0390 0.0250 1.87983  4.79396  6.67379           2       100                    | 
|    multiplier/i_4/i_904/A2         NAND2_X1  Fall  1.3350 0.0000 0.0250          1.50228                                                   | 
|    multiplier/i_4/i_904/ZN         NAND2_X1  Rise  1.3650 0.0300 0.0160 0.56842  3.27212  3.84054           2       100                    | 
|    multiplier/i_4/i_903/B2         OAI21_X1  Rise  1.3650 0.0000 0.0160          1.57189                                                   | 
|    multiplier/i_4/i_903/ZN         OAI21_X1  Fall  1.3850 0.0200 0.0120 0.543756 1.67685  2.22061           1       100                    | 
|    multiplier/i_4/i_902/B2         AOI21_X1  Fall  1.3850 0.0000 0.0120          1.40993                                                   | 
|    multiplier/i_4/i_902/ZN         AOI21_X1  Rise  1.4420 0.0570 0.0440 0.627242 5.94607  6.57331           2       100                    | 
|    multiplier/i_4/i_372/A          XOR2_X2   Rise  1.4420 0.0000 0.0440          4.33045                                                   | 
|    multiplier/i_4/i_372/Z          XOR2_X2   Rise  1.4910 0.0490 0.0170 0.266253 0.97463  1.24088           1       100                    | 
|    multiplier/i_4/Res_imm[23]                Rise  1.4910 0.0000                                                                           | 
|    multiplier/i_0_0/A2             AND2_X1   Rise  1.4910 0.0000 0.0170          0.97463                                                   | 
|    multiplier/i_0_0/ZN             AND2_X1   Rise  1.5240 0.0330 0.0110 0.481537 0.914139 1.39568           1       100                    | 
|    multiplier/Res_reg[23]/D        DLH_X1    Rise  1.5240 0.0000 0.0110          0.914139                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/Res_reg[23]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Fall  1.0870 0.0000 0.0320          1.24879                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Fall  1.1380 0.0510 0.0140 7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/i_0_73/A2          NAND2_X2  Fall  1.1380 0.0000 0.0140          3.14281                                     F             | 
|    multiplier/i_0_73/ZN          NAND2_X2  Rise  1.1960 0.0580 0.0480 13.8058  22.353   36.1588           25      100      F    K        | 
|    multiplier/Res_reg[23]/G      DLH_X1    Rise  1.1980 0.0020 0.0480          0.985498                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1980 1.1980 | 
| time borrowed from endpoint              |  0.3260 1.5240 | 
| data required time                       |  1.5240        | 
|                                          |                | 
| data required time                       |  1.5240        | 
| data arrival time                        | -1.5240        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0210 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0020 | 
| library setup time                0.0010 | 
| computed max time borrow          0.9820 | 
| user max time borrow              0.9810 | 
| allowed time borrow               0.9810 | 
| actual time borrow                0.3260 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.3260 | 
--------------------------------------------


 Timing Path to multiplier/Res_reg[25]/D 
  
 Path Start Point : multiplier/A_in_reg[9] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Path End Point   : multiplier/Res_reg[25] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A   CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z   CLKBUF_X1 Rise  0.0800 0.0800 0.0330 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A   CLKBUF_X3 Rise  0.0800 0.0000 0.0330          1.42116                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z   CLKBUF_X3 Rise  0.1280 0.0480 0.0150 7.22905  6.84394  14.073            3       100      F    K        | 
|    multiplier/i_0_49/B1            AOI21_X1  Rise  0.1280 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_0_49/ZN            AOI21_X1  Fall  0.1540 0.0260 0.0310 0.215016 6.25843  6.47344           1       100      F    K        | 
|    multiplier/CTS_L4_remove_c14/A  INV_X4    Fall  0.1540 0.0000 0.0310          5.70005                                     F             | 
|    multiplier/CTS_L4_remove_c14/ZN INV_X4    Rise  0.2150 0.0610 0.0470 25.0827  46.3184  71.4011           47      100      F    K        | 
| Data Path:                                                                                                                                 | 
|    multiplier/A_in_reg[9]/G        DLH_X1    Rise  0.2200 0.0050 0.0470          0.985498                                    F             | 
|    multiplier/A_in_reg[9]/Q        DLH_X1    Fall  0.2990 0.0790 0.0160 0.570854 6.25843  6.82928           1       100      F             | 
|    multiplier/i_4/A_imm[9]                   Fall  0.2990 0.0000                                                                           | 
|    multiplier/i_4/i_966/A          INV_X4    Fall  0.2990 0.0000 0.0160          5.70005                                                   | 
|    multiplier/i_4/i_966/ZN         INV_X4    Rise  0.3520 0.0530 0.0410 25.2944  41.3279  66.6223           24      100                    | 
|    multiplier/i_4/i_858/A2         NOR2_X2   Rise  0.3670 0.0150 0.0440          3.34692                                                   | 
|    multiplier/i_4/i_858/ZN         NOR2_X2   Fall  0.3820 0.0150 0.0120 0.191386 3.74571  3.93709           1       100                    | 
|    multiplier/i_4/i_473/A          FA_X1     Fall  0.3820 0.0000 0.0120          3.6056                                                    | 
|    multiplier/i_4/i_473/CO         FA_X1     Fall  0.4620 0.0800 0.0170 0.408968 3.74571  4.15468           1       100                    | 
|    multiplier/i_4/i_476/A          FA_X1     Fall  0.4620 0.0000 0.0170          3.6056                                                    | 
|    multiplier/i_4/i_476/CO         FA_X1     Fall  0.5430 0.0810 0.0160 0.968085 2.76208  3.73016           1       100                    | 
|    multiplier/i_4/i_477/CI         FA_X1     Fall  0.5430 0.0000 0.0160          2.66475                                                   | 
|    multiplier/i_4/i_477/S          FA_X1     Rise  0.6600 0.1170 0.0150 0.588656 2.76208  3.35073           1       100                    | 
|    multiplier/i_4/i_513/CI         FA_X1     Rise  0.6600 0.0000 0.0150          2.76208                                                   | 
|    multiplier/i_4/i_513/S          FA_X1     Fall  0.7550 0.0950 0.0170 0.627566 2.76208  3.38964           1       100                    | 
|    multiplier/i_4/i_600/CI         FA_X1     Fall  0.7550 0.0000 0.0170          2.66475                                                   | 
|    multiplier/i_4/i_600/S          FA_X1     Rise  0.8720 0.1170 0.0150 0.57666  2.76208  3.33874           1       100                    | 
|    multiplier/i_4/i_618/CI         FA_X1     Rise  0.8720 0.0000 0.0150          2.76208                                                   | 
|    multiplier/i_4/i_618/S          FA_X1     Fall  0.9660 0.0940 0.0170 0.383917 2.76208  3.14599           1       100                    | 
|    multiplier/i_4/i_624/CI         FA_X1     Fall  0.9660 0.0000 0.0170          2.66475                                                   | 
|    multiplier/i_4/i_624/S          FA_X1     Rise  1.0840 0.1180 0.0150 0.171685 3.44779  3.61948           1       100                    | 
|    multiplier/i_4/i_628/B          HA_X1     Rise  1.0840 0.0000 0.0150          3.44779                                                   | 
|    multiplier/i_4/i_628/CO         HA_X1     Rise  1.1230 0.0390 0.0130 0.432872 3.44779  3.88066           1       100                    | 
|    multiplier/i_4/i_629/B          HA_X1     Rise  1.1230 0.0000 0.0130          3.44779                                                   | 
|    multiplier/i_4/i_629/S          HA_X1     Rise  1.1980 0.0750 0.0480 0.547229 6.84842  7.39565           2       100                    | 
|    multiplier/i_4/i_915/A2         NOR2_X2   Rise  1.1980 0.0000 0.0480          3.34692                                                   | 
|    multiplier/i_4/i_915/ZN         NOR2_X2   Fall  1.2160 0.0180 0.0140 0.623997 5.08929  5.71329           2       100                    | 
|    multiplier/i_4/i_914/B          AOI211_X2 Fall  1.2160 0.0000 0.0140          3.05015                                                   | 
|    multiplier/i_4/i_914/ZN         AOI211_X2 Rise  1.2960 0.0800 0.0500 0.69592  6.43402  7.12994           2       100                    | 
|    multiplier/i_4/i_909/B1         AOI221_X2 Rise  1.2960 0.0000 0.0500          3.22609                                                   | 
|    multiplier/i_4/i_909/ZN         AOI221_X2 Fall  1.3350 0.0390 0.0250 1.87983  4.79396  6.67379           2       100                    | 
|    multiplier/i_4/i_904/A2         NAND2_X1  Fall  1.3350 0.0000 0.0250          1.50228                                                   | 
|    multiplier/i_4/i_904/ZN         NAND2_X1  Rise  1.3650 0.0300 0.0160 0.56842  3.27212  3.84054           2       100                    | 
|    multiplier/i_4/i_402/A          INV_X1    Rise  1.3650 0.0000 0.0160          1.70023                                                   | 
|    multiplier/i_4/i_402/ZN         INV_X1    Fall  1.3750 0.0100 0.0060 0.475589 1.57189  2.04748           1       100                    | 
|    multiplier/i_4/i_401/B2         OAI21_X1  Fall  1.3750 0.0000 0.0060          1.55833                                                   | 
|    multiplier/i_4/i_401/ZN         OAI21_X1  Rise  1.4150 0.0400 0.0270 0.257458 3.25089  3.50835           1       100                    | 
|    multiplier/i_4/i_400/A          INV_X2    Rise  1.4150 0.0000 0.0270          3.25089                                                   | 
|    multiplier/i_4/i_400/ZN         INV_X2    Fall  1.4310 0.0160 0.0100 1.6899   7.28649  8.97639           3       100                    | 
|    multiplier/i_4/i_374/A          XOR2_X1   Fall  1.4310 0.0000 0.0100          2.18123                                                   | 
|    multiplier/i_4/i_374/Z          XOR2_X1   Fall  1.4810 0.0500 0.0110 0.452885 0.97463  1.42752           1       100                    | 
|    multiplier/i_4/Res_imm[25]                Fall  1.4810 0.0000                                                                           | 
|    multiplier/i_0_2/A2             AND2_X1   Fall  1.4810 0.0000 0.0110          0.894119                                                  | 
|    multiplier/i_0_2/ZN             AND2_X1   Fall  1.5110 0.0300 0.0070 0.124731 0.914139 1.03887           1       100                    | 
|    multiplier/Res_reg[25]/D        DLH_X1    Fall  1.5110 0.0000 0.0070          0.869621                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/Res_reg[25]/G 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Fall  1.0870 0.0000 0.0320          1.24879                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Fall  1.1380 0.0510 0.0140 7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/i_0_73/A2          NAND2_X2  Fall  1.1380 0.0000 0.0140          3.14281                                     F             | 
|    multiplier/i_0_73/ZN          NAND2_X2  Rise  1.1960 0.0580 0.0480 13.8058  22.353   36.1588           25      100      F    K        | 
|    multiplier/Res_reg[25]/G      DLH_X1    Rise  1.1980 0.0020 0.0480          0.985498                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.1980 1.1980 | 
| time borrowed from endpoint              |  0.3130 1.5110 | 
| data required time                       |  1.5110        | 
|                                          |                | 
| data required time                       |  1.5110        | 
| data arrival time                        | -1.5110        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0000        | 
-------------------------------------------------------------


--------------------------------------------
| Time Borrowing Information       Values  | 
|------------------------------------------|
| target clock nominal pulse width  1.0000 | 
| clock latency difference         -0.0210 | 
| clock uncertainty difference      0.0000 | 
| CRPR difference                   0.0020 | 
| library setup time               -0.0430 | 
| computed max time borrow          0.9380 | 
| user max time borrow              0.9810 | 
| allowed time borrow               0.9380 | 
| actual time borrow                0.3130 | 
| open edge uncertainty             0.0000 | 
| time given to startpoint          0.3130 | 
--------------------------------------------


 Timing Path to Res_reg[13]/D 
  
 Path Start Point : multiplier/Res_reg[24] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[13] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-----------------------------------------------------------------------------------------------------------------------------------------
| Pin                            Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|---------------------------------------------------------------------------------------------------------------------------------------|
|    multiplier/Res_reg[24]/D    DLH_X1   Rise  1.5460 0.0000 0.0110          0.914139                                    F             | 
|    multiplier/Res_reg[24]/Q    DLH_X1   Rise  1.5980 0.0520 0.0200 1.9962   5.07082  7.06703           2       100      F             | 
|    multiplier/Res[24]                   Rise  1.5980 0.0000                                                                           | 
|    i_0_0/p_0[0]                         Rise  1.5980 0.0000                                                                           | 
|    i_0_0/i_0/B                 HA_X1    Rise  1.5980 0.0000 0.0200          3.44779                                                   | 
|    i_0_0/i_0/CO                HA_X1    Rise  1.6380 0.0400 0.0130 0.290021 3.44779  3.73781           1       100                    | 
|    i_0_0/i_1/B                 HA_X1    Rise  1.6380 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_1/CO                HA_X1    Rise  1.6760 0.0380 0.0130 0.460405 3.44779  3.9082            1       100                    | 
|    i_0_0/i_2/B                 HA_X1    Rise  1.6760 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_2/CO                HA_X1    Rise  1.7140 0.0380 0.0120 0.184317 3.44779  3.63211           1       100                    | 
|    i_0_0/i_3/B                 HA_X1    Rise  1.7140 0.0000 0.0120          3.44779                                                   | 
|    i_0_0/i_3/CO                HA_X1    Rise  1.7510 0.0370 0.0130 0.264207 3.44779  3.712             1       100                    | 
|    i_0_0/i_4/B                 HA_X1    Rise  1.7510 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_4/CO                HA_X1    Rise  1.7890 0.0380 0.0130 0.29465  3.44779  3.74244           1       100                    | 
|    i_0_0/i_5/B                 HA_X1    Rise  1.7890 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_5/CO                HA_X1    Rise  1.8270 0.0380 0.0130 0.276256 3.44779  3.72405           1       100                    | 
|    i_0_0/i_6/B                 HA_X1    Rise  1.8270 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_6/CO                HA_X1    Rise  1.8650 0.0380 0.0130 0.389893 3.44779  3.83769           1       100                    | 
|    i_0_0/i_7/B                 HA_X1    Rise  1.8650 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_7/CO                HA_X1    Rise  1.9030 0.0380 0.0130 0.310343 3.44779  3.75814           1       100                    | 
|    i_0_0/i_8/B                 HA_X1    Rise  1.9030 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_8/CO                HA_X1    Rise  1.9410 0.0380 0.0130 0.246572 3.44779  3.69436           1       100                    | 
|    i_0_0/i_9/B                 HA_X1    Rise  1.9410 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_9/CO                HA_X1    Rise  1.9800 0.0390 0.0130 0.645052 3.44779  4.09285           1       100                    | 
|    i_0_0/i_10/B                HA_X1    Rise  1.9800 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_10/CO               HA_X1    Rise  2.0180 0.0380 0.0120 0.177933 3.44779  3.62573           1       100                    | 
|    i_0_0/i_11/B                HA_X1    Rise  2.0180 0.0000 0.0120          3.44779                                                   | 
|    i_0_0/i_11/CO               HA_X1    Rise  2.0560 0.0380 0.0130 0.358484 3.44779  3.80628           1       100                    | 
|    i_0_0/i_12/B                HA_X1    Rise  2.0560 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_12/CO               HA_X1    Rise  2.0940 0.0380 0.0130 0.348698 3.44779  3.79649           1       100                    | 
|    i_0_0/i_13/B                HA_X1    Rise  2.0940 0.0000 0.0130          3.44779                                                   | 
|    i_0_0/i_13/S                HA_X1    Rise  2.1420 0.0480 0.0230 0.336162 1.68751  2.02367           1       100                    | 
|    i_0_0/M_resultTruncated[13]          Rise  2.1420 0.0000                                                                           | 
|    i_0_1_45/A1                 AOI22_X1 Rise  2.1420 0.0000 0.0230          1.68751                                                   | 
|    i_0_1_45/ZN                 AOI22_X1 Fall  2.1600 0.0180 0.0300 0.27124  1.70023  1.97147           1       100                    | 
|    i_0_1_44/A                  INV_X1   Fall  2.1600 0.0000 0.0300          1.54936                                                   | 
|    i_0_1_44/ZN                 INV_X1   Rise  2.1780 0.0180 0.0100 0.14947  0.914139 1.06361           1       100                    | 
|    Res_reg[13]/D               DLH_X1   Rise  2.1780 0.0000 0.0100          0.914139                                    F             | 
-----------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[13]/G 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000             0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000  0.0000                                                                                       | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000  0.0000 0.1000                      0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0790  0.0790 0.0320             4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Rise  0.0790  0.0000 0.0320                      1.42116                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Rise  0.1260  0.0470 0.0150             7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_4               Rise  0.1260  0.0000                                                                                       | 
|    i_0_1_189/A1                  OR2_X2    Rise  0.1260  0.0000 0.0150                      1.74594                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Rise  0.2050  0.0790 0.0590             20.0803  28.6118  48.6922           32      100      F    K        | 
|    Res_reg[13]/G                 DLH_X1    Rise  0.2030 -0.0020 0.0590    -0.0030           0.985498                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2030 2.2030 | 
| data required time                       |  2.2030        | 
|                                          |                | 
| data required time                       |  2.2030        | 
| data arrival time                        | -2.1780        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0250        | 
-------------------------------------------------------------


 Timing Path to Res_reg[12]/D 
  
 Path Start Point : multiplier/Res_reg[47] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[12] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------
| Pin                         Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------|
|    multiplier/Res_reg[47]/D DLH_X1   Fall  1.8870 0.0000 0.0070          0.869621                                    F             | 
|    multiplier/Res_reg[47]/Q DLH_X1   Fall  1.9770 0.0900 0.0280 6.02602  12.9711  18.9972           5       100      F             | 
|    multiplier/Res[47]                Fall  1.9770 0.0000                                                                           | 
|    i_0_1_17/A2              NOR3_X4  Fall  1.9780 0.0010 0.0280          5.43031                                                   | 
|    i_0_1_17/ZN              NOR3_X4  Rise  2.1050 0.1270 0.0930 8.61128  34.8482  43.4595           22      100                    | 
|    i_0_1_43/B1              AOI22_X1 Rise  2.1060 0.0010 0.0930          1.58401                                                   | 
|    i_0_1_43/ZN              AOI22_X1 Fall  2.1410 0.0350 0.0290 0.21496  1.70023  1.91519           1       100                    | 
|    i_0_1_42/A               INV_X1   Fall  2.1410 0.0000 0.0290          1.54936                                                   | 
|    i_0_1_42/ZN              INV_X1   Rise  2.1590 0.0180 0.0100 0.265247 0.914139 1.17939           1       100                    | 
|    Res_reg[12]/D            DLH_X1   Rise  2.1590 0.0000 0.0100          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[12]/G 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000             0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000  0.0000                                                                                       | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000  0.0000 0.1000                      0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0790  0.0790 0.0320             4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Rise  0.0790  0.0000 0.0320                      1.42116                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Rise  0.1260  0.0470 0.0150             7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_4               Rise  0.1260  0.0000                                                                                       | 
|    i_0_1_189/A1                  OR2_X2    Rise  0.1260  0.0000 0.0150                      1.74594                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Rise  0.2050  0.0790 0.0590             20.0803  28.6118  48.6922           32      100      F    K        | 
|    Res_reg[12]/G                 DLH_X1    Rise  0.2030 -0.0020 0.0590    -0.0030           0.985498                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2030 2.2030 | 
| data required time                       |  2.2030        | 
|                                          |                | 
| data required time                       |  2.2030        | 
| data arrival time                        | -2.1590        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.0440        | 
-------------------------------------------------------------


 Timing Path to Res_reg[8]/D 
  
 Path Start Point : A_reg_reg[23] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[8] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Fall  1.0870 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Fall  1.0880 0.0010 0.0320          6.46305                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Rise  1.1240 0.0360 0.0310 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Rise  1.1240 0.0000 0.0310          1.42116                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Rise  1.2350 0.1110 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
| Data Path:                                                                                                                               | 
|    A_reg_reg[23]/G               DLH_X1    Rise  1.2410 0.0060 0.0780          0.985498                                    F             | 
|    A_reg_reg[23]/Q               DLH_X1    Fall  1.3240 0.0830 0.0170 2.3346   5.04456  7.37917           3       100      F             | 
|    i_0_1_116/A4                  OR4_X1    Fall  1.3240 0.0000 0.0170          0.892889                                                  | 
|    i_0_1_116/ZN                  OR4_X1    Fall  1.4420 0.1180 0.0170 0.603445 0.941245 1.54469           1       100                    | 
|    i_0_1_114/A1                  OR4_X1    Fall  1.4420 0.0000 0.0170          0.748896                                                  | 
|    i_0_1_114/ZN                  OR4_X1    Fall  1.5360 0.0940 0.0200 0.874155 3.24968  4.12384           2       100                    | 
|    i_0_1_90/B1                   OAI22_X1  Fall  1.5360 0.0000 0.0200          1.40838                                                   | 
|    i_0_1_90/ZN                   OAI22_X1  Rise  1.5800 0.0440 0.0320 0.383504 1.65135  2.03485           1       100                    | 
|    i_0_1_89/A2                   NOR2_X1   Rise  1.5800 0.0000 0.0320          1.65135                                                   | 
|    i_0_1_89/ZN                   NOR2_X1   Fall  1.6020 0.0220 0.0260 0.882027 4.87626  5.75829           3       100                    | 
|    i_0_1_20/A1                   NAND2_X1  Fall  1.6020 0.0000 0.0260          1.5292                                                    | 
|    i_0_1_20/ZN                   NAND2_X1  Rise  1.7030 0.1010 0.0870 8.67711  25.9167  34.5938           10      100                    | 
|    i_0_1_18/A3                   NOR3_X4   Rise  1.7080 0.0050 0.0870          6.10536                                                   | 
|    i_0_1_18/ZN                   NOR3_X4   Fall  1.7530 0.0450 0.0320 8.60308  37.1744  45.7775           22      100                    | 
|    i_0_1_35/A2                   AOI22_X1  Fall  1.7540 0.0010 0.0320          1.43339                                                   | 
|    i_0_1_35/ZN                   AOI22_X1  Rise  1.8040 0.0500 0.0290 0.720599 1.70023  2.42083           1       100                    | 
|    i_0_1_34/A                    INV_X1    Rise  1.8040 0.0000 0.0290          1.70023                                                   | 
|    i_0_1_34/ZN                   INV_X1    Fall  1.8120 0.0080 0.0080 0.372107 0.914139 1.28625           1       100                    | 
|    Res_reg[8]/D                  DLH_X1    Fall  1.8120 0.0000 0.0080          0.869621                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[8]/G 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000             0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000  0.0000                                                                                       | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000  0.0000 0.1000                      0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0790  0.0790 0.0320             4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Rise  0.0790  0.0000 0.0320                      1.42116                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Rise  0.1260  0.0470 0.0150             7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_4               Rise  0.1260  0.0000                                                                                       | 
|    i_0_1_189/A1                  OR2_X2    Rise  0.1260  0.0000 0.0150                      1.74594                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Rise  0.2050  0.0790 0.0590             20.0803  28.6118  48.6922           32      100      F    K        | 
|    Res_reg[8]/G                  DLH_X1    Rise  0.2030 -0.0020 0.0590    -0.0030           0.985498                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2030 2.2030 | 
| data required time                       |  2.2030        | 
|                                          |                | 
| data required time                       |  2.2030        | 
| data arrival time                        | -1.8120        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.3910        | 
-------------------------------------------------------------


 Timing Path to Res_reg[10]/D 
  
 Path Start Point : A_reg_reg[23] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[10] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Fall  1.0870 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Fall  1.0880 0.0010 0.0320          6.46305                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Rise  1.1240 0.0360 0.0310 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Rise  1.1240 0.0000 0.0310          1.42116                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Rise  1.2350 0.1110 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
| Data Path:                                                                                                                               | 
|    A_reg_reg[23]/G               DLH_X1    Rise  1.2410 0.0060 0.0780          0.985498                                    F             | 
|    A_reg_reg[23]/Q               DLH_X1    Fall  1.3240 0.0830 0.0170 2.3346   5.04456  7.37917           3       100      F             | 
|    i_0_1_116/A4                  OR4_X1    Fall  1.3240 0.0000 0.0170          0.892889                                                  | 
|    i_0_1_116/ZN                  OR4_X1    Fall  1.4420 0.1180 0.0170 0.603445 0.941245 1.54469           1       100                    | 
|    i_0_1_114/A1                  OR4_X1    Fall  1.4420 0.0000 0.0170          0.748896                                                  | 
|    i_0_1_114/ZN                  OR4_X1    Fall  1.5360 0.0940 0.0200 0.874155 3.24968  4.12384           2       100                    | 
|    i_0_1_90/B1                   OAI22_X1  Fall  1.5360 0.0000 0.0200          1.40838                                                   | 
|    i_0_1_90/ZN                   OAI22_X1  Rise  1.5800 0.0440 0.0320 0.383504 1.65135  2.03485           1       100                    | 
|    i_0_1_89/A2                   NOR2_X1   Rise  1.5800 0.0000 0.0320          1.65135                                                   | 
|    i_0_1_89/ZN                   NOR2_X1   Fall  1.6020 0.0220 0.0260 0.882027 4.87626  5.75829           3       100                    | 
|    i_0_1_20/A1                   NAND2_X1  Fall  1.6020 0.0000 0.0260          1.5292                                                    | 
|    i_0_1_20/ZN                   NAND2_X1  Rise  1.7030 0.1010 0.0870 8.67711  25.9167  34.5938           10      100                    | 
|    i_0_1_18/A3                   NOR3_X4   Rise  1.7080 0.0050 0.0870          6.10536                                                   | 
|    i_0_1_18/ZN                   NOR3_X4   Fall  1.7530 0.0450 0.0320 8.60308  37.1744  45.7775           22      100                    | 
|    i_0_1_39/A2                   AOI22_X1  Fall  1.7540 0.0010 0.0320          1.43339                                                   | 
|    i_0_1_39/ZN                   AOI22_X1  Rise  1.8040 0.0500 0.0280 0.599216 1.70023  2.29945           1       100                    | 
|    i_0_1_38/A                    INV_X1    Rise  1.8040 0.0000 0.0280          1.70023                                                   | 
|    i_0_1_38/ZN                   INV_X1    Fall  1.8120 0.0080 0.0070 0.353954 0.914139 1.26809           1       100                    | 
|    Res_reg[10]/D                 DLH_X1    Fall  1.8120 0.0000 0.0070          0.869621                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[10]/G 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000             0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000  0.0000                                                                                       | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000  0.0000 0.1000                      0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0790  0.0790 0.0320             4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Rise  0.0790  0.0000 0.0320                      1.42116                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Rise  0.1260  0.0470 0.0150             7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_4               Rise  0.1260  0.0000                                                                                       | 
|    i_0_1_189/A1                  OR2_X2    Rise  0.1260  0.0000 0.0150                      1.74594                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Rise  0.2050  0.0790 0.0590             20.0803  28.6118  48.6922           32      100      F    K        | 
|    Res_reg[10]/G                 DLH_X1    Rise  0.2030 -0.0020 0.0590    -0.0030           0.985498                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2030 2.2030 | 
| data required time                       |  2.2030        | 
|                                          |                | 
| data required time                       |  2.2030        | 
| data arrival time                        | -1.8120        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.3910        | 
-------------------------------------------------------------


 Timing Path to Res_reg[1]/D 
  
 Path Start Point : A_reg_reg[23] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[1] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Fall  1.0870 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Fall  1.0880 0.0010 0.0320          6.46305                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Rise  1.1240 0.0360 0.0310 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Rise  1.1240 0.0000 0.0310          1.42116                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Rise  1.2350 0.1110 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
| Data Path:                                                                                                                               | 
|    A_reg_reg[23]/G               DLH_X1    Rise  1.2410 0.0060 0.0780          0.985498                                    F             | 
|    A_reg_reg[23]/Q               DLH_X1    Fall  1.3240 0.0830 0.0170 2.3346   5.04456  7.37917           3       100      F             | 
|    i_0_1_116/A4                  OR4_X1    Fall  1.3240 0.0000 0.0170          0.892889                                                  | 
|    i_0_1_116/ZN                  OR4_X1    Fall  1.4420 0.1180 0.0170 0.603445 0.941245 1.54469           1       100                    | 
|    i_0_1_114/A1                  OR4_X1    Fall  1.4420 0.0000 0.0170          0.748896                                                  | 
|    i_0_1_114/ZN                  OR4_X1    Fall  1.5360 0.0940 0.0200 0.874155 3.24968  4.12384           2       100                    | 
|    i_0_1_90/B1                   OAI22_X1  Fall  1.5360 0.0000 0.0200          1.40838                                                   | 
|    i_0_1_90/ZN                   OAI22_X1  Rise  1.5800 0.0440 0.0320 0.383504 1.65135  2.03485           1       100                    | 
|    i_0_1_89/A2                   NOR2_X1   Rise  1.5800 0.0000 0.0320          1.65135                                                   | 
|    i_0_1_89/ZN                   NOR2_X1   Fall  1.6020 0.0220 0.0260 0.882027 4.87626  5.75829           3       100                    | 
|    i_0_1_20/A1                   NAND2_X1  Fall  1.6020 0.0000 0.0260          1.5292                                                    | 
|    i_0_1_20/ZN                   NAND2_X1  Rise  1.7030 0.1010 0.0870 8.67711  25.9167  34.5938           10      100                    | 
|    i_0_1_18/A3                   NOR3_X4   Rise  1.7080 0.0050 0.0870          6.10536                                                   | 
|    i_0_1_18/ZN                   NOR3_X4   Fall  1.7530 0.0450 0.0320 8.60308  37.1744  45.7775           22      100                    | 
|    i_0_1_16/A2                   AOI22_X1  Fall  1.7540 0.0010 0.0320          1.43339                                                   | 
|    i_0_1_16/ZN                   AOI22_X1  Rise  1.8030 0.0490 0.0270 0.400056 1.70023  2.10029           1       100                    | 
|    i_0_1_15/A                    INV_X1    Rise  1.8030 0.0000 0.0270          1.70023                                                   | 
|    i_0_1_15/ZN                   INV_X1    Fall  1.8110 0.0080 0.0070 0.420248 0.914139 1.33439           1       100                    | 
|    Res_reg[1]/D                  DLH_X1    Fall  1.8110 0.0000 0.0070          0.869621                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[1]/G 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000             0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000  0.0000                                                                                       | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000  0.0000 0.1000                      0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0790  0.0790 0.0320             4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Rise  0.0790  0.0000 0.0320                      1.42116                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Rise  0.1260  0.0470 0.0150             7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_4               Rise  0.1260  0.0000                                                                                       | 
|    i_0_1_189/A1                  OR2_X2    Rise  0.1260  0.0000 0.0150                      1.74594                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Rise  0.2050  0.0790 0.0590             20.0803  28.6118  48.6922           32      100      F    K        | 
|    Res_reg[1]/G                  DLH_X1    Rise  0.2030 -0.0020 0.0590    -0.0030           0.985498                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2030 2.2030 | 
| data required time                       |  2.2030        | 
|                                          |                | 
| data required time                       |  2.2030        | 
| data arrival time                        | -1.8110        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.3920        | 
-------------------------------------------------------------


 Timing Path to Res_reg[2]/D 
  
 Path Start Point : A_reg_reg[23] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[2] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Fall  1.0870 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Fall  1.0880 0.0010 0.0320          6.46305                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Rise  1.1240 0.0360 0.0310 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Rise  1.1240 0.0000 0.0310          1.42116                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Rise  1.2350 0.1110 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
| Data Path:                                                                                                                               | 
|    A_reg_reg[23]/G               DLH_X1    Rise  1.2410 0.0060 0.0780          0.985498                                    F             | 
|    A_reg_reg[23]/Q               DLH_X1    Fall  1.3240 0.0830 0.0170 2.3346   5.04456  7.37917           3       100      F             | 
|    i_0_1_116/A4                  OR4_X1    Fall  1.3240 0.0000 0.0170          0.892889                                                  | 
|    i_0_1_116/ZN                  OR4_X1    Fall  1.4420 0.1180 0.0170 0.603445 0.941245 1.54469           1       100                    | 
|    i_0_1_114/A1                  OR4_X1    Fall  1.4420 0.0000 0.0170          0.748896                                                  | 
|    i_0_1_114/ZN                  OR4_X1    Fall  1.5360 0.0940 0.0200 0.874155 3.24968  4.12384           2       100                    | 
|    i_0_1_90/B1                   OAI22_X1  Fall  1.5360 0.0000 0.0200          1.40838                                                   | 
|    i_0_1_90/ZN                   OAI22_X1  Rise  1.5800 0.0440 0.0320 0.383504 1.65135  2.03485           1       100                    | 
|    i_0_1_89/A2                   NOR2_X1   Rise  1.5800 0.0000 0.0320          1.65135                                                   | 
|    i_0_1_89/ZN                   NOR2_X1   Fall  1.6020 0.0220 0.0260 0.882027 4.87626  5.75829           3       100                    | 
|    i_0_1_20/A1                   NAND2_X1  Fall  1.6020 0.0000 0.0260          1.5292                                                    | 
|    i_0_1_20/ZN                   NAND2_X1  Rise  1.7030 0.1010 0.0870 8.67711  25.9167  34.5938           10      100                    | 
|    i_0_1_18/A3                   NOR3_X4   Rise  1.7080 0.0050 0.0870          6.10536                                                   | 
|    i_0_1_18/ZN                   NOR3_X4   Fall  1.7530 0.0450 0.0320 8.60308  37.1744  45.7775           22      100                    | 
|    i_0_1_23/A2                   AOI22_X1  Fall  1.7540 0.0010 0.0320          1.43339                                                   | 
|    i_0_1_23/ZN                   AOI22_X1  Rise  1.8030 0.0490 0.0270 0.441091 1.70023  2.14132           1       100                    | 
|    i_0_1_22/A                    INV_X1    Rise  1.8030 0.0000 0.0270          1.70023                                                   | 
|    i_0_1_22/ZN                   INV_X1    Fall  1.8110 0.0080 0.0070 0.204118 0.914139 1.11826           1       100                    | 
|    Res_reg[2]/D                  DLH_X1    Fall  1.8110 0.0000 0.0070          0.869621                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[2]/G 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000             0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000  0.0000                                                                                       | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000  0.0000 0.1000                      0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0790  0.0790 0.0320             4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Rise  0.0790  0.0000 0.0320                      1.42116                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Rise  0.1260  0.0470 0.0150             7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_4               Rise  0.1260  0.0000                                                                                       | 
|    i_0_1_189/A1                  OR2_X2    Rise  0.1260  0.0000 0.0150                      1.74594                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Rise  0.2050  0.0790 0.0590             20.0803  28.6118  48.6922           32      100      F    K        | 
|    Res_reg[2]/G                  DLH_X1    Rise  0.2030 -0.0020 0.0590    -0.0030           0.985498                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2030 2.2030 | 
| data required time                       |  2.2030        | 
|                                          |                | 
| data required time                       |  2.2030        | 
| data arrival time                        | -1.8110        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.3920        | 
-------------------------------------------------------------


 Timing Path to Res_reg[6]/D 
  
 Path Start Point : A_reg_reg[23] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[6] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Fall  1.0870 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Fall  1.0880 0.0010 0.0320          6.46305                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Rise  1.1240 0.0360 0.0310 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Rise  1.1240 0.0000 0.0310          1.42116                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Rise  1.2350 0.1110 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
| Data Path:                                                                                                                               | 
|    A_reg_reg[23]/G               DLH_X1    Rise  1.2410 0.0060 0.0780          0.985498                                    F             | 
|    A_reg_reg[23]/Q               DLH_X1    Fall  1.3240 0.0830 0.0170 2.3346   5.04456  7.37917           3       100      F             | 
|    i_0_1_116/A4                  OR4_X1    Fall  1.3240 0.0000 0.0170          0.892889                                                  | 
|    i_0_1_116/ZN                  OR4_X1    Fall  1.4420 0.1180 0.0170 0.603445 0.941245 1.54469           1       100                    | 
|    i_0_1_114/A1                  OR4_X1    Fall  1.4420 0.0000 0.0170          0.748896                                                  | 
|    i_0_1_114/ZN                  OR4_X1    Fall  1.5360 0.0940 0.0200 0.874155 3.24968  4.12384           2       100                    | 
|    i_0_1_90/B1                   OAI22_X1  Fall  1.5360 0.0000 0.0200          1.40838                                                   | 
|    i_0_1_90/ZN                   OAI22_X1  Rise  1.5800 0.0440 0.0320 0.383504 1.65135  2.03485           1       100                    | 
|    i_0_1_89/A2                   NOR2_X1   Rise  1.5800 0.0000 0.0320          1.65135                                                   | 
|    i_0_1_89/ZN                   NOR2_X1   Fall  1.6020 0.0220 0.0260 0.882027 4.87626  5.75829           3       100                    | 
|    i_0_1_20/A1                   NAND2_X1  Fall  1.6020 0.0000 0.0260          1.5292                                                    | 
|    i_0_1_20/ZN                   NAND2_X1  Rise  1.7030 0.1010 0.0870 8.67711  25.9167  34.5938           10      100                    | 
|    i_0_1_18/A3                   NOR3_X4   Rise  1.7080 0.0050 0.0870          6.10536                                                   | 
|    i_0_1_18/ZN                   NOR3_X4   Fall  1.7530 0.0450 0.0320 8.60308  37.1744  45.7775           22      100                    | 
|    i_0_1_31/A2                   AOI22_X1  Fall  1.7540 0.0010 0.0320          1.43339                                                   | 
|    i_0_1_31/ZN                   AOI22_X1  Rise  1.8030 0.0490 0.0270 0.410888 1.70023  2.11112           1       100                    | 
|    i_0_1_30/A                    INV_X1    Rise  1.8030 0.0000 0.0270          1.70023                                                   | 
|    i_0_1_30/ZN                   INV_X1    Fall  1.8110 0.0080 0.0070 0.19029  0.914139 1.10443           1       100                    | 
|    Res_reg[6]/D                  DLH_X1    Fall  1.8110 0.0000 0.0070          0.869621                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[6]/G 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000             0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000  0.0000                                                                                       | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000  0.0000 0.1000                      0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0790  0.0790 0.0320             4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Rise  0.0790  0.0000 0.0320                      1.42116                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Rise  0.1260  0.0470 0.0150             7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_4               Rise  0.1260  0.0000                                                                                       | 
|    i_0_1_189/A1                  OR2_X2    Rise  0.1260  0.0000 0.0150                      1.74594                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Rise  0.2050  0.0790 0.0590             20.0803  28.6118  48.6922           32      100      F    K        | 
|    Res_reg[6]/G                  DLH_X1    Rise  0.2030 -0.0020 0.0590    -0.0030           0.985498                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2030 2.2030 | 
| data required time                       |  2.2030        | 
|                                          |                | 
| data required time                       |  2.2030        | 
| data arrival time                        | -1.8110        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.3920        | 
-------------------------------------------------------------


 Timing Path to Res_reg[7]/D 
  
 Path Start Point : A_reg_reg[23] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[7] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Fall  1.0870 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Fall  1.0880 0.0010 0.0320          6.46305                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Rise  1.1240 0.0360 0.0310 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Rise  1.1240 0.0000 0.0310          1.42116                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Rise  1.2350 0.1110 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
| Data Path:                                                                                                                               | 
|    A_reg_reg[23]/G               DLH_X1    Rise  1.2410 0.0060 0.0780          0.985498                                    F             | 
|    A_reg_reg[23]/Q               DLH_X1    Fall  1.3240 0.0830 0.0170 2.3346   5.04456  7.37917           3       100      F             | 
|    i_0_1_116/A4                  OR4_X1    Fall  1.3240 0.0000 0.0170          0.892889                                                  | 
|    i_0_1_116/ZN                  OR4_X1    Fall  1.4420 0.1180 0.0170 0.603445 0.941245 1.54469           1       100                    | 
|    i_0_1_114/A1                  OR4_X1    Fall  1.4420 0.0000 0.0170          0.748896                                                  | 
|    i_0_1_114/ZN                  OR4_X1    Fall  1.5360 0.0940 0.0200 0.874155 3.24968  4.12384           2       100                    | 
|    i_0_1_90/B1                   OAI22_X1  Fall  1.5360 0.0000 0.0200          1.40838                                                   | 
|    i_0_1_90/ZN                   OAI22_X1  Rise  1.5800 0.0440 0.0320 0.383504 1.65135  2.03485           1       100                    | 
|    i_0_1_89/A2                   NOR2_X1   Rise  1.5800 0.0000 0.0320          1.65135                                                   | 
|    i_0_1_89/ZN                   NOR2_X1   Fall  1.6020 0.0220 0.0260 0.882027 4.87626  5.75829           3       100                    | 
|    i_0_1_20/A1                   NAND2_X1  Fall  1.6020 0.0000 0.0260          1.5292                                                    | 
|    i_0_1_20/ZN                   NAND2_X1  Rise  1.7030 0.1010 0.0870 8.67711  25.9167  34.5938           10      100                    | 
|    i_0_1_18/A3                   NOR3_X4   Rise  1.7080 0.0050 0.0870          6.10536                                                   | 
|    i_0_1_18/ZN                   NOR3_X4   Fall  1.7530 0.0450 0.0320 8.60308  37.1744  45.7775           22      100                    | 
|    i_0_1_33/A2                   AOI22_X1  Fall  1.7540 0.0010 0.0320          1.43339                                                   | 
|    i_0_1_33/ZN                   AOI22_X1  Rise  1.8030 0.0490 0.0270 0.469319 1.70023  2.16955           1       100                    | 
|    i_0_1_32/A                    INV_X1    Rise  1.8030 0.0000 0.0270          1.70023                                                   | 
|    i_0_1_32/ZN                   INV_X1    Fall  1.8110 0.0080 0.0070 0.292997 0.914139 1.20714           1       100                    | 
|    Res_reg[7]/D                  DLH_X1    Fall  1.8110 0.0000 0.0070          0.869621                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[7]/G 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000             0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000  0.0000                                                                                       | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000  0.0000 0.1000                      0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0790  0.0790 0.0320             4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Rise  0.0790  0.0000 0.0320                      1.42116                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Rise  0.1260  0.0470 0.0150             7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_4               Rise  0.1260  0.0000                                                                                       | 
|    i_0_1_189/A1                  OR2_X2    Rise  0.1260  0.0000 0.0150                      1.74594                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Rise  0.2050  0.0790 0.0590             20.0803  28.6118  48.6922           32      100      F    K        | 
|    Res_reg[7]/G                  DLH_X1    Rise  0.2030 -0.0020 0.0590    -0.0030           0.985498                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2030 2.2030 | 
| data required time                       |  2.2030        | 
|                                          |                | 
| data required time                       |  2.2030        | 
| data arrival time                        | -1.8110        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.3920        | 
-------------------------------------------------------------


 Timing Path to Res_reg[3]/D 
  
 Path Start Point : A_reg_reg[23] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[3] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Fall  1.0870 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Fall  1.0880 0.0010 0.0320          6.46305                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Rise  1.1240 0.0360 0.0310 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Rise  1.1240 0.0000 0.0310          1.42116                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Rise  1.2350 0.1110 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
| Data Path:                                                                                                                               | 
|    A_reg_reg[23]/G               DLH_X1    Rise  1.2410 0.0060 0.0780          0.985498                                    F             | 
|    A_reg_reg[23]/Q               DLH_X1    Fall  1.3240 0.0830 0.0170 2.3346   5.04456  7.37917           3       100      F             | 
|    i_0_1_116/A4                  OR4_X1    Fall  1.3240 0.0000 0.0170          0.892889                                                  | 
|    i_0_1_116/ZN                  OR4_X1    Fall  1.4420 0.1180 0.0170 0.603445 0.941245 1.54469           1       100                    | 
|    i_0_1_114/A1                  OR4_X1    Fall  1.4420 0.0000 0.0170          0.748896                                                  | 
|    i_0_1_114/ZN                  OR4_X1    Fall  1.5360 0.0940 0.0200 0.874155 3.24968  4.12384           2       100                    | 
|    i_0_1_90/B1                   OAI22_X1  Fall  1.5360 0.0000 0.0200          1.40838                                                   | 
|    i_0_1_90/ZN                   OAI22_X1  Rise  1.5800 0.0440 0.0320 0.383504 1.65135  2.03485           1       100                    | 
|    i_0_1_89/A2                   NOR2_X1   Rise  1.5800 0.0000 0.0320          1.65135                                                   | 
|    i_0_1_89/ZN                   NOR2_X1   Fall  1.6020 0.0220 0.0260 0.882027 4.87626  5.75829           3       100                    | 
|    i_0_1_20/A1                   NAND2_X1  Fall  1.6020 0.0000 0.0260          1.5292                                                    | 
|    i_0_1_20/ZN                   NAND2_X1  Rise  1.7030 0.1010 0.0870 8.67711  25.9167  34.5938           10      100                    | 
|    i_0_1_18/A3                   NOR3_X4   Rise  1.7080 0.0050 0.0870          6.10536                                                   | 
|    i_0_1_18/ZN                   NOR3_X4   Fall  1.7530 0.0450 0.0320 8.60308  37.1744  45.7775           22      100                    | 
|    i_0_1_25/A2                   AOI22_X1  Fall  1.7540 0.0010 0.0320          1.43339                                                   | 
|    i_0_1_25/ZN                   AOI22_X1  Rise  1.8020 0.0480 0.0260 0.199824 1.70023  1.90005           1       100                    | 
|    i_0_1_24/A                    INV_X1    Rise  1.8020 0.0000 0.0260          1.70023                                                   | 
|    i_0_1_24/ZN                   INV_X1    Fall  1.8100 0.0080 0.0070 0.399882 0.914139 1.31402           1       100                    | 
|    Res_reg[3]/D                  DLH_X1    Fall  1.8100 0.0000 0.0070          0.869621                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[3]/G 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000             0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000  0.0000                                                                                       | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000  0.0000 0.1000                      0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0790  0.0790 0.0320             4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Rise  0.0790  0.0000 0.0320                      1.42116                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Rise  0.1260  0.0470 0.0150             7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_4               Rise  0.1260  0.0000                                                                                       | 
|    i_0_1_189/A1                  OR2_X2    Rise  0.1260  0.0000 0.0150                      1.74594                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Rise  0.2050  0.0790 0.0590             20.0803  28.6118  48.6922           32      100      F    K        | 
|    Res_reg[3]/G                  DLH_X1    Rise  0.2030 -0.0020 0.0590    -0.0030           0.985498                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2030 2.2030 | 
| data required time                       |  2.2030        | 
|                                          |                | 
| data required time                       |  2.2030        | 
| data arrival time                        | -1.8100        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.3930        | 
-------------------------------------------------------------


 Timing Path to Res_reg[4]/D 
  
 Path Start Point : A_reg_reg[23] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[4] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Fall  1.0870 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Fall  1.0880 0.0010 0.0320          6.46305                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Rise  1.1240 0.0360 0.0310 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Rise  1.1240 0.0000 0.0310          1.42116                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Rise  1.2350 0.1110 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
| Data Path:                                                                                                                               | 
|    A_reg_reg[23]/G               DLH_X1    Rise  1.2410 0.0060 0.0780          0.985498                                    F             | 
|    A_reg_reg[23]/Q               DLH_X1    Fall  1.3240 0.0830 0.0170 2.3346   5.04456  7.37917           3       100      F             | 
|    i_0_1_116/A4                  OR4_X1    Fall  1.3240 0.0000 0.0170          0.892889                                                  | 
|    i_0_1_116/ZN                  OR4_X1    Fall  1.4420 0.1180 0.0170 0.603445 0.941245 1.54469           1       100                    | 
|    i_0_1_114/A1                  OR4_X1    Fall  1.4420 0.0000 0.0170          0.748896                                                  | 
|    i_0_1_114/ZN                  OR4_X1    Fall  1.5360 0.0940 0.0200 0.874155 3.24968  4.12384           2       100                    | 
|    i_0_1_90/B1                   OAI22_X1  Fall  1.5360 0.0000 0.0200          1.40838                                                   | 
|    i_0_1_90/ZN                   OAI22_X1  Rise  1.5800 0.0440 0.0320 0.383504 1.65135  2.03485           1       100                    | 
|    i_0_1_89/A2                   NOR2_X1   Rise  1.5800 0.0000 0.0320          1.65135                                                   | 
|    i_0_1_89/ZN                   NOR2_X1   Fall  1.6020 0.0220 0.0260 0.882027 4.87626  5.75829           3       100                    | 
|    i_0_1_20/A1                   NAND2_X1  Fall  1.6020 0.0000 0.0260          1.5292                                                    | 
|    i_0_1_20/ZN                   NAND2_X1  Rise  1.7030 0.1010 0.0870 8.67711  25.9167  34.5938           10      100                    | 
|    i_0_1_18/A3                   NOR3_X4   Rise  1.7080 0.0050 0.0870          6.10536                                                   | 
|    i_0_1_18/ZN                   NOR3_X4   Fall  1.7530 0.0450 0.0320 8.60308  37.1744  45.7775           22      100                    | 
|    i_0_1_27/A2                   AOI22_X1  Fall  1.7540 0.0010 0.0320          1.43339                                                   | 
|    i_0_1_27/ZN                   AOI22_X1  Rise  1.8020 0.0480 0.0260 0.230776 1.70023  1.93101           1       100                    | 
|    i_0_1_26/A                    INV_X1    Rise  1.8020 0.0000 0.0260          1.70023                                                   | 
|    i_0_1_26/ZN                   INV_X1    Fall  1.8100 0.0080 0.0070 0.278393 0.914139 1.19253           1       100                    | 
|    Res_reg[4]/D                  DLH_X1    Fall  1.8100 0.0000 0.0070          0.869621                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[4]/G 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000             0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000  0.0000                                                                                       | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000  0.0000 0.1000                      0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0790  0.0790 0.0320             4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Rise  0.0790  0.0000 0.0320                      1.42116                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Rise  0.1260  0.0470 0.0150             7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_4               Rise  0.1260  0.0000                                                                                       | 
|    i_0_1_189/A1                  OR2_X2    Rise  0.1260  0.0000 0.0150                      1.74594                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Rise  0.2050  0.0790 0.0590             20.0803  28.6118  48.6922           32      100      F    K        | 
|    Res_reg[4]/G                  DLH_X1    Rise  0.2030 -0.0020 0.0590    -0.0030           0.985498                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2030 2.2030 | 
| data required time                       |  2.2030        | 
|                                          |                | 
| data required time                       |  2.2030        | 
| data arrival time                        | -1.8100        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.3930        | 
-------------------------------------------------------------


 Timing Path to Res_reg[5]/D 
  
 Path Start Point : A_reg_reg[23] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[5] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Fall  1.0870 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Fall  1.0880 0.0010 0.0320          6.46305                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Rise  1.1240 0.0360 0.0310 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Rise  1.1240 0.0000 0.0310          1.42116                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Rise  1.2350 0.1110 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
| Data Path:                                                                                                                               | 
|    A_reg_reg[23]/G               DLH_X1    Rise  1.2410 0.0060 0.0780          0.985498                                    F             | 
|    A_reg_reg[23]/Q               DLH_X1    Fall  1.3240 0.0830 0.0170 2.3346   5.04456  7.37917           3       100      F             | 
|    i_0_1_116/A4                  OR4_X1    Fall  1.3240 0.0000 0.0170          0.892889                                                  | 
|    i_0_1_116/ZN                  OR4_X1    Fall  1.4420 0.1180 0.0170 0.603445 0.941245 1.54469           1       100                    | 
|    i_0_1_114/A1                  OR4_X1    Fall  1.4420 0.0000 0.0170          0.748896                                                  | 
|    i_0_1_114/ZN                  OR4_X1    Fall  1.5360 0.0940 0.0200 0.874155 3.24968  4.12384           2       100                    | 
|    i_0_1_90/B1                   OAI22_X1  Fall  1.5360 0.0000 0.0200          1.40838                                                   | 
|    i_0_1_90/ZN                   OAI22_X1  Rise  1.5800 0.0440 0.0320 0.383504 1.65135  2.03485           1       100                    | 
|    i_0_1_89/A2                   NOR2_X1   Rise  1.5800 0.0000 0.0320          1.65135                                                   | 
|    i_0_1_89/ZN                   NOR2_X1   Fall  1.6020 0.0220 0.0260 0.882027 4.87626  5.75829           3       100                    | 
|    i_0_1_20/A1                   NAND2_X1  Fall  1.6020 0.0000 0.0260          1.5292                                                    | 
|    i_0_1_20/ZN                   NAND2_X1  Rise  1.7030 0.1010 0.0870 8.67711  25.9167  34.5938           10      100                    | 
|    i_0_1_18/A3                   NOR3_X4   Rise  1.7080 0.0050 0.0870          6.10536                                                   | 
|    i_0_1_18/ZN                   NOR3_X4   Fall  1.7530 0.0450 0.0320 8.60308  37.1744  45.7775           22      100                    | 
|    i_0_1_29/A2                   AOI22_X1  Fall  1.7540 0.0010 0.0320          1.43339                                                   | 
|    i_0_1_29/ZN                   AOI22_X1  Rise  1.8020 0.0480 0.0270 0.301395 1.70023  2.00162           1       100                    | 
|    i_0_1_28/A                    INV_X1    Rise  1.8020 0.0000 0.0270          1.70023                                                   | 
|    i_0_1_28/ZN                   INV_X1    Fall  1.8100 0.0080 0.0070 0.266693 0.914139 1.18083           1       100                    | 
|    Res_reg[5]/D                  DLH_X1    Fall  1.8100 0.0000 0.0070          0.869621                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[5]/G 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000             0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000  0.0000                                                                                       | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000  0.0000 0.1000                      0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0790  0.0790 0.0320             4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Rise  0.0790  0.0000 0.0320                      1.42116                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Rise  0.1260  0.0470 0.0150             7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_4               Rise  0.1260  0.0000                                                                                       | 
|    i_0_1_189/A1                  OR2_X2    Rise  0.1260  0.0000 0.0150                      1.74594                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Rise  0.2050  0.0790 0.0590             20.0803  28.6118  48.6922           32      100      F    K        | 
|    Res_reg[5]/G                  DLH_X1    Rise  0.2030 -0.0020 0.0590    -0.0030           0.985498                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2030 2.2030 | 
| data required time                       |  2.2030        | 
|                                          |                | 
| data required time                       |  2.2030        | 
| data arrival time                        | -1.8100        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.3930        | 
-------------------------------------------------------------


 Timing Path to Res_reg[11]/D 
  
 Path Start Point : A_reg_reg[23] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[11] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Fall  1.0870 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Fall  1.0880 0.0010 0.0320          6.46305                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Rise  1.1240 0.0360 0.0310 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Rise  1.1240 0.0000 0.0310          1.42116                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Rise  1.2350 0.1110 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
| Data Path:                                                                                                                               | 
|    A_reg_reg[23]/G               DLH_X1    Rise  1.2410 0.0060 0.0780          0.985498                                    F             | 
|    A_reg_reg[23]/Q               DLH_X1    Fall  1.3240 0.0830 0.0170 2.3346   5.04456  7.37917           3       100      F             | 
|    i_0_1_116/A4                  OR4_X1    Fall  1.3240 0.0000 0.0170          0.892889                                                  | 
|    i_0_1_116/ZN                  OR4_X1    Fall  1.4420 0.1180 0.0170 0.603445 0.941245 1.54469           1       100                    | 
|    i_0_1_114/A1                  OR4_X1    Fall  1.4420 0.0000 0.0170          0.748896                                                  | 
|    i_0_1_114/ZN                  OR4_X1    Fall  1.5360 0.0940 0.0200 0.874155 3.24968  4.12384           2       100                    | 
|    i_0_1_90/B1                   OAI22_X1  Fall  1.5360 0.0000 0.0200          1.40838                                                   | 
|    i_0_1_90/ZN                   OAI22_X1  Rise  1.5800 0.0440 0.0320 0.383504 1.65135  2.03485           1       100                    | 
|    i_0_1_89/A2                   NOR2_X1   Rise  1.5800 0.0000 0.0320          1.65135                                                   | 
|    i_0_1_89/ZN                   NOR2_X1   Fall  1.6020 0.0220 0.0260 0.882027 4.87626  5.75829           3       100                    | 
|    i_0_1_20/A1                   NAND2_X1  Fall  1.6020 0.0000 0.0260          1.5292                                                    | 
|    i_0_1_20/ZN                   NAND2_X1  Rise  1.7030 0.1010 0.0870 8.67711  25.9167  34.5938           10      100                    | 
|    i_0_1_18/A3                   NOR3_X4   Rise  1.7080 0.0050 0.0870          6.10536                                                   | 
|    i_0_1_18/ZN                   NOR3_X4   Fall  1.7530 0.0450 0.0320 8.60308  37.1744  45.7775           22      100                    | 
|    i_0_1_41/A2                   AOI22_X1  Fall  1.7540 0.0010 0.0320          1.43339                                                   | 
|    i_0_1_41/ZN                   AOI22_X1  Rise  1.8020 0.0480 0.0260 0.184908 1.70023  1.88514           1       100                    | 
|    i_0_1_40/A                    INV_X1    Rise  1.8020 0.0000 0.0260          1.70023                                                   | 
|    i_0_1_40/ZN                   INV_X1    Fall  1.8100 0.0080 0.0070 0.309424 0.914139 1.22356           1       100                    | 
|    Res_reg[11]/D                 DLH_X1    Fall  1.8100 0.0000 0.0070          0.869621                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[11]/G 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000             0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000  0.0000                                                                                       | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000  0.0000 0.1000                      0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0790  0.0790 0.0320             4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Rise  0.0790  0.0000 0.0320                      1.42116                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Rise  0.1260  0.0470 0.0150             7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_4               Rise  0.1260  0.0000                                                                                       | 
|    i_0_1_189/A1                  OR2_X2    Rise  0.1260  0.0000 0.0150                      1.74594                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Rise  0.2050  0.0790 0.0590             20.0803  28.6118  48.6922           32      100      F    K        | 
|    Res_reg[11]/G                 DLH_X1    Rise  0.2030 -0.0020 0.0590    -0.0030           0.985498                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2030 2.2030 | 
| data required time                       |  2.2030        | 
|                                          |                | 
| data required time                       |  2.2030        | 
| data arrival time                        | -1.8100        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.3930        | 
-------------------------------------------------------------


 Timing Path to Res_reg[9]/D 
  
 Path Start Point : A_reg_reg[23] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[9] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Fall  1.0870 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Fall  1.0880 0.0010 0.0320          6.46305                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Rise  1.1240 0.0360 0.0310 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Rise  1.1240 0.0000 0.0310          1.42116                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Rise  1.2350 0.1110 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
| Data Path:                                                                                                                               | 
|    A_reg_reg[23]/G               DLH_X1    Rise  1.2410 0.0060 0.0780          0.985498                                    F             | 
|    A_reg_reg[23]/Q               DLH_X1    Fall  1.3240 0.0830 0.0170 2.3346   5.04456  7.37917           3       100      F             | 
|    i_0_1_116/A4                  OR4_X1    Fall  1.3240 0.0000 0.0170          0.892889                                                  | 
|    i_0_1_116/ZN                  OR4_X1    Fall  1.4420 0.1180 0.0170 0.603445 0.941245 1.54469           1       100                    | 
|    i_0_1_114/A1                  OR4_X1    Fall  1.4420 0.0000 0.0170          0.748896                                                  | 
|    i_0_1_114/ZN                  OR4_X1    Fall  1.5360 0.0940 0.0200 0.874155 3.24968  4.12384           2       100                    | 
|    i_0_1_90/B1                   OAI22_X1  Fall  1.5360 0.0000 0.0200          1.40838                                                   | 
|    i_0_1_90/ZN                   OAI22_X1  Rise  1.5800 0.0440 0.0320 0.383504 1.65135  2.03485           1       100                    | 
|    i_0_1_89/A2                   NOR2_X1   Rise  1.5800 0.0000 0.0320          1.65135                                                   | 
|    i_0_1_89/ZN                   NOR2_X1   Fall  1.6020 0.0220 0.0260 0.882027 4.87626  5.75829           3       100                    | 
|    i_0_1_20/A1                   NAND2_X1  Fall  1.6020 0.0000 0.0260          1.5292                                                    | 
|    i_0_1_20/ZN                   NAND2_X1  Rise  1.7030 0.1010 0.0870 8.67711  25.9167  34.5938           10      100                    | 
|    i_0_1_18/A3                   NOR3_X4   Rise  1.7080 0.0050 0.0870          6.10536                                                   | 
|    i_0_1_18/ZN                   NOR3_X4   Fall  1.7530 0.0450 0.0320 8.60308  37.1744  45.7775           22      100                    | 
|    i_0_1_37/A2                   AOI22_X1  Fall  1.7530 0.0000 0.0320          1.43339                                                   | 
|    i_0_1_37/ZN                   AOI22_X1  Rise  1.8010 0.0480 0.0260 0.192216 1.70023  1.89245           1       100                    | 
|    i_0_1_36/A                    INV_X1    Rise  1.8010 0.0000 0.0260          1.70023                                                   | 
|    i_0_1_36/ZN                   INV_X1    Fall  1.8090 0.0080 0.0070 0.225386 0.914139 1.13953           1       100                    | 
|    Res_reg[9]/D                  DLH_X1    Fall  1.8090 0.0000 0.0070          0.869621                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[9]/G 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000             0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000  0.0000                                                                                       | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000  0.0000 0.1000                      0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0790  0.0790 0.0320             4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Rise  0.0790  0.0000 0.0320                      1.42116                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Rise  0.1260  0.0470 0.0150             7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_4               Rise  0.1260  0.0000                                                                                       | 
|    i_0_1_189/A1                  OR2_X2    Rise  0.1260  0.0000 0.0150                      1.74594                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Rise  0.2050  0.0790 0.0590             20.0803  28.6118  48.6922           32      100      F    K        | 
|    Res_reg[9]/G                  DLH_X1    Rise  0.2030 -0.0020 0.0590    -0.0030           0.985498                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2030 2.2030 | 
| data required time                       |  2.2030        | 
|                                          |                | 
| data required time                       |  2.2030        | 
| data arrival time                        | -1.8090        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.3940        | 
-------------------------------------------------------------


 Timing Path to Res_reg[23]/D 
  
 Path Start Point : B_reg_reg[23] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[23] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000             0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                                       | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000                      0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320             4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Fall  1.0870 0.0000                                                                                       | 
|    i_0_1_125/B2                  OAI21_X4  Fall  1.0880 0.0010 0.0320                      6.46305                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Rise  1.1240 0.0360 0.0310             2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Rise  1.1240 0.0000 0.0310                      1.42116                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Rise  1.2350 0.1110 0.0780             31.9965  63.0718  95.0684           64      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    B_reg_reg[23]/G               DLH_X1    Rise  1.2390 0.0040 0.0780                      0.985498                                    F             | 
|    B_reg_reg[23]/Q               DLH_X1    Fall  1.3230 0.0840 0.0170             3.01654  5.03827  8.05481           4       100      F             | 
|    i_0_1_113/A4                  OR4_X1    Fall  1.3240 0.0010 0.0170    0.0010            0.892889                                                  | 
|    i_0_1_113/ZN                  OR4_X1    Fall  1.4420 0.1180 0.0170             0.63555  0.941245 1.5768            1       100                    | 
|    i_0_1_111/A1                  OR4_X1    Fall  1.4420 0.0000 0.0170                      0.748896                                                  | 
|    i_0_1_111/ZN                  OR4_X1    Fall  1.5350 0.0930 0.0200             0.735083 3.28665  4.02174           2       100                    | 
|    i_0_1_110/B2                  OAI22_X1  Fall  1.5350 0.0000 0.0200                      1.55047                                                   | 
|    i_0_1_110/ZN                  OAI22_X1  Rise  1.5830 0.0480 0.0310             0.140655 1.70023  1.84088           1       100                    | 
|    i_0_1_109/A                   INV_X1    Rise  1.5830 0.0000 0.0310                      1.70023                                                   | 
|    i_0_1_109/ZN                  INV_X1    Fall  1.5930 0.0100 0.0090             0.15787  1.60595  1.76382           1       100                    | 
|    i_0_1_92/A4                   NOR4_X1   Fall  1.5930 0.0000 0.0090                      1.55423                                                   | 
|    i_0_1_92/ZN                   NOR4_X1   Rise  1.6950 0.1020 0.0680             0.588006 3.32658  3.91459           2       100                    | 
|    i_0_1_21/A                    AOI21_X1  Rise  1.6950 0.0000 0.0680                      1.62635                                                   | 
|    i_0_1_21/ZN                   AOI21_X1  Fall  1.7490 0.0540 0.0380             4.16311  13.3657  17.5288           8       100                    | 
|    i_0_1_19/A                    OAI21_X1  Fall  1.7500 0.0010 0.0380                      1.51857                                                   | 
|    i_0_1_19/ZN                   OAI21_X1  Rise  1.7820 0.0320 0.0260             0.218394 0.914139 1.13253           1       100                    | 
|    Res_reg[23]/D                 DLH_X1    Rise  1.7820 0.0000 0.0260                      0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[23]/G 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000             0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000  0.0000                                                                                       | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000  0.0000 0.1000                      0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0790  0.0790 0.0320             4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Rise  0.0790  0.0000 0.0320                      1.42116                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Rise  0.1260  0.0470 0.0150             7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_4               Rise  0.1260  0.0000                                                                                       | 
|    i_0_1_189/A1                  OR2_X2    Rise  0.1260  0.0000 0.0150                      1.74594                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Rise  0.2050  0.0790 0.0590             20.0803  28.6118  48.6922           32      100      F    K        | 
|    Res_reg[23]/G                 DLH_X1    Rise  0.2030 -0.0020 0.0590    -0.0030           0.985498                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2030 2.2030 | 
| data required time                       |  2.2030        | 
|                                          |                | 
| data required time                       |  2.2030        | 
| data arrival time                        | -1.7820        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.4210        | 
-------------------------------------------------------------


 Timing Path to Res_reg[0]/D 
  
 Path Start Point : B_reg_reg[23] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[0] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000             0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                                       | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000                      0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320             4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Fall  1.0870 0.0000                                                                                       | 
|    i_0_1_125/B2                  OAI21_X4  Fall  1.0880 0.0010 0.0320                      6.46305                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Rise  1.1240 0.0360 0.0310             2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Rise  1.1240 0.0000 0.0310                      1.42116                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Rise  1.2350 0.1110 0.0780             31.9965  63.0718  95.0684           64      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    B_reg_reg[23]/G               DLH_X1    Rise  1.2390 0.0040 0.0780                      0.985498                                    F             | 
|    B_reg_reg[23]/Q               DLH_X1    Fall  1.3230 0.0840 0.0170             3.01654  5.03827  8.05481           4       100      F             | 
|    i_0_1_113/A4                  OR4_X1    Fall  1.3240 0.0010 0.0170    0.0010            0.892889                                                  | 
|    i_0_1_113/ZN                  OR4_X1    Fall  1.4420 0.1180 0.0170             0.63555  0.941245 1.5768            1       100                    | 
|    i_0_1_111/A1                  OR4_X1    Fall  1.4420 0.0000 0.0170                      0.748896                                                  | 
|    i_0_1_111/ZN                  OR4_X1    Fall  1.5350 0.0930 0.0200             0.735083 3.28665  4.02174           2       100                    | 
|    i_0_1_110/B2                  OAI22_X1  Fall  1.5350 0.0000 0.0200                      1.55047                                                   | 
|    i_0_1_110/ZN                  OAI22_X1  Rise  1.5830 0.0480 0.0310             0.140655 1.70023  1.84088           1       100                    | 
|    i_0_1_109/A                   INV_X1    Rise  1.5830 0.0000 0.0310                      1.70023                                                   | 
|    i_0_1_109/ZN                  INV_X1    Fall  1.5930 0.0100 0.0090             0.15787  1.60595  1.76382           1       100                    | 
|    i_0_1_92/A4                   NOR4_X1   Fall  1.5930 0.0000 0.0090                      1.55423                                                   | 
|    i_0_1_92/ZN                   NOR4_X1   Rise  1.6950 0.1020 0.0680             0.588006 3.32658  3.91459           2       100                    | 
|    i_0_1_91/A                    INV_X1    Rise  1.6950 0.0000 0.0680                      1.70023                                                   | 
|    i_0_1_91/ZN                   INV_X1    Fall  1.7050 0.0100 0.0150             0.28845  1.67072  1.95917           1       100                    | 
|    i_0_1_80/A                    OAI21_X1  Fall  1.7050 0.0000 0.0150                      1.51857                                                   | 
|    i_0_1_80/ZN                   OAI21_X1  Rise  1.7270 0.0220 0.0160             0.256639 0.914139 1.17078           1       100                    | 
|    Res_reg[0]/D                  DLH_X1    Rise  1.7270 0.0000 0.0160                      0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[0]/G 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000             0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000  0.0000                                                                                       | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000  0.0000 0.1000                      0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0790  0.0790 0.0320             4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Rise  0.0790  0.0000 0.0320                      1.42116                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Rise  0.1260  0.0470 0.0150             7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_4               Rise  0.1260  0.0000                                                                                       | 
|    i_0_1_189/A1                  OR2_X2    Rise  0.1260  0.0000 0.0150                      1.74594                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Rise  0.2050  0.0790 0.0590             20.0803  28.6118  48.6922           32      100      F    K        | 
|    Res_reg[0]/G                  DLH_X1    Rise  0.2030 -0.0020 0.0590    -0.0030           0.985498                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2030 2.2030 | 
| data required time                       |  2.2030        | 
|                                          |                | 
| data required time                       |  2.2030        | 
| data arrival time                        | -1.7270        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.4760        | 
-------------------------------------------------------------


 Timing Path to Res_reg[31]/D 
  
 Path Start Point : A_reg_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : Res_reg[31] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Fall  1.0870 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Fall  1.0880 0.0010 0.0320          6.46305                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Rise  1.1240 0.0360 0.0310 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Rise  1.1240 0.0000 0.0310          1.42116                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Rise  1.2350 0.1110 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
| Data Path:                                                                                                                               | 
|    A_reg_reg[31]/G               DLH_X1    Rise  1.2410 0.0060 0.0780          0.985498                                    F             | 
|    A_reg_reg[31]/Q               DLH_X1    Rise  1.3160 0.0750 0.0150 1.20329  3.33082  4.53412           2       100      F             | 
|    i_0_1_196/A2                  NOR2_X1   Rise  1.3160 0.0000 0.0150          1.65135                                                   | 
|    i_0_1_196/ZN                  NOR2_X1   Fall  1.3290 0.0130 0.0070 0.668016 1.65842  2.32644           1       100                    | 
|    i_0_1_124/B                   AOI211_X1 Fall  1.3290 0.0000 0.0070          1.47055                                                   | 
|    i_0_1_124/ZN                  AOI211_X1 Rise  1.3910 0.0620 0.0410 0.702264 0.914139 1.6164            1       100                    | 
|    Res_reg[31]/D                 DLH_X1    Rise  1.3910 0.0000 0.0410          0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to Res_reg[31]/G 


---------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay   Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Rise  0.0000  0.0000 0.1000             0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Rise  0.0000  0.0000                                                                                       | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Rise  0.0000  0.0000 0.1000                      0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Rise  0.0790  0.0790 0.0320             4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A CLKBUF_X3 Rise  0.0790  0.0000 0.0320                      1.42116                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z CLKBUF_X3 Rise  0.1260  0.0470 0.0150             7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/clk_CTS_0_PP_4               Rise  0.1260  0.0000                                                                                       | 
|    i_0_1_189/A1                  OR2_X2    Rise  0.1260  0.0000 0.0150                      1.74594                                     F             | 
|    i_0_1_189/ZN                  OR2_X2    Rise  0.2050  0.0790 0.0590             20.0803  28.6118  48.6922           32      100      F    K        | 
|    Res_reg[31]/G                 DLH_X1    Rise  0.2030 -0.0020 0.0590    -0.0030           0.985498                                    F             | 
---------------------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2030 2.2030 | 
| data required time                       |  2.2030        | 
|                                          |                | 
| data required time                       |  2.2030        | 
| data arrival time                        | -1.3910        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8120        | 
-------------------------------------------------------------


 Timing Path to i_0_1_125/B1 
  
 Path Start Point : enable 
 Path End Point   : i_0_1_125 (OAI21_X4) 
                       (falling gating latch clocked by sysclk_new_mode') 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : **clock_gating** 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


-------------------------------------------------------------------------------------------------------------------------
| Pin             Cell     Edge Arrival Delay  Slew   Wire Cap Pin Cap Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|-----------------------------------------------------------------------------------------------------------------------|
|    enable                Fall  0.2000 0.0000 0.1000 1.52896  2.48006 4.00902           2       100      c             | 
|    i_0_1_198/A  INV_X1   Fall  0.2000 0.0000 0.1000          1.54936                                                  | 
|    i_0_1_198/ZN INV_X1   Rise  0.2660 0.0660 0.0380 1.80065  6.35155 8.1522            1       100                    | 
|    i_0_1_125/B1 OAI21_X4 Rise  0.2660 0.0000 0.0380          6.35155                                    F             | 
-------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to i_0_1_125/B2 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Fall  1.0870 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Fall  1.0880 0.0010 0.0320          6.46305                                     F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (fall edge) |  1.0000 1.0000 | 
| target clock cycle shift                 |  0.0000 1.0000 | 
| target clock propagated network latency  |  0.0880 1.0880 | 
| data required time                       |  1.0880        | 
|                                          |                | 
| data required time                       |  1.0880        | 
| data arrival time                        | -0.2660        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8220        | 
-------------------------------------------------------------


 Timing Path to multiplier/B_in_reg[14]/D 
  
 Path Start Point : B_reg_reg[14] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/B_in_reg[14] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Fall  1.0870 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Fall  1.0880 0.0010 0.0320          6.46305                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Rise  1.1240 0.0360 0.0310 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Rise  1.1240 0.0000 0.0310          1.42116                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Rise  1.2350 0.1110 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
| Data Path:                                                                                                                               | 
|    B_reg_reg[14]/G               DLH_X1    Rise  1.2380 0.0030 0.0780          0.985498                                    F             | 
|    B_reg_reg[14]/Q               DLH_X1    Fall  1.3140 0.0760 0.0130 1.29114  2.6106   3.90174           2       100      F             | 
|    multiplier/B[14]                        Fall  1.3140 0.0000                                                                           | 
|    multiplier/i_0_64/A2          AND2_X1   Fall  1.3140 0.0000 0.0130          0.894119                                                  | 
|    multiplier/i_0_64/ZN          AND2_X1   Fall  1.3460 0.0320 0.0070 0.207397 0.914139 1.12154           1       100                    | 
|    multiplier/B_in_reg[14]/D     DLH_X1    Fall  1.3460 0.0000 0.0070          0.869621                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/B_in_reg[14]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A   CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z   CLKBUF_X1 Rise  0.0790 0.0790 0.0320 4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A   CLKBUF_X3 Rise  0.0790 0.0000 0.0320          1.42116                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z   CLKBUF_X3 Rise  0.1260 0.0470 0.0150 7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/i_0_49/B1            AOI21_X1  Rise  0.1260 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_0_49/ZN            AOI21_X1  Fall  0.1510 0.0250 0.0150 0.215016 5.70005  5.91507           1       100      F    K        | 
|    multiplier/CTS_L4_remove_c14/A  INV_X4    Fall  0.1510 0.0000 0.0150          5.70005                                     F             | 
|    multiplier/CTS_L4_remove_c14/ZN INV_X4    Rise  0.2010 0.0500 0.0440 25.0827  42.0236  67.1063           47      100      F    K        | 
|    multiplier/B_in_reg[14]/G       DLH_X1    Rise  0.2010 0.0000 0.0440          0.985498                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2010 2.2010 | 
| data required time                       |  2.2010        | 
|                                          |                | 
| data required time                       |  2.2010        | 
| data arrival time                        | -1.3460        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8550        | 
-------------------------------------------------------------


 Timing Path to multiplier/A_in_reg[4]/D 
  
 Path Start Point : A_reg_reg[4] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/A_in_reg[4] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Fall  1.0870 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Fall  1.0880 0.0010 0.0320          6.46305                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Rise  1.1240 0.0360 0.0310 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Rise  1.1240 0.0000 0.0310          1.42116                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Rise  1.2350 0.1110 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
| Data Path:                                                                                                                               | 
|    A_reg_reg[4]/G                DLH_X1    Rise  1.2380 0.0030 0.0780          0.985498                                    F             | 
|    A_reg_reg[4]/Q                DLH_X1    Fall  1.3170 0.0790 0.0150 2.86201  2.63847  5.50048           2       100      F             | 
|    multiplier/A[4]                         Fall  1.3170 0.0000                                                                           | 
|    multiplier/i_0_29/A2          AND2_X1   Fall  1.3170 0.0000 0.0150          0.894119                                                  | 
|    multiplier/i_0_29/ZN          AND2_X1   Fall  1.3500 0.0330 0.0070 0.335762 0.914139 1.2499            1       100                    | 
|    multiplier/A_in_reg[4]/D      DLH_X1    Fall  1.3500 0.0000 0.0070          0.869621                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/A_in_reg[4]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A   CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z   CLKBUF_X1 Rise  0.0790 0.0790 0.0320 4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A   CLKBUF_X3 Rise  0.0790 0.0000 0.0320          1.42116                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z   CLKBUF_X3 Rise  0.1260 0.0470 0.0150 7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/i_0_49/B1            AOI21_X1  Rise  0.1260 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_0_49/ZN            AOI21_X1  Fall  0.1510 0.0250 0.0150 0.215016 5.70005  5.91507           1       100      F    K        | 
|    multiplier/CTS_L4_remove_c14/A  INV_X4    Fall  0.1510 0.0000 0.0150          5.70005                                     F             | 
|    multiplier/CTS_L4_remove_c14/ZN INV_X4    Rise  0.2010 0.0500 0.0440 25.0827  42.0236  67.1063           47      100      F    K        | 
|    multiplier/A_in_reg[4]/G        DLH_X1    Rise  0.2060 0.0050 0.0440          0.985498                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2060 2.2060 | 
| data required time                       |  2.2060        | 
|                                          |                | 
| data required time                       |  2.2060        | 
| data arrival time                        | -1.3500        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8560        | 
-------------------------------------------------------------


 Timing Path to multiplier/A_in_reg[5]/D 
  
 Path Start Point : A_reg_reg[5] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/A_in_reg[5] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Fall  1.0870 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Fall  1.0880 0.0010 0.0320          6.46305                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Rise  1.1240 0.0360 0.0310 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Rise  1.1240 0.0000 0.0310          1.42116                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Rise  1.2350 0.1110 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
| Data Path:                                                                                                                               | 
|    A_reg_reg[5]/G                DLH_X1    Rise  1.2380 0.0030 0.0780          0.985498                                    F             | 
|    A_reg_reg[5]/Q                DLH_X1    Fall  1.3150 0.0770 0.0140 2.02111  2.7382   4.75931           2       100      F             | 
|    multiplier/A[5]                         Fall  1.3150 0.0000                                                                           | 
|    multiplier/i_0_30/A2          AND2_X1   Fall  1.3150 0.0000 0.0140          0.894119                                                  | 
|    multiplier/i_0_30/ZN          AND2_X1   Fall  1.3490 0.0340 0.0080 0.901224 0.914139 1.81536           1       100                    | 
|    multiplier/A_in_reg[5]/D      DLH_X1    Fall  1.3490 0.0000 0.0080          0.869621                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/A_in_reg[5]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A   CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z   CLKBUF_X1 Rise  0.0790 0.0790 0.0320 4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A   CLKBUF_X3 Rise  0.0790 0.0000 0.0320          1.42116                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z   CLKBUF_X3 Rise  0.1260 0.0470 0.0150 7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/i_0_49/B1            AOI21_X1  Rise  0.1260 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_0_49/ZN            AOI21_X1  Fall  0.1510 0.0250 0.0150 0.215016 5.70005  5.91507           1       100      F    K        | 
|    multiplier/CTS_L4_remove_c14/A  INV_X4    Fall  0.1510 0.0000 0.0150          5.70005                                     F             | 
|    multiplier/CTS_L4_remove_c14/ZN INV_X4    Rise  0.2010 0.0500 0.0440 25.0827  42.0236  67.1063           47      100      F    K        | 
|    multiplier/A_in_reg[5]/G        DLH_X1    Rise  0.2050 0.0040 0.0440          0.985498                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2050 2.2050 | 
| data required time                       |  2.2050        | 
|                                          |                | 
| data required time                       |  2.2050        | 
| data arrival time                        | -1.3490        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8560        | 
-------------------------------------------------------------


 Timing Path to multiplier/B_in_reg[18]/D 
  
 Path Start Point : B_reg_reg[18] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/B_in_reg[18] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Fall  1.0870 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Fall  1.0880 0.0010 0.0320          6.46305                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Rise  1.1240 0.0360 0.0310 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Rise  1.1240 0.0000 0.0310          1.42116                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Rise  1.2350 0.1110 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
| Data Path:                                                                                                                               | 
|    B_reg_reg[18]/G               DLH_X1    Rise  1.2380 0.0030 0.0780          0.985498                                    F             | 
|    B_reg_reg[18]/Q               DLH_X1    Fall  1.3150 0.0770 0.0140 1.96026  2.71143  4.6717            2       100      F             | 
|    multiplier/B[18]                        Fall  1.3150 0.0000                                                                           | 
|    multiplier/i_0_68/A2          AND2_X1   Fall  1.3150 0.0000 0.0140          0.894119                                                  | 
|    multiplier/i_0_68/ZN          AND2_X1   Fall  1.3490 0.0340 0.0080 1.06126  0.914139 1.9754            1       100                    | 
|    multiplier/B_in_reg[18]/D     DLH_X1    Fall  1.3490 0.0000 0.0080          0.869621                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/B_in_reg[18]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A   CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z   CLKBUF_X1 Rise  0.0790 0.0790 0.0320 4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A   CLKBUF_X3 Rise  0.0790 0.0000 0.0320          1.42116                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z   CLKBUF_X3 Rise  0.1260 0.0470 0.0150 7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/i_0_49/B1            AOI21_X1  Rise  0.1260 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_0_49/ZN            AOI21_X1  Fall  0.1510 0.0250 0.0150 0.215016 5.70005  5.91507           1       100      F    K        | 
|    multiplier/CTS_L4_remove_c14/A  INV_X4    Fall  0.1510 0.0000 0.0150          5.70005                                     F             | 
|    multiplier/CTS_L4_remove_c14/ZN INV_X4    Rise  0.2010 0.0500 0.0440 25.0827  42.0236  67.1063           47      100      F    K        | 
|    multiplier/B_in_reg[18]/G       DLH_X1    Rise  0.2050 0.0040 0.0440          0.985498                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2050 2.2050 | 
| data required time                       |  2.2050        | 
|                                          |                | 
| data required time                       |  2.2050        | 
| data arrival time                        | -1.3490        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8560        | 
-------------------------------------------------------------


 Timing Path to multiplier/A_in_reg[8]/D 
  
 Path Start Point : A_reg_reg[8] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/A_in_reg[8] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000             0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                                       | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000                      0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320             4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Fall  1.0870 0.0000                                                                                       | 
|    i_0_1_125/B2                  OAI21_X4  Fall  1.0880 0.0010 0.0320                      6.46305                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Rise  1.1240 0.0360 0.0310             2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Rise  1.1240 0.0000 0.0310                      1.42116                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Rise  1.2350 0.1110 0.0780             31.9965  63.0718  95.0684           64      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    A_reg_reg[8]/G                DLH_X1    Rise  1.2370 0.0020 0.0780                      0.985498                                    F             | 
|    A_reg_reg[8]/Q                DLH_X1    Rise  1.3110 0.0740 0.0140             1.53658  2.64876  4.18534           2       100      F             | 
|    multiplier/A[8]                         Rise  1.3110 0.0000                                                                                       | 
|    multiplier/i_0_33/A2          AND2_X1   Rise  1.3120 0.0010 0.0140    0.0010            0.97463                                                   | 
|    multiplier/i_0_33/ZN          AND2_X1   Rise  1.3450 0.0330 0.0090             0.7479   0.914139 1.66204           1       100                    | 
|    multiplier/A_in_reg[8]/D      DLH_X1    Rise  1.3460 0.0010 0.0090    0.0010            0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/A_in_reg[8]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A   CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z   CLKBUF_X1 Rise  0.0790 0.0790 0.0320 4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A   CLKBUF_X3 Rise  0.0790 0.0000 0.0320          1.42116                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z   CLKBUF_X3 Rise  0.1260 0.0470 0.0150 7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/i_0_49/B1            AOI21_X1  Rise  0.1260 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_0_49/ZN            AOI21_X1  Fall  0.1510 0.0250 0.0150 0.215016 5.70005  5.91507           1       100      F    K        | 
|    multiplier/CTS_L4_remove_c14/A  INV_X4    Fall  0.1510 0.0000 0.0150          5.70005                                     F             | 
|    multiplier/CTS_L4_remove_c14/ZN INV_X4    Rise  0.2010 0.0500 0.0440 25.0827  42.0236  67.1063           47      100      F    K        | 
|    multiplier/A_in_reg[8]/G        DLH_X1    Rise  0.2020 0.0010 0.0440          0.985498                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2020 2.2020 | 
| data required time                       |  2.2020        | 
|                                          |                | 
| data required time                       |  2.2020        | 
| data arrival time                        | -1.3460        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8560        | 
-------------------------------------------------------------


 Timing Path to multiplier/A_in_reg[0]/D 
  
 Path Start Point : A_reg_reg[0] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/A_in_reg[0] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Fall  1.0870 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Fall  1.0880 0.0010 0.0320          6.46305                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Rise  1.1240 0.0360 0.0310 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Rise  1.1240 0.0000 0.0310          1.42116                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Rise  1.2350 0.1110 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
| Data Path:                                                                                                                               | 
|    A_reg_reg[0]/G                DLH_X1    Rise  1.2380 0.0030 0.0780          0.985498                                    F             | 
|    A_reg_reg[0]/Q                DLH_X1    Fall  1.3160 0.0780 0.0140 2.19031  2.64876  4.83907           2       100      F             | 
|    multiplier/A[0]                         Fall  1.3160 0.0000                                                                           | 
|    multiplier/i_0_25/A2          AND2_X1   Fall  1.3160 0.0000 0.0140          0.894119                                                  | 
|    multiplier/i_0_25/ZN          AND2_X1   Fall  1.3490 0.0330 0.0070 0.481863 0.914139 1.396             1       100                    | 
|    multiplier/A_in_reg[0]/D      DLH_X1    Fall  1.3490 0.0000 0.0070          0.869621                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/A_in_reg[0]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A   CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z   CLKBUF_X1 Rise  0.0790 0.0790 0.0320 4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A   CLKBUF_X3 Rise  0.0790 0.0000 0.0320          1.42116                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z   CLKBUF_X3 Rise  0.1260 0.0470 0.0150 7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/i_0_49/B1            AOI21_X1  Rise  0.1260 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_0_49/ZN            AOI21_X1  Fall  0.1510 0.0250 0.0150 0.215016 5.70005  5.91507           1       100      F    K        | 
|    multiplier/CTS_L4_remove_c14/A  INV_X4    Fall  0.1510 0.0000 0.0150          5.70005                                     F             | 
|    multiplier/CTS_L4_remove_c14/ZN INV_X4    Rise  0.2010 0.0500 0.0440 25.0827  42.0236  67.1063           47      100      F    K        | 
|    multiplier/A_in_reg[0]/G        DLH_X1    Rise  0.2060 0.0050 0.0440          0.985498                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2060 2.2060 | 
| data required time                       |  2.2060        | 
|                                          |                | 
| data required time                       |  2.2060        | 
| data arrival time                        | -1.3490        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8570        | 
-------------------------------------------------------------


 Timing Path to multiplier/A_in_reg[1]/D 
  
 Path Start Point : A_reg_reg[1] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/A_in_reg[1] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Fall  1.0870 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Fall  1.0880 0.0010 0.0320          6.46305                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Rise  1.1240 0.0360 0.0310 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Rise  1.1240 0.0000 0.0310          1.42116                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Rise  1.2350 0.1110 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
| Data Path:                                                                                                                               | 
|    A_reg_reg[1]/G                DLH_X1    Rise  1.2380 0.0030 0.0780          0.985498                                    F             | 
|    A_reg_reg[1]/Q                DLH_X1    Fall  1.3160 0.0780 0.0140 2.26581  2.59093  4.85674           2       100      F             | 
|    multiplier/A[1]                         Fall  1.3160 0.0000                                                                           | 
|    multiplier/i_0_26/A2          AND2_X1   Fall  1.3160 0.0000 0.0140          0.894119                                                  | 
|    multiplier/i_0_26/ZN          AND2_X1   Fall  1.3490 0.0330 0.0070 0.411233 0.914139 1.32537           1       100                    | 
|    multiplier/A_in_reg[1]/D      DLH_X1    Fall  1.3490 0.0000 0.0070          0.869621                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/A_in_reg[1]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A   CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z   CLKBUF_X1 Rise  0.0790 0.0790 0.0320 4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A   CLKBUF_X3 Rise  0.0790 0.0000 0.0320          1.42116                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z   CLKBUF_X3 Rise  0.1260 0.0470 0.0150 7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/i_0_49/B1            AOI21_X1  Rise  0.1260 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_0_49/ZN            AOI21_X1  Fall  0.1510 0.0250 0.0150 0.215016 5.70005  5.91507           1       100      F    K        | 
|    multiplier/CTS_L4_remove_c14/A  INV_X4    Fall  0.1510 0.0000 0.0150          5.70005                                     F             | 
|    multiplier/CTS_L4_remove_c14/ZN INV_X4    Rise  0.2010 0.0500 0.0440 25.0827  42.0236  67.1063           47      100      F    K        | 
|    multiplier/A_in_reg[1]/G        DLH_X1    Rise  0.2060 0.0050 0.0440          0.985498                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2060 2.2060 | 
| data required time                       |  2.2060        | 
|                                          |                | 
| data required time                       |  2.2060        | 
| data arrival time                        | -1.3490        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8570        | 
-------------------------------------------------------------


 Timing Path to multiplier/B_in_reg[11]/D 
  
 Path Start Point : B_reg_reg[11] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/B_in_reg[11] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Fall  1.0870 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Fall  1.0880 0.0010 0.0320          6.46305                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Rise  1.1240 0.0360 0.0310 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Rise  1.1240 0.0000 0.0310          1.42116                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Rise  1.2350 0.1110 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
| Data Path:                                                                                                                               | 
|    B_reg_reg[11]/G               DLH_X1    Rise  1.2380 0.0030 0.0780          0.985498                                    F             | 
|    B_reg_reg[11]/Q               DLH_X1    Fall  1.3130 0.0750 0.0130 0.979344 2.58058  3.55992           2       100      F             | 
|    multiplier/B[11]                        Fall  1.3130 0.0000                                                                           | 
|    multiplier/i_0_61/A2          AND2_X1   Fall  1.3130 0.0000 0.0130          0.894119                                                  | 
|    multiplier/i_0_61/ZN          AND2_X1   Fall  1.3440 0.0310 0.0070 0.154254 0.914139 1.06839           1       100                    | 
|    multiplier/B_in_reg[11]/D     DLH_X1    Fall  1.3440 0.0000 0.0070          0.869621                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/B_in_reg[11]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A   CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z   CLKBUF_X1 Rise  0.0790 0.0790 0.0320 4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A   CLKBUF_X3 Rise  0.0790 0.0000 0.0320          1.42116                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z   CLKBUF_X3 Rise  0.1260 0.0470 0.0150 7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/i_0_49/B1            AOI21_X1  Rise  0.1260 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_0_49/ZN            AOI21_X1  Fall  0.1510 0.0250 0.0150 0.215016 5.70005  5.91507           1       100      F    K        | 
|    multiplier/CTS_L4_remove_c14/A  INV_X4    Fall  0.1510 0.0000 0.0150          5.70005                                     F             | 
|    multiplier/CTS_L4_remove_c14/ZN INV_X4    Rise  0.2010 0.0500 0.0440 25.0827  42.0236  67.1063           47      100      F    K        | 
|    multiplier/B_in_reg[11]/G       DLH_X1    Rise  0.2010 0.0000 0.0440          0.985498                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2010 2.2010 | 
| data required time                       |  2.2010        | 
|                                          |                | 
| data required time                       |  2.2010        | 
| data arrival time                        | -1.3440        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8570        | 
-------------------------------------------------------------


 Timing Path to multiplier/A_in_reg[15]/D 
  
 Path Start Point : A_reg_reg[15] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/A_in_reg[15] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000             0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                                       | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000                      0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320             4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Fall  1.0870 0.0000                                                                                       | 
|    i_0_1_125/B2                  OAI21_X4  Fall  1.0880 0.0010 0.0320                      6.46305                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Rise  1.1240 0.0360 0.0310             2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Rise  1.1240 0.0000 0.0310                      1.42116                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Rise  1.2350 0.1110 0.0780             31.9965  63.0718  95.0684           64      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    A_reg_reg[15]/G               DLH_X1    Rise  1.2380 0.0030 0.0780                      0.985498                                    F             | 
|    A_reg_reg[15]/Q               DLH_X1    Fall  1.3140 0.0760 0.0130             1.38495  2.58058  3.96553           2       100      F             | 
|    multiplier/A[15]                        Fall  1.3140 0.0000                                                                                       | 
|    multiplier/i_0_40/A2          AND2_X1   Fall  1.3140 0.0000 0.0130                      0.894119                                                  | 
|    multiplier/i_0_40/ZN          AND2_X1   Fall  1.3470 0.0330 0.0070             0.601876 0.914139 1.51601           1       100                    | 
|    multiplier/A_in_reg[15]/D     DLH_X1    Fall  1.3480 0.0010 0.0070    0.0010            0.869621                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/A_in_reg[15]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A   CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z   CLKBUF_X1 Rise  0.0790 0.0790 0.0320 4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A   CLKBUF_X3 Rise  0.0790 0.0000 0.0320          1.42116                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z   CLKBUF_X3 Rise  0.1260 0.0470 0.0150 7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/i_0_49/B1            AOI21_X1  Rise  0.1260 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_0_49/ZN            AOI21_X1  Fall  0.1510 0.0250 0.0150 0.215016 5.70005  5.91507           1       100      F    K        | 
|    multiplier/CTS_L4_remove_c14/A  INV_X4    Fall  0.1510 0.0000 0.0150          5.70005                                     F             | 
|    multiplier/CTS_L4_remove_c14/ZN INV_X4    Rise  0.2010 0.0500 0.0440 25.0827  42.0236  67.1063           47      100      F    K        | 
|    multiplier/A_in_reg[15]/G       DLH_X1    Rise  0.2060 0.0050 0.0440          0.985498                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2060 2.2060 | 
| data required time                       |  2.2060        | 
|                                          |                | 
| data required time                       |  2.2060        | 
| data arrival time                        | -1.3480        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8580        | 
-------------------------------------------------------------


 Timing Path to multiplier/B_in_reg[16]/D 
  
 Path Start Point : B_reg_reg[16] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/B_in_reg[16] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Fall  1.0870 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Fall  1.0880 0.0010 0.0320          6.46305                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Rise  1.1240 0.0360 0.0310 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Rise  1.1240 0.0000 0.0310          1.42116                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Rise  1.2350 0.1110 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
| Data Path:                                                                                                                               | 
|    B_reg_reg[16]/G               DLH_X1    Rise  1.2380 0.0030 0.0780          0.985498                                    F             | 
|    B_reg_reg[16]/Q               DLH_X1    Fall  1.3130 0.0750 0.0130 1.10281  2.6106   3.71341           2       100      F             | 
|    multiplier/B[16]                        Fall  1.3130 0.0000                                                                           | 
|    multiplier/i_0_66/A2          AND2_X1   Fall  1.3130 0.0000 0.0130          0.894119                                                  | 
|    multiplier/i_0_66/ZN          AND2_X1   Fall  1.3470 0.0340 0.0080 1.10306  0.914139 2.01719           1       100                    | 
|    multiplier/B_in_reg[16]/D     DLH_X1    Fall  1.3470 0.0000 0.0080          0.869621                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/B_in_reg[16]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A   CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z   CLKBUF_X1 Rise  0.0790 0.0790 0.0320 4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A   CLKBUF_X3 Rise  0.0790 0.0000 0.0320          1.42116                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z   CLKBUF_X3 Rise  0.1260 0.0470 0.0150 7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/i_0_49/B1            AOI21_X1  Rise  0.1260 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_0_49/ZN            AOI21_X1  Fall  0.1510 0.0250 0.0150 0.215016 5.70005  5.91507           1       100      F    K        | 
|    multiplier/CTS_L4_remove_c14/A  INV_X4    Fall  0.1510 0.0000 0.0150          5.70005                                     F             | 
|    multiplier/CTS_L4_remove_c14/ZN INV_X4    Rise  0.2010 0.0500 0.0440 25.0827  42.0236  67.1063           47      100      F    K        | 
|    multiplier/B_in_reg[16]/G       DLH_X1    Rise  0.2050 0.0040 0.0440          0.985498                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2050 2.2050 | 
| data required time                       |  2.2050        | 
|                                          |                | 
| data required time                       |  2.2050        | 
| data arrival time                        | -1.3470        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8580        | 
-------------------------------------------------------------


 Timing Path to multiplier/A_in_reg[7]/D 
  
 Path Start Point : A_reg_reg[7] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/A_in_reg[7] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Fall  1.0870 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Fall  1.0880 0.0010 0.0320          6.46305                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Rise  1.1240 0.0360 0.0310 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Rise  1.1240 0.0000 0.0310          1.42116                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Rise  1.2350 0.1110 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
| Data Path:                                                                                                                               | 
|    A_reg_reg[7]/G                DLH_X1    Rise  1.2380 0.0030 0.0780          0.985498                                    F             | 
|    A_reg_reg[7]/Q                DLH_X1    Fall  1.3140 0.0760 0.0130 1.67389  2.64876  4.32265           2       100      F             | 
|    multiplier/A[7]                         Fall  1.3140 0.0000                                                                           | 
|    multiplier/i_0_32/A2          AND2_X1   Fall  1.3140 0.0000 0.0130          0.894119                                                  | 
|    multiplier/i_0_32/ZN          AND2_X1   Fall  1.3460 0.0320 0.0070 0.575062 0.914139 1.4892            1       100                    | 
|    multiplier/A_in_reg[7]/D      DLH_X1    Fall  1.3460 0.0000 0.0070          0.869621                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/A_in_reg[7]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A   CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z   CLKBUF_X1 Rise  0.0790 0.0790 0.0320 4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A   CLKBUF_X3 Rise  0.0790 0.0000 0.0320          1.42116                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z   CLKBUF_X3 Rise  0.1260 0.0470 0.0150 7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/i_0_49/B1            AOI21_X1  Rise  0.1260 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_0_49/ZN            AOI21_X1  Fall  0.1510 0.0250 0.0150 0.215016 5.70005  5.91507           1       100      F    K        | 
|    multiplier/CTS_L4_remove_c14/A  INV_X4    Fall  0.1510 0.0000 0.0150          5.70005                                     F             | 
|    multiplier/CTS_L4_remove_c14/ZN INV_X4    Rise  0.2010 0.0500 0.0440 25.0827  42.0236  67.1063           47      100      F    K        | 
|    multiplier/A_in_reg[7]/G        DLH_X1    Rise  0.2040 0.0030 0.0440          0.985498                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2040 2.2040 | 
| data required time                       |  2.2040        | 
|                                          |                | 
| data required time                       |  2.2040        | 
| data arrival time                        | -1.3460        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8580        | 
-------------------------------------------------------------


 Timing Path to multiplier/B_in_reg[1]/D 
  
 Path Start Point : B_reg_reg[1] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/B_in_reg[1] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Fall  1.0870 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Fall  1.0880 0.0010 0.0320          6.46305                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Rise  1.1240 0.0360 0.0310 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Rise  1.1240 0.0000 0.0310          1.42116                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Rise  1.2350 0.1110 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
| Data Path:                                                                                                                               | 
|    B_reg_reg[1]/G                DLH_X1    Rise  1.2380 0.0030 0.0780          0.985498                                    F             | 
|    B_reg_reg[1]/Q                DLH_X1    Fall  1.3140 0.0760 0.0130 1.49575  2.59093  4.08668           2       100      F             | 
|    multiplier/B[1]                         Fall  1.3140 0.0000                                                                           | 
|    multiplier/i_0_51/A2          AND2_X1   Fall  1.3140 0.0000 0.0130          0.894119                                                  | 
|    multiplier/i_0_51/ZN          AND2_X1   Fall  1.3470 0.0330 0.0070 0.687037 0.914139 1.60118           1       100                    | 
|    multiplier/B_in_reg[1]/D      DLH_X1    Fall  1.3470 0.0000 0.0070          0.869621                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/B_in_reg[1]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A   CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z   CLKBUF_X1 Rise  0.0790 0.0790 0.0320 4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A   CLKBUF_X3 Rise  0.0790 0.0000 0.0320          1.42116                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z   CLKBUF_X3 Rise  0.1260 0.0470 0.0150 7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/i_0_49/B1            AOI21_X1  Rise  0.1260 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_0_49/ZN            AOI21_X1  Fall  0.1510 0.0250 0.0150 0.215016 5.70005  5.91507           1       100      F    K        | 
|    multiplier/CTS_L4_remove_c14/A  INV_X4    Fall  0.1510 0.0000 0.0150          5.70005                                     F             | 
|    multiplier/CTS_L4_remove_c14/ZN INV_X4    Rise  0.2010 0.0500 0.0440 25.0827  42.0236  67.1063           47      100      F    K        | 
|    multiplier/B_in_reg[1]/G        DLH_X1    Rise  0.2060 0.0050 0.0440          0.985498                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2060 2.2060 | 
| data required time                       |  2.2060        | 
|                                          |                | 
| data required time                       |  2.2060        | 
| data arrival time                        | -1.3470        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8590        | 
-------------------------------------------------------------


 Timing Path to multiplier/B_in_reg[4]/D 
  
 Path Start Point : B_reg_reg[4] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/B_in_reg[4] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000             0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                                       | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000                      0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320             4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Fall  1.0870 0.0000                                                                                       | 
|    i_0_1_125/B2                  OAI21_X4  Fall  1.0880 0.0010 0.0320                      6.46305                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Rise  1.1240 0.0360 0.0310             2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Rise  1.1240 0.0000 0.0310                      1.42116                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Rise  1.2350 0.1110 0.0780             31.9965  63.0718  95.0684           64      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    B_reg_reg[4]/G                DLH_X1    Rise  1.2380 0.0030 0.0780                      0.985498                                    F             | 
|    B_reg_reg[4]/Q                DLH_X1    Rise  1.3130 0.0750 0.0150             1.77855  2.63847  4.41702           2       100      F             | 
|    multiplier/B[4]                         Rise  1.3130 0.0000                                                                                       | 
|    multiplier/i_0_54/A2          AND2_X1   Rise  1.3150 0.0020 0.0150    0.0020            0.97463                                                   | 
|    multiplier/i_0_54/ZN          AND2_X1   Rise  1.3470 0.0320 0.0090             0.341959 0.914139 1.2561            1       100                    | 
|    multiplier/B_in_reg[4]/D      DLH_X1    Rise  1.3470 0.0000 0.0090                      0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/B_in_reg[4]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A   CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z   CLKBUF_X1 Rise  0.0790 0.0790 0.0320 4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A   CLKBUF_X3 Rise  0.0790 0.0000 0.0320          1.42116                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z   CLKBUF_X3 Rise  0.1260 0.0470 0.0150 7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/i_0_49/B1            AOI21_X1  Rise  0.1260 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_0_49/ZN            AOI21_X1  Fall  0.1510 0.0250 0.0150 0.215016 5.70005  5.91507           1       100      F    K        | 
|    multiplier/CTS_L4_remove_c14/A  INV_X4    Fall  0.1510 0.0000 0.0150          5.70005                                     F             | 
|    multiplier/CTS_L4_remove_c14/ZN INV_X4    Rise  0.2010 0.0500 0.0440 25.0827  42.0236  67.1063           47      100      F    K        | 
|    multiplier/B_in_reg[4]/G        DLH_X1    Rise  0.2060 0.0050 0.0440          0.985498                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2060 2.2060 | 
| data required time                       |  2.2060        | 
|                                          |                | 
| data required time                       |  2.2060        | 
| data arrival time                        | -1.3470        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8590        | 
-------------------------------------------------------------


 Timing Path to multiplier/A_in_reg[17]/D 
  
 Path Start Point : A_reg_reg[17] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/A_in_reg[17] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Fall  1.0870 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Fall  1.0880 0.0010 0.0320          6.46305                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Rise  1.1240 0.0360 0.0310 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Rise  1.1240 0.0000 0.0310          1.42116                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Rise  1.2350 0.1110 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
| Data Path:                                                                                                                               | 
|    A_reg_reg[17]/G               DLH_X1    Rise  1.2380 0.0030 0.0780          0.985498                                    F             | 
|    A_reg_reg[17]/Q               DLH_X1    Fall  1.3140 0.0760 0.0130 1.36141  2.64876  4.01017           2       100      F             | 
|    multiplier/A[17]                        Fall  1.3140 0.0000                                                                           | 
|    multiplier/i_0_42/A2          AND2_X1   Fall  1.3140 0.0000 0.0130          0.894119                                                  | 
|    multiplier/i_0_42/ZN          AND2_X1   Fall  1.3460 0.0320 0.0070 0.350452 0.914139 1.26459           1       100                    | 
|    multiplier/A_in_reg[17]/D     DLH_X1    Fall  1.3460 0.0000 0.0070          0.869621                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/A_in_reg[17]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A   CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z   CLKBUF_X1 Rise  0.0790 0.0790 0.0320 4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A   CLKBUF_X3 Rise  0.0790 0.0000 0.0320          1.42116                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z   CLKBUF_X3 Rise  0.1260 0.0470 0.0150 7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/i_0_49/B1            AOI21_X1  Rise  0.1260 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_0_49/ZN            AOI21_X1  Fall  0.1510 0.0250 0.0150 0.215016 5.70005  5.91507           1       100      F    K        | 
|    multiplier/CTS_L4_remove_c14/A  INV_X4    Fall  0.1510 0.0000 0.0150          5.70005                                     F             | 
|    multiplier/CTS_L4_remove_c14/ZN INV_X4    Rise  0.2010 0.0500 0.0440 25.0827  42.0236  67.1063           47      100      F    K        | 
|    multiplier/A_in_reg[17]/G       DLH_X1    Rise  0.2050 0.0040 0.0440          0.985498                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2050 2.2050 | 
| data required time                       |  2.2050        | 
|                                          |                | 
| data required time                       |  2.2050        | 
| data arrival time                        | -1.3460        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8590        | 
-------------------------------------------------------------


 Timing Path to multiplier/A_in_reg[19]/D 
  
 Path Start Point : A_reg_reg[19] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/A_in_reg[19] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Fall  1.0870 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Fall  1.0880 0.0010 0.0320          6.46305                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Rise  1.1240 0.0360 0.0310 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Rise  1.1240 0.0000 0.0310          1.42116                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Rise  1.2350 0.1110 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
| Data Path:                                                                                                                               | 
|    A_reg_reg[19]/G               DLH_X1    Rise  1.2390 0.0040 0.0780          0.985498                                    F             | 
|    A_reg_reg[19]/Q               DLH_X1    Fall  1.3140 0.0750 0.0130 1.2885   2.58058  3.86908           2       100      F             | 
|    multiplier/A[19]                        Fall  1.3140 0.0000                                                                           | 
|    multiplier/i_0_44/A2          AND2_X1   Fall  1.3140 0.0000 0.0130          0.894119                                                  | 
|    multiplier/i_0_44/ZN          AND2_X1   Fall  1.3460 0.0320 0.0070 0.350344 0.914139 1.26448           1       100                    | 
|    multiplier/A_in_reg[19]/D     DLH_X1    Fall  1.3460 0.0000 0.0070          0.869621                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/A_in_reg[19]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A   CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z   CLKBUF_X1 Rise  0.0790 0.0790 0.0320 4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A   CLKBUF_X3 Rise  0.0790 0.0000 0.0320          1.42116                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z   CLKBUF_X3 Rise  0.1260 0.0470 0.0150 7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/i_0_49/B1            AOI21_X1  Rise  0.1260 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_0_49/ZN            AOI21_X1  Fall  0.1510 0.0250 0.0150 0.215016 5.70005  5.91507           1       100      F    K        | 
|    multiplier/CTS_L4_remove_c14/A  INV_X4    Fall  0.1510 0.0000 0.0150          5.70005                                     F             | 
|    multiplier/CTS_L4_remove_c14/ZN INV_X4    Rise  0.2010 0.0500 0.0440 25.0827  42.0236  67.1063           47      100      F    K        | 
|    multiplier/A_in_reg[19]/G       DLH_X1    Rise  0.2050 0.0040 0.0440          0.985498                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2050 2.2050 | 
| data required time                       |  2.2050        | 
|                                          |                | 
| data required time                       |  2.2050        | 
| data arrival time                        | -1.3460        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8590        | 
-------------------------------------------------------------


 Timing Path to multiplier/B_in_reg[10]/D 
  
 Path Start Point : B_reg_reg[10] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/B_in_reg[10] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Fall  1.0870 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Fall  1.0880 0.0010 0.0320          6.46305                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Rise  1.1240 0.0360 0.0310 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Rise  1.1240 0.0000 0.0310          1.42116                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Rise  1.2350 0.1110 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
| Data Path:                                                                                                                               | 
|    B_reg_reg[10]/G               DLH_X1    Rise  1.2380 0.0030 0.0780          0.985498                                    F             | 
|    B_reg_reg[10]/Q               DLH_X1    Fall  1.3130 0.0750 0.0130 0.86614  2.71143  3.57757           2       100      F             | 
|    multiplier/B[10]                        Fall  1.3130 0.0000                                                                           | 
|    multiplier/i_0_60/A2          AND2_X1   Fall  1.3130 0.0000 0.0130          0.894119                                                  | 
|    multiplier/i_0_60/ZN          AND2_X1   Fall  1.3450 0.0320 0.0070 0.228546 0.914139 1.14269           1       100                    | 
|    multiplier/B_in_reg[10]/D     DLH_X1    Fall  1.3450 0.0000 0.0070          0.869621                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/B_in_reg[10]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A   CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z   CLKBUF_X1 Rise  0.0790 0.0790 0.0320 4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A   CLKBUF_X3 Rise  0.0790 0.0000 0.0320          1.42116                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z   CLKBUF_X3 Rise  0.1260 0.0470 0.0150 7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/i_0_49/B1            AOI21_X1  Rise  0.1260 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_0_49/ZN            AOI21_X1  Fall  0.1510 0.0250 0.0150 0.215016 5.70005  5.91507           1       100      F    K        | 
|    multiplier/CTS_L4_remove_c14/A  INV_X4    Fall  0.1510 0.0000 0.0150          5.70005                                     F             | 
|    multiplier/CTS_L4_remove_c14/ZN INV_X4    Rise  0.2010 0.0500 0.0440 25.0827  42.0236  67.1063           47      100      F    K        | 
|    multiplier/B_in_reg[10]/G       DLH_X1    Rise  0.2040 0.0030 0.0440          0.985498                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2040 2.2040 | 
| data required time                       |  2.2040        | 
|                                          |                | 
| data required time                       |  2.2040        | 
| data arrival time                        | -1.3450        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8590        | 
-------------------------------------------------------------


 Timing Path to multiplier/A_in_reg[14]/D 
  
 Path Start Point : A_reg_reg[14] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/A_in_reg[14] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Fall  1.0870 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Fall  1.0880 0.0010 0.0320          6.46305                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Rise  1.1240 0.0360 0.0310 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Rise  1.1240 0.0000 0.0310          1.42116                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Rise  1.2350 0.1110 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
| Data Path:                                                                                                                               | 
|    A_reg_reg[14]/G               DLH_X1    Rise  1.2380 0.0030 0.0780          0.985498                                    F             | 
|    A_reg_reg[14]/Q               DLH_X1    Fall  1.3140 0.0760 0.0130 1.6283   2.6106   4.2389            2       100      F             | 
|    multiplier/A[14]                        Fall  1.3140 0.0000                                                                           | 
|    multiplier/i_0_39/A2          AND2_X1   Fall  1.3140 0.0000 0.0130          0.894119                                                  | 
|    multiplier/i_0_39/ZN          AND2_X1   Fall  1.3460 0.0320 0.0070 0.490324 0.914139 1.40446           1       100                    | 
|    multiplier/A_in_reg[14]/D     DLH_X1    Fall  1.3460 0.0000 0.0070          0.869621                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/A_in_reg[14]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A   CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z   CLKBUF_X1 Rise  0.0790 0.0790 0.0320 4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A   CLKBUF_X3 Rise  0.0790 0.0000 0.0320          1.42116                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z   CLKBUF_X3 Rise  0.1260 0.0470 0.0150 7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/i_0_49/B1            AOI21_X1  Rise  0.1260 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_0_49/ZN            AOI21_X1  Fall  0.1510 0.0250 0.0150 0.215016 5.70005  5.91507           1       100      F    K        | 
|    multiplier/CTS_L4_remove_c14/A  INV_X4    Fall  0.1510 0.0000 0.0150          5.70005                                     F             | 
|    multiplier/CTS_L4_remove_c14/ZN INV_X4    Rise  0.2010 0.0500 0.0440 25.0827  42.0236  67.1063           47      100      F    K        | 
|    multiplier/A_in_reg[14]/G       DLH_X1    Rise  0.2060 0.0050 0.0440          0.985498                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2060 2.2060 | 
| data required time                       |  2.2060        | 
|                                          |                | 
| data required time                       |  2.2060        | 
| data arrival time                        | -1.3460        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8600        | 
-------------------------------------------------------------


 Timing Path to multiplier/A_in_reg[22]/D 
  
 Path Start Point : A_reg_reg[22] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/A_in_reg[22] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Fall  1.0870 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Fall  1.0880 0.0010 0.0320          6.46305                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Rise  1.1240 0.0360 0.0310 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Rise  1.1240 0.0000 0.0310          1.42116                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Rise  1.2350 0.1110 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
| Data Path:                                                                                                                               | 
|    A_reg_reg[22]/G               DLH_X1    Rise  1.2380 0.0030 0.0780          0.985498                                    F             | 
|    A_reg_reg[22]/Q               DLH_X1    Fall  1.3140 0.0760 0.0130 1.43028  2.71143  4.14172           2       100      F             | 
|    multiplier/A[22]                        Fall  1.3140 0.0000                                                                           | 
|    multiplier/i_0_47/A2          AND2_X1   Fall  1.3140 0.0000 0.0130          0.894119                                                  | 
|    multiplier/i_0_47/ZN          AND2_X1   Fall  1.3460 0.0320 0.0070 0.197312 0.914139 1.11145           1       100                    | 
|    multiplier/A_in_reg[22]/D     DLH_X1    Fall  1.3460 0.0000 0.0070          0.869621                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/A_in_reg[22]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A   CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z   CLKBUF_X1 Rise  0.0790 0.0790 0.0320 4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A   CLKBUF_X3 Rise  0.0790 0.0000 0.0320          1.42116                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z   CLKBUF_X3 Rise  0.1260 0.0470 0.0150 7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/i_0_49/B1            AOI21_X1  Rise  0.1260 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_0_49/ZN            AOI21_X1  Fall  0.1510 0.0250 0.0150 0.215016 5.70005  5.91507           1       100      F    K        | 
|    multiplier/CTS_L4_remove_c14/A  INV_X4    Fall  0.1510 0.0000 0.0150          5.70005                                     F             | 
|    multiplier/CTS_L4_remove_c14/ZN INV_X4    Rise  0.2010 0.0500 0.0440 25.0827  42.0236  67.1063           47      100      F    K        | 
|    multiplier/A_in_reg[22]/G       DLH_X1    Rise  0.2060 0.0050 0.0440          0.985498                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2060 2.2060 | 
| data required time                       |  2.2060        | 
|                                          |                | 
| data required time                       |  2.2060        | 
| data arrival time                        | -1.3460        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8600        | 
-------------------------------------------------------------


 Timing Path to multiplier/B_in_reg[7]/D 
  
 Path Start Point : B_reg_reg[7] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/B_in_reg[7] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Fall  1.0870 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Fall  1.0880 0.0010 0.0320          6.46305                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Rise  1.1240 0.0360 0.0310 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Rise  1.1240 0.0000 0.0310          1.42116                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Rise  1.2350 0.1110 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
| Data Path:                                                                                                                               | 
|    B_reg_reg[7]/G                DLH_X1    Rise  1.2380 0.0030 0.0780          0.985498                                    F             | 
|    B_reg_reg[7]/Q                DLH_X1    Fall  1.3140 0.0760 0.0130 1.42369  2.64876  4.07245           2       100      F             | 
|    multiplier/B[7]                         Fall  1.3140 0.0000                                                                           | 
|    multiplier/i_0_57/A2          AND2_X1   Fall  1.3140 0.0000 0.0130          0.894119                                                  | 
|    multiplier/i_0_57/ZN          AND2_X1   Fall  1.3460 0.0320 0.0070 0.445315 0.914139 1.35945           1       100                    | 
|    multiplier/B_in_reg[7]/D      DLH_X1    Fall  1.3460 0.0000 0.0070          0.869621                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/B_in_reg[7]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A   CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z   CLKBUF_X1 Rise  0.0790 0.0790 0.0320 4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A   CLKBUF_X3 Rise  0.0790 0.0000 0.0320          1.42116                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z   CLKBUF_X3 Rise  0.1260 0.0470 0.0150 7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/i_0_49/B1            AOI21_X1  Rise  0.1260 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_0_49/ZN            AOI21_X1  Fall  0.1510 0.0250 0.0150 0.215016 5.70005  5.91507           1       100      F    K        | 
|    multiplier/CTS_L4_remove_c14/A  INV_X4    Fall  0.1510 0.0000 0.0150          5.70005                                     F             | 
|    multiplier/CTS_L4_remove_c14/ZN INV_X4    Rise  0.2010 0.0500 0.0440 25.0827  42.0236  67.1063           47      100      F    K        | 
|    multiplier/B_in_reg[7]/G        DLH_X1    Rise  0.2060 0.0050 0.0440          0.985498                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2060 2.2060 | 
| data required time                       |  2.2060        | 
|                                          |                | 
| data required time                       |  2.2060        | 
| data arrival time                        | -1.3460        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8600        | 
-------------------------------------------------------------


 Timing Path to multiplier/A_in_reg[9]/D 
  
 Path Start Point : A_reg_reg[9] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/A_in_reg[9] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Fall  1.0870 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Fall  1.0880 0.0010 0.0320          6.46305                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Rise  1.1240 0.0360 0.0310 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Rise  1.1240 0.0000 0.0310          1.42116                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Rise  1.2350 0.1110 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
| Data Path:                                                                                                                               | 
|    A_reg_reg[9]/G                DLH_X1    Rise  1.2370 0.0020 0.0780          0.985498                                    F             | 
|    A_reg_reg[9]/Q                DLH_X1    Fall  1.3130 0.0760 0.0130 1.50236  2.71143  4.21379           2       100      F             | 
|    multiplier/A[9]                         Fall  1.3130 0.0000                                                                           | 
|    multiplier/i_0_34/A2          AND2_X1   Fall  1.3130 0.0000 0.0130          0.894119                                                  | 
|    multiplier/i_0_34/ZN          AND2_X1   Fall  1.3450 0.0320 0.0070 0.332184 0.914139 1.24632           1       100                    | 
|    multiplier/A_in_reg[9]/D      DLH_X1    Fall  1.3450 0.0000 0.0070          0.869621                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/A_in_reg[9]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A   CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z   CLKBUF_X1 Rise  0.0790 0.0790 0.0320 4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A   CLKBUF_X3 Rise  0.0790 0.0000 0.0320          1.42116                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z   CLKBUF_X3 Rise  0.1260 0.0470 0.0150 7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/i_0_49/B1            AOI21_X1  Rise  0.1260 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_0_49/ZN            AOI21_X1  Fall  0.1510 0.0250 0.0150 0.215016 5.70005  5.91507           1       100      F    K        | 
|    multiplier/CTS_L4_remove_c14/A  INV_X4    Fall  0.1510 0.0000 0.0150          5.70005                                     F             | 
|    multiplier/CTS_L4_remove_c14/ZN INV_X4    Rise  0.2010 0.0500 0.0440 25.0827  42.0236  67.1063           47      100      F    K        | 
|    multiplier/A_in_reg[9]/G        DLH_X1    Rise  0.2050 0.0040 0.0440          0.985498                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2050 2.2050 | 
| data required time                       |  2.2050        | 
|                                          |                | 
| data required time                       |  2.2050        | 
| data arrival time                        | -1.3450        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8600        | 
-------------------------------------------------------------


 Timing Path to multiplier/B_in_reg[8]/D 
  
 Path Start Point : B_reg_reg[8] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/B_in_reg[8] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Fall  1.0870 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Fall  1.0880 0.0010 0.0320          6.46305                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Rise  1.1240 0.0360 0.0310 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Rise  1.1240 0.0000 0.0310          1.42116                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Rise  1.2350 0.1110 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
| Data Path:                                                                                                                               | 
|    B_reg_reg[8]/G                DLH_X1    Rise  1.2380 0.0030 0.0780          0.985498                                    F             | 
|    B_reg_reg[8]/Q                DLH_X1    Fall  1.3130 0.0750 0.0130 0.981462 2.64876  3.63022           2       100      F             | 
|    multiplier/B[8]                         Fall  1.3130 0.0000                                                                           | 
|    multiplier/i_0_58/A2          AND2_X1   Fall  1.3130 0.0000 0.0130          0.894119                                                  | 
|    multiplier/i_0_58/ZN          AND2_X1   Fall  1.3450 0.0320 0.0070 0.229867 0.914139 1.14401           1       100                    | 
|    multiplier/B_in_reg[8]/D      DLH_X1    Fall  1.3450 0.0000 0.0070          0.869621                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/B_in_reg[8]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A   CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z   CLKBUF_X1 Rise  0.0790 0.0790 0.0320 4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A   CLKBUF_X3 Rise  0.0790 0.0000 0.0320          1.42116                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z   CLKBUF_X3 Rise  0.1260 0.0470 0.0150 7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/i_0_49/B1            AOI21_X1  Rise  0.1260 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_0_49/ZN            AOI21_X1  Fall  0.1510 0.0250 0.0150 0.215016 5.70005  5.91507           1       100      F    K        | 
|    multiplier/CTS_L4_remove_c14/A  INV_X4    Fall  0.1510 0.0000 0.0150          5.70005                                     F             | 
|    multiplier/CTS_L4_remove_c14/ZN INV_X4    Rise  0.2010 0.0500 0.0440 25.0827  42.0236  67.1063           47      100      F    K        | 
|    multiplier/B_in_reg[8]/G        DLH_X1    Rise  0.2050 0.0040 0.0440          0.985498                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2050 2.2050 | 
| data required time                       |  2.2050        | 
|                                          |                | 
| data required time                       |  2.2050        | 
| data arrival time                        | -1.3450        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8600        | 
-------------------------------------------------------------


 Timing Path to multiplier/B_in_reg[13]/D 
  
 Path Start Point : B_reg_reg[13] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/B_in_reg[13] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Fall  1.0870 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Fall  1.0880 0.0010 0.0320          6.46305                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Rise  1.1240 0.0360 0.0310 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Rise  1.1240 0.0000 0.0310          1.42116                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Rise  1.2350 0.1110 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
| Data Path:                                                                                                                               | 
|    B_reg_reg[13]/G               DLH_X1    Rise  1.2380 0.0030 0.0780          0.985498                                    F             | 
|    B_reg_reg[13]/Q               DLH_X1    Fall  1.3130 0.0750 0.0130 1.02983  2.6106   3.64043           2       100      F             | 
|    multiplier/B[13]                        Fall  1.3130 0.0000                                                                           | 
|    multiplier/i_0_63/A2          AND2_X1   Fall  1.3130 0.0000 0.0130          0.894119                                                  | 
|    multiplier/i_0_63/ZN          AND2_X1   Fall  1.3450 0.0320 0.0070 0.276871 0.914139 1.19101           1       100                    | 
|    multiplier/B_in_reg[13]/D     DLH_X1    Fall  1.3450 0.0000 0.0070          0.869621                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/B_in_reg[13]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A   CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z   CLKBUF_X1 Rise  0.0790 0.0790 0.0320 4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A   CLKBUF_X3 Rise  0.0790 0.0000 0.0320          1.42116                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z   CLKBUF_X3 Rise  0.1260 0.0470 0.0150 7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/i_0_49/B1            AOI21_X1  Rise  0.1260 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_0_49/ZN            AOI21_X1  Fall  0.1510 0.0250 0.0150 0.215016 5.70005  5.91507           1       100      F    K        | 
|    multiplier/CTS_L4_remove_c14/A  INV_X4    Fall  0.1510 0.0000 0.0150          5.70005                                     F             | 
|    multiplier/CTS_L4_remove_c14/ZN INV_X4    Rise  0.2010 0.0500 0.0440 25.0827  42.0236  67.1063           47      100      F    K        | 
|    multiplier/B_in_reg[13]/G       DLH_X1    Rise  0.2050 0.0040 0.0440          0.985498                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2050 2.2050 | 
| data required time                       |  2.2050        | 
|                                          |                | 
| data required time                       |  2.2050        | 
| data arrival time                        | -1.3450        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8600        | 
-------------------------------------------------------------


 Timing Path to multiplier/B_in_reg[15]/D 
  
 Path Start Point : B_reg_reg[15] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/B_in_reg[15] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Fall  1.0870 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Fall  1.0880 0.0010 0.0320          6.46305                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Rise  1.1240 0.0360 0.0310 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Rise  1.1240 0.0000 0.0310          1.42116                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Rise  1.2350 0.1110 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
| Data Path:                                                                                                                               | 
|    B_reg_reg[15]/G               DLH_X1    Rise  1.2380 0.0030 0.0780          0.985498                                    F             | 
|    B_reg_reg[15]/Q               DLH_X1    Fall  1.3130 0.0750 0.0130 1.06997  2.58058  3.65055           2       100      F             | 
|    multiplier/B[15]                        Fall  1.3130 0.0000                                                                           | 
|    multiplier/i_0_65/A2          AND2_X1   Fall  1.3130 0.0000 0.0130          0.894119                                                  | 
|    multiplier/i_0_65/ZN          AND2_X1   Fall  1.3450 0.0320 0.0070 0.570613 0.914139 1.48475           1       100                    | 
|    multiplier/B_in_reg[15]/D     DLH_X1    Fall  1.3450 0.0000 0.0070          0.869621                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/B_in_reg[15]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A   CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z   CLKBUF_X1 Rise  0.0790 0.0790 0.0320 4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A   CLKBUF_X3 Rise  0.0790 0.0000 0.0320          1.42116                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z   CLKBUF_X3 Rise  0.1260 0.0470 0.0150 7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/i_0_49/B1            AOI21_X1  Rise  0.1260 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_0_49/ZN            AOI21_X1  Fall  0.1510 0.0250 0.0150 0.215016 5.70005  5.91507           1       100      F    K        | 
|    multiplier/CTS_L4_remove_c14/A  INV_X4    Fall  0.1510 0.0000 0.0150          5.70005                                     F             | 
|    multiplier/CTS_L4_remove_c14/ZN INV_X4    Rise  0.2010 0.0500 0.0440 25.0827  42.0236  67.1063           47      100      F    K        | 
|    multiplier/B_in_reg[15]/G       DLH_X1    Rise  0.2050 0.0040 0.0440          0.985498                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2050 2.2050 | 
| data required time                       |  2.2050        | 
|                                          |                | 
| data required time                       |  2.2050        | 
| data arrival time                        | -1.3450        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8600        | 
-------------------------------------------------------------


 Timing Path to multiplier/B_in_reg[17]/D 
  
 Path Start Point : B_reg_reg[17] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/B_in_reg[17] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Fall  1.0870 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Fall  1.0880 0.0010 0.0320          6.46305                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Rise  1.1240 0.0360 0.0310 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Rise  1.1240 0.0000 0.0310          1.42116                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Rise  1.2350 0.1110 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
| Data Path:                                                                                                                               | 
|    B_reg_reg[17]/G               DLH_X1    Rise  1.2380 0.0030 0.0780          0.985498                                    F             | 
|    B_reg_reg[17]/Q               DLH_X1    Fall  1.3130 0.0750 0.0130 1.01438  2.64876  3.66314           2       100      F             | 
|    multiplier/B[17]                        Fall  1.3130 0.0000                                                                           | 
|    multiplier/i_0_67/A2          AND2_X1   Fall  1.3130 0.0000 0.0130          0.894119                                                  | 
|    multiplier/i_0_67/ZN          AND2_X1   Fall  1.3450 0.0320 0.0070 0.276644 0.914139 1.19078           1       100                    | 
|    multiplier/B_in_reg[17]/D     DLH_X1    Fall  1.3450 0.0000 0.0070          0.869621                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/B_in_reg[17]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A   CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z   CLKBUF_X1 Rise  0.0790 0.0790 0.0320 4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A   CLKBUF_X3 Rise  0.0790 0.0000 0.0320          1.42116                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z   CLKBUF_X3 Rise  0.1260 0.0470 0.0150 7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/i_0_49/B1            AOI21_X1  Rise  0.1260 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_0_49/ZN            AOI21_X1  Fall  0.1510 0.0250 0.0150 0.215016 5.70005  5.91507           1       100      F    K        | 
|    multiplier/CTS_L4_remove_c14/A  INV_X4    Fall  0.1510 0.0000 0.0150          5.70005                                     F             | 
|    multiplier/CTS_L4_remove_c14/ZN INV_X4    Rise  0.2010 0.0500 0.0440 25.0827  42.0236  67.1063           47      100      F    K        | 
|    multiplier/B_in_reg[17]/G       DLH_X1    Rise  0.2050 0.0040 0.0440          0.985498                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2050 2.2050 | 
| data required time                       |  2.2050        | 
|                                          |                | 
| data required time                       |  2.2050        | 
| data arrival time                        | -1.3450        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8600        | 
-------------------------------------------------------------


 Timing Path to multiplier/B_in_reg[20]/D 
  
 Path Start Point : B_reg_reg[20] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/B_in_reg[20] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Fall  1.0870 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Fall  1.0880 0.0010 0.0320          6.46305                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Rise  1.1240 0.0360 0.0310 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Rise  1.1240 0.0000 0.0310          1.42116                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Rise  1.2350 0.1110 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
| Data Path:                                                                                                                               | 
|    B_reg_reg[20]/G               DLH_X1    Rise  1.2390 0.0040 0.0780          0.985498                                    F             | 
|    B_reg_reg[20]/Q               DLH_X1    Fall  1.3130 0.0740 0.0120 0.632391 2.6106   3.243             2       100      F             | 
|    multiplier/B[20]                        Fall  1.3130 0.0000                                                                           | 
|    multiplier/i_0_70/A2          AND2_X1   Fall  1.3130 0.0000 0.0120          0.894119                                                  | 
|    multiplier/i_0_70/ZN          AND2_X1   Fall  1.3450 0.0320 0.0070 0.39275  0.914139 1.30689           1       100                    | 
|    multiplier/B_in_reg[20]/D     DLH_X1    Fall  1.3450 0.0000 0.0070          0.869621                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/B_in_reg[20]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A   CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z   CLKBUF_X1 Rise  0.0790 0.0790 0.0320 4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A   CLKBUF_X3 Rise  0.0790 0.0000 0.0320          1.42116                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z   CLKBUF_X3 Rise  0.1260 0.0470 0.0150 7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/i_0_49/B1            AOI21_X1  Rise  0.1260 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_0_49/ZN            AOI21_X1  Fall  0.1510 0.0250 0.0150 0.215016 5.70005  5.91507           1       100      F    K        | 
|    multiplier/CTS_L4_remove_c14/A  INV_X4    Fall  0.1510 0.0000 0.0150          5.70005                                     F             | 
|    multiplier/CTS_L4_remove_c14/ZN INV_X4    Rise  0.2010 0.0500 0.0440 25.0827  42.0236  67.1063           47      100      F    K        | 
|    multiplier/B_in_reg[20]/G       DLH_X1    Rise  0.2050 0.0040 0.0440          0.985498                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2050 2.2050 | 
| data required time                       |  2.2050        | 
|                                          |                | 
| data required time                       |  2.2050        | 
| data arrival time                        | -1.3450        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8600        | 
-------------------------------------------------------------


 Timing Path to multiplier/B_in_reg[21]/D 
  
 Path Start Point : B_reg_reg[21] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/B_in_reg[21] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Fall  1.0870 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Fall  1.0880 0.0010 0.0320          6.46305                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Rise  1.1240 0.0360 0.0310 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Rise  1.1240 0.0000 0.0310          1.42116                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Rise  1.2350 0.1110 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
| Data Path:                                                                                                                               | 
|    B_reg_reg[21]/G               DLH_X1    Rise  1.2390 0.0040 0.0780          0.985498                                    F             | 
|    B_reg_reg[21]/Q               DLH_X1    Fall  1.3130 0.0740 0.0130 0.796243 2.64876  3.445             2       100      F             | 
|    multiplier/B[21]                        Fall  1.3130 0.0000                                                                           | 
|    multiplier/i_0_71/A2          AND2_X1   Fall  1.3130 0.0000 0.0130          0.894119                                                  | 
|    multiplier/i_0_71/ZN          AND2_X1   Fall  1.3450 0.0320 0.0070 0.305415 0.914139 1.21955           1       100                    | 
|    multiplier/B_in_reg[21]/D     DLH_X1    Fall  1.3450 0.0000 0.0070          0.869621                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/B_in_reg[21]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A   CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z   CLKBUF_X1 Rise  0.0790 0.0790 0.0320 4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A   CLKBUF_X3 Rise  0.0790 0.0000 0.0320          1.42116                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z   CLKBUF_X3 Rise  0.1260 0.0470 0.0150 7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/i_0_49/B1            AOI21_X1  Rise  0.1260 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_0_49/ZN            AOI21_X1  Fall  0.1510 0.0250 0.0150 0.215016 5.70005  5.91507           1       100      F    K        | 
|    multiplier/CTS_L4_remove_c14/A  INV_X4    Fall  0.1510 0.0000 0.0150          5.70005                                     F             | 
|    multiplier/CTS_L4_remove_c14/ZN INV_X4    Rise  0.2010 0.0500 0.0440 25.0827  42.0236  67.1063           47      100      F    K        | 
|    multiplier/B_in_reg[21]/G       DLH_X1    Rise  0.2050 0.0040 0.0440          0.985498                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2050 2.2050 | 
| data required time                       |  2.2050        | 
|                                          |                | 
| data required time                       |  2.2050        | 
| data arrival time                        | -1.3450        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8600        | 
-------------------------------------------------------------


 Timing Path to multiplier/B_in_reg[22]/D 
  
 Path Start Point : B_reg_reg[22] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/B_in_reg[22] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Fall  1.0870 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Fall  1.0880 0.0010 0.0320          6.46305                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Rise  1.1240 0.0360 0.0310 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Rise  1.1240 0.0000 0.0310          1.42116                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Rise  1.2350 0.1110 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
| Data Path:                                                                                                                               | 
|    B_reg_reg[22]/G               DLH_X1    Rise  1.2390 0.0040 0.0780          0.985498                                    F             | 
|    B_reg_reg[22]/Q               DLH_X1    Fall  1.3130 0.0740 0.0130 0.746274 2.71143  3.45771           2       100      F             | 
|    multiplier/B[22]                        Fall  1.3130 0.0000                                                                           | 
|    multiplier/i_0_72/A2          AND2_X1   Fall  1.3130 0.0000 0.0130          0.894119                                                  | 
|    multiplier/i_0_72/ZN          AND2_X1   Fall  1.3450 0.0320 0.0070 0.219016 0.914139 1.13316           1       100                    | 
|    multiplier/B_in_reg[22]/D     DLH_X1    Fall  1.3450 0.0000 0.0070          0.869621                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/B_in_reg[22]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A   CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z   CLKBUF_X1 Rise  0.0790 0.0790 0.0320 4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A   CLKBUF_X3 Rise  0.0790 0.0000 0.0320          1.42116                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z   CLKBUF_X3 Rise  0.1260 0.0470 0.0150 7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/i_0_49/B1            AOI21_X1  Rise  0.1260 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_0_49/ZN            AOI21_X1  Fall  0.1510 0.0250 0.0150 0.215016 5.70005  5.91507           1       100      F    K        | 
|    multiplier/CTS_L4_remove_c14/A  INV_X4    Fall  0.1510 0.0000 0.0150          5.70005                                     F             | 
|    multiplier/CTS_L4_remove_c14/ZN INV_X4    Rise  0.2010 0.0500 0.0440 25.0827  42.0236  67.1063           47      100      F    K        | 
|    multiplier/B_in_reg[22]/G       DLH_X1    Rise  0.2050 0.0040 0.0440          0.985498                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2050 2.2050 | 
| data required time                       |  2.2050        | 
|                                          |                | 
| data required time                       |  2.2050        | 
| data arrival time                        | -1.3450        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8600        | 
-------------------------------------------------------------


 Timing Path to multiplier/A_in_reg[20]/D 
  
 Path Start Point : A_reg_reg[20] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/A_in_reg[20] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Fall  1.0870 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Fall  1.0880 0.0010 0.0320          6.46305                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Rise  1.1240 0.0360 0.0310 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Rise  1.1240 0.0000 0.0310          1.42116                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Rise  1.2350 0.1110 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
| Data Path:                                                                                                                               | 
|    A_reg_reg[20]/G               DLH_X1    Rise  1.2400 0.0050 0.0780          0.985498                                    F             | 
|    A_reg_reg[20]/Q               DLH_X1    Fall  1.3140 0.0740 0.0120 0.655448 2.6106   3.26605           2       100      F             | 
|    multiplier/A[20]                        Fall  1.3140 0.0000                                                                           | 
|    multiplier/i_0_45/A2          AND2_X1   Fall  1.3140 0.0000 0.0120          0.894119                                                  | 
|    multiplier/i_0_45/ZN          AND2_X1   Fall  1.3450 0.0310 0.0070 0.215667 0.914139 1.12981           1       100                    | 
|    multiplier/A_in_reg[20]/D     DLH_X1    Fall  1.3450 0.0000 0.0070          0.869621                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/A_in_reg[20]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A   CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z   CLKBUF_X1 Rise  0.0790 0.0790 0.0320 4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A   CLKBUF_X3 Rise  0.0790 0.0000 0.0320          1.42116                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z   CLKBUF_X3 Rise  0.1260 0.0470 0.0150 7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/i_0_49/B1            AOI21_X1  Rise  0.1260 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_0_49/ZN            AOI21_X1  Fall  0.1510 0.0250 0.0150 0.215016 5.70005  5.91507           1       100      F    K        | 
|    multiplier/CTS_L4_remove_c14/A  INV_X4    Fall  0.1510 0.0000 0.0150          5.70005                                     F             | 
|    multiplier/CTS_L4_remove_c14/ZN INV_X4    Rise  0.2010 0.0500 0.0440 25.0827  42.0236  67.1063           47      100      F    K        | 
|    multiplier/A_in_reg[20]/G       DLH_X1    Rise  0.2050 0.0040 0.0440          0.985498                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2050 2.2050 | 
| data required time                       |  2.2050        | 
|                                          |                | 
| data required time                       |  2.2050        | 
| data arrival time                        | -1.3450        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8600        | 
-------------------------------------------------------------


 Timing Path to multiplier/A_in_reg[3]/D 
  
 Path Start Point : A_reg_reg[3] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/A_in_reg[3] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Fall  1.0870 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Fall  1.0880 0.0010 0.0320          6.46305                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Rise  1.1240 0.0360 0.0310 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Rise  1.1240 0.0000 0.0310          1.42116                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Rise  1.2350 0.1110 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
| Data Path:                                                                                                                               | 
|    A_reg_reg[3]/G                DLH_X1    Rise  1.2380 0.0030 0.0780          0.985498                                    F             | 
|    A_reg_reg[3]/Q                DLH_X1    Fall  1.3130 0.0750 0.0130 1.14847  2.58058  3.72905           2       100      F             | 
|    multiplier/A[3]                         Fall  1.3130 0.0000                                                                           | 
|    multiplier/i_0_28/A2          AND2_X1   Fall  1.3130 0.0000 0.0130          0.894119                                                  | 
|    multiplier/i_0_28/ZN          AND2_X1   Fall  1.3450 0.0320 0.0070 0.439045 0.914139 1.35318           1       100                    | 
|    multiplier/A_in_reg[3]/D      DLH_X1    Fall  1.3450 0.0000 0.0070          0.869621                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/A_in_reg[3]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A   CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z   CLKBUF_X1 Rise  0.0790 0.0790 0.0320 4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A   CLKBUF_X3 Rise  0.0790 0.0000 0.0320          1.42116                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z   CLKBUF_X3 Rise  0.1260 0.0470 0.0150 7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/i_0_49/B1            AOI21_X1  Rise  0.1260 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_0_49/ZN            AOI21_X1  Fall  0.1510 0.0250 0.0150 0.215016 5.70005  5.91507           1       100      F    K        | 
|    multiplier/CTS_L4_remove_c14/A  INV_X4    Fall  0.1510 0.0000 0.0150          5.70005                                     F             | 
|    multiplier/CTS_L4_remove_c14/ZN INV_X4    Rise  0.2010 0.0500 0.0440 25.0827  42.0236  67.1063           47      100      F    K        | 
|    multiplier/A_in_reg[3]/G        DLH_X1    Rise  0.2060 0.0050 0.0440          0.985498                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2060 2.2060 | 
| data required time                       |  2.2060        | 
|                                          |                | 
| data required time                       |  2.2060        | 
| data arrival time                        | -1.3450        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8610        | 
-------------------------------------------------------------


 Timing Path to multiplier/A_in_reg[6]/D 
  
 Path Start Point : A_reg_reg[6] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/A_in_reg[6] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Fall  1.0870 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Fall  1.0880 0.0010 0.0320          6.46305                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Rise  1.1240 0.0360 0.0310 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Rise  1.1240 0.0000 0.0310          1.42116                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Rise  1.2350 0.1110 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
| Data Path:                                                                                                                               | 
|    A_reg_reg[6]/G                DLH_X1    Rise  1.2380 0.0030 0.0780          0.985498                                    F             | 
|    A_reg_reg[6]/Q                DLH_X1    Fall  1.3130 0.0750 0.0130 0.900784 2.6106   3.51139           2       100      F             | 
|    multiplier/A[6]                         Fall  1.3130 0.0000                                                                           | 
|    multiplier/i_0_31/A2          AND2_X1   Fall  1.3130 0.0000 0.0130          0.894119                                                  | 
|    multiplier/i_0_31/ZN          AND2_X1   Fall  1.3450 0.0320 0.0070 0.478164 0.914139 1.3923            1       100                    | 
|    multiplier/A_in_reg[6]/D      DLH_X1    Fall  1.3450 0.0000 0.0070          0.869621                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/A_in_reg[6]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A   CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z   CLKBUF_X1 Rise  0.0790 0.0790 0.0320 4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A   CLKBUF_X3 Rise  0.0790 0.0000 0.0320          1.42116                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z   CLKBUF_X3 Rise  0.1260 0.0470 0.0150 7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/i_0_49/B1            AOI21_X1  Rise  0.1260 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_0_49/ZN            AOI21_X1  Fall  0.1510 0.0250 0.0150 0.215016 5.70005  5.91507           1       100      F    K        | 
|    multiplier/CTS_L4_remove_c14/A  INV_X4    Fall  0.1510 0.0000 0.0150          5.70005                                     F             | 
|    multiplier/CTS_L4_remove_c14/ZN INV_X4    Rise  0.2010 0.0500 0.0440 25.0827  42.0236  67.1063           47      100      F    K        | 
|    multiplier/A_in_reg[6]/G        DLH_X1    Rise  0.2060 0.0050 0.0440          0.985498                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2060 2.2060 | 
| data required time                       |  2.2060        | 
|                                          |                | 
| data required time                       |  2.2060        | 
| data arrival time                        | -1.3450        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8610        | 
-------------------------------------------------------------


 Timing Path to multiplier/B_in_reg[0]/D 
  
 Path Start Point : B_reg_reg[0] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/B_in_reg[0] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Fall  1.0870 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Fall  1.0880 0.0010 0.0320          6.46305                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Rise  1.1240 0.0360 0.0310 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Rise  1.1240 0.0000 0.0310          1.42116                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Rise  1.2350 0.1110 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
| Data Path:                                                                                                                               | 
|    B_reg_reg[0]/G                DLH_X1    Rise  1.2380 0.0030 0.0780          0.985498                                    F             | 
|    B_reg_reg[0]/Q                DLH_X1    Fall  1.3130 0.0750 0.0130 0.855443 2.64876  3.5042            2       100      F             | 
|    multiplier/B[0]                         Fall  1.3130 0.0000                                                                           | 
|    multiplier/i_0_50/A2          AND2_X1   Fall  1.3130 0.0000 0.0130          0.894119                                                  | 
|    multiplier/i_0_50/ZN          AND2_X1   Fall  1.3450 0.0320 0.0070 0.526273 0.914139 1.44041           1       100                    | 
|    multiplier/B_in_reg[0]/D      DLH_X1    Fall  1.3450 0.0000 0.0070          0.869621                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/B_in_reg[0]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A   CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z   CLKBUF_X1 Rise  0.0790 0.0790 0.0320 4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A   CLKBUF_X3 Rise  0.0790 0.0000 0.0320          1.42116                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z   CLKBUF_X3 Rise  0.1260 0.0470 0.0150 7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/i_0_49/B1            AOI21_X1  Rise  0.1260 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_0_49/ZN            AOI21_X1  Fall  0.1510 0.0250 0.0150 0.215016 5.70005  5.91507           1       100      F    K        | 
|    multiplier/CTS_L4_remove_c14/A  INV_X4    Fall  0.1510 0.0000 0.0150          5.70005                                     F             | 
|    multiplier/CTS_L4_remove_c14/ZN INV_X4    Rise  0.2010 0.0500 0.0440 25.0827  42.0236  67.1063           47      100      F    K        | 
|    multiplier/B_in_reg[0]/G        DLH_X1    Rise  0.2060 0.0050 0.0440          0.985498                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2060 2.2060 | 
| data required time                       |  2.2060        | 
|                                          |                | 
| data required time                       |  2.2060        | 
| data arrival time                        | -1.3450        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8610        | 
-------------------------------------------------------------


 Timing Path to multiplier/B_in_reg[2]/D 
  
 Path Start Point : B_reg_reg[2] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/B_in_reg[2] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Fall  1.0870 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Fall  1.0880 0.0010 0.0320          6.46305                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Rise  1.1240 0.0360 0.0310 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Rise  1.1240 0.0000 0.0310          1.42116                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Rise  1.2350 0.1110 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
| Data Path:                                                                                                                               | 
|    B_reg_reg[2]/G                DLH_X1    Rise  1.2380 0.0030 0.0780          0.985498                                    F             | 
|    B_reg_reg[2]/Q                DLH_X1    Fall  1.3130 0.0750 0.0130 0.819391 2.71143  3.53083           2       100      F             | 
|    multiplier/B[2]                         Fall  1.3130 0.0000                                                                           | 
|    multiplier/i_0_52/A2          AND2_X1   Fall  1.3130 0.0000 0.0130          0.894119                                                  | 
|    multiplier/i_0_52/ZN          AND2_X1   Fall  1.3450 0.0320 0.0070 0.468903 0.914139 1.38304           1       100                    | 
|    multiplier/B_in_reg[2]/D      DLH_X1    Fall  1.3450 0.0000 0.0070          0.869621                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/B_in_reg[2]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A   CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z   CLKBUF_X1 Rise  0.0790 0.0790 0.0320 4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A   CLKBUF_X3 Rise  0.0790 0.0000 0.0320          1.42116                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z   CLKBUF_X3 Rise  0.1260 0.0470 0.0150 7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/i_0_49/B1            AOI21_X1  Rise  0.1260 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_0_49/ZN            AOI21_X1  Fall  0.1510 0.0250 0.0150 0.215016 5.70005  5.91507           1       100      F    K        | 
|    multiplier/CTS_L4_remove_c14/A  INV_X4    Fall  0.1510 0.0000 0.0150          5.70005                                     F             | 
|    multiplier/CTS_L4_remove_c14/ZN INV_X4    Rise  0.2010 0.0500 0.0440 25.0827  42.0236  67.1063           47      100      F    K        | 
|    multiplier/B_in_reg[2]/G        DLH_X1    Rise  0.2060 0.0050 0.0440          0.985498                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2060 2.2060 | 
| data required time                       |  2.2060        | 
|                                          |                | 
| data required time                       |  2.2060        | 
| data arrival time                        | -1.3450        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8610        | 
-------------------------------------------------------------


 Timing Path to multiplier/B_in_reg[5]/D 
  
 Path Start Point : B_reg_reg[5] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/B_in_reg[5] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Fall  1.0870 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Fall  1.0880 0.0010 0.0320          6.46305                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Rise  1.1240 0.0360 0.0310 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Rise  1.1240 0.0000 0.0310          1.42116                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Rise  1.2350 0.1110 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
| Data Path:                                                                                                                               | 
|    B_reg_reg[5]/G                DLH_X1    Rise  1.2380 0.0030 0.0780          0.985498                                    F             | 
|    B_reg_reg[5]/Q                DLH_X1    Fall  1.3130 0.0750 0.0130 1.02566  2.7382   3.76386           2       100      F             | 
|    multiplier/B[5]                         Fall  1.3130 0.0000                                                                           | 
|    multiplier/i_0_55/A2          AND2_X1   Fall  1.3130 0.0000 0.0130          0.894119                                                  | 
|    multiplier/i_0_55/ZN          AND2_X1   Fall  1.3450 0.0320 0.0070 0.239777 0.914139 1.15392           1       100                    | 
|    multiplier/B_in_reg[5]/D      DLH_X1    Fall  1.3450 0.0000 0.0070          0.869621                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/B_in_reg[5]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A   CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z   CLKBUF_X1 Rise  0.0790 0.0790 0.0320 4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A   CLKBUF_X3 Rise  0.0790 0.0000 0.0320          1.42116                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z   CLKBUF_X3 Rise  0.1260 0.0470 0.0150 7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/i_0_49/B1            AOI21_X1  Rise  0.1260 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_0_49/ZN            AOI21_X1  Fall  0.1510 0.0250 0.0150 0.215016 5.70005  5.91507           1       100      F    K        | 
|    multiplier/CTS_L4_remove_c14/A  INV_X4    Fall  0.1510 0.0000 0.0150          5.70005                                     F             | 
|    multiplier/CTS_L4_remove_c14/ZN INV_X4    Rise  0.2010 0.0500 0.0440 25.0827  42.0236  67.1063           47      100      F    K        | 
|    multiplier/B_in_reg[5]/G        DLH_X1    Rise  0.2060 0.0050 0.0440          0.985498                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2060 2.2060 | 
| data required time                       |  2.2060        | 
|                                          |                | 
| data required time                       |  2.2060        | 
| data arrival time                        | -1.3450        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8610        | 
-------------------------------------------------------------


 Timing Path to multiplier/A_in_reg[21]/D 
  
 Path Start Point : A_reg_reg[21] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/A_in_reg[21] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Fall  1.0870 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Fall  1.0880 0.0010 0.0320          6.46305                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Rise  1.1240 0.0360 0.0310 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Rise  1.1240 0.0000 0.0310          1.42116                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Rise  1.2350 0.1110 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
| Data Path:                                                                                                                               | 
|    A_reg_reg[21]/G               DLH_X1    Rise  1.2400 0.0050 0.0780          0.985498                                    F             | 
|    A_reg_reg[21]/Q               DLH_X1    Fall  1.3140 0.0740 0.0120 0.440809 2.64876  3.08957           2       100      F             | 
|    multiplier/A[21]                        Fall  1.3140 0.0000                                                                           | 
|    multiplier/i_0_46/A2          AND2_X1   Fall  1.3140 0.0000 0.0120          0.894119                                                  | 
|    multiplier/i_0_46/ZN          AND2_X1   Fall  1.3450 0.0310 0.0070 0.285275 0.914139 1.19941           1       100                    | 
|    multiplier/A_in_reg[21]/D     DLH_X1    Fall  1.3450 0.0000 0.0070          0.869621                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/A_in_reg[21]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A   CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z   CLKBUF_X1 Rise  0.0790 0.0790 0.0320 4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A   CLKBUF_X3 Rise  0.0790 0.0000 0.0320          1.42116                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z   CLKBUF_X3 Rise  0.1260 0.0470 0.0150 7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/i_0_49/B1            AOI21_X1  Rise  0.1260 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_0_49/ZN            AOI21_X1  Fall  0.1510 0.0250 0.0150 0.215016 5.70005  5.91507           1       100      F    K        | 
|    multiplier/CTS_L4_remove_c14/A  INV_X4    Fall  0.1510 0.0000 0.0150          5.70005                                     F             | 
|    multiplier/CTS_L4_remove_c14/ZN INV_X4    Rise  0.2010 0.0500 0.0440 25.0827  42.0236  67.1063           47      100      F    K        | 
|    multiplier/A_in_reg[21]/G       DLH_X1    Rise  0.2060 0.0050 0.0440          0.985498                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2060 2.2060 | 
| data required time                       |  2.2060        | 
|                                          |                | 
| data required time                       |  2.2060        | 
| data arrival time                        | -1.3450        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8610        | 
-------------------------------------------------------------


 Timing Path to multiplier/A_in_reg[10]/D 
  
 Path Start Point : A_reg_reg[10] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/A_in_reg[10] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000             0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                                       | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000                      0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320             4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Fall  1.0870 0.0000                                                                                       | 
|    i_0_1_125/B2                  OAI21_X4  Fall  1.0880 0.0010 0.0320                      6.46305                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Rise  1.1240 0.0360 0.0310             2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Rise  1.1240 0.0000 0.0310                      1.42116                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Rise  1.2350 0.1110 0.0780             31.9965  63.0718  95.0684           64      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    A_reg_reg[10]/G               DLH_X1    Rise  1.2360 0.0010 0.0780                      0.985498                                    F             | 
|    A_reg_reg[10]/Q               DLH_X1    Rise  1.3100 0.0740 0.0140             1.29891  2.71143  4.01034           2       100      F             | 
|    multiplier/A[10]                        Rise  1.3100 0.0000                                                                                       | 
|    multiplier/i_0_35/A2          AND2_X1   Rise  1.3110 0.0010 0.0140    0.0010            0.97463                                                   | 
|    multiplier/i_0_35/ZN          AND2_X1   Rise  1.3430 0.0320 0.0090             0.431437 0.914139 1.34558           1       100                    | 
|    multiplier/A_in_reg[10]/D     DLH_X1    Rise  1.3440 0.0010 0.0090    0.0010            0.914139                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/A_in_reg[10]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A   CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z   CLKBUF_X1 Rise  0.0790 0.0790 0.0320 4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A   CLKBUF_X3 Rise  0.0790 0.0000 0.0320          1.42116                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z   CLKBUF_X3 Rise  0.1260 0.0470 0.0150 7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/i_0_49/B1            AOI21_X1  Rise  0.1260 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_0_49/ZN            AOI21_X1  Fall  0.1510 0.0250 0.0150 0.215016 5.70005  5.91507           1       100      F    K        | 
|    multiplier/CTS_L4_remove_c14/A  INV_X4    Fall  0.1510 0.0000 0.0150          5.70005                                     F             | 
|    multiplier/CTS_L4_remove_c14/ZN INV_X4    Rise  0.2010 0.0500 0.0440 25.0827  42.0236  67.1063           47      100      F    K        | 
|    multiplier/A_in_reg[10]/G       DLH_X1    Rise  0.2050 0.0040 0.0440          0.985498                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2050 2.2050 | 
| data required time                       |  2.2050        | 
|                                          |                | 
| data required time                       |  2.2050        | 
| data arrival time                        | -1.3440        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8610        | 
-------------------------------------------------------------


 Timing Path to multiplier/A_in_reg[11]/D 
  
 Path Start Point : A_reg_reg[11] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/A_in_reg[11] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Fall  1.0870 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Fall  1.0880 0.0010 0.0320          6.46305                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Rise  1.1240 0.0360 0.0310 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Rise  1.1240 0.0000 0.0310          1.42116                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Rise  1.2350 0.1110 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
| Data Path:                                                                                                                               | 
|    A_reg_reg[11]/G               DLH_X1    Rise  1.2360 0.0010 0.0780          0.985498                                    F             | 
|    A_reg_reg[11]/Q               DLH_X1    Fall  1.3110 0.0750 0.0130 1.02409  2.58058  3.60467           2       100      F             | 
|    multiplier/A[11]                        Fall  1.3110 0.0000                                                                           | 
|    multiplier/i_0_36/A2          AND2_X1   Fall  1.3110 0.0000 0.0130          0.894119                                                  | 
|    multiplier/i_0_36/ZN          AND2_X1   Fall  1.3440 0.0330 0.0070 0.634788 0.914139 1.54893           1       100                    | 
|    multiplier/A_in_reg[11]/D     DLH_X1    Fall  1.3440 0.0000 0.0070          0.869621                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/A_in_reg[11]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A   CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z   CLKBUF_X1 Rise  0.0790 0.0790 0.0320 4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A   CLKBUF_X3 Rise  0.0790 0.0000 0.0320          1.42116                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z   CLKBUF_X3 Rise  0.1260 0.0470 0.0150 7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/i_0_49/B1            AOI21_X1  Rise  0.1260 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_0_49/ZN            AOI21_X1  Fall  0.1510 0.0250 0.0150 0.215016 5.70005  5.91507           1       100      F    K        | 
|    multiplier/CTS_L4_remove_c14/A  INV_X4    Fall  0.1510 0.0000 0.0150          5.70005                                     F             | 
|    multiplier/CTS_L4_remove_c14/ZN INV_X4    Rise  0.2010 0.0500 0.0440 25.0827  42.0236  67.1063           47      100      F    K        | 
|    multiplier/A_in_reg[11]/G       DLH_X1    Rise  0.2050 0.0040 0.0440          0.985498                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2050 2.2050 | 
| data required time                       |  2.2050        | 
|                                          |                | 
| data required time                       |  2.2050        | 
| data arrival time                        | -1.3440        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8610        | 
-------------------------------------------------------------


 Timing Path to multiplier/B_in_reg[9]/D 
  
 Path Start Point : B_reg_reg[9] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/B_in_reg[9] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Fall  1.0870 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Fall  1.0880 0.0010 0.0320          6.46305                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Rise  1.1240 0.0360 0.0310 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Rise  1.1240 0.0000 0.0310          1.42116                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Rise  1.2350 0.1110 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
| Data Path:                                                                                                                               | 
|    B_reg_reg[9]/G                DLH_X1    Rise  1.2380 0.0030 0.0780          0.985498                                    F             | 
|    B_reg_reg[9]/Q                DLH_X1    Fall  1.3120 0.0740 0.0130 0.743074 2.71143  3.45451           2       100      F             | 
|    multiplier/B[9]                         Fall  1.3120 0.0000                                                                           | 
|    multiplier/i_0_59/A2          AND2_X1   Fall  1.3120 0.0000 0.0130          0.894119                                                  | 
|    multiplier/i_0_59/ZN          AND2_X1   Fall  1.3440 0.0320 0.0070 0.370623 0.914139 1.28476           1       100                    | 
|    multiplier/B_in_reg[9]/D      DLH_X1    Fall  1.3440 0.0000 0.0070          0.869621                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/B_in_reg[9]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A   CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z   CLKBUF_X1 Rise  0.0790 0.0790 0.0320 4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A   CLKBUF_X3 Rise  0.0790 0.0000 0.0320          1.42116                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z   CLKBUF_X3 Rise  0.1260 0.0470 0.0150 7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/i_0_49/B1            AOI21_X1  Rise  0.1260 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_0_49/ZN            AOI21_X1  Fall  0.1510 0.0250 0.0150 0.215016 5.70005  5.91507           1       100      F    K        | 
|    multiplier/CTS_L4_remove_c14/A  INV_X4    Fall  0.1510 0.0000 0.0150          5.70005                                     F             | 
|    multiplier/CTS_L4_remove_c14/ZN INV_X4    Rise  0.2010 0.0500 0.0440 25.0827  42.0236  67.1063           47      100      F    K        | 
|    multiplier/B_in_reg[9]/G        DLH_X1    Rise  0.2050 0.0040 0.0440          0.985498                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2050 2.2050 | 
| data required time                       |  2.2050        | 
|                                          |                | 
| data required time                       |  2.2050        | 
| data arrival time                        | -1.3440        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8610        | 
-------------------------------------------------------------


 Timing Path to multiplier/B_in_reg[12]/D 
  
 Path Start Point : B_reg_reg[12] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/B_in_reg[12] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Fall  1.0870 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Fall  1.0880 0.0010 0.0320          6.46305                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Rise  1.1240 0.0360 0.0310 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Rise  1.1240 0.0000 0.0310          1.42116                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Rise  1.2350 0.1110 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
| Data Path:                                                                                                                               | 
|    B_reg_reg[12]/G               DLH_X1    Rise  1.2380 0.0030 0.0780          0.985498                                    F             | 
|    B_reg_reg[12]/Q               DLH_X1    Fall  1.3120 0.0740 0.0120 0.714549 2.58058  3.29513           2       100      F             | 
|    multiplier/B[12]                        Fall  1.3120 0.0000                                                                           | 
|    multiplier/i_0_62/A2          AND2_X1   Fall  1.3120 0.0000 0.0120          0.894119                                                  | 
|    multiplier/i_0_62/ZN          AND2_X1   Fall  1.3440 0.0320 0.0070 0.56009  0.914139 1.47423           1       100                    | 
|    multiplier/B_in_reg[12]/D     DLH_X1    Fall  1.3440 0.0000 0.0070          0.869621                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/B_in_reg[12]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A   CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z   CLKBUF_X1 Rise  0.0790 0.0790 0.0320 4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A   CLKBUF_X3 Rise  0.0790 0.0000 0.0320          1.42116                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z   CLKBUF_X3 Rise  0.1260 0.0470 0.0150 7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/i_0_49/B1            AOI21_X1  Rise  0.1260 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_0_49/ZN            AOI21_X1  Fall  0.1510 0.0250 0.0150 0.215016 5.70005  5.91507           1       100      F    K        | 
|    multiplier/CTS_L4_remove_c14/A  INV_X4    Fall  0.1510 0.0000 0.0150          5.70005                                     F             | 
|    multiplier/CTS_L4_remove_c14/ZN INV_X4    Rise  0.2010 0.0500 0.0440 25.0827  42.0236  67.1063           47      100      F    K        | 
|    multiplier/B_in_reg[12]/G       DLH_X1    Rise  0.2050 0.0040 0.0440          0.985498                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2050 2.2050 | 
| data required time                       |  2.2050        | 
|                                          |                | 
| data required time                       |  2.2050        | 
| data arrival time                        | -1.3440        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8610        | 
-------------------------------------------------------------


 Timing Path to multiplier/A_in_reg[12]/D 
  
 Path Start Point : A_reg_reg[12] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/A_in_reg[12] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   DeltaDelay  Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000             0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                                       | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000                      0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320             4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Fall  1.0870 0.0000                                                                                       | 
|    i_0_1_125/B2                  OAI21_X4  Fall  1.0880 0.0010 0.0320                      6.46305                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Rise  1.1240 0.0360 0.0310             2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Rise  1.1240 0.0000 0.0310                      1.42116                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Rise  1.2350 0.1110 0.0780             31.9965  63.0718  95.0684           64      100      F    K        | 
| Data Path:                                                                                                                                           | 
|    A_reg_reg[12]/G               DLH_X1    Rise  1.2360 0.0010 0.0780                      0.985498                                    F             | 
|    A_reg_reg[12]/Q               DLH_X1    Fall  1.3110 0.0750 0.0130             1.08628  2.58058  3.66686           2       100      F             | 
|    multiplier/A[12]                        Fall  1.3110 0.0000                                                                                       | 
|    multiplier/i_0_37/A2          AND2_X1   Fall  1.3110 0.0000 0.0130                      0.894119                                                  | 
|    multiplier/i_0_37/ZN          AND2_X1   Fall  1.3430 0.0320 0.0070             0.551126 0.914139 1.46526           1       100                    | 
|    multiplier/A_in_reg[12]/D     DLH_X1    Fall  1.3440 0.0010 0.0070    0.0010            0.869621                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/A_in_reg[12]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A   CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z   CLKBUF_X1 Rise  0.0790 0.0790 0.0320 4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A   CLKBUF_X3 Rise  0.0790 0.0000 0.0320          1.42116                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z   CLKBUF_X3 Rise  0.1260 0.0470 0.0150 7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/i_0_49/B1            AOI21_X1  Rise  0.1260 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_0_49/ZN            AOI21_X1  Fall  0.1510 0.0250 0.0150 0.215016 5.70005  5.91507           1       100      F    K        | 
|    multiplier/CTS_L4_remove_c14/A  INV_X4    Fall  0.1510 0.0000 0.0150          5.70005                                     F             | 
|    multiplier/CTS_L4_remove_c14/ZN INV_X4    Rise  0.2010 0.0500 0.0440 25.0827  42.0236  67.1063           47      100      F    K        | 
|    multiplier/A_in_reg[12]/G       DLH_X1    Rise  0.2060 0.0050 0.0440          0.985498                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2060 2.2060 | 
| data required time                       |  2.2060        | 
|                                          |                | 
| data required time                       |  2.2060        | 
| data arrival time                        | -1.3440        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8620        | 
-------------------------------------------------------------


 Timing Path to multiplier/A_in_reg[2]/D 
  
 Path Start Point : A_reg_reg[2] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/A_in_reg[2] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Fall  1.0870 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Fall  1.0880 0.0010 0.0320          6.46305                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Rise  1.1240 0.0360 0.0310 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Rise  1.1240 0.0000 0.0310          1.42116                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Rise  1.2350 0.1110 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
| Data Path:                                                                                                                               | 
|    A_reg_reg[2]/G                DLH_X1    Rise  1.2380 0.0030 0.0780          0.985498                                    F             | 
|    A_reg_reg[2]/Q                DLH_X1    Fall  1.3120 0.0740 0.0130 0.719336 2.71143  3.43077           2       100      F             | 
|    multiplier/A[2]                         Fall  1.3120 0.0000                                                                           | 
|    multiplier/i_0_27/A2          AND2_X1   Fall  1.3120 0.0000 0.0130          0.894119                                                  | 
|    multiplier/i_0_27/ZN          AND2_X1   Fall  1.3440 0.0320 0.0070 0.568436 0.914139 1.48258           1       100                    | 
|    multiplier/A_in_reg[2]/D      DLH_X1    Fall  1.3440 0.0000 0.0070          0.869621                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/A_in_reg[2]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A   CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z   CLKBUF_X1 Rise  0.0790 0.0790 0.0320 4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A   CLKBUF_X3 Rise  0.0790 0.0000 0.0320          1.42116                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z   CLKBUF_X3 Rise  0.1260 0.0470 0.0150 7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/i_0_49/B1            AOI21_X1  Rise  0.1260 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_0_49/ZN            AOI21_X1  Fall  0.1510 0.0250 0.0150 0.215016 5.70005  5.91507           1       100      F    K        | 
|    multiplier/CTS_L4_remove_c14/A  INV_X4    Fall  0.1510 0.0000 0.0150          5.70005                                     F             | 
|    multiplier/CTS_L4_remove_c14/ZN INV_X4    Rise  0.2010 0.0500 0.0440 25.0827  42.0236  67.1063           47      100      F    K        | 
|    multiplier/A_in_reg[2]/G        DLH_X1    Rise  0.2060 0.0050 0.0440          0.985498                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2060 2.2060 | 
| data required time                       |  2.2060        | 
|                                          |                | 
| data required time                       |  2.2060        | 
| data arrival time                        | -1.3440        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8620        | 
-------------------------------------------------------------


 Timing Path to multiplier/A_in_reg[13]/D 
  
 Path Start Point : A_reg_reg[13] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/A_in_reg[13] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Fall  1.0870 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Fall  1.0880 0.0010 0.0320          6.46305                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Rise  1.1240 0.0360 0.0310 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Rise  1.1240 0.0000 0.0310          1.42116                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Rise  1.2350 0.1110 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
| Data Path:                                                                                                                               | 
|    A_reg_reg[13]/G               DLH_X1    Rise  1.2380 0.0030 0.0780          0.985498                                    F             | 
|    A_reg_reg[13]/Q               DLH_X1    Fall  1.3120 0.0740 0.0120 0.782513 2.6106   3.39312           2       100      F             | 
|    multiplier/A[13]                        Fall  1.3120 0.0000                                                                           | 
|    multiplier/i_0_38/A2          AND2_X1   Fall  1.3120 0.0000 0.0120          0.894119                                                  | 
|    multiplier/i_0_38/ZN          AND2_X1   Fall  1.3440 0.0320 0.0070 0.62288  0.914139 1.53702           1       100                    | 
|    multiplier/A_in_reg[13]/D     DLH_X1    Fall  1.3440 0.0000 0.0070          0.869621                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/A_in_reg[13]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A   CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z   CLKBUF_X1 Rise  0.0790 0.0790 0.0320 4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A   CLKBUF_X3 Rise  0.0790 0.0000 0.0320          1.42116                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z   CLKBUF_X3 Rise  0.1260 0.0470 0.0150 7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/i_0_49/B1            AOI21_X1  Rise  0.1260 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_0_49/ZN            AOI21_X1  Fall  0.1510 0.0250 0.0150 0.215016 5.70005  5.91507           1       100      F    K        | 
|    multiplier/CTS_L4_remove_c14/A  INV_X4    Fall  0.1510 0.0000 0.0150          5.70005                                     F             | 
|    multiplier/CTS_L4_remove_c14/ZN INV_X4    Rise  0.2010 0.0500 0.0440 25.0827  42.0236  67.1063           47      100      F    K        | 
|    multiplier/A_in_reg[13]/G       DLH_X1    Rise  0.2060 0.0050 0.0440          0.985498                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2060 2.2060 | 
| data required time                       |  2.2060        | 
|                                          |                | 
| data required time                       |  2.2060        | 
| data arrival time                        | -1.3440        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8620        | 
-------------------------------------------------------------


 Timing Path to multiplier/B_in_reg[3]/D 
  
 Path Start Point : B_reg_reg[3] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode') 
 Path End Point   : multiplier/B_in_reg[3] (DLH_X1) 
                       (positive level-sensitive latch clocked by sysclk_new_mode) 
 Mode             : new_mode 
 Corner           : corner_0_0 
 Data Cell Derate : 1 
 Data Net Derate  : 1 
 Clock Cell Derate: Early = 1 / Late = 1 
 Clock Net Derate : Early = 1 / Late = 1 
 Path Type        : max 
 Path Group       : sysclk_new_mode 
 CRPR Threshold   : 5 
  
 Attributes  : U - cell is dont use 
             : M - cell is dont modify 
             : m - net is dont modify 
             : n - connected (sub)net is dont modify 
             : S - cell is size only 
             : F - cell is fixed 
             : C - cell has annotated timing constraints 
             : c - pin has annotated timing constraints 
             : A - cell is affected by case analysis 
             : L - Estimated latency 
             : O - CTS offset 
  
 Opt Attr    : I - is ideal 
             : L - is internal logic const 
             : K - is in clock network 
             : M - has only don't modify nets 
             : N - has no load pin 
             : D - has zero or multiple drivers 
             : G - is valid global net 
             : T - is not switching 


--------------------------------------------------------------------------------------------------------------------------------------------
| Pin                              Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                     Fall  1.0000 1.0000 0.1000 0.839956 0.77983  1.61979           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6               Fall  1.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A CLKBUF_X1 Fall  1.0000 0.0000 0.1000          0.699202                                    F             | 
|    multiplier/CTS_L1_c_tid0_42/Z CLKBUF_X1 Fall  1.0870 0.0870 0.0320 4.558    7.92159  12.4796           2       100      F    K        | 
|    multiplier/clk_CTS_0_PP_5               Fall  1.0870 0.0000                                                                           | 
|    i_0_1_125/B2                  OAI21_X4  Fall  1.0880 0.0010 0.0320          6.46305                                     F             | 
|    i_0_1_125/ZN                  OAI21_X4  Rise  1.1240 0.0360 0.0310 2.57087  1.42116  3.99203           1       100      F    K        | 
|    CTS_L3_c_tid0_15/A            CLKBUF_X3 Rise  1.1240 0.0000 0.0310          1.42116                                     F             | 
|    CTS_L3_c_tid0_15/Z            CLKBUF_X3 Rise  1.2350 0.1110 0.0780 31.9965  63.0718  95.0684           64      100      F    K        | 
| Data Path:                                                                                                                               | 
|    B_reg_reg[3]/G                DLH_X1    Rise  1.2380 0.0030 0.0780          0.985498                                    F             | 
|    B_reg_reg[3]/Q                DLH_X1    Fall  1.3120 0.0740 0.0120 0.770616 2.58058  3.3512            2       100      F             | 
|    multiplier/B[3]                         Fall  1.3120 0.0000                                                                           | 
|    multiplier/i_0_53/A2          AND2_X1   Fall  1.3120 0.0000 0.0120          0.894119                                                  | 
|    multiplier/i_0_53/ZN          AND2_X1   Fall  1.3440 0.0320 0.0070 0.543082 0.914139 1.45722           1       100                    | 
|    multiplier/B_in_reg[3]/D      DLH_X1    Fall  1.3440 0.0000 0.0070          0.869621                                    F             | 
--------------------------------------------------------------------------------------------------------------------------------------------


 Required Time Trace to multiplier/B_in_reg[3]/G 


----------------------------------------------------------------------------------------------------------------------------------------------
| Pin                                Cell      Edge Arrival Delay  Slew   Wire Cap Pin Cap  Total Cap Derate  Fanout  Bin Util Attr Opt Attr | 
|--------------------------------------------------------------------------------------------------------------------------------------------|
|    clk                                       Rise  0.0000 0.0000 0.1000 0.839956 0.699202 1.53916           1       100      c    K        | 
|    multiplier/clk_CTS_0_PP_6                 Rise  0.0000 0.0000                                                                           | 
|    multiplier/CTS_L1_c_tid0_42/A   CLKBUF_X1 Rise  0.0000 0.0000 0.1000          0.77983                                     F             | 
|    multiplier/CTS_L1_c_tid0_42/Z   CLKBUF_X1 Rise  0.0790 0.0790 0.0320 4.558    7.71184  12.2698           2       100      F    K        | 
|    multiplier/CTS_L2_c_tid0_41/A   CLKBUF_X3 Rise  0.0790 0.0000 0.0320          1.42116                                     F             | 
|    multiplier/CTS_L2_c_tid0_41/Z   CLKBUF_X3 Rise  0.1260 0.0470 0.0150 7.22905  6.00478  13.2338           3       100      F    K        | 
|    multiplier/i_0_49/B1            AOI21_X1  Rise  0.1260 0.0000 0.0150          1.647                                       F             | 
|    multiplier/i_0_49/ZN            AOI21_X1  Fall  0.1510 0.0250 0.0150 0.215016 5.70005  5.91507           1       100      F    K        | 
|    multiplier/CTS_L4_remove_c14/A  INV_X4    Fall  0.1510 0.0000 0.0150          5.70005                                     F             | 
|    multiplier/CTS_L4_remove_c14/ZN INV_X4    Rise  0.2010 0.0500 0.0440 25.0827  42.0236  67.1063           47      100      F    K        | 
|    multiplier/B_in_reg[3]/G        DLH_X1    Rise  0.2060 0.0050 0.0440          0.985498                                    F             | 
----------------------------------------------------------------------------------------------------------------------------------------------


-------------------------------------------------------------
|                                          | Time    Total  | 
|-----------------------------------------------------------|
| target clock sysclk_new_mode (rise edge) |  0.0000 0.0000 | 
| target clock cycle shift                 |  2.0000 2.0000 | 
| target clock propagated network latency  |  0.2060 2.2060 | 
| data required time                       |  2.2060        | 
|                                          |                | 
| data required time                       |  2.2060        | 
| data arrival time                        | -1.3440        | 
| pessimism                                |  0.0000        | 
|                                          |                | 
| slack                                    |  0.8620        | 
-------------------------------------------------------------


info UI33: performed report_timing for 0 sec (CPU time: 0 sec; MEM: RSS - 433M, CVMEM - 1745M, PVMEM - 2263M)
