09:17:40 DEBUG : Logs will be stored at '/home/max/Programs/Xilinx/Vitis/Projects/ZyboZ7-Codec-SW/IDE.log'.
09:17:44 INFO  : Launching XSCT server: xsct -n  -interactive /home/max/Programs/Xilinx/Vitis/Projects/ZyboZ7-Codec-SW/temp_xsdb_launch_script.tcl
09:17:44 INFO  : Registering command handlers for Vitis TCF services
09:17:45 INFO  : Platform repository initialization has completed.
09:17:46 INFO  : XSCT server has started successfully.
09:17:46 INFO  : Successfully done setting XSCT server connection channel  
09:17:46 INFO  : plnx-install-location is set to ''
09:17:46 INFO  : Successfully done query RDI_DATADIR 
09:17:46 INFO  : Successfully done setting workspace for the tool. 
09:18:51 INFO  : Result from executing command 'getProjects': design_1_wrapper
09:18:51 INFO  : Result from executing command 'getPlatforms': xilinx_vck190_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
09:18:52 WARN  : An unexpected exception occurred in the module 'platform project logging'
09:18:52 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
09:18:58 INFO  : Platform 'design_1_wrapper' is added to custom repositories.
09:19:53 INFO  : Result from executing command 'getProjects': design_1_wrapper
09:19:53 INFO  : Result from executing command 'getPlatforms': design_1_wrapper|/home/max/Programs/Xilinx/Vitis/Projects/ZyboZ7-Codec-SW/design_1_wrapper/export/design_1_wrapper/design_1_wrapper.xpfm;xilinx_vck190_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_202310_1/xilinx_vck190_base_202310_1.xpfm;xilinx_vck190_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vck190_base_dfx_202310_1/xilinx_vck190_base_dfx_202310_1.xpfm;xilinx_vek280_es1_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vek280_es1_base_202310_1/xilinx_vek280_es1_base_202310_1.xpfm;xilinx_vmk180_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_vmk180_base_202310_1/xilinx_vmk180_base_202310_1.xpfm;xilinx_zcu102_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_202310_1/xilinx_zcu102_base_202310_1.xpfm;xilinx_zcu102_base_dfx_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu102_base_dfx_202310_1/xilinx_zcu102_base_dfx_202310_1.xpfm;xilinx_zcu104_base_202310_1|/tools/Xilinx/Vitis/2023.1/base_platforms/xilinx_zcu104_base_202310_1/xilinx_zcu104_base_202310_1.xpfm
09:19:56 INFO  : Checking for BSP changes to sync application flags for project 'Zybo-Codec'...
09:20:06 INFO  : Checking for BSP changes to sync application flags for project 'Zybo-Codec'...
09:20:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:20:39 INFO  : Jtag cable 'Digilent Zybo Z7 210351B48432A' is selected.
09:20:39 INFO  : 'jtag frequency' command is executed.
09:20:39 INFO  : Context for 'APU' is selected.
09:20:39 INFO  : System reset is completed.
09:20:42 INFO  : 'after 3000' command is executed.
09:20:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B48432A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B48432A-13722093-0"}' command is executed.
09:20:43 INFO  : Device configured successfully with "/home/max/Programs/Xilinx/Vitis/Projects/ZyboZ7-Codec-SW/Zybo-Codec/_ide/bitstream/design_1_wrapper.bit"
09:20:43 INFO  : Context for 'APU' is selected.
09:20:43 INFO  : Hardware design and registers information is loaded from '/home/max/Programs/Xilinx/Vitis/Projects/ZyboZ7-Codec-SW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
09:20:43 INFO  : 'configparams force-mem-access 1' command is executed.
09:20:43 INFO  : Context for 'APU' is selected.
09:20:43 INFO  : Sourcing of '/home/max/Programs/Xilinx/Vitis/Projects/ZyboZ7-Codec-SW/Zybo-Codec/_ide/psinit/ps7_init.tcl' is done.
09:20:43 INFO  : 'ps7_init' command is executed.
09:20:43 INFO  : 'ps7_post_config' command is executed.
09:20:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:20:44 INFO  : The application '/home/max/Programs/Xilinx/Vitis/Projects/ZyboZ7-Codec-SW/Zybo-Codec/Debug/Zybo-Codec.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:20:44 INFO  : 'configparams force-mem-access 0' command is executed.
09:20:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B48432A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B48432A-13722093-0"}
fpga -file /home/max/Programs/Xilinx/Vitis/Projects/ZyboZ7-Codec-SW/Zybo-Codec/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/max/Programs/Xilinx/Vitis/Projects/ZyboZ7-Codec-SW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/max/Programs/Xilinx/Vitis/Projects/ZyboZ7-Codec-SW/Zybo-Codec/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/max/Programs/Xilinx/Vitis/Projects/ZyboZ7-Codec-SW/Zybo-Codec/Debug/Zybo-Codec.elf
configparams force-mem-access 0
----------------End of Script----------------

09:20:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:20:44 INFO  : 'con' command is executed.
09:20:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:20:44 INFO  : Launch script is exported to file '/home/max/Programs/Xilinx/Vitis/Projects/ZyboZ7-Codec-SW/Zybo-Codec_system/_ide/scripts/debugger_zybo-codec-default.tcl'
09:22:04 INFO  : Disconnected from the channel tcfchan#3.
09:22:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:22:05 INFO  : Jtag cable 'Digilent Zybo Z7 210351B48432A' is selected.
09:22:05 INFO  : 'jtag frequency' command is executed.
09:22:06 INFO  : Context for 'APU' is selected.
09:22:06 INFO  : System reset is completed.
09:22:09 INFO  : 'after 3000' command is executed.
09:22:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B48432A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B48432A-13722093-0"}' command is executed.
09:22:11 INFO  : Device configured successfully with "/home/max/Programs/Xilinx/Vitis/Projects/ZyboZ7-Codec-SW/Zybo-Codec/_ide/bitstream/design_1_wrapper.bit"
09:22:11 INFO  : Context for 'APU' is selected.
09:22:11 INFO  : Hardware design and registers information is loaded from '/home/max/Programs/Xilinx/Vitis/Projects/ZyboZ7-Codec-SW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa'.
09:22:11 INFO  : 'configparams force-mem-access 1' command is executed.
09:22:11 INFO  : Context for 'APU' is selected.
09:22:11 INFO  : Sourcing of '/home/max/Programs/Xilinx/Vitis/Projects/ZyboZ7-Codec-SW/Zybo-Codec/_ide/psinit/ps7_init.tcl' is done.
09:22:11 INFO  : 'ps7_init' command is executed.
09:22:11 INFO  : 'ps7_post_config' command is executed.
09:22:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:22:11 INFO  : The application '/home/max/Programs/Xilinx/Vitis/Projects/ZyboZ7-Codec-SW/Zybo-Codec/Debug/Zybo-Codec.elf' is downloaded to processor 'ps7_cortexa9_0'.
09:22:11 INFO  : 'configparams force-mem-access 0' command is executed.
09:22:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo Z7 210351B48432A" && level==0 && jtag_device_ctx=="jsn-Zybo Z7-210351B48432A-13722093-0"}
fpga -file /home/max/Programs/Xilinx/Vitis/Projects/ZyboZ7-Codec-SW/Zybo-Codec/_ide/bitstream/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/max/Programs/Xilinx/Vitis/Projects/ZyboZ7-Codec-SW/design_1_wrapper/export/design_1_wrapper/hw/design_1_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/max/Programs/Xilinx/Vitis/Projects/ZyboZ7-Codec-SW/Zybo-Codec/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/max/Programs/Xilinx/Vitis/Projects/ZyboZ7-Codec-SW/Zybo-Codec/Debug/Zybo-Codec.elf
configparams force-mem-access 0
----------------End of Script----------------

09:22:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
09:22:11 INFO  : 'con' command is executed.
09:22:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

09:22:11 INFO  : Launch script is exported to file '/home/max/Programs/Xilinx/Vitis/Projects/ZyboZ7-Codec-SW/Zybo-Codec_system/_ide/scripts/debugger_zybo-codec-default.tcl'
