* Z:\mnt\design.r\spice\examples\3853.asc
XU1 N025 N028 N016 N018 N017 N019 N029 N030 N020 N022 0 N021 N023 N035 N027 N004 N003 N031 N026 N032 N033 Vcc NC_01 Vin N009 N007 N012 N015 Vcc N014 N011 N005 N008 N001 N001 N001 N002 N006 Vcc N024 LTC3853
V1 Vin 0 12
C1 Vcc 0 4.7
R1 N001 N003 100K
R2 N001 N004 100K
V2 N001 0 5
M쬞1 Vin N005 N011 N011 Si4816BDY_1
C2 N008 N011 .1
D1 Vcc N008 CMDSH2-3
M쬞2 N011 N014 0 0 Si4816BDY_1
L1 N011 N010 1.5
R3 N010 Vout1 8m
R4 N010 N016 10
R5 Vout1 N018 10
C3 N016 N018 1000p
C4 Vout1 0 220
C5 N022 0 1500p Rser=18K Cpar=220p
C6 N024 0 .001
R6 Vout1 N020 43.2K
R7 N020 0 20K
C7 Vout1 N020 10p
M쬞3 Vin N007 N012 N012 Si4816BDY_1
C8 N009 N012 .1
D2 Vcc N009 CMDSH2-3
M쬞4 N012 N015 0 0 Si4816BDY_1
L2 N012 N013 1.5
R8 N013 Vout2 8m
R9 N013 N017 10
R10 Vout2 N019 10
C9 N017 N019 1000p
C10 Vout2 0 220
C11 N023 0 1500p Rser=12K Cpar=220p
C12 N025 0 .001
R11 Vout2 N021 24.9K
R12 N021 0 20K
M쬞5 Vin N026 N032 N032 Si4816BDY_1
C13 N031 N032 .1
D3 Vcc N031 CMDSH2-3
M쬞6 N032 N033 0 0 Si4816BDY_1
L3 N032 N034 2.2
R13 N034 Vout3 8m
R14 N034 N029 10
R15 Vout3 N030 10
C14 N029 N030 1000p
C15 Vout3 0 220
C16 N027 0 1500p Rser=18K Cpar=220p
C17 N028 0 .001
R16 Vout3 N035 63.4K
R17 N035 0 20K
C18 Vout3 N035 10p
V3 N002 0 SINE(1 1 500K)
C19 0 N006 .002 Rser=10K
Rload1 Vout1 0 .5
Rload2 Vout2 0 .36
Rload3 Vout3 0 .66
.model D D
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\users\brian\My Documents\LTspiceXVII\lib\cmp\standard.mos
.tran 750U startup
.lib LTC3853.sub
.backanno
.end
