https://scholar.google.com/citations?hl=en&user=zCO_h3cAAAAJ
Total Citations = 26797

1. Cooperative mobile robotics: Antecedents and directions
Citations:1562
Authors: YU Cao, AS Fukunaga, A Kahng
Publication: Autonomous robots 4 (1), 7-27

2. New spectral methods for ratio cut partitioning and clustering
Citations:1127
Authors: L Hagen, AB Kahng
Publication: IEEE transactions on computer-aided design of integrated circuits and …

3. ORION 2.0: A fast and accurate NoC power and area model for early-stage design space exploration
Citations:866
Authors: AB Kahng, B Li, LS Peh, K Samadi
Publication: Proceedings of the conference on Design, Automation and Test in Europe, 423-428

4. Recent directions in netlist partitioning: a survey
Citations:859
Authors: CJ Alpert, AB Kahng
Publication: Integration, the VLSI journal 19 (1-2), 1-81

5. A new adaptive multi-start technique for combinatorial global optimizations
Citations:470
Authors: KD Boese, AB Kahng, S Muddu
Publication: Operations Research Letters 16 (2), 101-113

6. Can recursive bisection alone produce routable placements?
Citations:445
Authors: AE Caldwell, AB Kahng, IL Markov
Publication: Proceedings of the 37th Annual Design Automation Conference, 477-482

7. Cooperative mobile robotics: Antecedents and directions
Citations:400
Authors: YU Cao, AS Fukunaga, AB Kahng, F Meng
Publication: Proceedings 1995 IEEE/RSJ International Conference on Intelligent Robots and …

8. Zero skew clock routing with minimum wirelength
Citations:356
Authors: TH Chao, YC Hsu, JM Ho, AB Kahng
Publication: IEEE Transactions on Circuits and Systems II: Analog and Digital Signal …

9. Multilevel circuit partitioning
Citations:351
Authors: CJ Alpert, JH Huang, AB Kahng
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

10. Accuracy-configurable adder for approximate arithmetic designs
Citations:316
Authors: AB Kahng, S Kang
Publication: Proceedings of the 49th Annual Design Automation Conference, 820-825

11. An analytical delay model for RLC interconnects
Citations:301
Authors: AB Kahng, S Muddu
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

12. 2001 technology roadmap for semiconductors
Citations:277
Authors: A Allan, D Edenfeld, WH Joyner, AB Kahng, M Rodgers, Y Zorian
Publication: Computer 35 (1), 42-53

13. Gate-length biasing for digital circuit optimization
Citations:261
Authors: P Gupta, AB Kahng
Publication: US Patent 7,441,211

14. On optimal interconnections for VLSI
Citations:259
Authors: AB Kahng, G Robins
Publication: Springer Science & Business Media

15. A new class of iterative Steiner tree heuristics with good performance
Citations:259
Authors: AB Kahng, G Robins
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

16. Method for correcting a mask design layout
Citations:250
Authors: AB Kahng, P Gupta, D Sylvester, J Yang
Publication: US Patent 7,149,999

17. Orion 2.0: A power-area simulator for interconnection networks
Citations:247
Authors: AB Kahng, B Li, LS Peh, K Samadi
Publication: IEEE Transactions on Very Large Scale Integration (VLSI) Systems 20 (1), 191-196

18. Provably good performance-driven global routing
Citations:239
Authors: J Cong, AB Kahng, G Robins, M Sarrafzadeh, CK Wong
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

19. Zero-skew clock routing trees with minimum wirelength
Citations:236
Authors: KD Boese, AB Kahng
Publication: [1992] Proceedings. Fifth Annual IEEE International ASIC Conference and …

20. Toward a methodology for manufacturability-driven design rule exploration
Citations:233
Authors: L Capodlieci, P Gulpta, AB Kahng, D Sylvester, J Yang
Publication: Proceedings. 41st Design Automation Conference, 2004., 311-316

21. Implementation and extensibility of an analytic placer
Citations:231
Authors: AB Kahng, Q Wang
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

22. Watermarking techniques for intellectual property protection
Citations:231
Authors: AB Kahng, J Lach, WH Mangione-Smith, S Mantik, IL Markov, ...
Publication: Proceedings of the 35th annual Design Automation Conference, 776-781

23. VLSI physical design: from graph partitioning to timing closure
Citations:224
Authors: AB Kahng, J Lienig, IL Markov, J Hu
Publication: Springer Science & Business Media

24. Spectral partitioning with multiple eigenvectors
Citations:194
Authors: CJ Alpert, AB Kahng, SZ Yao
Publication: Discrete Applied Mathematics 90 (1-3), 3-26

25. Constraint-based watermarking techniques for design IP protection
Citations:192
Authors: AB Kahng, J Lach, WH Mangione-Smith, S Mantik, IL Markov, ...
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

26. Fast spectral methods for ratio cut partitioning and clustering
Citations:189
Authors: L Hagen, A Kahng
Publication: 1991 IEEE International Conference on Computer-Aided Design Digest of …

27. Filling algorithms and analyses for layout density control
Citations:186
Authors: AB Kahng, G Robins, A Singh, A Zelikovsky
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

28. High-performance clock routing based on recursive geometric matching
Citations:174
Authors: A Kahng, J Cong, G Robins
Publication: Proceedings of the 28th ACM/IEEE Design Automation Conference, 322-327

29. Zero skew clock net routing
Citations:172
Authors: TH Chao, YC Hsu, JM Ho
Publication: [1992] Proceedings 29th ACM/IEEE Design Automation Conference, 518-523

30. Layout decomposition for double patterning lithography
Citations:171
Authors: AB Kahng, CH Park, X Xu, H Yao
Publication: Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided …

31. Slack redistribution for graceful degradation under voltage overscaling
Citations:169
Authors: AB Kahng, S Kang, R Kumar, J Sartori
Publication: 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC), 825-831

32. A new approach to effective circuit clustering
Citations:169
Authors: L Hagen, AB Kahng
Publication: ICCAD 92, 422-427

33. DAG-Map: Graph-based FPGA technology mapping for delay optimization
Citations:168
Authors: KC Chen, J Cong, Y Ding, AB Kahng, P Trajmar
Publication: IEEE Design & Test of Computers 9 (3), 7-20

34. On switch factor based analysis of coupled RC interconnects
Citations:167
Authors: AB Kahng, S Muddu, E Sarto
Publication: Proceedings of the 37th Annual Design Automation Conference, 79-84

35. Optimal partitioners and end-case placers for standard-cell layout
Citations:166
Authors: AE Caldwell, AB Kahng, IL Markov
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

36. Improved algorithms for hypergraph bipartitioning
Citations:164
Authors: AE Caldwell, AB Kahng, IL Markov
Publication: Proceedings 2000. Design Automation Conference.(IEEE Cat. No. 00CH37106 …

37. Classical floorplanning harmful?
Citations:159
Authors: AB Kahng
Publication: Proceedings of the 2000 international symposium on Physical design, 207-213

38. Manufacturing-aware physical design
Citations:158
Authors: P Gupta, AB Kahng
Publication: Proceedings of the 2003 IEEE/ACM international conference on Computer-aided …

39. Partitioning-based standard-cell global placement with an exact objective.
Citations:155
Authors: DJH Huang, AB Kahng
Publication: ISPD, 18-25

40. Bounded-skew clock and Steiner routing
Citations:145
Authors: J Cong, AB Kahng, CK Koh, CWA Tsao
Publication: ACM Transactions on Design Automation of Electronic Systems (TODAES) 3 (3 …

41. Robust IP watermarking methodologies for physical design
Citations:139
Authors: AB Kahng, AB Kahng, AB Kahng, AB Kahng, S Mantik, IL Markov, ...
Publication: Proceedings of the 35th annual Design Automation Conference, 782-787

42. Method, apparatus and system for designing an integrated circuit including generating at least one auxiliary pattern for cell-based optical proximity correction
Citations:137
Authors: AB Kahng, CH Park
Publication: US Patent 7,873,929

43. Power-aware placement
Citations:137
Authors: Y Cheon, PH Ho, AB Kahng, S Reda, Q Wang
Publication: Proceedings. 42nd Design Automation Conference, 2005., 795-800

44. Method and system for placing layout objects in a standard-cell layout
Citations:133
Authors: P Gupta, AB Kahng, CH Park
Publication: US Patent 7,640,522

45. Noise and delay uncertainty studies for coupled RC interconnects
Citations:133
Authors: AB Kahng, S Muddu, D Vidhani
Publication: Twelfth Annual IEEE International ASIC/SOC Conference (Cat. No. 99TH8454), 3-8

46. Methods for gate-length biasing using annotation data
Citations:129
Authors: P Gupta, AB Kahng
Publication: US Patent 8,185,865

47. On wirelength estimations for row-based placement
Citations:128
Authors: AE Caldwell, AB Kahng, S Mantik, IL Markov, A Zelikovsky
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

48. Interconnect tuning strategies for high-performance ICs
Citations:128
Authors: AB Kahng, S Muddu, E Sarto, R Sharma
Publication: Proceedings of the conference on Design, automation and test in Europe, 471-478

49. Design sensitivities to variability: Extrapolations and assessments in nanometer VLSI
Citations:120
Authors: Y Cao, P Gupta, AB Kahng, D Sylvester, J Yang
Publication: 15th Annual IEEE International ASIC/SOC Conference, 411-415

50. Architecture and details of a high quality, large-scale analytical placer
Citations:119
Authors: AB Kahng, S Reda, Q Wang
Publication: Proceedings of the 2005 IEEE/ACM International conference on Computer-aided …

51. 2003 technology roadmap for semiconductors
Citations:119
Authors: D Edenfeld, AB Kahng, M Rodgers, Y Zorian
Publication: Computer 37 (1), 47-56

52. High-performance routing trees with identified critical sinks
Citations:119
Authors: KD Boese, AB Kahng, G Robins
Publication: 30th ACM/IEEE Design Automation Conference, 182-187

53. Designing a processor from the ground up to allow voltage/reliability tradeoffs
Citations:118
Authors: AB Kahng, S Kang, R Kumar, J Sartori
Publication: HPCA-16 2010 The Sixteenth International Symposium on High-Performance …

54. Near-optimal critical sink routing tree constructions
Citations:117
Authors: KD Boese, AB Kahng, BA McCoy, G Robins
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

55. Gate-length biasing for runtime-leakage control
Citations:116
Authors: P Gupta, AB Kahng, P Sharma, D Sylvester
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

56. Fidelity and near-optimality of Elmore-based routing constructions
Citations:112
Authors: KD Boese, AB Kahng, BA McCoy, G Robins
Publication: Proceedings of 1993 IEEE International Conference on Computer Design ICCD'93 …

57. Selective gate-length biasing for cost-effective runtime leakage control
Citations:106
Authors: P Gupta, AB Kahng, AB Kahng, AB Kahng, AB Kahng, P Sharma, ...
Publication: Proceedings of the 41st annual Design Automation Conference, 327-330

58. Optimization of linear placements for wirelength minimization with free sites
Citations:99
Authors: AB Kahng, P Tucker, A Zelikovsky
Publication: Proceedings of the ASP-DAC'99 Asia and South Pacific Design Automation …

59. On implementation choices for iterative improvement partitioning algorithms
Citations:98
Authors: LW Hagen, DJH Huang, AB Kahng
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

60. Area fill synthesis for uniform layout density
Citations:96
Authors: Y Chen, AB Kahng, G Robins, A Zelikovsky
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

61. Faster minimization of linear wirelength for global placement
Citations:95
Authors: CJ Alpert, TF Chan, AB Kahng, IL Markov, P Mulet
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

62. Analytical delay models for VLSI interconnects under ramp input
Citations:95
Authors: AB Kahng, K Masuko, S Muddu
Publication: Proceedings of the 1996 IEEE/ACM international conference on Computer-aided …

63. On the bounded-skew clock and steiner routing problems
Citations:95
Authors: DJH Huang, AB Kahng, CWA Tsao
Publication: Proceedings of the 32nd annual ACM/IEEE Design Automation Conference, 508-513

64. Highly scalable algorithms for rectilinear and octilinear Steiner trees
Citations:94
Authors: AB Kahng, II Măndoiu, AZ Zelikovsky
Publication: Proceedings of the 2003 Asia and South Pacific Design Automation Conference …

65. Manufacturing-aware design methodology for assist feature correctness
Citations:93
Authors: P Gupta, AB Kahng, CH Park
Publication: Design and Process Integration for Microelectronic Manufacturing III 5756 …

66. Limitations and challenges of computer-aided design technology for CMOS VLSI
Citations:93
Authors: RE Bryant, KT Cheng, AB Kahng, K Keutzer, W Maly, R Newton, L Pileggi, ...
Publication: Proceedings of the IEEE 89 (3), 341-365

67. Efficient algorithms for the minimum shortest path Steiner arborescence problem with applications to VLSI physical design
Citations:93
Authors: J Cong, AB Kahng, KS Leung
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

68. Efficient heuristics for the minimum shortest path Steiner arborescence problem with applications to VLSI physical design
Citations:93
Authors: J Cong, AB Kahng, KS Leung
Publication: IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems

69. A direct combination of the Prim and Dijkstra constructions for improved performance-driven global routing
Citations:93
Authors: CJ Alpert, TC Hu, JH Huang, AB Kahng
Publication: 1993 IEEE International Symposium on Circuits and Systems, 1869-1872

70. Analysis and justification of a simple, practical 2 1/2-D capacitance extraction methodology
Citations:92
Authors: J Cong, L He, AB Kahng, AB Kahng, AB Kahng, AB Kahng, D Noice, ...
Publication: Proceedings of the 34th annual Design Automation Conference, 627-632

71. Prim-Dijkstra tradeoffs for improved performance-driven routing tree design
Citations:92
Authors: CJ Alpert, TC Hu, JH Huang, AB Kahng, D Karger
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

72. On the intrinsic Rent parameter and spectra-based partitioning methodologies
Citations:92
Authors: L Hagen, AB Kahng, FJ Kurdahi, C Ramachandran
Publication: IEEE Transactions on computer-aided design of integrated circuits and …

73. A hybrid multilevel/genetic approach for circuit partitioning
Citations:91
Authors: CJ Alpert, LW Hagen, AB Kahng
Publication: Proceedings of APCCAS'96-Asia Pacific Conference on Circuits and Systems …

74. A general framework for vertex orderings with applications to circuit clustering
Citations:88
Authors: CJ Alpert, AB Kahng
Publication: IEEE Transactions on Very Large Scale Integration (VLSI) Systems 4 (2), 240-246

75. Subwavelength lithography and its potential impact on design and EDA
Citations:87
Authors: AB Kahng, YC Pati
Publication: Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), 799-804

76. Old bachelor acceptance: A new class of non-monotone threshold accepting methods
Citations:87
Authors: TC Hu, AB Kahng, CWA Tsao
Publication: ORSA Journal on Computing 7 (4), 417-425

77. Filling and slotting: Analysis and algorithms
Citations:86
Authors: AB Kahng, G Robins, A Singh, H Wang, A Zelikovsky
Publication: Proceedings of the 1998 international symposium on Physical design, 95-102

78. A faster implementation of APlace
Citations:83
Authors: AB Kahng, Q Wang
Publication: Proceedings of the 2006 international symposium on Physical design, 218-220

79. A semi-persistent clustering technique for VLSI circuit placement
Citations:83
Authors: C Alpert, A Kahng, GJ Nam, S Reda, P Villarrubia
Publication: Proceedings of the 2005 international symposium on Physical design, 200-207

80. 32nm 1-D regular pitch SRAM bitcell design for interference-assisted lithography
Citations:82
Authors: RT Greenway, K Jeong, AB Kahng, CH Park, JS Petersen
Publication: Photomask Technology 2008 7122, 71221L

81. Exploiting STI stress for performance
Citations:81
Authors: AB Kahng, P Sharma, RO Topaloglu
Publication: 2007 IEEE/ACM International Conference on Computer-Aided Design, 83-90

82. Practical iterated fill synthesis for CMP uniformity
Citations:81
Authors: Y Chen, AB Kahng, AB Kahng, AB Kahng, AB Kahng, G Robins, ...
Publication: Proceedings of the 37th Annual Design Automation Conference, 671-674

83. Buffered Steiner trees for difficult instances
Citations:80
Authors: CJ Alpert, M Hrkić, J Hu, AB Kahng, J Lillis, B Liu, ST Quay, ...
Publication: Proceedings of the 2001 international symposium on Physical design, 4-9

84. Multi-way partitioning via spacefilling curves and dynamic programming
Citations:80
Authors: CJ Alpert, AB Kahng
Publication: 31st Design Automation Conference, 652-657

85. Matching-based methods for high-performance clock routing
Citations:80
Authors: J Cong, AB Kahng, G Robins
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

86. Geometric embeddings for faster and better multi-way netlist partitioning
Citations:78
Authors: CJ Alpert, AB Kahng
Publication: 30th ACM/IEEE Design Automation Conference, 743-748

87. Layout decomposition for double patterning lithography
Citations:75
Authors: AB Kahng, H Yao
Publication: US Patent 8,402,396

88. CMP fill synthesis: A survey of recent studies
Citations:75
Authors: AB Kahng, K Samadi
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

89. Accurate pseudo-constructive wirelength and congestion estimation
Citations:75
Authors: AB Kahng, X Xu
Publication: Proceedings of the 2003 international workshop on System-level interconnect …

90. Rectilinear Steiner trees with minimum Elmore delay
Citations:74
Authors: KD Boese, AB Kahng, BA McCoy, G Robins
Publication: 31st Design Automation Conference, 381-386

91. Performance-impact limited area fill synthesis
Citations:73
Authors: Y Chen, P Gupta, AB Kahng
Publication: Proceedings of the 40th annual Design Automation Conference, 22-27

92. Monte-Carlo algorithms for layout density control
Citations:73
Authors: Y Chen, AB Kahng, G Robins, A Zelikovsky
Publication: Proceedings 2000. Design Automation Conference.(IEEE Cat. No. 00CH37106 …

93. Optimal robust path planning in general environments
Citations:71
Authors: TC Hu, AB Kahng, G Robins
Publication: IEEE Transactions on Robotics and Automation 9 (6), 775-784

94. Layout decomposition approaches for double patterning lithography
Citations:70
Authors: AB Kahng, CH Park, X Xu, H Yao
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

95. On legalization of row-based placements
Citations:70
Authors: AB Kahng, IL Markov, S Reda
Publication: Proceedings of the 14th ACM Great Lakes symposium on VLSI, 214-219

96. Non-tree routing for reliability and yield improvement
Citations:70
Authors: AB Kahng, AB Kahng, AB Kahng, AB Kahng, B Liu, II Mǎandoiu
Publication: Proceedings of the 2002 IEEE/ACM international conference on Computer-aided …

97. Aplace: A general analytic placement framework
Citations:67
Authors: AB Kahng, S Reda, Q Wang
Publication: Proceedings of the 2005 international symposium on Physical design, 233-235

98. Quantum-dot cellular automata (QCA) circuit partitioning: problem modeling and solutions
Citations:67
Authors: DA Antonelli, DZ Chen, TJ Dysart, XS Hu, AB Kahng, AB Kahng, ...
Publication: Proceedings of the 41st annual Design Automation Conference, 363-368

99. Two-pole analysis of interconnection trees
Citations:67
Authors: AB Kahng, S Muddu
Publication: Proceedings of 1995 IEEE Multi-Chip Module Conference (MCMC-95), 105-110

100. Net partitions yield better module partitions
Citations:67
Authors: J Cong, L Hagen, A Kahng
Publication: [1992] Proceedings 29th ACM/IEEE Design Automation Conference, 47-52

101. A New Class of Steiner Trees Heuristics with Good Performance: The Iterated 1-Steiner-Approach.
Citations:67
Authors: AB Kahng, G Robins
Publication: ICCAD, 428-431

102. Min-max placement for large-scale timing optimization
Citations:66
Authors: AB Kahng, AB Kahng, AB Kahng, AB Kahng, S Mantik, IL Markov
Publication: Proceedings of the 2002 international symposium on Physical design, 143-148

103. Bounded-skew clock and Steiner routing under Elmore delay
Citations:66
Authors: J Cong, AB Kahng, CK Koh, CWA Tsao
Publication: Proceedings of the 1995 IEEE/ACM international conference on Computer-aided …

104. Hierarchical dummy fill for process uniformity
Citations:65
Authors: Y Chen, AB Kahng, G Robins, A Zelikovsky
Publication: Proceedings of the 2001 Asia and South Pacific Design Automation Conference …

105. Nano-CMOS Design for Manufacturability: Robust Circuit and Physical Design for Sub-65nm Technology Nodes
Citations:64
Authors: BP Wong, A Mittal, GW Starr, F Zach, V Moroz, A Kahng
Publication: John Wiley & Sons

106. An analytic placer for mixed-size placement and timing-driven placement
Citations:64
Authors: AB Kahng, Q Wang
Publication: Proceedings of the 2004 IEEE/ACM International conference on Computer-aided …

107. Modeling of non-uniform device geometries for post-lithography circuit analysis
Citations:63
Authors: P Gupta, A Kahng, Y Kim, S Shah, D Sylvester
Publication: Design and Process Integration for Microelectronic Manufacturing IV 6156, 61560U

108. A fast hierarchical quadratic placement algorithm
Citations:62
Authors: GJ Nam, S Reda, CJ Alpert, PG Villarrubia, AB Kahng
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

109. The Y architecture for on-chip interconnect: analysis and methodology
Citations:61
Authors: H Chen, CK Cheng, AB Kahng, II Mandoiu, Q Wang, B Yao
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

110. Fast dual graph-based hotspot detection
Citations:60
Authors: AB Kahng, CH Park, X Xu
Publication: Photomask Technology 2006 6349, 63490H

111. Efficient gate delay modeling for large interconnect loads
Citations:60
Authors: AB Kahng, S Muddu
Publication: Proceedings 1996 IEEE Multi-Chip Module Conference (Cat. No. 96CH35893), 202-207

112. Recovery-driven design: a power minimization methodology for error-tolerant processor modules
Citations:59
Authors: AB Kahng, S Kang, R Kumar, J Sartori
Publication: Design Automation Conference, 825-830

113. Combining problem reduction and adaptive multistart: A new technique for superior iterative partitioning
Citations:59
Authors: LW Hagen, AB Kahng
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

114. ORION3. 0: a comprehensive NoC router estimation tool
Citations:58
Authors: AB Kahng, B Lin, S Nath
Publication: IEEE Embedded Systems Letters 7 (2), 41-45

115. Effects of global interconnect optimizations on performance estimation of deep submicron design
Citations:58
Authors: Y Cao, C Hu, X Huang, AB Kahng, AB Kahng, AB Kahng, AB Kahng, ...
Publication: Proceedings of the 2000 IEEE/ACM international conference on Computer-aided …

116. Toward More Powerful Recombinations.
Citations:58
Authors: AB Kahng, BR Moon
Publication: ICGA, 96-103

117. Effective iterative techniques for fingerprinting design IP [VLSI CAD]
Citations:57
Authors: AE Caldwell, HJ Choi, AB Kahng, S Mantik, M Potkonjak, G Qu, JL Wong
Publication: Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), 843-848

118. Multiway partitioning via geometric embeddings, orderings, and dynamic programming
Citations:56
Authors: CJ Alpert, AB Kahng
Publication: IEEE Transactions on Computer-aided Design of Integrated Circuits and …

119. Copy detection for intellectual property protection of VLSI designs
Citations:54
Authors: AB Kahng, AB Kahng, AB Kahng, AB Kahng, D Kirovski, S Mantik, ...
Publication: Proceedings of the 1999 IEEE/ACM international conference on Computer-aided …

120. ITRS 2.0: Toward a re-framing of the Semiconductor Technology Roadmap
Citations:53
Authors: JA Carballo, WTJ Chan, PA Gargini, AB Kahng, S Nath
Publication: 2014 IEEE 32nd International Conference on Computer Design (ICCD), 139-146

121. GTX: the MARCO GSRC technology extrapolation system
Citations:53
Authors: AE Caldwell, Y Cao, AB Kahng, AB Kahng, AB Kahng, AB Kahng, ...
Publication: Proceedings of the 37th Annual Design Automation Conference, 693-698

122. Subwavelength optical lithography: challenges and impact on physical design.
Citations:53
Authors: AB Kahng, YC Pati
Publication: ISPD 99, 112-119

123. Performance-driven global routing for cell based ics
Citations:52
Authors: J Cong, A Kahng, G Robins, M Sarrafzadeh, CK Wong
Publication: [1991 Proceedings] IEEE International Conference on Computer Design: VLSI in …

124. Floorplan evaluation, global routing, and buffer insertion for integrated circuits
Citations:51
Authors: AB Kahng, C Albrecht, II Mandoiu, AZ Zelikovsky
Publication: US Patent 7,062,743

125. Detailed placement for improved depth of focus and CD control
Citations:51
Authors: P Gupta, AB Kahng, AB Kahng, AB Kahng, AB Kahng, CH Park
Publication: Proceedings of the 2005 Asia and South Pacific Design Automation Conference …

126. Effective iterative techniques for fingerprinting design IP
Citations:51
Authors: AE Caldwell, HJ Choi, AB Kahng, S Mantik, M Potkonjak, G Qu, JL Wong
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

127. New graph bipartizations for double-exposure, bright field alternating phase-shift mask layout
Citations:50
Authors: AB Kahng, AB Kahng, AB Kahng, AB Kahng, S Vaya, A Zelikovsky
Publication: Proceedings of the 2001 Asia and South Pacific Design Automation Conference …

128. Design and implementation of move-based heuristics for VLSI hypergraph partitioning
Citations:50
Authors: AE Caldwell, AB Kahng, AB Kahng, AB Kahng, AB Kahng, IL Markov
Publication: Journal of Experimental Algorithmics (JEA) 5, 5

129. Hypergraph partitioning for VLSI CAD: methodology for heuristic development, experimentation and reporting
Citations:50
Authors: AE Caldwell, AB Kahang, AA Kennings, IL Markov
Publication: Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), 349-354

130. Explicit modeling of control and data for improved NoC router estimation
Citations:49
Authors: AB Kahng, B Lin, S Nath
Publication: Dac design automation conference 2012, 392-397

131. Scaling: More than Moore's law
Citations:49
Authors: AB Kahng
Publication: IEEE Design & Test of Computers 27 (3), 86-87

132. Improved large-step Markov chain variants for the symmetric TSP
Citations:49
Authors: I Hong, AB Kahng, BR Moon
Publication: Journal of Heuristics 3 (1), 63-81

133. Provably good global buffering using an available buffer block plan
Citations:48
Authors: FF Dragan, AB Kahng, I Mandoiu, S Muddu, A Zelikovsky
Publication: IEEE/ACM International Conference on Computer Aided Design. ICCAD-2000. IEEE …

134. When clusters meet partitions: new density-based methods for circuit decomposition
Citations:48
Authors: DJH Huang, AB Kahng
Publication: Proceedings the European Design and Test Conference. ED&TC 1995, 60-64

135. Random walks for circuit clustering
Citations:48
Authors: J Cong, L Hagen, A Kahng
Publication: [1991] Proceedings Fourth Annual IEEE International ASIC Conference and …

136. Sensitivity-guided metaheuristics for accurate discrete gate sizing
Citations:46
Authors: J Hu, AB Kahng, SH Kang, MC Kim, IL Markov
Publication: Proceedings of the International Conference on Computer-Aided Design, 233-239

137. Routing-aware scan chain ordering
Citations:46
Authors: P Gupta, AB Kahng, S Mantik
Publication: ACM Transactions on Design Automation of Electronic Systems (TODAES) 10 (3 …

138. Simultaneous buffer insertion and wire sizing considering systematic CMP variation and random Leff variation
Citations:46
Authors: L He, A Kahng, KH Tam, J Xiong
Publication: Proceedings of the 2005 international symposium on Physical design, 78-85

139. Wire swizzling to reduce delay uncertainty due to capacitive coupling
Citations:46
Authors: P Gupta, AB Kahng
Publication: 17th International Conference on VLSI Design. Proceedings., 431-436

140. Impact of guardband reduction on design outcomes: A quantitative approach
Citations:45
Authors: K Jeong, AB Kahng, K Samadi
Publication: IEEE Transactions on Semiconductor Manufacturing 22 (4), 552-565

141. Hierarchical whitespace allocation in top-down placement
Citations:45
Authors: AE Caldwell, AB Kahng, IL Markov
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

142. Fast hypergraph partition
Citations:45
Authors: AB Kahng
Publication: 26th ACM/IEEE Design Automation Conference, 762-766

143. New and exact filling algorithms for layout density control
Citations:44
Authors: AB Kahng, G Robins, A Singh, A Zelikovsky
Publication: Proceedings Twelfth International Conference on VLSI Design.(Cat. No …

144. Design of integrated-circuit interconnects with accurate modeling of chemical-mechanical planarization
Citations:43
Authors: L He, AB Kahng, KH Tam, J Xiong
Publication: Design and Process Integration for Microelectronic Manufacturing III 5756 …

145. Quantified suboptimality of VLSI layout heuristics
Citations:43
Authors: JH Dennis
Publication: 32nd Design Automation Conference, 216-221

146. Method and system for finding an equivalent circuit representation for one or more elements in an integrated circuit
Citations:42
Authors: P Gupta, AB Kahng
Publication: US Patent 7,743,349

147. Optimal phase conflict removal for layout of dark field alternating phase shifting masks
Citations:42
Authors: P Berman, AB Kahng, D Vidhani, H Wang, A Zelikovsky
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

148. Optimal planning for mesh-based power distribution
Citations:41
Authors: H Chen, CK Cheng, AB Kahng, M Mori, Q Wang
Publication: Proceedings of the 2004 Asia and South Pacific Design Automation Conference …

149. The ITRS design technology and system drivers roadmap: Process and status
Citations:40
Authors: AB Kahng
Publication: Proceedings of the 50th Annual Design Automation Conference, 34

150. Interconnect optimization strategies for high-performance VLSI designs
Citations:40
Authors: AB Kahng, S Muddu, E Sarto
Publication: Proceedings Twelfth International Conference on VLSI Design.(Cat. No …

151. A cost-driven lithographic correction methodology based on off-the-shelf sizing tools
Citations:39
Authors: P Gupta, AB Kahng, D Sylvester, J Yang
Publication: Proceedings of the 40th annual Design Automation Conference, 16-21

152. Exploiting synergies of multiple crossovers: initial studies
Citations:39
Authors: I Hong, AB Kahng, BR Moon
Publication: ICEC 95 (1446), 245-250

153. Best-so-far vs. where-you-are: implications for optimal finite-time annealing
Citations:39
Authors: KD Boese, AB Kahng
Publication: Systems & control letters 22 (1), 71-78

154. Enhancing the efficiency of energy-constrained DVFS designs
Citations:38
Authors: AB Kahng, S Kang, R Kumar, J Sartori
Publication: IEEE Transactions on Very Large Scale Integration (VLSI) Systems 21 (10 …

155. Study of floating fill impact on interconnect capacitance
Citations:38
Authors: AB Kahng, K Samadi, P Sharma
Publication: 7th International Symposium on Quality Electronic Design (ISQED'06), 6 pp.-696

156. Standard cells having transistors annotated for gate-length biasing
Citations:37
Authors: P Gupta, AB Kahng
Publication: US Patent 8,490,043

157. An algebraic multigrid solver for analytical placement with layout based clustering
Citations:37
Authors: H Chen, CK Cheng, NC Chou, AB Kahng, JF MacDonald, P Suaris, B Yao, ...
Publication: Proceedings of the 40th annual Design Automation Conference, 794-799

158. METRICS: a system architecture for design process optimization
Citations:37
Authors: S Fenstermaker, D George, AB Kahng, S Mantik, B Thielges
Publication: Proceedings of the 37th Annual Design Automation Conference, 705-710

159. Requirements for models of achievable routing
Citations:37
Authors: AB Kahng, S Mantik, D Stroobandt
Publication: Proceedings of the 2000 international symposium on Physical design, 4-11

160. Automated layout and phase assignment techniques for dark-field alternating PSM
Citations:37
Authors: AB Kahng, H Wang, A Zelikovsky
Publication: 18th Annual BACUS Symposium on Photomask Technology and Management 3546, 222-231

161. Statistical analysis and modeling for error composition in approximate computation circuits
Citations:36
Authors: WTJ Chan, AB Kahng, S Kang, R Kumar, J Sartori
Publication: 2013 IEEE 31st International Conference on Computer Design (ICCD), 47-53

162. DDRO: A novel performance monitoring methodology based on design-dependent ring oscillators
Citations:36
Authors: TB Chan, P Gupta, AB Kahng, L Lai
Publication: Thirteenth International Symposium on Quality Electronic Design (ISQED), 633-640

163. Chip optimization through STI-stress-aware placement perturbations and fill insertion
Citations:36
Authors: AB Kahng, P Sharma, RO Topaloglu
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

164. Design challenges at 65nm and beyond
Citations:36
Authors: AB Kahng
Publication: Proceedings of the conference on Design, automation and test in Europe, 1466 …

165. Planar-DME: A single-layer zero-skew clock tree router
Citations:36
Authors: AB Kahng, CWA Tsao
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

166. Traveling salesman heuristics and embedding dimension in the Hopfield model
Citations:36
Authors: AB Kahng
Publication: Proceedings of the Int. Joint Conf. on Neural Networks, Washington, DC, pp …

167. Interference assisted lithography for patterning of 1D gridded design
Citations:35
Authors: RT Greenway, R Hendel, K Jeong, AB Kahng, JS Petersen, Z Rao, ...
Publication: Alternative Lithographic Technologies 7271, 72712U

168. Fast yield-driven fracture for variable shaped beam mask writing
Citations:35
Authors: AB Kahng, X Xu, A Zelikovsky
Publication: Photomask and Next-Generation Lithography Mask Technology XIII 6283, 62832R

169. Multi-project reticle floorplanning and wafer dicing
Citations:35
Authors: AB Kahng, I Mǎndoiu, Q Wang, X Xu, AZ Zelikovsky
Publication: Proceedings of the 2004 international symposium on Physical design, 70-77

170. Evaluation of placement techniques for DNA probe array layout
Citations:35
Authors: AB Kahng, AB Kahng, AB Kahng, AB Kahng, I Mandoiu, S Reda, X Xu, ...
Publication: Proceedings of the 2003 IEEE/ACM international conference on Computer-aided …

171. Delay analysis of VLSI interconnections using the diffusion equation model
Citations:35
Authors: AB Kahng, S Muddu
Publication: 31st Design Automation Conference, 563-569

172. On high-speed VLSI interconnects: Analysis and design
Citations:35
Authors: KD Boese, J Cong, AB Kahng, KS Leung, D Zhou
Publication: Proc. Asia-Pacific Conf. on Circuits and Systems, 35-40

173. Timing-driven Steiner trees are (practically) free
Citations:34
Authors: CJ Alpert, AB Kahng, CN Sze, Q Wang
Publication: Proceedings of the 43rd annual Design Automation Conference, 389-392

174. Estimation of wirelength reduction for λ-geometry vs. Manhattan placement and routing
Citations:34
Authors: H Chen, CK Cheng, AB Kahng, I Mandoiu, Q Wang
Publication: Proceedings of the 2003 international workshop on System-level interconnect …

175. Asymmetric binary covering codes
Citations:34
Authors: JN Cooper, RB Ellis, AB Kahng
Publication: Journal of Combinatorial Theory, Series A 100 (2), 232-249

176. Method and system for topography-aware reticle enhancement
Citations:33
Authors: P Gupta, AB Kahng
Publication: US Patent 7,814,456

177. Temperature-and cost-aware design of 3D multiprocessor architectures
Citations:33
Authors: AK Coskun, AB Kahng, TS Rosing
Publication: 2009 12th Euromicro Conference on Digital System Design, Architectures …

178. Self-compensating design for focus variation
Citations:33
Authors: P Gupta, AB Kahng, Y Kim, D Sylvester
Publication: Proceedings of the 42nd annual Design Automation Conference, 365-368

179. Placement feedback: A concept and method for better min-cut placements
Citations:33
Authors: AB Kahng, AB Kahng, AB Kahng, AB Kahng, S Reda
Publication: Proceedings of the 41st annual Design Automation Conference, 357-362

180. Hypergraph partitioning with fixed vertices [vlsi cad]
Citations:33
Authors: CJ Alpert, AE Caldwell, AB Kahng, IL Markov
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

181. Improved effective capacitance computations for use in logic and layout optimization
Citations:33
Authors: AB Kahng, S Muddu
Publication: Proceedings Twelfth International Conference on VLSI Design.(Cat. No …

182. Performance-driven OPC for mask cost reduction
Citations:32
Authors: P Gupta, AB Kahng, D Sylvester, J Yangt
Publication: Sixth international symposium on quality electronic design (isqed'05), 270-275

183. New multilevel and hierarchical algorithms for layout density control
Citations:32
Authors: AB Kahng, G Robins, A Singh, A Zelikovsky
Publication: Proceedings of the ASP-DAC'99 Asia and South Pacific Design Automation …

184. Optimal phase conflict removal for layout of dark field alternating phase shifting masks
Citations:32
Authors: P Berman, AB Kahng, D Vidhani, H Wang, A Zelikovskry
Publication: Proceedings of the 1999 International Symposium on Physical Design, ISPD-99

185. Improved on-chip router analytical power and area modeling
Citations:31
Authors: AB Kahng, B Lin, K Samadi
Publication: Proceedings of the 2010 Asia and South Pacific Design Automation Conference …

186. Timing analysis and optimization implications of bimodal CD distribution in double patterning lithography
Citations:31
Authors: K Jeong, AB Kahng
Publication: 2009 Asia and South Pacific Design Automation Conference, 486-491

187. Defocus-aware leakage estimation and control
Citations:31
Authors: AB Kahng, S Muddu, P Sharma
Publication: IEEE transactions on computer-aided design of integrated circuits and …

188. Match twice and stitch: a new TSP tour construction heuristic
Citations:31
Authors: AB Kahng, S Reda
Publication: Operations Research Letters 32 (6), 499-509

189. Measurement of inherent noise in EDA tools
Citations:31
Authors: AB Kahng, S Mantik
Publication: Proceedings International Symposium on Quality Electronic Design, 206-211

190. Design and implementation of the fiduccia-mattheyses heuristic for vlsi netlist partitioning
Citations:31
Authors: AE Caldwell, AB Kahng, IL Markov
Publication: Workshop on Algorithm Engineering and Experimentation, 182-198

191. Is overlay error more important than interconnect variations in double patterning?
Citations:30
Authors: K Jeong, AB Kahng, RO Topaloglu
Publication: Proceedings of the 11th international workshop on System level interconnect …

192. Interconnect modeling for improved system-level design optimization
Citations:30
Authors: L Carloni, AB Kahng, S Muddu, A Pinto, K Samadi, P Sharma
Publication: Proceedings of the 2008 Asia and South Pacific Design Automation Conference …

193. Key directions and a roadmap for electrical design for manufacturability
Citations:30
Authors: AB Kahng
Publication: ESSCIRC 2007-33rd European Solid-State Circuits Conference, 83-88

194. Wafer topography-aware optical proximity correction
Citations:30
Authors: P Gupta, AB Kahng, CH Park, K Samadi, X Xu
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

195. Yield-and cost-driven fracturing for variable shaped-beam mask writing
Citations:30
Authors: AB Kahng, X Xu, A Zelikovsky
Publication: 24th annual BACUS Symposium on Photomask Technology 5567, 360-371

196. Toward CAD-IP reuse: A web bookshelf of fundamental algorithms
Citations:30
Authors: AE Caldwell, IL Markov
Publication: IEEE design & test of computers, 72-81

197. Toward accurate models of achievable routing
Citations:30
Authors: AB Kahng, S Mantik, D Stroobandt
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

198. Design technology productivity in the dsm era (invited talk)
Citations:30
Authors: AB Kahng
Publication: Proceedings of the 2001 Asia and South Pacific Design Automation Conference …

199. New efficient algorithms for computing effective capacitance
Citations:30
Authors: AB Kahng, S Muddu
Publication: Proceedings of the 1998 international symposium on Physical design, 147-151

200. CACTI-IO: CACTI with off-chip power-area-timing models
Citations:29
Authors: NP Jouppi, AB Kahng, N Muralimanohar, V Srinivas
Publication: IEEE Transactions on Very Large Scale Integration (VLSI) Systems 23 (7 …

201. Lithography simulation-based full-chip design analyses
Citations:29
Authors: P Gupta, AB Kahng, S Nakagawa, S Shah, P Sharma
Publication: Design and Process Integration for Microelectronic Manufacturing IV 6156, 61560T

202. Multi-way system partitioning into a single type or multiple types of FPGAs
Citations:29
Authors: JHH Dennis, AB Kahng
Publication: Proceedings of the 1995 ACM third international symposium on Field …

203. Optimal algorithms for extracting spatial regularity in images
Citations:29
Authors: AB Kahng, G Robins
Publication: Pattern Recognition Letters 12 (12), 757-764

204. New game, new goal posts: A recent history of timing closure
Citations:28
Authors: AB Kahng
Publication: 2015 52nd ACM/EDAC/IEEE Design Automation Conference (DAC), 1-6

205. A DOE set for normalization-based extraction of fill impact on capacitances
Citations:28
Authors: AB Kahng, RO Topaloglu
Publication: 8th International Symposium on Quality Electronic Design (ISQED'07), 467-474

206. On the relevance of wire load models
Citations:28
Authors: KD Boese, AB Kahng, S Mantik
Publication: Proceedings of the 2001 international workshop on System-level interconnect …

207. Implications of area-array I/O for row-based placement methodology
Citations:28
Authors: A Caldwell, AB Kahng, S Mantik, IL Markov
Publication: Proceedings. 1998 IEEE Symposium on IC/Package Design Integration (Cat. No …

208. More practical bounded-skew clock routing
Citations:28
Authors: AB Kahng, AB Kahng, AB Kahng, AB Kahng, CWA Tsao
Publication: Proceedings of the 34th annual Design Automation Conference, 594-599

209. Low-cost single-layer clock trees with exact zero Elmore delay skew
Citations:28
Authors: AB Kahng, CWA Tsao
Publication: Proceedings of the 1994 IEEE/ACM international conference on Computer-aided …

210. Optimal equivalent circuits for interconnect delay calculations using moments
Citations:28
Authors: AB Kahng, S Muddu
Publication: Proc. European DAC, 164-169

211. High-performance gate sizing with a signoff timer
Citations:27
Authors: AB Kahng, S Kang, H Lee, IL Markov, P Thapar
Publication: Proceedings of the International Conference on Computer-Aided Design, 450-457

212. On potential design impacts of electromigration awareness
Citations:27
Authors: AB Kahng, S Nath, TS Rosing
Publication: 2013 18th Asia and South Pacific Design Automation Conference (ASP-DAC), 527-532

213. Timing yield-aware color reassignment and detailed placement perturbation for bimodal CD distribution in double patterning lithography
Citations:27
Authors: M Gupta, K Jeong, AB Kahng
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

214. Quantifying error in dynamic power estimation of CMOS circuits
Citations:27
Authors: P Gupta, AB Kahng, S Muddu
Publication: Analog Integrated Circuits and Signal Processing 42 (3), 253

215. Intrinsic shortest path length: a new, accurate a priori wirelength estimator
Citations:26
Authors: AB Kahng, S Reda
Publication: Proceedings of the 2005 IEEE/ACM International conference on Computer-aided …

216. Engineering a scalable placement heuristic for DNA probe arrays
Citations:26
Authors: AB Kahng, I Mandoiu, P Pevzner, S Reda, A Zelikovsky
Publication: Proceedings of the seventh annual international conference on Research in …

217. Closing the smoothness and uniformity gap in area fill synthesis
Citations:26
Authors: Y Chen, AB Kahng, G Robins, A Zelikovsky
Publication: Proceedings of the 2002 international symposium on Physical design, 137-142

218. Assessing chip-level impact of double patterning lithography
Citations:25
Authors: K Jeong, AB Kahng, RO Topaloglu
Publication: 2010 11th International Symposium on Quality Electronic Design (ISQED), 122-130

219. A practical transistor-level dual threshold voltage assignment methodology
Citations:25
Authors: P Gupta, AB Kahng, P Sharma
Publication: Sixth international symposium on quality electronic design (isqed'05), 421-426

220. Border Length Minimization in DNA Array Design*
Citations:25
Authors: AB Kahng, II Măndoiu, PA Pevzner, S Reda, AZ Zelikovsky
Publication: International Workshop on Algorithms in Bioinformatics, 435-448

221. Provably good global buffering by multi-terminal multicommodity flow approximation
Citations:25
Authors: FF Dragan, AB Kahng, AB Kahng, AB Kahng, AB Kahng, I Mandoiu, ...
Publication: Proceedings of the 2001 Asia and South Pacific Design Automation Conference …

222. Wiring layer assignments with consistent stage delays
Citations:25
Authors: AB Kahng, D Stroobandt
Publication: Proceedings of the 2000 international workshop on System-level interconnect …

223. Hypergraph partitioning with fixed vertices
Citations:25
Authors: AE Caldwell, AB Kahng, IL Markov
Publication: Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), 355-359

224. On the performance bounds for a class of rectilinear Steiner tree heuristics in arbitrary dimension
Citations:25
Authors: AB Kahng, G Robins
Publication: IEEE transactions on computer-aided design of integrated circuits and …

225. A global-local optimization framework for simultaneous multi-mode multi-corner clock skew variation reduction
Citations:24
Authors: K Han, J Li, AB Kahng, S Nath, J Lee
Publication: Proceedings of the 52nd Annual Design Automation Conference, 26

226. MAPG: Memory access power gating
Citations:24
Authors: K Jeong, AB Kahng, S Kang, TS Rosing, R Strong
Publication: Proceedings of the Conference on Design, Automation and Test in Europe, 1054 …

227. Method and system for integrated circuit optimization by using an optimized standard-cell library
Citations:24
Authors: P Gupta, A Kahng, S Shah
Publication: US Patent 7,716,612

228. Layout-aware scan chain synthesis for improved path delay fault coverage
Citations:24
Authors: P Gupta, AB Kahng, II Mandoiu, P Sharma
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

229. Fast and efficient phase conflict detection and correction in standard-cell layouts
Citations:24
Authors: C Chiang, AB Kahng, S Sinha, X Xu
Publication: Proceedings of the 2005 IEEE/ACM International conference on Computer-aided …

230. Noise model for multiple segmented coupled RC interconnects
Citations:24
Authors: AB Kahng, S Muddu, N Pol, D Vidhani
Publication: Proceedings of the IEEE 2001. 2nd International Symposium on Quality …

231. Simulated annealing of neural networks: The'cooling'strategy reconsidered
Citations:24
Authors: KD Boese, AB Kahng
Publication: 1993 IEEE International Symposium on Circuits and Systems, 2572-2575

232. Timing margin recovery with flexible flip-flop timing model
Citations:23
Authors: AB Kanng, H Lee
Publication: Fifteenth International Symposium on Quality Electronic Design, 496-503

233. Revisiting the layout decomposition problem for double patterning lithography
Citations:23
Authors: AB Kahng, CH Park, X Xu, H Yao
Publication: Photomask Technology 2008 7122, 71220N

234. Fast and efficient bright-field AAPSM conflict detection and correction
Citations:23
Authors: C Chiang, AB Kahng, S Sinha, X Xu, AZ Zelikovsky
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

235. Efficient design and analysis of robust power distribution meshes
Citations:23
Authors: P Gupta, AB Kahng
Publication: 19th International Conference on VLSI Design held jointly with 5th …

236. Reticle floorplanning with guaranteed yield for multi-project wafers
Citations:23
Authors: AB Kahng, S Reda
Publication: IEEE International Conference on Computer Design: VLSI in Computers and …

237. Research directions for coevolution of rules and routers
Citations:23
Authors: AB Kahng, AB Kahng, AB Kahng, AB Kahng
Publication: Proceedings of the 2003 international symposium on Physical design, 122-125

238. Toward better wireload models in the presence of obstacles
Citations:23
Authors: CK Cheng, AB Kahng, B Liu, D Stroobandt
Publication: IEEE Transactions on Very Large Scale Integration (VLSI) Systems 10 (2), 177-189

239. Special Features-Toward CAD-IP Reuse: A Web Bookshelf of Fundamental Algorithms
Citations:23
Authors: AE Caldwell, AB Kahng, IL Markov
Publication: IEEE Design and Test of Computers 19 (3), 72-81

240. Routability optimization for industrial designs at sub-14nm process nodes using machine learning
Citations:22
Authors: WTJ Chan, PH Ho, AB Kahng, P Saxena
Publication: Proceedings of the 2017 ACM on International Symposium on Physical Design, 15-21

241. Mixed cell-height implementation for improved design quality in advanced nodes
Citations:22
Authors: S Dobre, AB Kahng, J Li
Publication: Proceedings of the IEEE/ACM International Conference on Computer-Aided …

242. Layout decomposition for double patterning lithography
Citations:22
Authors: AB Kahng, H Yao
Publication: US Patent 8,751,974

243. Accurate machine-learning-based on-chip router modeling
Citations:22
Authors: K Jeong, AB Kahng, B Lin, K Samadi
Publication: IEEE Embedded Systems Letters 2 (3), 62-66

244. Investigation of diffusion rounding for post-lithography analysis
Citations:22
Authors: P Gupta, AB Kahng, Y Kim, S Shah, D Sylvester
Publication: Proceedings of the 2008 Asia and South Pacific Design Automation Conference …

245. Variability-driven considerations in the design of integrated-circuit global interconnects
Citations:22
Authors: L He, AB Kahng, KH Tam, J Xiong
Publication: Proc. 21th Intl. VLSI Multilevel Interconnection (VMIC) Conf, 214-221

246. Combinatorial group testing methods for the BIST diagnosis problem
Citations:22
Authors: AB Kahng, S Reda
Publication: Proceedings of the 2004 Asia and South Pacific Design Automation Conference …

247. On the skew-bounded minimum-buffer routing tree problem
Citations:22
Authors: C Albrecht, AB Kahng, B Liu, II Mandoiu, AZ Zelikovsky
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

248. Tuning strategies for global interconnects in high-performance deep-submicron ICs
Citations:22
Authors: AB Kahng, S Muddu, E Sarto
Publication: VLSI Design 10 (1), 21-34

249. A deep learning methodology to proliferate golden signoff timing
Citations:21
Authors: SS Han, AB Kahng, S Nath, AS Vydyanathan
Publication: Proceedings of the conference on Design, Automation & Test in Europe, 260

250. Methodology from chaos in IC implementation
Citations:21
Authors: K Jeong, AB Kahng
Publication: 2010 11th International Symposium on Quality Electronic Design (ISQED), 885-892

251. Electrical metrics for lithographic line-end tapering
Citations:21
Authors: P Gupta, K Jeong, AB Kahng, CH Park
Publication: Photomask and Next-Generation Lithography Mask Technology XV 7028, 70283A

252. Quantified impacts of guardband reduction on design process outcomes
Citations:21
Authors: K Jeong, AB Kahng, K Samadi
Publication: 9th International Symposium on Quality Electronic Design (isqed 2008), 790-797

253. New and improved BIST diagnosis methods from combinatorial group testing theory
Citations:21
Authors: AB Kahng, S Reda
Publication: IEEE transactions on computer-aided design of integrated circuits and …

254. Minimum buffered routing with bounded capacitive load for slew rate and reliability control
Citations:21
Authors: CJ Alpert, AB Kahng, B Liu, II Mandoiu, AZ Zelikovsky
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

255. Minimum-buffered routing of non-critical nets for slew rate and reliability control
Citations:21
Authors: C Alpert, AB Kahng, AB Kahng, AB Kahng, AB Kahng, B Liu, I Măndoiu, ...
Publication: Proceedings of the 2001 IEEE/ACM international conference on Computer-aided …

256. The associative-skew clock routing problem
Citations:21
Authors: Y Chen, AB Kahng, G Qu, A Zelikovsky
Publication: 1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of …

257. Electron beam lithography simulation for mask making
Citations:21
Authors: CA Mack
Publication: Microelectronic engineering 46 (1-4), 283-286

258. Accurate analytical delay models for VLSI interconnects
Citations:21
Authors: AB Kahng, S Muddu
Publication: UCLA Computer Science Department

259. Evaluation of BEOL design rule impacts using an optimal ILP-based detailed router
Citations:20
Authors: K Han, AB Kahng, H Lee
Publication: 2015 52nd ACM/EDAC/IEEE Design Automation Conference (DAC), 1-6

260. SI for free: machine learning of interconnect coupling delay and transition effects
Citations:20
Authors: AB Kahng, M Luo, S Nath
Publication: 2015 ACM/IEEE International Workshop on System Level Interconnect Prediction …

261. Lithography-induced limits to scaling of design quality
Citations:20
Authors: AB Kahng
Publication: Design-Process-Technology Co-optimization for Manufacturability VIII 9053 …

262. Tunable sensors for process-aware voltage scaling
Citations:20
Authors: TB Chan, AB Kahng
Publication: Proceedings of the International Conference on Computer-Aided Design, 7-14

263. Performance-driven optical proximity correction for mask cost reduction
Citations:20
Authors: P Gupta, AB Kahng, D Sylvester, J Yang
Publication: Journal of Micro/Nanolithography, MEMS, and MOEMS 6 (3), 031005

264. Fill for shallow trench isolation CMP
Citations:20
Authors: AB Kahng, P Sharma, A Zelikovsky
Publication: 2006 IEEE/ACM International Conference on Computer Aided Design, 661-668

265. Statistical gate level simulation via voltage controlled current source models
Citations:20
Authors: B Liu, AB Kahng
Publication: 2006 IEEE International Behavioral Modeling and Simulation Workshop, 23-27

266. Floorplan evaluation with timing-driven global wireplanning, pin assignment and buffer/wire sizing
Citations:20
Authors: C Albrecht, AB Kahng, I Mandoiu, A Zelikovsky
Publication: Proceedings of the 2002 Asia and South Pacific Design Automation Conference, 580

267. Planar-DME: Improved planar zero-skew clock routing with minimum pathlength delay
Citations:20
Authors: AB Kahng, CWA Tsao
Publication: UCLA Computer Science Department

268. Timing yield-aware color reassignment and detailed placement perturbation for double patterning lithography
Citations:19
Authors: M Gupta, K Jeong, AB Kahng
Publication: 2009 IEEE/ACM International Conference on Computer-Aided Design-Digest of …

269. Revisiting the linear programming framework for leakage power vs. performance optimization
Citations:19
Authors: K Jeong, AB Kahng, H Yao
Publication: 2009 10th International Symposium on Quality Electronic Design, 127-134

270. A new design cost model for the 2001 ITRS
Citations:19
Authors: AB Kahng, G Smith
Publication: Proceedings International Symposium on Quality Electronic Design, 190-193

271. Distributed sensing and probing with multiple search agents: toward system-level landmine detection solutions
Citations:19
Authors: DE Franklin, AB Kahng, MA Lewis
Publication: Detection Technologies for Mines and Minelike Targets 2496, 698-709

272. On the big valley and adaptive multi-start for discrete global optimizations
Citations:19
Authors: KD Boese, AB Kahng, S Muddu
Publication: Comput. Sci. Dept., Univ. California, Los Angeles, Tech. Rep. TR-930 15

273. Beol stack-aware routability prediction from placement using data mining techniques
Citations:18
Authors: WTJ Chan, Y Du, AB Kahng, S Nath, K Samadi
Publication: 2016 IEEE 34th International Conference on Computer Design (ICCD), 41-48

274. Eyecharts: Constructive benchmarking of gate sizing heuristics
Citations:18
Authors: P Gupta, AB Kahng, A Kasibhatla, P Sharma
Publication: Design Automation Conference, 597-602

275. Method and system for reshaping a transistor gate in an integrated circuit to achieve a target objective
Citations:18
Authors: P Gupta, A Kahng, D Reed
Publication: US Patent 7,730,432

276. Fast dual-graph-based hotspot filtering
Citations:18
Authors: AB Kahng, CH Park, X Xu
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

277. Constructing current-based gate models based on existing timing library
Citations:18
Authors: AB Kahng, B Liu, X Xu
Publication: 7th International Symposium on Quality Electronic Design (ISQED'06), 6 pp.-42

278. Q-Tree: A new iterative improvement approach for buffered interconnect optimization
Citations:18
Authors: AB Kahng, B Liu
Publication: IEEE Computer Society Annual Symposium on VLSI, 2003. Proceedings., 183-188

279. Splitting an ordering into a partition to minimize diameter
Citations:18
Authors: CJ Alpert, AB Kahng
Publication: Journal of Classification 14 (1), 51-74

280. Practical bounded-skew clock routing
Citations:18
Authors: AB Kahng, CWA Tsao
Publication: High Performance Clock Distribution Networks, 87-103

281. Scan chain optimization: Heuristic and optimal solutions
Citations:18
Authors: KD Boese, AB Kahng, RS Tsay
Publication: UCLA CS Dept. Internal Rep

282. CACTI 7: New tools for interconnect exploration in innovative off-chip memories
Citations:17
Authors: R Balasubramonian, AB Kahng, N Muralimanohar, A Shafiee, V Srinivas
Publication: ACM Transactions on Architecture and Code Optimization (TACO) 14 (2), 14

283. 3DIC benefit estimation and implementation guidance from 2DIC implementation
Citations:17
Authors: WTJ Chan, Y Du, AB Kahng, S Nath, K Samadi
Publication: 2015 52nd ACM/EDAC/IEEE Design Automation Conference (DAC), 1-6

284. Horizontal benchmark extension for improved assessment of physical CAD research
Citations:17
Authors: AB Kahng, H Lee, J Li
Publication: Proceedings of the 24th edition of the great lakes symposium on VLSI, 27-32

285. Impact of adaptive voltage scaling on aging-aware signoff
Citations:17
Authors: TB Chan, WTJ Chan, AB Kahng
Publication: Proceedings of the Conference on Design, Automation and Test in Europe, 1683 …

286. Auxiliary pattern-based optical proximity correction for better printability, timing, and leakage control
Citations:17
Authors: AB Kahng, SV Muddu, CH Park
Publication: Journal of Micro/Nanolithography, MEMS, and MOEMS 7 (1), 013002

287. Statistical crosstalk aggressor alignment aware interconnect delay calculation
Citations:17
Authors: AB Kahng, B Liu, X Xu
Publication: Proceedings of the 2006 international workshop on System-level interconnect …

288. Supply voltage degradation aware analytical placement
Citations:17
Authors: AB Kahng, B Liu, Q Wang
Publication: 2005 International Conference on Computer Design, 437-443

289. On mismatches between incremental optimizers and instance perturbations in physical design tools
Citations:17
Authors: AB Kahng, S Mantik
Publication: IEEE/ACM International Conference on Computer Aided Design. ICCAD-2000. IEEE …

290. IC layout and manufacturability: critical links and design flow implications
Citations:17
Authors: AB Kahng
Publication: Proceedings Twelfth International Conference on VLSI Design.(Cat. No …

291. Improving the performance of evolutionary optimization by dynamically scaling the evaluation function
Citations:17
Authors: AS Fukunaga, AB Kahng
Publication: UCLA Computer Science Department

292. Adaptive tuning of photonic devices in a photonic NoC through dynamic workload allocation
Citations:16
Authors: JL Abellán, AK Coskun, A Gu, W Jin, A Joshi, AB Kahng, J Klamkin, ...
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

293. Scalable detailed placement legalization for complex sub-14nm constraints
Citations:16
Authors: K Han, AB Kahng, H Lee
Publication: 2015 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 867-873

294. The ITRS MPU and SOC system drivers: Calibration and implications for design-based equivalent scaling in the roadmap
Citations:16
Authors: WTJ Chan, AB Kahng, S Nath, I Yamamoto
Publication: 2014 IEEE 32nd International Conference on Computer Design (ICCD), 153-160

295. Mobile system considerations for SDRAM interface trends
Citations:16
Authors: AB Kahng, V Srinivas
Publication: Proceedings of the System Level Interconnect Prediction Workshop, 5

296. A power-constrained MPU roadmap for the International Technology Roadmap for Semiconductors (ITRS)
Citations:16
Authors: K Jeong, AB Kahng
Publication: 2009 International SoC Design Conference (ISOCC), 49-52

297. Detailed placement for enhanced control of resist and etch CDs
Citations:16
Authors: P Gupta, AB Kahng, CH Park
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

298. Computer-aided optimization of DNA array design and manufacturing
Citations:16
Authors: AB Kahng, II Măndoiu, S Reda, X Xu, AZ Zelikovsky
Publication: Design Automation Methods and Tools for Microfluidics-Based Biochips, 235-269

299. Futures for Partitioning in Physical design
Citations:16
Authors: AB Kahng
Publication: Proc. ACM/IEEE Intl. Symp. on Physical Design, 190-193

300. An improved graph-based FPGA technology mapping algorithm for delay optimization
Citations:16
Authors: J Cong, Y Ding, AB Kahng, P Trajmar, KC Chen
Publication: Proceedings 1992 IEEE International Conference on Computer Design: VLSI in …

301. Synthesis and analysis of design-dependent ring oscillator (ddro) performance monitors
Citations:15
Authors: TB Chan, P Gupta, AB Kahng, L Lai
Publication: IEEE transactions on very large scale integration (VLSI) systems 22 (10 …

302. Statistical timing analysis in the presence of signal-integrity effects
Citations:15
Authors: AB Kahng, B Liu, X Xu
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

303. A tale of two nets: Studies of wirelength progression in physical design
Citations:15
Authors: AB Kahng, S Reda
Publication: Proceedings of the 2006 international workshop on System-level interconnect …

304. Function smoothing with applications to VLSI layout
Citations:15
Authors: R Baldick, AB Kahng, A Kennings, IL Markov
Publication: Proceedings of the ASP-DAC'99 Asia and South Pacific Design Automation …

305. Delay models for MCM interconnects when response is nonmonotone
Citations:15
Authors: AB Kahng, K Masuko, S Muddu
Publication: Proceedings 1997 IEEE Multi-Chip Module Conference, 102-107

306. Machine learning applications in physical design: recent results and directions
Citations:14
Authors: AB Kahng
Publication: Proceedings of the 2018 International Symposium on Physical Design, 68-73

307. OCV-aware top-level clock tree optimization
Citations:14
Authors: TB Chan, K Han, AB Kahng, JG Lee, S Nath
Publication: Proceedings of the 24th edition of the great lakes symposium on VLSI, 33-38

308. Minimum implant area-aware gate sizing and placement
Citations:14
Authors: AB Kahng, H Lee
Publication: Proceedings of the 24th edition of the great lakes symposium on VLSI, 57-62

309. Enhanced metamodeling techniques for high-dimensional IC design estimation problems
Citations:14
Authors: AB Kahng, B Lin, S Nath
Publication: 2013 Design, Automation & Test in Europe Conference & Exhibition (DATE …

310. Trace-driven optimization of networks-on-chip configurations
Citations:14
Authors: AB Kahng, B Lin, K Samadi, RS Ramanujam
Publication: Proceedings of the 47th Design Automation Conference, 437-442

311. Performance-aware CMP fill pattern optimization
Citations:14
Authors: AB Kahng, RO Topaloglu
Publication: Invited Paper, in Proc. VMIC

312. Lens aberration aware timing-driven placement
Citations:14
Authors: AB Kahng, CH Park, P Sharma, Q Wang
Publication: Proceedings of the Design Automation & Test in Europe Conference 1, 1-6

313. Compressible area fill synthesis
Citations:14
Authors: Y Chen, AB Kahng, G Robins, A Zelikovsky, Y Zheng
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

314. Bright-field AAPSM conflict detection and correction
Citations:14
Authors: C Chiang, A Kahng, S Sinha, X Xu, A Zelikovsky
Publication: Design, Automation and Test in Europe, 908-913

315. How much variability can designers tolerate?
Citations:14
Authors: AB Kahng
Publication: IEEE Design & Test of Computers 20 (6), 96-97

316. Local unidirectional bias for smooth cutsize-delay tradeoff in performance-driven bipartitioning
Citations:14
Authors: AB Kahng, X Xu
Publication: Proceedings of the 2003 international symposium on Physical design, 81-86

317. Multi-way graph and hypergraph partitioning.
Citations:14
Authors: CJ Alpert
Publication: 

318. New results and algorithms for MCM substrate testing
Citations:14
Authors: AB Kahng, G Robins, EA Walkup
Publication: [Proceedings] 1992 IEEE International Symposium on Circuits and Systems 3 …

319. ILP-based co-optimization of cut mask layout, dummy fill, and timing for sub-14nm BEOL technology
Citations:13
Authors: K Han, AB Kahng, H Lee, L Wang
Publication: Photomask Technology 2015 9635, 96350E

320. Mission profile aware IC design: a case study
Citations:13
Authors: G Jerke, AB Kahng
Publication: Proceedings of the conference on Design, Automation & Test in Europe, 64

321. Learning-based approximation of interconnect delay and slew in signoff timing tools
Citations:13
Authors: AB Kahng, S Kang, H Lee, S Nath, J Wadhwani
Publication: 2013 ACM/IEEE International Workshop on System Level Interconnect Prediction …

322. Smart non-default routing for clock power reduction
Citations:13
Authors: AB Kahng, S Kang, H Lee
Publication: Proceedings of the 50th Annual Design Automation Conference, 91

323. More realistic power grid verification based on hierarchical current and power constraints
Citations:13
Authors: CK Cheng, P Du, AB Kahng, GKH Pang, Y Wang, N Wong
Publication: Proceedings of the 2011 international symposium on Physical design, 159-166

324. Method of designing a digital circuit by correlating different static timing analyzers
Citations:13
Authors: CW Moon, P Gupta, PJ Donehue, AB Kahng
Publication: US Patent 7,823,098

325. Statistical gate delay calculation with crosstalk alignment consideration
Citations:13
Authors: AB Kahng, B Liu, X Xu
Publication: Proceedings of the 16th ACM Great Lakes symposium on VLSI, 223-228

326. Efficient decoupling capacitor planning via convex programming methods
Citations:13
Authors: AB Kahng, B Liu, SXD Tan
Publication: Proceedings of the 2006 international symposium on Physical design, 102-107

327. Impact of gate-length biasing on threshold-voltage selection
Citations:13
Authors: AB Kahng, S Muddu, P Sharma
Publication: 7th International Symposium on Quality Electronic Design (ISQED'06), 6 pp.-754

328. Yield-driven multi-project reticle design and wafer dicing
Citations:13
Authors: AB Kahng, I Mandoiu, X Xu, A Zelikovsky
Publication: 25th Annual BACUS Symposium on Photomask Technology 5992, 599249

329. Closing the loop in interconnect analyses and optimization: CMP fill, lithography and timing
Citations:13
Authors: P Gupta, AB Kahng, OS Nakagawa, K Samadi
Publication: Proc. Int. VLSI/ULSI Multilevel Interconnection Conf, 352-363

330. Evaluation of placer suboptimality via zero-change netlist transformations
Citations:13
Authors: AB Kahng, S Reda
Publication: Proceedings of the 2005 international symposium on Physical design, 208-215

331. Joining the design and mask flows for better and cheaper masks
Citations:13
Authors: P Gupta, AB Kahng, CH Park, P Sharma, DMC Sylvester, J Yang
Publication: 24th Annual BACUS Symposium on Photomask Technology 5567, 318-329

332. The Road Ahead-Shared red bricks
Citations:13
Authors: AB Kahng
Publication: IEEE Design & Test of Computers 19 (2), 70-71

333. Analysis of RC interconnections under ramp input
Citations:13
Authors: AB Kahng, S Muddu
Publication: ACM Transactions on Design Automation of Electronic Systems (TODAES) 2 (2 …

334. Optimal algorithms for substrate testing in multi-chip modules
Citations:13
Authors: AB Kahng, G Robins, EA Walkup
Publication: High Performance Design Automation for Multi-Chip Modules and Packages, 181-198

335. A remote robotics laboratory on the internet
Citations:13
Authors: YU Cao, TW Chen, MD Harris, AB Kahng, MA Lewis, AD Stechert
Publication: Proc. INET-95, Honolulu

336. tree delay, average tree delay (ie, sum of delays to all the pins), or any other well-behaved delay func-tion. Because the typical CAD environment consists of a large network …
Citations:13
Authors: MF Jukl, P Kozak, M Wiesel
Publication: 

337. Learning-based prediction of embedded memory timing failures during initial floorplan design
Citations:12
Authors: WTJ Chan, KY Chung, AB Kahng, ND MacDonald, S Nath
Publication: 2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC), 178-185

338. Many-core token-based adaptive power gating
Citations:12
Authors: AB Kahng, S Kang, TS Rosing, R Strong
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

339. TAP: token-based adaptive power gating
Citations:12
Authors: AB Kahng, S Kang, T Rosing, R Strong
Publication: Proceedings of the 2012 ACM/IEEE international symposium on Low power …

340. Generation of design guarantees for interconnect matching
Citations:12
Authors: AB Kahng, RO Topaloglu
Publication: Proceedings of the 2006 international workshop on System-level interconnect …

341. Resist heating dependence on subfield scheduling in 50-kV electron beam maskmaking
Citations:12
Authors: SV Babin, AB Kahng, I Mandoiu, SV Muddu
Publication: Photomask and Next-Generation Lithography Mask Technology X 5130, 718-726

342. A system for automatic recording and prediction of design quality metrics
Citations:12
Authors: AB Kahng, S Mantik
Publication: Proceedings of the IEEE 2001. 2nd International Symposium on Quality …

343. Relaxed partitioning balance constraints in top-down placement
Citations:12
Authors: AE Caldwell, AB Kahng, IL Markov
Publication: Proceedings Eleventh Annual IEEE International ASIC Conference (Cat. No …

344. Optimizing stochastic circuits for accuracy-energy tradeoffs
Citations:11
Authors: A Alaghi, WTJ Chan, JP Hayes, AB Kahng, J Li
Publication: Proceedings of the IEEE/ACM International Conference on Computer-Aided …

345. Active-mode leakage reduction with data-retained power gating
Citations:11
Authors: AB Kahng, S Kang, B Park
Publication: Proceedings of the Conference on Design, Automation and Test in Europe, 1209 …

346. Construction of realistic gate sizing benchmarks with known optimal solutions
Citations:11
Authors: AB Kahng, S Kang
Publication: Proceedings of the 2012 ACM international symposium on International …

347. Recovery-driven design: Exploiting error resilience in design of energy-efficient processors
Citations:11
Authors: AB Kahng, S Kang, R Kumar, J Sartori
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

348. Method and system for wafer topography-aware integrated circuit design analysis and optimization
Citations:11
Authors: P Gupta, A Kahng, P Sharma, S Muddu
Publication: US Patent 8,024,675

349. Accurate predictive interconnect modeling for system-level design
Citations:11
Authors: LP Carloni, AB Kahng, SV Muddu, A Pinto, K Samadi, P Sharma
Publication: IEEE transactions on very large scale integration (VLSI) systems 18 (4), 679-684

350. Dose map and placement co-optimization for timing yield enhancement and leakage power reduction
Citations:11
Authors: K Jeong, AB Kahng, CH Park, H Yao
Publication: Proceedings of the 45th annual Design Automation Conference, 516-521

351. Self-compensating design for reduction of timing and leakage sensitivity to systematic pattern-dependent variation
Citations:11
Authors: P Gupta, AB Kahng, Y Kim, D Sylvester
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

352. Guest editors' introduction: RTL to GDSII-from foilware to standard practice
Citations:11
Authors: D Hill, AB Kahng
Publication: IEEE Design & Test of Computers 21 (1), 9-12

353. Scalable heuristics for design of DNA probe arrays
Citations:11
Authors: AB Kahng, II Măndoiu, PA Pevzner, S Reda, AZ Zelikovsky
Publication: Journal of Computational Biology 11 (2-3), 429-447

354. Boosting: Min-cut placement with improved signal delay
Citations:11
Authors: AB Kahng, IL Markov, S Reda
Publication: Proceedings Design, Automation and Test in Europe Conference and Exhibition …

355. Improved a priori interconnect predictions and technology extrapolation in the GTX system
Citations:11
Authors: Y Cao, C Hu, X Huang, AB Kahng, IL Markov, M Oliver, D Stroobandt, ...
Publication: IEEE Transactions on Very Large Scale Integration (VLSI) Systems 11 (1), 3-14

356. Improving the quadratic objective function in module placement
Citations:11
Authors: L Hagen, AB Kahng
Publication: [1992] Proceedings. Fifth Annual IEEE International ASIC Conference and …

357. Provably good algorithms for performance-driven global routing
Citations:11
Authors: J Cong, A Kahng, G Robins, M Sarrafzadeh, CK Wong
Publication: [Proceedings] 1992 IEEE International Symposium on Circuits and Systems 5 …

358. IC layout adjustment method and tool for improving dielectric reliability at interconnects
Citations:10
Authors: AB Kahng, TB Chan
Publication: US Patent 9,922,161

359. Improved flop tray-based design implementation for power reduction
Citations:10
Authors: AB Kahng, J Li, L Wang
Publication: Proceedings of the 35th International Conference on Computer-Aided Design, 20

360. Redcooper: Hardware sensor enabled variability software testbed for lifetime energy constrained application
Citations:10
Authors: Y Agarwal, A Bishop, TB Chan, M Fotjik, P Gupta, A Kahng, L Lai, P Martin, ...
Publication: 

361. High-dimensional metamodeling for prediction of clock tree synthesis outcomes
Citations:10
Authors: AB Kahng, B Lin, S Nath
Publication: 2013 ACM/IEEE International Workshop on System Level Interconnect Prediction …

362. Comprehensive modeling methodologies for NoC router estimation
Citations:10
Authors: AB Kahng, B Lin, S Nath
Publication: Department of Computer Science and Engineering, University of California …

363. Tool for modifying mask design layout
Citations:10
Authors: AB Kahng, P Gupta, D Sylvester, J Yang
Publication: US Patent 8,103,981

364. Shaping gate channels for improved devices
Citations:10
Authors: P Gupta, AB Kahng, Y Kim, S Shah, D Sylvester
Publication: Design for Manufacturability through Design-Process Integration II 6925, 69250I

365. Auxiliary pattern for cell-based OPC
Citations:10
Authors: AB Kahng, CH Park
Publication: Photomask Technology 2006 6349, 63494S

366. Standard cell library optimization for leakage reduction
Citations:10
Authors: S Shah, P Gupta, A Kahng
Publication: 2006 43rd ACM/IEEE Design Automation Conference, 983-986

367. Wafer topography-aware optical proximity correction for better DOF margin and CD control
Citations:10
Authors: P Gupta, AB Kahng, CH Park, K Samadi, X Xu
Publication: Photomask and Next-Generation Lithography Mask Technology XII 5853, 844-854

368. A roadmap and vision for physical design
Citations:10
Authors: AB Kahng, AB Kahng, AB Kahng, AB Kahng
Publication: Proceedings of the 2002 international symposium on Physical design, 112-117

369. Iterative partitioning with varying node weights
Citations:10
Authors: AE Caldwell, AB Kahng, IL Markov
Publication: VLSI Design 11 (3), 249-258

370. Task Force 1: training in clinical cardiology
Citations:10
Authors: JS Alpert, WJ Arnold, BR Chaitman, CR Conti, GA Ewy, EL Michelson, ...
Publication: Journal of the American College of Cardiology 25 (1), 4-9

371. A general methodology for response and delay computations in VLSI interconnects
Citations:10
Authors: AB Kahng, S Muddu
Publication: University of California (Los Angeles). Computer Science Department

372. Solution of the discrete Plateau problem.
Citations:10
Authors: TC Hu, AB Kahng, G Robins
Publication: Proceedings of the National Academy of Sciences 89 (19), 9235-9236

373. Process simulation and cost analysis for removing inorganics from wood chips using combined mechanical and chemical preprocessing
Citations:9
Authors: H Hu, TL Westover, R Cherry, JE Aston, JA Lacey, DN Thompson
Publication: BioEnergy Research 10 (1), 237-247

374. On aging-aware signoff for circuits with adaptive voltage scaling
Citations:9
Authors: TB Chan, WTJ Chan, AB Kahng
Publication: IEEE Transactions on Circuits and Systems I: Regular Papers 61 (10), 2920-2930

375. A new methodology for reduced cost of resilience
Citations:9
Authors: AB Kahng, S Kang, J Li
Publication: Proceedings of the 24th edition of the great lakes symposium on VLSI, 157-162

376. Method and apparatus for detecting lithographic hotspots in a circuit layout
Citations:9
Authors: AB Kahng, CH Park, X Xu
Publication: US Patent 7,945,870

377. Lens aberration aware placement for timing yield
Citations:9
Authors: AB Kahng, CH Park, P Sharma, Q Wang
Publication: ACM Transactions on Design Automation of Electronic Systems (TODAES) 14 (1), 16

378. A global minimum clock distribution network augmentation algorithm for guaranteed clock skew yield
Citations:9
Authors: B Liu, AB Kahng, X Xu, J Hu, G Venkataraman
Publication: Proceedings of the 2007 Asia and South Pacific Design Automation Conference …

379. Data volume reduction in dummy fill generation
Citations:9
Authors: Y Chen, AB Kahng, G Robins, A Zelikovsky, YH Zheng
Publication: Proc. Design, Automation and Testing in Europe, Munich, 868-873

380. Provably good global buffering by generalized multiterminal multicommodity flow approximation
Citations:9
Authors: FF Dragan, AB Kahng, II Mandoiu, S Muddu, A Zelikovsky
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

381. The cost of design
Citations:9
Authors: AB Kahng
Publication: IEEE Design & Test of Computers 19 (4), 136-+

382. JBIG Compression Algorithms for" Dummy Fill" VLSI Layout Data
Citations:9
Authors: R Ellis, AB Kahng, Y Zheng
Publication: Department of Computer Science and Engineering, University of California …

383. A Steiner tree construction for VLSI routing
Citations:9
Authors: AB Kahng
Publication: IJCNN-91-Seattle International Joint Conference on Neural Networks 1, 133-139

384. Replace: Advancing solution quality and routability validation in global placement
Citations:8
Authors: CK Cheng, AB Kahng, I Kang, L Wang
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

385. New directions for learning-based IC design tools and methodologies
Citations:8
Authors: AB Kahng
Publication: Proceedings of the 23rd Asia and South Pacific Design Automation Conference …

386. Trading accuracy for energy in stochastic circuit design
Citations:8
Authors: A Alaghi, WTJ Chan, JP Hayes, AB Kahng, J Li
Publication: ACM Journal on Emerging Technologies in Computing Systems (JETC) 13 (3), 47

387. Optimization of overdrive signoff
Citations:8
Authors: TB Chan, AB Kahng, J Li, S Nath
Publication: 2013 18th Asia and South Pacific Design Automation Conference (ASP-DAC), 344-349

388. Internet telephony through hosts
Citations:8
Authors: J Cox, AB Kahng, P Sharma
Publication: US Patent 8,073,977

389. Analytical thermal placement for VLSI lifetime improvement and minimum performance variation
Citations:8
Authors: AB Kahng, SM Kang, W Li, B Liu
Publication: 2007 25th International Conference on Computer Design, 71-77

390. Wirelength minimization for min-cut placements via placement feedback
Citations:8
Authors: AB Kahng, S Reda
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

391. Modeling edge placement error distribution in standard cell library
Citations:8
Authors: P Gupta, AB Kahng, SV Muddu, S Nakagawa
Publication: Design and Process Integration for Microelectronic Manufacturing IV 6156, 61560S

392. Subfield scheduling for throughput maximization in electron-beam photomask fabrication
Citations:8
Authors: SV Babin, AB Kahng, II Mandoiu, S Muddu
Publication: Emerging Lithographic Technologies VII 5037, 934-942

393. A novel metric for interconnect architecture performance
Citations:8
Authors: P Dasgupta, AB Kahng, S Muddu
Publication: 2003 Design, Automation and Test in Europe Conference and Exhibition, 448-453

394. The road ahead: The significance of packaging
Citations:8
Authors: A Kahng
Publication: IEEE Design & Test of Computers, 104-105

395. A layout advisor for timing-critical bus routing
Citations:8
Authors: W Huang, AB Kahng
Publication: Proceedings. Tenth Annual IEEE International ASIC Conference and Exhibit …

396. New analyses of distributed RC interconnections
Citations:8
Authors: AB Kahng, S Muddu
Publication: 1996 IEEE International Symposium on Circuits and Systems. Circuits and …

397. A Glossary on Analysis and Modeling of VLSI Interconnections
Citations:8
Authors: AB Kahng, S Muddu
Publication: Manuscript

398. Best-so-far vs. where-you-are: New perspectives on simulated annealing for CAD
Citations:8
Authors: KD Boese, AB Kahng, CWA Tsao
Publication: Proceedings of EURO-DAC 93 and EURO-VHDL 93-European Design Automation …

399. Exploiting fractalness of error surfaces: new methods for neural network learning
Citations:8
Authors: AB Kahng
Publication: [Proceedings] 1992 IEEE International Symposium on Circuits and Systems 1, 41-44

400. Prim-Dijkstra Revisited: Achieving Superior Timing-driven Routing Trees
Citations:7
Authors: CJ Alpert, WK Chow, K Han, AB Kahng, Z Li, D Liu, S Venkatesh
Publication: Proceedings of the 2018 International Symposium on Physical Design, 10-17

401. Benchmarking of mask fracturing heuristics
Citations:7
Authors: TB Chan, P Gupta, K Han, AA Kagalwalla, AB Kahng
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

402. Stochastic power/ground supply voltage prediction and optimization via analytical placement
Citations:7
Authors: AB Kahng, B Liu, Q Wang
Publication: IEEE Transactions on Very Large Scale Integration (VLSI) Systems 15 (8), 904-912

403. QoS Multimedia Multicast Routing.
Citations:7
Authors: II Mandoiu, A Olshevsky, A Zelikovsky, TE Gonzalez
Publication: Handbook of Approximation Algorithms and Metaheuristics

404. Method and system for reshaping metal wires in VLSI design
Citations:7
Authors: O Nakagawa, A Kahng
Publication: US Patent App. 11/199,900

405. Modeling OPC complexity for design for manufacturability
Citations:7
Authors: P Gupta, AB Kahng, S Muddu, S Nakagawa, CH Park
Publication: 25th Annual BACUS Symposium on Photomask Technology 5992, 59921W

406. Investigation of performance metrics for interconnect stack architectures
Citations:7
Authors: P Gupta, AB Kahng, Y Kim, D Sylvester
Publication: Proceedings of the 2004 international workshop on System level interconnect …

407. A proposal for routing-based timing-driven scan chain ordering
Citations:7
Authors: P Gupta, AB Kahng, S Mantik
Publication: Fourth International Symposium on Quality Electronic Design, 2003 …

408. Monte-Carlo methods for chemical-mechanical planarization on multiple-layer and dual-material models
Citations:7
Authors: Y Chen, AB Kahng, G Robins, A Zelikovsky
Publication: Design, Process Integration, and Characterization for Microelectronics 4692 …

409. Efficient optimization by modifying the objective function: Applications to timing-driven VLSI layout
Citations:7
Authors: R Baldick, AB Kahng, A Kennings, IL Markov
Publication: IEEE Transactions on Circuits and Systems I: Fundamental Theory and …

410. Analytical engines are unnecessary in top-down partitioning-based placement
Citations:7
Authors: CJ Alpert, AE Caldwell, TF Chan, DJH Huang, AB Kahng, IL Markov, ...
Publication: VLSI Design 10 (1), 99-116

411. Advanced routing for deep submicron technologies
Citations:7
Authors: R Brashears, A Kahng
Publication: Computer Design, 10-11

412. On clock routing for general cell layouts
Citations:7
Authors: J Cong, A Kahng, G Robins
Publication: [1991] Proceedings Fourth Annual IEEE International ASIC Conference and …

413. TritonRoute: an initial detailed router for advanced VLSI technologies
Citations:6
Authors: AB Kahng, L Wang, B Xu
Publication: 2018 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 1-8

414. Reducing time and effort in IC implementation: a roadmap of challenges and solutions
Citations:6
Authors: AB Kahng
Publication: 2018 55th ACM/ESDA/IEEE Design Automation Conference (DAC), 1-6

415. Leveraging thermally-aware chiplet organization in 2.5 D systems to reclaim dark silicon
Citations:6
Authors: F Eris, A Joshi, AB Kahng, Y Ma, S Mojumder, T Zhang
Publication: 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE …

416. Optimal scheduling and allocation for IC design management and cost reduction
Citations:6
Authors: P Agrawal, M Broxterman, B Chatterjee, P Cuevas, KH Hayashi, ...
Publication: ACM Transactions on Design Automation of Electronic Systems (TODAES) 22 (4), 60

417. Vertical M1 routing-aware detailed placement for congestion and wirelength reduction in sub-10nm nodes
Citations:6
Authors: P Debacker, K Han, AB Kahng, H Lee, P Raghavan, L Wang
Publication: 2017 54th ACM/EDAC/IEEE Design Automation Conference (DAC), 1-6

418. Revisiting 3DIC benefit with multiple tiers
Citations:6
Authors: WTJ Chan, AB Kahng, J Li
Publication: Integration 58, 226-235

419. Floorplan and placement methodology for improved energy reduction in stacked power-domain design
Citations:6
Authors: K Blutman, H Fatemi, AB Kahng, A Kapoor, J Li, JP de Gyvez
Publication: 2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC), 444-449

420. Cross-layer floorplan optimization for silicon photonic NoCs in many-core systems
Citations:6
Authors: AK Coskun, A Gu, W Jin, A Joshi, AB Kahng, J Klamkin, Y Ma, J Recchio, ...
Publication: Proceedings of the 2016 Conference on Design, Automation & Test in Europe …

421. An improved methodology for resilient design implementation
Citations:6
Authors: AB Kahng, S Kang, J Li, J Pineda De Gyvez
Publication: ACM Transactions on Design Automation of Electronic Systems (TODAES) 20 (4), 66

422. Methodology for electromigration signoff in the presence of adaptive voltage scaling
Citations:6
Authors: WTJ Chan, AB Kahng, S Nath
Publication: Proceedings of SLIP (System Level Interconnect Prediction) on System Level …

423. Nolo: A no-loop, predictive useful skew methodology for improved timing in ic implementation
Citations:6
Authors: TB Chan, AB Kahng, J Li
Publication: Fifteenth International Symposium on Quality Electronic Design, 504-509

424. School of Engineering
Citations:6
Authors: S Any
Publication: 

425. Cost-driven mask strategies considering parametric yield, defectivity, and production volume
Citations:6
Authors: K Jeong, AB Kahng, CJ Progler
Publication: Journal of Micro/Nanolithography, MEMS, and MOEMS 10 (3), 033021

426. Stability and scalability in global routing
Citations:6
Authors: SK Han, K Jeong, AB Kahng, J Lu
Publication: Proceedings of the System Level Interconnect Prediction Workshop, 8

427. Electrical assessment of lithographic gate line-end patterning
Citations:6
Authors: P Gupta, K Jeong, AB Kahng, CH Park
Publication: Journal of Micro/Nanolithography, MEMS, and MOEMS 9 (2), 023014

428. Opportunities in future physical implementation and manufacturing handoff flows
Citations:6
Authors: AB Kahng
Publication: 대한전자공학회 ISOCC, 46-50

429. Detailed placement for leakage reduction using systematic through-pitch variation
Citations:6
Authors: AB Kahng, S Muddu, P Sharma
Publication: Proceedings of the 2007 international symposium on Low power electronics and …

430. Improved estimates of process variation impact on deep submicron circuit performance
Citations:6
Authors: Y Cao, C Hu, A Kahng, D Sylvester
Publication: Technology 180 (130nm), 100nm

431. Enhanced resist and etch CD control by design perturbation
Citations:6
Authors: P Gupta, AB Kahng, CH Park
Publication: 25th Annual BACUS Symposium on Photomask Technology 5992, 59923P

432. Evaluation of the new OASIS format for layout fill compression
Citations:6
Authors: Y Chen, AB Kahng, G Robins, A Zelikovsky, Y Zheng
Publication: Proceedings of the 2004 11th IEEE International Conference on Electronics …

433. Local unidirectional bias for cutsize-delay tradeoff in performance-driven bipartitioning
Citations:6
Authors: AB Kahng, X Xu
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

434. Design flow enhancements for DNA arrays
Citations:6
Authors: AB Kahng, II Mandoiut, S Reda, X Xu, AZ Zelikovsky
Publication: Proceedings 21st International Conference on Computer Design, 116-123

435. Compression algorithms for dummy-fill VLSI layout data
Citations:6
Authors: RB Ellis, AB Kahng, Y Zheng
Publication: Design and Process Integration for Microelectronic Manufacturing 5042, 233-245

436. Area fill generation with inherent data volume reduction
Citations:6
Authors: Y Chen, AB Kahng, AB Kahng, AB Kahng, AB Kahng, G Robins, ...
Publication: Proceedings of the conference on Design, Automation and Test in Europe …

437. The T-join problem in sparse graphs: Applications to phase assignment problem in VLSI mask layout
Citations:6
Authors: P Berman, AB Kahng, D Vidhani, A Zelikovsky
Publication: Workshop on Algorithms and Data Structures, 25-36

438. Studies of Clustering Objectives and Heuristics for Improved Standard-Cell Placement
Citations:6
Authors: AB Kahng, R Sharma
Publication: UCLA CS Dept report

439. Gate load delay computation using analytical models
Citations:6
Authors: AB Kahng, S Muddu
Publication: Proceedings of APCCAS'96-Asia Pacific Conference on Circuits and Systems …

440. A cross-layer methodology for design and optimization of networks in 2.5 d systems
Citations:5
Authors: A Coskun, F Eris, A Joshi, AB Kahng, Y Ma, V Srinivas
Publication: Proceedings of the International Conference on Computer-Aided Design, 101

441. Optimal multi-row detailed placement for yield and model-hardware correlation improvements in sub-10nm VLSI
Citations:5
Authors: C Han, K Han, AB Kahng, H Lee, L Wang, B Xu
Publication: 2017 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 667-674

442. Linear and integer programming made easy
Citations:5
Authors: TC Hu, AB Kahng
Publication: Springer International Publishing

443. Evolving eda beyond its e-roots: An overview
Citations:5
Authors: AB Kahng, F Koushanfar
Publication: Proceedings of the IEEE/ACM International Conference on Computer-Aided …

444. Co-optimization of memory BIST grouping, test scheduling, and logic placement
Citations:5
Authors: AB Kahng, I Kang
Publication: 2014 Design, Automation & Test in Europe Conference & Exhibition (DATE), 1-6

445. Optimal reliability-constrained overdrive frequency selection in multicore systems
Citations:5
Authors: AB Kahng, S Nath
Publication: Fifteenth International Symposium on Quality Electronic Design, 300-308

446. Incremental multiple-scan chain ordering for ECO flip-flop insertion
Citations:5
Authors: AB Kahng, I Kang, S Nath
Publication: Proceedings of the International Conference on Computer-Aided Design, 705-712

447. Roadmapping Power
Citations:5
Authors: AB Kahng
Publication: IEEE Design & Test of Computers 28 (5), 104-106

448. Arrangement of fill unit elements in an integrated circuit interconnect layer
Citations:5
Authors: OS Nakagawa, AB Kahng, P Wong, P Gupta
Publication: US Patent 7,745,239

449. Lithography and design in partnership: a new roadmap
Citations:5
Authors: AB Kahng
Publication: Photomask Technology 2008 7122, 712202

450. DOE-based extraction of CMP, active and via fill impact on capacitances
Citations:5
Authors: AB Kahng, RO Topaloglu
Publication: IEEE Transactions on Semiconductor Manufacturing 21 (1), 22-32

451. Improving critical dimension accuracy and throughput by subfield scheduling in electron beam mask writing
Citations:5
Authors: S Babin, AB Kahng, II Măndoiu, S Muddu
Publication: Journal of Vacuum Science & Technology B: Microelectronics and Nanometer …

452. Directions for drivers and design
Citations:5
Authors: AB Kahng
Publication: IEEE circuits and devices magazine 18 (4), 32-39

453. Diffusion-based method and apparatus for determining circuit interconnect voltage response
Citations:5
Authors: AB Kahng, S Muddu
Publication: US Patent 6,047,117

454. Partitioning with terminals: a" new" problem and new benchmarks.
Citations:5
Authors: CJ Alpert, AE Caldwell, AB Kahng, IL Markov
Publication: International Symposium on Physical Design: Proceedings of the 1999 …

455. Noise and delay estimation for coupled rc interconnects
Citations:5
Authors: AB Kahng, S Muddu, D Vidhani
Publication: UCLA Computer Science Department

456. Efficient analyses and models of VLSI and MCM interconnects
Citations:5
Authors: AB Kahng, S Muddu
Publication: 

457. A New Reflection-based Approach for RC Interconnect Analysis
Citations:5
Authors: AB Kahng, S Muddu
Publication: UCLA Computer Science Department

458. Random structure of error surfaces: toward new stochastic learning methods
Citations:5
Authors: AB Kahng
Publication: Science of Artificial Neural Networks 1710, 768-779

459. On connectivity verification in multi-chip module substrates
Citations:5
Authors: AB Kahng, G Robins, E Walkup
Publication: UCLA Computer Science Department

460. Optimal minimum-surface computations using network flow
Citations:5
Authors: TC Hu, AB Kahng, G Robins
Publication: Mathematical Programming

461. Data-retained power-gating circuit and devices including the same
Citations:4
Authors: BI Park, AB Kahng, SH Kang, JG Lee
Publication: US Patent 9,166,567

462. Standard cells having transistors annotated for gate-length biasing
Citations:4
Authors: P Gupta, AB Kahng
Publication: US Patent 8,635,583

463. Toward quantifying the IC design value of interconnect technology improvements
Citations:4
Authors: TB Chan, AB Kahng, J Li
Publication: 2013 ACM/IEEE International Workshop on System Level Interconnect Prediction …

464. Post-routing back-end-of-line layout optimization for improved time-dependent dielectric breakdown reliability
Citations:4
Authors: TB Chan, AB Kahng
Publication: Design for Manufacturability through Design-Process Integration VII 8684, 86840L

465. Product futures
Citations:4
Authors: AB Kahng
Publication: IEEE Design & Test of Computers 28 (6), 88-89

466. Performance and variability driven guidelines for BEOL layout decomposition with LELE double patterning
Citations:4
Authors: TB Chan, K Jeong, AB Kahng
Publication: Photomask Technology 2011 8166, 81663O

467. Toward PDN resource estimation: a law of general power density
Citations:4
Authors: K Jeong, AB Kahng
Publication: Proceedings of the System Level Interconnect Prediction Workshop, 12

468. Global and detailed placement
Citations:4
Authors: AB Kahng, J Lienig, IL Markov, J Hu
Publication: VLSI Physical Design: from graph partitioning to timing closure, 93-128

469. Dose map and placement co-optimization for improved timing yield and leakage power
Citations:4
Authors: K Jeong, AB Kahng, CH Park, H Yao
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

470. Bounded-lifetime integrated circuits
Citations:4
Authors: P Gupta, AB Kahng
Publication: Proceedings of the 45th annual Design Automation Conference, 347-348

471. On-line adjustable buffering for runtime power reduction
Citations:4
Authors: AB Kahng, S Reda, P Sharma
Publication: 8th International Symposium on Quality Electronic Design (ISQED'07), 550-555

472. Enhanced design flow and optimizations for multiproject wafers
Citations:4
Authors: AB Kahng, II Mandoiu, X Xu, AZ Zelikovsky
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

473. Toward performance-driven reduction of the cost of RET-based lithography control
Citations:4
Authors: P Gupta, AB Kahng, D Sylvester, J Yang
Publication: Cost and Performance in Integrated Circuit Creation 5043, 123-133

474. Traversing probabilistic graphs
Citations:4
Authors: M Mani, A Zelikovsky, G Bhatia, A Kahng
Publication: Technical Report 990010, UCLA

475. Simple eigenvector-based circuit clustering can be effective [VLSI CAD]
Citations:4
Authors: CJ Alpert, AB Kahng
Publication: 1996 IEEE International Symposium on Circuits and Systems. Circuits and …

476. On the minimum density interconnection tree problem
Citations:4
Authors: CJ Alpert, J Cong, AB Kahng, G Robins, M Sarrafzadeh
Publication: VLSI Design 2 (2), 157-169

477. Multi-Way Netlist Partitioning Using Spacefilling Curves
Citations:4
Authors: C Alpert, A Kahng
Publication: University of California (Los Angeles). Computer Science Department

478. Space-filling curve techniques for CAD/CAM
Citations:4
Authors: AB Kahng
Publication: Proceedings of the decennial Caltech conference on VLSI on Advanced research …

479. PROBE: A Placement, ROuting, Back-End-of-line Measurement Utility
Citations:3
Authors: A Kahng, AB Kahng, H Lee, J Li
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

480. Design Implementation With Noninteger Multiple-Height Cells for Improved Design Quality in Advanced Nodes
Citations:3
Authors: SA Dobre, AB Kahng, J Li
Publication: IEEE Transactions on Computer-Aided Design of Integrated Circuits and …

481. Toward metrics of design automation research impact
Citations:3
Authors: AB Kahng, M Luo, GJ Nam, S Nath, DZ Pan, G Robins
Publication: Proceedings of the IEEE/ACM International Conference on Computer-Aided …

482. Clock clustering and IO optimization for 3D integration
Citations:3
Authors: S Bang, K Han, AB Kahng, V Srinivas
Publication: 2015 ACM/IEEE International Workshop on System Level Interconnect Prediction …

483. Crosstalk-aware signal probability-based dynamic statistical timing analysis
Citations:3
Authors: Y Chen, AB Kahng, B Liu, W Wang
Publication: Sixteenth international symposium on quality electronic design, 424-429

484. Standard cells having transistors annotated for gate-length biasing
Citations:3
Authors: P Gupta, AB Kahng
Publication: US Patent 8,756,555

485. Reliability-constrained die stacking order in 3DICs under manufacturing variability
Citations:3
Authors: TB Chan, AB Kahng, J Li
Publication: International Symposium on Quality Electronic Design (ISQED), 16-23

486. Improved path clustering for adaptive path-delay testing
Citations:3
Authors: TB Chan, AB Kahng
Publication: Thirteenth International Symposium on Quality Electronic Design (ISQED), 13-20

487. Design for manufacturability: Then and now
Citations:3
Authors: AB Kahng
Publication: IEEE Design & Test of Computers, 76-77

488. Timing closure
Citations:3
Authors: AB Kahng, J Lienig, IL Markov, J Hu
Publication: VLSI Physical Design: From Graph Partitioning to Timing Closure, 219-264

489. Layout description having enhanced fill annotation
Citations:3
Authors: OS Nakagawa, AB Kahng, P Wong
Publication: US Patent 7,676,772

490. System and method for varying the starting conditions for a resolution enhancement program to improve the probability that design goals will be met
Citations:3
Authors: P Gupta, AB Kahng
Publication: US Patent 7,627,849

491. A Framework for Chip-Level Evaluation of Misalignment and Linewidth Error Impacts Across Double-Patterning Technology Options
Citations:3
Authors: K Jeong, AB Kahng, RO Topaloglu
Publication: International Workshop on Design for Manufacturability and Yield

492. On Modeling and Sensitivity of Via Count in SOC Physical Implementation
Citations:3
Authors: K Jeong, AB Kahng, H Yao
Publication: 2008 International SoC Design Conference 1, I-125-I-128

493. Variability mitigation in highly scaled CMOS: Challenges for eda
Citations:3
Authors: AB Kahng
Publication: 2007 IEEE International Electron Devices Meeting, 644-644

494. Line-end shortening is not always a failure
Citations:3
Authors: P Gupta, AB Kahng, Y Kim, S Shah, D Sylvester
Publication: 2007 44th ACM/IEEE Design Automation Conference, 270-271

495. Roundtable: Design and CAD challenges for leading-edge multimedia designs
Citations:3
Authors: A Kahng, I Chayut, J Cohn, T Hattori, JT Kong, P Paulin, R Tobias
Publication: IEEE Design & Test of Computers 24 (1), 83-93

496. Multicommodity flow algorithms for buffered global routing
Citations:3
Authors: C Albrecht, AB Kahng, I Ma
Publication: Handbook of Approximation Algorithms and Metaheuristics, 1281-1298

497. A procedure and program to calculate shuttle mask advantage
Citations:3
Authors: A Balasinski, J Cetin, A Kahng, X Xu
Publication: Photomask Technology 2006 6349, 63492B

498. Panel: design challenges for next-generation multimedia, game and entertainment platforms
Citations:3
Authors: B Lewis, AB Kahng, J Cohn, JT Kong, C Malachowsky, R Tobias, B Traw
Publication: 2006 43rd ACM/IEEE Design Automation Conference, 459-459

499. Self-compensating design for reduction of timing and leakage sensitivity to systematic pattern dependent variation
Citations:3
Authors: P Gupta, AB Kahng, Y Kim, D Sylvester
Publication: Design and Process Integration for Microelectronic Manufacturing IV 6156, 61560B

500. Multi-Project Reticle Design andWafer Dicing under Uncertain Demand
Citations:3
Authors: AB Kahng, I Mandoiu, X Xu, AZ Zelikovsky
Publication: 22nd European Mask and Lithography Conference, 1-10

