#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55c4222c51d0 .scope module, "ledMatrix_tb" "ledMatrix_tb" 2 4;
 .timescale -9 -12;
P_0x55c4222bed30 .param/l "SIM_TIME" 1 2 28, +C4<0000000000000000000000000000000000000101111101011110000100000000>;
P_0x55c4222bed70 .param/l "SIM_TIME_MS" 1 2 27, +C4<00000000000000000000000001100100>;
v0x55c4222e6010_0 .var "clk", 0 0;
S_0x55c4222c5350 .scope module, "inst_top" "top" 2 14, 3 4 0, S_0x55c4222c51d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 6 "row"
    .port_info 2 /OUTPUT 6 "col"
    .port_info 3 /OUTPUT 1 "nLED_RED_fw"
    .port_info 4 /OUTPUT 1 "nLED_GRN_fw"
    .port_info 5 /OUTPUT 1 "nLED_BLU_fw"
    .port_info 6 /OUTPUT 1 "UART_RX"
    .port_info 7 /OUTPUT 1 "UART_TX"
L_0x55c4222ae330 .functor NOT 6, L_0x55c4222e6220, C4<000000>, C4<000000>, C4<000000>;
L_0x7fc4922c3138 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c4222e53b0_0 .net "UART_RX", 0 0, L_0x7fc4922c3138;  1 drivers
L_0x7fc4922c3180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c4222e5490_0 .net "UART_TX", 0 0, L_0x7fc4922c3180;  1 drivers
L_0x7fc4922c3018 .functor BUFT 1, C4<000001>, C4<0>, C4<0>, C4<0>;
v0x55c4222e5550_0 .net/2s *"_s0", 5 0, L_0x7fc4922c3018;  1 drivers
L_0x7fc4922c3060 .functor BUFT 1, C4<000001>, C4<0>, C4<0>, C4<0>;
v0x55c4222e5610_0 .net/2s *"_s4", 5 0, L_0x7fc4922c3060;  1 drivers
v0x55c4222e56f0_0 .net *"_s6", 5 0, L_0x55c4222e6220;  1 drivers
v0x55c4222e5820_0 .net "clk", 0 0, v0x55c4222e6010_0;  1 drivers
v0x55c4222e58c0_0 .net "col", 5 0, L_0x55c4222ae330;  1 drivers
v0x55c4222e5980_0 .var "colPos", 2 0;
v0x55c4222e5a60_0 .net "dividedPulse", 0 0, v0x55c4222e5080_0;  1 drivers
o0x7fc49230c378 .functor BUFZ 1, C4<z>; HiZ drive
v0x55c4222e5b30_0 .net "nLED_BLU_fw", 0 0, o0x7fc49230c378;  0 drivers
o0x7fc49230c3a8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55c4222e5bd0_0 .net "nLED_GRN_fw", 0 0, o0x7fc49230c3a8;  0 drivers
o0x7fc49230c3d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x55c4222e5c90_0 .net "nLED_RED_fw", 0 0, o0x7fc49230c3d8;  0 drivers
v0x55c4222e5d50_0 .net "row", 5 0, L_0x55c4222e60d0;  1 drivers
v0x55c4222e5e30_0 .var "rowPos", 2 0;
L_0x55c4222e60d0 .shift/l 6, L_0x7fc4922c3018, v0x55c4222e5e30_0;
L_0x55c4222e6220 .shift/l 6, L_0x7fc4922c3060, v0x55c4222e5980_0;
S_0x55c4222c55a0 .scope module, "inst_clockDividerHz" "clockDividerHertz" 3 41, 4 3 0, S_0x55c4222c5350;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "enable"
    .port_info 3 /OUTPUT 1 "dividedClk"
    .port_info 4 /OUTPUT 1 "dividedPulse"
P_0x55c4222c5720 .param/l "CLK_FREQ" 1 4 13, C4<00000000101101110001101100000000>;
P_0x55c4222c5760 .param/l "FREQUENCY" 0 4 4, +C4<00000000000000000001011101110000>;
P_0x55c4222c57a0 .param/l "THRESHOLD" 1 4 14, C4<00000000000000000000001111101000>;
v0x55c4222c1ff0_0 .net "clk", 0 0, v0x55c4222e6010_0;  alias, 1 drivers
v0x55c4222bf670_0 .var "counter", 31 0;
v0x55c4222e4fb0_0 .var "dividedClk", 0 0;
v0x55c4222e5080_0 .var "dividedPulse", 0 0;
L_0x7fc4922c30f0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55c4222e5140_0 .net "enable", 0 0, L_0x7fc4922c30f0;  1 drivers
L_0x7fc4922c30a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55c4222e5250_0 .net "rst", 0 0, L_0x7fc4922c30a8;  1 drivers
E_0x55c422278d60 .event posedge, v0x55c4222c1ff0_0;
    .scope S_0x55c4222c55a0;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c4222e4fb0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x55c4222c55a0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c4222e5080_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x55c4222c55a0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55c4222bf670_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_0x55c4222c55a0;
T_3 ;
    %wait E_0x55c422278d60;
    %load/vec4 v0x55c4222e5250_0;
    %pushi/vec4 999, 0, 32;
    %load/vec4 v0x55c4222bf670_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55c4222bf670_0, 0;
    %pushi/vec4 1, 0, 2;
    %load/vec4 v0x55c4222e4fb0_0;
    %pad/u 2;
    %inv;
    %and;
    %pad/u 1;
    %assign/vec4 v0x55c4222e5080_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x55c4222e5140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x55c4222bf670_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55c4222bf670_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c4222e5080_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55c4222c55a0;
T_4 ;
    %wait E_0x55c422278d60;
    %load/vec4 v0x55c4222e5250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55c4222e4fb0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %pushi/vec4 999, 0, 32;
    %load/vec4 v0x55c4222bf670_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_4.2, 5;
    %load/vec4 v0x55c4222e4fb0_0;
    %inv;
    %assign/vec4 v0x55c4222e4fb0_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55c4222c5350;
T_5 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55c4222e5e30_0, 0, 3;
    %end;
    .thread T_5;
    .scope S_0x55c4222c5350;
T_6 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55c4222e5980_0, 0, 3;
    %end;
    .thread T_6;
    .scope S_0x55c4222c5350;
T_7 ;
    %wait E_0x55c422278d60;
    %load/vec4 v0x55c4222e5a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x55c4222e5e30_0;
    %pad/u 32;
    %cmpi/u 6, 0, 32;
    %jmp/0xz  T_7.2, 5;
    %load/vec4 v0x55c4222e5e30_0;
    %addi 1, 0, 3;
    %store/vec4 v0x55c4222e5e30_0, 0, 3;
T_7.2 ;
    %load/vec4 v0x55c4222e5e30_0;
    %pad/u 32;
    %cmpi/e 6, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55c4222e5e30_0, 0, 3;
T_7.4 ;
    %load/vec4 v0x55c4222e5e30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %load/vec4 v0x55c4222e5980_0;
    %addi 1, 0, 3;
    %store/vec4 v0x55c4222e5980_0, 0, 3;
T_7.6 ;
    %load/vec4 v0x55c4222e5980_0;
    %pad/u 32;
    %cmpi/e 6, 0, 32;
    %jmp/0xz  T_7.8, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55c4222e5980_0, 0, 3;
T_7.8 ;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55c4222c51d0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55c4222e6010_0, 0, 1;
T_8.0 ;
    %delay 42000, 0;
    %load/vec4 v0x55c4222e6010_0;
    %inv;
    %store/vec4 v0x55c4222e6010_0, 0, 1;
    %jmp T_8.0;
    %end;
    .thread T_8;
    .scope S_0x55c4222c51d0;
T_9 ;
    %vpi_call 2 22 "$dumpfile", "ledMatrix_tb.lxt" {0 0 0};
    %vpi_call 2 23 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55c4222c51d0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x55c4222c51d0;
T_10 ;
    %vpi_call 2 30 "$display", "Simulation Started" {0 0 0};
    %delay 1410065408, 2;
    %vpi_call 2 32 "$display", "10%" {0 0 0};
    %delay 1410065408, 2;
    %vpi_call 2 34 "$display", "20%" {0 0 0};
    %delay 1410065408, 2;
    %vpi_call 2 36 "$display", "30%" {0 0 0};
    %delay 1410065408, 2;
    %vpi_call 2 38 "$display", "40%" {0 0 0};
    %delay 1410065408, 2;
    %vpi_call 2 40 "$display", "50%" {0 0 0};
    %delay 1410065408, 2;
    %vpi_call 2 42 "$display", "60%" {0 0 0};
    %delay 1410065408, 2;
    %vpi_call 2 44 "$display", "70%" {0 0 0};
    %delay 1410065408, 2;
    %vpi_call 2 46 "$display", "80%" {0 0 0};
    %delay 1410065408, 2;
    %vpi_call 2 48 "$display", "90%" {0 0 0};
    %delay 1410065408, 2;
    %vpi_call 2 50 "$display", "Finished" {0 0 0};
    %vpi_call 2 51 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "ledMatrix_tb.v";
    "./ledMatrix.v";
    "./../src/clockDividerHertz.v";
