
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 7.56

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: is_left (input port clocked by clk)
Endpoint: result[64] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 ^ input external delay
   580 1032.31    0.00    0.00    3.00 ^ is_left (in)
                                         is_left (net)
                  0.00    0.00    3.00 ^ _8389_/A1 (OAI22_X1)
     1    0.00    0.00    0.00    3.00 v _8389_/ZN (OAI22_X1)
                                         result[64] (net)
                  0.00    0.00    3.00 v result[64] (out)
                                  3.00   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                         -3.00   -3.00   output external delay
                                 -3.00   data required time
-----------------------------------------------------------------------------
                                 -3.00   data required time
                                 -3.00   data arrival time
-----------------------------------------------------------------------------
                                  6.00   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: is_left (input port clocked by clk)
Endpoint: result[51] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 v input external delay
   580  952.31    0.00    0.00    3.00 v is_left (in)
                                         is_left (net)
                  0.00    0.00    3.00 v _8486_/A (INV_X4)
   363  636.35    0.37    0.39    3.39 ^ _8486_/ZN (INV_X4)
                                         _3107_ (net)
                  0.37    0.00    3.39 ^ _8653_/A (OAI221_X1)
     2    5.77    0.07    0.10    3.49 v _8653_/ZN (OAI221_X1)
                                         _4279_ (net)
                  0.07    0.00    3.49 v _8659_/B (OAI211_X2)
    10   15.85    0.06    0.07    3.56 ^ _8659_/ZN (OAI211_X2)
                                         _4285_ (net)
                  0.06    0.00    3.56 ^ _8660_/A2 (OR2_X2)
     2    4.96    0.01    0.04    3.60 ^ _8660_/ZN (OR2_X2)
                                         _4286_ (net)
                  0.01    0.00    3.60 ^ _8683_/A2 (OAI22_X2)
    11   18.18    0.03    0.04    3.63 v _8683_/ZN (OAI22_X2)
                                         _4309_ (net)
                  0.03    0.00    3.63 v _8752_/B2 (AOI221_X2)
    27   67.52    0.27    0.34    3.97 ^ _8752_/ZN (AOI221_X2)
                                         _4378_ (net)
                  0.27    0.00    3.97 ^ _7508_/C2 (OAI221_X1)
    10   15.14    0.10    0.14    4.11 v _7508_/ZN (OAI221_X1)
                                         _3230_ (net)
                  0.10    0.00    4.11 v _7634_/A1 (NAND2_X1)
     6    9.03    0.04    0.07    4.18 ^ _7634_/ZN (NAND2_X1)
                                         _3366_ (net)
                  0.04    0.00    4.18 ^ _7924_/B2 (OAI22_X1)
     2    2.45    0.02    0.03    4.21 v _7924_/ZN (OAI22_X1)
                                         _3679_ (net)
                  0.02    0.00    4.21 v _8005_/A2 (OR2_X1)
     1    0.91    0.01    0.05    4.26 v _8005_/ZN (OR2_X1)
                                         _3765_ (net)
                  0.01    0.00    4.26 v _8025_/A (MUX2_X1)
     3    2.71    0.01    0.06    4.32 v _8025_/Z (MUX2_X1)
                                         _3787_ (net)
                  0.01    0.00    4.32 v _8026_/B (MUX2_X1)
     2    2.96    0.01    0.06    4.38 v _8026_/Z (MUX2_X1)
                                         _3789_ (net)
                  0.01    0.00    4.38 v _8027_/B (MUX2_X2)
     1    0.00    0.01    0.05    4.44 v _8027_/Z (MUX2_X2)
                                         result[51] (net)
                  0.01    0.00    4.44 v result[51] (out)
                                  4.44   data arrival time

                  0.00   15.00   15.00   clock clk (rise edge)
                          0.00   15.00   clock network delay (ideal)
                          0.00   15.00   clock reconvergence pessimism
                         -3.00   12.00   output external delay
                                 12.00   data required time
-----------------------------------------------------------------------------
                                 12.00   data required time
                                 -4.44   data arrival time
-----------------------------------------------------------------------------
                                  7.56   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: is_left (input port clocked by clk)
Endpoint: result[51] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          3.00    3.00 v input external delay
   580  952.31    0.00    0.00    3.00 v is_left (in)
                                         is_left (net)
                  0.00    0.00    3.00 v _8486_/A (INV_X4)
   363  636.35    0.37    0.39    3.39 ^ _8486_/ZN (INV_X4)
                                         _3107_ (net)
                  0.37    0.00    3.39 ^ _8653_/A (OAI221_X1)
     2    5.77    0.07    0.10    3.49 v _8653_/ZN (OAI221_X1)
                                         _4279_ (net)
                  0.07    0.00    3.49 v _8659_/B (OAI211_X2)
    10   15.85    0.06    0.07    3.56 ^ _8659_/ZN (OAI211_X2)
                                         _4285_ (net)
                  0.06    0.00    3.56 ^ _8660_/A2 (OR2_X2)
     2    4.96    0.01    0.04    3.60 ^ _8660_/ZN (OR2_X2)
                                         _4286_ (net)
                  0.01    0.00    3.60 ^ _8683_/A2 (OAI22_X2)
    11   18.18    0.03    0.04    3.63 v _8683_/ZN (OAI22_X2)
                                         _4309_ (net)
                  0.03    0.00    3.63 v _8752_/B2 (AOI221_X2)
    27   67.52    0.27    0.34    3.97 ^ _8752_/ZN (AOI221_X2)
                                         _4378_ (net)
                  0.27    0.00    3.97 ^ _7508_/C2 (OAI221_X1)
    10   15.14    0.10    0.14    4.11 v _7508_/ZN (OAI221_X1)
                                         _3230_ (net)
                  0.10    0.00    4.11 v _7634_/A1 (NAND2_X1)
     6    9.03    0.04    0.07    4.18 ^ _7634_/ZN (NAND2_X1)
                                         _3366_ (net)
                  0.04    0.00    4.18 ^ _7924_/B2 (OAI22_X1)
     2    2.45    0.02    0.03    4.21 v _7924_/ZN (OAI22_X1)
                                         _3679_ (net)
                  0.02    0.00    4.21 v _8005_/A2 (OR2_X1)
     1    0.91    0.01    0.05    4.26 v _8005_/ZN (OR2_X1)
                                         _3765_ (net)
                  0.01    0.00    4.26 v _8025_/A (MUX2_X1)
     3    2.71    0.01    0.06    4.32 v _8025_/Z (MUX2_X1)
                                         _3787_ (net)
                  0.01    0.00    4.32 v _8026_/B (MUX2_X1)
     2    2.96    0.01    0.06    4.38 v _8026_/Z (MUX2_X1)
                                         _3789_ (net)
                  0.01    0.00    4.38 v _8027_/B (MUX2_X2)
     1    0.00    0.01    0.05    4.44 v _8027_/Z (MUX2_X2)
                                         result[51] (net)
                  0.01    0.00    4.44 v result[51] (out)
                                  4.44   data arrival time

                  0.00   15.00   15.00   clock clk (rise edge)
                          0.00   15.00   clock network delay (ideal)
                          0.00   15.00   clock reconvergence pessimism
                         -3.00   12.00   output external delay
                                 12.00   data required time
-----------------------------------------------------------------------------
                                 12.00   data required time
                                 -4.44   data arrival time
-----------------------------------------------------------------------------
                                  7.56   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          1.72e-04   1.37e-04   1.33e-04   4.42e-04 100.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.72e-04   1.37e-04   1.33e-04   4.42e-04 100.0%
                          39.0%      31.0%      30.0%
