module top_module (
  input clk,
  input a,
  output reg [2:0] q
);

always @(posedge clk) begin
  case ({a, q})
    {1'b1, 3'bXXX}: q <= 3'b100;
    {1'b0, 3'b100}: q <= 3'b100;
    {1'b1, 3'b100}: q <= 3'b100;
    {1'b0, 3'b100}: q <= 3'b100;
    {1'b1, 3'b100}: q <= 3'b100;
    {1'b0, 3'b100}: q <= 3'b100;
    {1'b1, 3'b100}: q <= 3'b100;
    {1'b0, 3'b100}: q <= 3'b100;
    {1'b1, 3'b100}: q <= 3'b100;
    {1'b0, 3'b100}: q <= 3'b100;
    {1'b1, 3'b100}: q <= 3'b100;
    {1'b0, 3'b100}: q <= 3'b100;
    {1'b1, 3'b100}: q <= 3'b100;
    {1'b0, 3'b100}: q <= 3'b100;
    {1'b1, 3'b100}: q <= 3'b100;
    {1'b0, 3'b100}: q <= 3'b100;
    {1'b1, 3'b100}: q <= 3'b100;
    {1'b0, 3'b100}: q <= 3'b100;
    {1'b1, 3'b100}: q <= 3'b100;
    {1'b0, 3'b100}: q <= 3'b100;
    {1'b1, 3'b100}: q <= 3'b100;
    {1'b0, 3'b100}: q <= 3'b100;
    {1'b1, 3'b000}: q <= 3'b100;
    {1'b0, 3'b000}: q <= 3'b100;
    {1'b1, 3'b000}: q <= 3'b101;
    {1'b0, 3'b000}: q <= 3'b101;
    {1'b1, 3'b000}: q <= 3'b110;
    {1'b0, 3'b000}: q <= 3'b110;
    {1'b1, 3'b000}: q <= 3'b000;
    {1'b0, 3'b000}: q <= 3'b000;
    {1'b1, 3'b000}: q <= 3'b001;
    {1'b0, 3'b000}: q <= 3'b001;
  endcase
end

endmodule
