{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1519957035474 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1519957035483 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 01 18:17:15 2018 " "Processing started: Thu Mar 01 18:17:15 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1519957035483 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519957035483 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TImingLab -c TImingLab " "Command: quartus_map --read_settings_files=on --write_settings_files=off TImingLab -c TImingLab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519957035483 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1519957036344 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1519957036344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timinglab.bdf 1 1 " "Found 1 design units, including 1 entities, in source file timinglab.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TImingLab " "Found entity 1: TImingLab" {  } { { "TImingLab.bdf" "" { Schematic "C:/Users/anjam_000/Documents/TimingLab/TImingLab.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519957055689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519957055689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twelvehourcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file twelvehourcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timecounter-counting " "Found design unit 1: timecounter-counting" {  } { { "twelveHourCounter.vhd" "" { Text "C:/Users/anjam_000/Documents/TimingLab/twelveHourCounter.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519957056980 ""} { "Info" "ISGN_ENTITY_NAME" "1 timecounter " "Found entity 1: timecounter" {  } { { "twelveHourCounter.vhd" "" { Text "C:/Users/anjam_000/Documents/TimingLab/twelveHourCounter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519957056980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519957056980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clockdivider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divider-divide " "Found design unit 1: divider-divide" {  } { { "clockdivider.vhd" "" { Text "C:/Users/anjam_000/Documents/TimingLab/clockdivider.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519957056984 ""} { "Info" "ISGN_ENTITY_NAME" "1 divider " "Found entity 1: divider" {  } { { "clockdivider.vhd" "" { Text "C:/Users/anjam_000/Documents/TimingLab/clockdivider.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519957056984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519957056984 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TImingLab " "Elaborating entity \"TImingLab\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1519957057053 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "SW\[9..0\] " "Not all bits in bus \"SW\[9..0\]\" are used" {  } { { "TImingLab.bdf" "" { Schematic "C:/Users/anjam_000/Documents/TimingLab/TImingLab.bdf" { { 200 344 512 216 "SW\[3..0\]" "" } { 280 344 512 296 "SW\[7..4\]" "" } { 144 -80 88 160 "SW\[9\]" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Analysis & Synthesis" 0 -1 1519957057067 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "SW " "Converted elements in bus name \"SW\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SW\[3..0\] SW3..0 " "Converted element name(s) from \"SW\[3..0\]\" to \"SW3..0\"" {  } { { "TImingLab.bdf" "" { Schematic "C:/Users/anjam_000/Documents/TimingLab/TImingLab.bdf" { { 200 344 512 216 "SW\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1519957057067 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SW\[7..4\] SW7..4 " "Converted element name(s) from \"SW\[7..4\]\" to \"SW7..4\"" {  } { { "TImingLab.bdf" "" { Schematic "C:/Users/anjam_000/Documents/TimingLab/TImingLab.bdf" { { 280 344 512 296 "SW\[7..4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1519957057067 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "SW\[9\] SW9 " "Converted element name(s) from \"SW\[9\]\" to \"SW9\"" {  } { { "TImingLab.bdf" "" { Schematic "C:/Users/anjam_000/Documents/TimingLab/TImingLab.bdf" { { 144 -80 88 160 "SW\[9\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1519957057067 ""}  } { { "TImingLab.bdf" "" { Schematic "C:/Users/anjam_000/Documents/TimingLab/TImingLab.bdf" { { 200 344 512 216 "SW\[3..0\]" "" } { 280 344 512 296 "SW\[7..4\]" "" } { 144 -80 88 160 "SW\[9\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1519957057067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timecounter timecounter:inst " "Elaborating entity \"timecounter\" for hierarchy \"timecounter:inst\"" {  } { { "TImingLab.bdf" "inst" { Schematic "C:/Users/anjam_000/Documents/TimingLab/TImingLab.bdf" { { 96 600 808 336 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519957057069 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sl_in twelveHourCounter.vhd(60) " "VHDL Process Statement warning at twelveHourCounter.vhd(60): signal \"sl_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "twelveHourCounter.vhd" "" { Text "C:/Users/anjam_000/Documents/TimingLab/twelveHourCounter.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1519957057075 "|TImingLab|timecounter:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sm_in twelveHourCounter.vhd(61) " "VHDL Process Statement warning at twelveHourCounter.vhd(61): signal \"sm_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "twelveHourCounter.vhd" "" { Text "C:/Users/anjam_000/Documents/TimingLab/twelveHourCounter.vhd" 61 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1519957057076 "|TImingLab|timecounter:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ml_in twelveHourCounter.vhd(63) " "VHDL Process Statement warning at twelveHourCounter.vhd(63): signal \"ml_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "twelveHourCounter.vhd" "" { Text "C:/Users/anjam_000/Documents/TimingLab/twelveHourCounter.vhd" 63 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1519957057076 "|TImingLab|timecounter:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mm_in twelveHourCounter.vhd(64) " "VHDL Process Statement warning at twelveHourCounter.vhd(64): signal \"mm_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "twelveHourCounter.vhd" "" { Text "C:/Users/anjam_000/Documents/TimingLab/twelveHourCounter.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1519957057076 "|TImingLab|timecounter:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hl_in twelveHourCounter.vhd(66) " "VHDL Process Statement warning at twelveHourCounter.vhd(66): signal \"hl_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "twelveHourCounter.vhd" "" { Text "C:/Users/anjam_000/Documents/TimingLab/twelveHourCounter.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1519957057076 "|TImingLab|timecounter:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hm_in twelveHourCounter.vhd(67) " "VHDL Process Statement warning at twelveHourCounter.vhd(67): signal \"hm_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "twelveHourCounter.vhd" "" { Text "C:/Users/anjam_000/Documents/TimingLab/twelveHourCounter.vhd" 67 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1519957057076 "|TImingLab|timecounter:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "slsd7 twelveHourCounter.vhd(183) " "VHDL Process Statement warning at twelveHourCounter.vhd(183): signal \"slsd7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "twelveHourCounter.vhd" "" { Text "C:/Users/anjam_000/Documents/TimingLab/twelveHourCounter.vhd" 183 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1519957057080 "|TImingLab|timecounter:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "smsd7 twelveHourCounter.vhd(184) " "VHDL Process Statement warning at twelveHourCounter.vhd(184): signal \"smsd7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "twelveHourCounter.vhd" "" { Text "C:/Users/anjam_000/Documents/TimingLab/twelveHourCounter.vhd" 184 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1519957057080 "|TImingLab|timecounter:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mlsd7 twelveHourCounter.vhd(185) " "VHDL Process Statement warning at twelveHourCounter.vhd(185): signal \"mlsd7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "twelveHourCounter.vhd" "" { Text "C:/Users/anjam_000/Documents/TimingLab/twelveHourCounter.vhd" 185 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1519957057080 "|TImingLab|timecounter:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mmsd7 twelveHourCounter.vhd(186) " "VHDL Process Statement warning at twelveHourCounter.vhd(186): signal \"mmsd7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "twelveHourCounter.vhd" "" { Text "C:/Users/anjam_000/Documents/TimingLab/twelveHourCounter.vhd" 186 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1519957057080 "|TImingLab|timecounter:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hlsd7 twelveHourCounter.vhd(187) " "VHDL Process Statement warning at twelveHourCounter.vhd(187): signal \"hlsd7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "twelveHourCounter.vhd" "" { Text "C:/Users/anjam_000/Documents/TimingLab/twelveHourCounter.vhd" 187 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1519957057081 "|TImingLab|timecounter:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "hmsd7 twelveHourCounter.vhd(188) " "VHDL Process Statement warning at twelveHourCounter.vhd(188): signal \"hmsd7\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "twelveHourCounter.vhd" "" { Text "C:/Users/anjam_000/Documents/TimingLab/twelveHourCounter.vhd" 188 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1519957057081 "|TImingLab|timecounter:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divider divider:inst2 " "Elaborating entity \"divider\" for hierarchy \"divider:inst2\"" {  } { { "TImingLab.bdf" "inst2" { Schematic "C:/Users/anjam_000/Documents/TimingLab/TImingLab.bdf" { { 112 232 384 192 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519957057128 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timecounter:inst\|dig1\[0\] timecounter:inst\|dig1\[0\]~_emulated timecounter:inst\|dig1\[0\]~1 " "Register \"timecounter:inst\|dig1\[0\]\" is converted into an equivalent circuit using register \"timecounter:inst\|dig1\[0\]~_emulated\" and latch \"timecounter:inst\|dig1\[0\]~1\"" {  } { { "twelveHourCounter.vhd" "" { Text "C:/Users/anjam_000/Documents/TimingLab/twelveHourCounter.vhd" 52 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1519957057994 "|TImingLab|timecounter:inst|dig1[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timecounter:inst\|dig1\[1\] timecounter:inst\|dig1\[1\]~_emulated timecounter:inst\|dig1\[1\]~5 " "Register \"timecounter:inst\|dig1\[1\]\" is converted into an equivalent circuit using register \"timecounter:inst\|dig1\[1\]~_emulated\" and latch \"timecounter:inst\|dig1\[1\]~5\"" {  } { { "twelveHourCounter.vhd" "" { Text "C:/Users/anjam_000/Documents/TimingLab/twelveHourCounter.vhd" 52 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1519957057994 "|TImingLab|timecounter:inst|dig1[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timecounter:inst\|dig1\[2\] timecounter:inst\|dig1\[2\]~_emulated timecounter:inst\|dig1\[2\]~9 " "Register \"timecounter:inst\|dig1\[2\]\" is converted into an equivalent circuit using register \"timecounter:inst\|dig1\[2\]~_emulated\" and latch \"timecounter:inst\|dig1\[2\]~9\"" {  } { { "twelveHourCounter.vhd" "" { Text "C:/Users/anjam_000/Documents/TimingLab/twelveHourCounter.vhd" 52 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1519957057994 "|TImingLab|timecounter:inst|dig1[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timecounter:inst\|dig1\[3\] timecounter:inst\|dig1\[3\]~_emulated timecounter:inst\|dig1\[3\]~13 " "Register \"timecounter:inst\|dig1\[3\]\" is converted into an equivalent circuit using register \"timecounter:inst\|dig1\[3\]~_emulated\" and latch \"timecounter:inst\|dig1\[3\]~13\"" {  } { { "twelveHourCounter.vhd" "" { Text "C:/Users/anjam_000/Documents/TimingLab/twelveHourCounter.vhd" 52 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1519957057994 "|TImingLab|timecounter:inst|dig1[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timecounter:inst\|dig2\[0\] timecounter:inst\|dig2\[0\]~_emulated timecounter:inst\|dig2\[0\]~1 " "Register \"timecounter:inst\|dig2\[0\]\" is converted into an equivalent circuit using register \"timecounter:inst\|dig2\[0\]~_emulated\" and latch \"timecounter:inst\|dig2\[0\]~1\"" {  } { { "twelveHourCounter.vhd" "" { Text "C:/Users/anjam_000/Documents/TimingLab/twelveHourCounter.vhd" 52 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1519957057994 "|TImingLab|timecounter:inst|dig2[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timecounter:inst\|dig2\[1\] timecounter:inst\|dig2\[1\]~_emulated timecounter:inst\|dig2\[1\]~5 " "Register \"timecounter:inst\|dig2\[1\]\" is converted into an equivalent circuit using register \"timecounter:inst\|dig2\[1\]~_emulated\" and latch \"timecounter:inst\|dig2\[1\]~5\"" {  } { { "twelveHourCounter.vhd" "" { Text "C:/Users/anjam_000/Documents/TimingLab/twelveHourCounter.vhd" 52 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1519957057994 "|TImingLab|timecounter:inst|dig2[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timecounter:inst\|dig2\[2\] timecounter:inst\|dig2\[2\]~_emulated timecounter:inst\|dig2\[2\]~9 " "Register \"timecounter:inst\|dig2\[2\]\" is converted into an equivalent circuit using register \"timecounter:inst\|dig2\[2\]~_emulated\" and latch \"timecounter:inst\|dig2\[2\]~9\"" {  } { { "twelveHourCounter.vhd" "" { Text "C:/Users/anjam_000/Documents/TimingLab/twelveHourCounter.vhd" 52 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1519957057994 "|TImingLab|timecounter:inst|dig2[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timecounter:inst\|dig2\[3\] timecounter:inst\|dig2\[3\]~_emulated timecounter:inst\|dig2\[3\]~13 " "Register \"timecounter:inst\|dig2\[3\]\" is converted into an equivalent circuit using register \"timecounter:inst\|dig2\[3\]~_emulated\" and latch \"timecounter:inst\|dig2\[3\]~13\"" {  } { { "twelveHourCounter.vhd" "" { Text "C:/Users/anjam_000/Documents/TimingLab/twelveHourCounter.vhd" 52 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1519957057994 "|TImingLab|timecounter:inst|dig2[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timecounter:inst\|dig3\[0\] timecounter:inst\|dig3\[0\]~_emulated timecounter:inst\|dig3\[0\]~1 " "Register \"timecounter:inst\|dig3\[0\]\" is converted into an equivalent circuit using register \"timecounter:inst\|dig3\[0\]~_emulated\" and latch \"timecounter:inst\|dig3\[0\]~1\"" {  } { { "twelveHourCounter.vhd" "" { Text "C:/Users/anjam_000/Documents/TimingLab/twelveHourCounter.vhd" 52 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1519957057994 "|TImingLab|timecounter:inst|dig3[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timecounter:inst\|dig3\[1\] timecounter:inst\|dig3\[1\]~_emulated timecounter:inst\|dig3\[1\]~5 " "Register \"timecounter:inst\|dig3\[1\]\" is converted into an equivalent circuit using register \"timecounter:inst\|dig3\[1\]~_emulated\" and latch \"timecounter:inst\|dig3\[1\]~5\"" {  } { { "twelveHourCounter.vhd" "" { Text "C:/Users/anjam_000/Documents/TimingLab/twelveHourCounter.vhd" 52 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1519957057994 "|TImingLab|timecounter:inst|dig3[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timecounter:inst\|dig3\[2\] timecounter:inst\|dig3\[2\]~_emulated timecounter:inst\|dig3\[2\]~9 " "Register \"timecounter:inst\|dig3\[2\]\" is converted into an equivalent circuit using register \"timecounter:inst\|dig3\[2\]~_emulated\" and latch \"timecounter:inst\|dig3\[2\]~9\"" {  } { { "twelveHourCounter.vhd" "" { Text "C:/Users/anjam_000/Documents/TimingLab/twelveHourCounter.vhd" 52 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1519957057994 "|TImingLab|timecounter:inst|dig3[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timecounter:inst\|dig3\[3\] timecounter:inst\|dig3\[3\]~_emulated timecounter:inst\|dig3\[3\]~13 " "Register \"timecounter:inst\|dig3\[3\]\" is converted into an equivalent circuit using register \"timecounter:inst\|dig3\[3\]~_emulated\" and latch \"timecounter:inst\|dig3\[3\]~13\"" {  } { { "twelveHourCounter.vhd" "" { Text "C:/Users/anjam_000/Documents/TimingLab/twelveHourCounter.vhd" 52 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1519957057994 "|TImingLab|timecounter:inst|dig3[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timecounter:inst\|dig4\[0\] timecounter:inst\|dig4\[0\]~_emulated timecounter:inst\|dig4\[0\]~1 " "Register \"timecounter:inst\|dig4\[0\]\" is converted into an equivalent circuit using register \"timecounter:inst\|dig4\[0\]~_emulated\" and latch \"timecounter:inst\|dig4\[0\]~1\"" {  } { { "twelveHourCounter.vhd" "" { Text "C:/Users/anjam_000/Documents/TimingLab/twelveHourCounter.vhd" 52 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1519957057994 "|TImingLab|timecounter:inst|dig4[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timecounter:inst\|dig4\[1\] timecounter:inst\|dig4\[1\]~_emulated timecounter:inst\|dig4\[1\]~5 " "Register \"timecounter:inst\|dig4\[1\]\" is converted into an equivalent circuit using register \"timecounter:inst\|dig4\[1\]~_emulated\" and latch \"timecounter:inst\|dig4\[1\]~5\"" {  } { { "twelveHourCounter.vhd" "" { Text "C:/Users/anjam_000/Documents/TimingLab/twelveHourCounter.vhd" 52 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1519957057994 "|TImingLab|timecounter:inst|dig4[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timecounter:inst\|dig4\[2\] timecounter:inst\|dig4\[2\]~_emulated timecounter:inst\|dig4\[2\]~9 " "Register \"timecounter:inst\|dig4\[2\]\" is converted into an equivalent circuit using register \"timecounter:inst\|dig4\[2\]~_emulated\" and latch \"timecounter:inst\|dig4\[2\]~9\"" {  } { { "twelveHourCounter.vhd" "" { Text "C:/Users/anjam_000/Documents/TimingLab/twelveHourCounter.vhd" 52 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1519957057994 "|TImingLab|timecounter:inst|dig4[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timecounter:inst\|dig4\[3\] timecounter:inst\|dig4\[3\]~_emulated timecounter:inst\|dig4\[3\]~13 " "Register \"timecounter:inst\|dig4\[3\]\" is converted into an equivalent circuit using register \"timecounter:inst\|dig4\[3\]~_emulated\" and latch \"timecounter:inst\|dig4\[3\]~13\"" {  } { { "twelveHourCounter.vhd" "" { Text "C:/Users/anjam_000/Documents/TimingLab/twelveHourCounter.vhd" 52 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1519957057994 "|TImingLab|timecounter:inst|dig4[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timecounter:inst\|dig5\[0\] timecounter:inst\|dig5\[0\]~_emulated timecounter:inst\|dig5\[0\]~1 " "Register \"timecounter:inst\|dig5\[0\]\" is converted into an equivalent circuit using register \"timecounter:inst\|dig5\[0\]~_emulated\" and latch \"timecounter:inst\|dig5\[0\]~1\"" {  } { { "twelveHourCounter.vhd" "" { Text "C:/Users/anjam_000/Documents/TimingLab/twelveHourCounter.vhd" 52 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1519957057994 "|TImingLab|timecounter:inst|dig5[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timecounter:inst\|dig5\[1\] timecounter:inst\|dig5\[1\]~_emulated timecounter:inst\|dig5\[1\]~5 " "Register \"timecounter:inst\|dig5\[1\]\" is converted into an equivalent circuit using register \"timecounter:inst\|dig5\[1\]~_emulated\" and latch \"timecounter:inst\|dig5\[1\]~5\"" {  } { { "twelveHourCounter.vhd" "" { Text "C:/Users/anjam_000/Documents/TimingLab/twelveHourCounter.vhd" 52 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1519957057994 "|TImingLab|timecounter:inst|dig5[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timecounter:inst\|dig5\[2\] timecounter:inst\|dig5\[2\]~_emulated timecounter:inst\|dig5\[2\]~9 " "Register \"timecounter:inst\|dig5\[2\]\" is converted into an equivalent circuit using register \"timecounter:inst\|dig5\[2\]~_emulated\" and latch \"timecounter:inst\|dig5\[2\]~9\"" {  } { { "twelveHourCounter.vhd" "" { Text "C:/Users/anjam_000/Documents/TimingLab/twelveHourCounter.vhd" 52 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1519957057994 "|TImingLab|timecounter:inst|dig5[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timecounter:inst\|dig5\[3\] timecounter:inst\|dig5\[3\]~_emulated timecounter:inst\|dig5\[3\]~13 " "Register \"timecounter:inst\|dig5\[3\]\" is converted into an equivalent circuit using register \"timecounter:inst\|dig5\[3\]~_emulated\" and latch \"timecounter:inst\|dig5\[3\]~13\"" {  } { { "twelveHourCounter.vhd" "" { Text "C:/Users/anjam_000/Documents/TimingLab/twelveHourCounter.vhd" 52 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1519957057994 "|TImingLab|timecounter:inst|dig5[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timecounter:inst\|dig6\[0\] timecounter:inst\|dig6\[0\]~_emulated timecounter:inst\|dig6\[0\]~1 " "Register \"timecounter:inst\|dig6\[0\]\" is converted into an equivalent circuit using register \"timecounter:inst\|dig6\[0\]~_emulated\" and latch \"timecounter:inst\|dig6\[0\]~1\"" {  } { { "twelveHourCounter.vhd" "" { Text "C:/Users/anjam_000/Documents/TimingLab/twelveHourCounter.vhd" 52 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1519957057994 "|TImingLab|timecounter:inst|dig6[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timecounter:inst\|dig6\[1\] timecounter:inst\|dig6\[1\]~_emulated timecounter:inst\|dig6\[1\]~5 " "Register \"timecounter:inst\|dig6\[1\]\" is converted into an equivalent circuit using register \"timecounter:inst\|dig6\[1\]~_emulated\" and latch \"timecounter:inst\|dig6\[1\]~5\"" {  } { { "twelveHourCounter.vhd" "" { Text "C:/Users/anjam_000/Documents/TimingLab/twelveHourCounter.vhd" 52 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1519957057994 "|TImingLab|timecounter:inst|dig6[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timecounter:inst\|dig6\[2\] timecounter:inst\|dig6\[2\]~_emulated timecounter:inst\|dig6\[2\]~9 " "Register \"timecounter:inst\|dig6\[2\]\" is converted into an equivalent circuit using register \"timecounter:inst\|dig6\[2\]~_emulated\" and latch \"timecounter:inst\|dig6\[2\]~9\"" {  } { { "twelveHourCounter.vhd" "" { Text "C:/Users/anjam_000/Documents/TimingLab/twelveHourCounter.vhd" 52 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1519957057994 "|TImingLab|timecounter:inst|dig6[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "timecounter:inst\|dig6\[3\] timecounter:inst\|dig6\[3\]~_emulated timecounter:inst\|dig6\[3\]~13 " "Register \"timecounter:inst\|dig6\[3\]\" is converted into an equivalent circuit using register \"timecounter:inst\|dig6\[3\]~_emulated\" and latch \"timecounter:inst\|dig6\[3\]~13\"" {  } { { "twelveHourCounter.vhd" "" { Text "C:/Users/anjam_000/Documents/TimingLab/twelveHourCounter.vhd" 52 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1519957057994 "|TImingLab|timecounter:inst|dig6[3]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1519957057994 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1519957058182 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1519957058800 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519957058800 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "240 " "Implemented 240 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1519957059092 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1519957059092 ""} { "Info" "ICUT_CUT_TM_LCELLS" "184 " "Implemented 184 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1519957059092 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1519957059092 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 43 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 43 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "782 " "Peak virtual memory: 782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1519957059183 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 01 18:17:39 2018 " "Processing ended: Thu Mar 01 18:17:39 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1519957059183 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1519957059183 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1519957059183 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1519957059183 ""}
