

================================================================
== Vitis HLS Report for 'node9'
================================================================
* Date:           Wed Sep 25 13:00:13 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_Autoencoder
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.620 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4099|     4099|  13.650 us|  13.650 us|  4099|  4099|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop42_loop43  |     4097|     4097|        18|         16|          1|   256|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      168|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      333|    -|
|Register             |        -|     -|      172|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      172|      501|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln296_1_fu_867_p2      |         +|   0|  0|  16|           9|           1|
    |add_ln296_fu_879_p2        |         +|   0|  0|  12|           5|           1|
    |add_ln297_fu_961_p2        |         +|   0|  0|  12|           5|           1|
    |add_ln303_fu_1030_p2       |         +|   0|  0|  15|           8|           8|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |ap_condition_749           |       and|   0|  0|   2|           1|           1|
    |icmp_ln296_fu_861_p2       |      icmp|   0|  0|  17|           9|          10|
    |icmp_ln297_fu_885_p2       |      icmp|   0|  0|  13|           5|           6|
    |empty_7_fu_1283_p2         |        or|   0|  0|   6|           6|           2|
    |empty_8_fu_1145_p2         |        or|   0|  0|   6|           6|           1|
    |empty_fu_1420_p2           |        or|   0|  0|   6|           6|           2|
    |or_ln302_1_fu_1109_p2      |        or|   0|  0|   7|           7|           3|
    |or_ln302_2_fu_1042_p2      |        or|   0|  0|   7|           7|           3|
    |or_ln302_3_fu_1061_p2      |        or|   0|  0|   7|           7|           3|
    |or_ln302_4_fu_982_p2       |        or|   0|  0|   7|           7|           2|
    |or_ln302_5_fu_1001_p2      |        or|   0|  0|   7|           7|           2|
    |or_ln302_6_fu_940_p2       |        or|   0|  0|   7|           7|           1|
    |or_ln302_fu_1090_p2        |        or|   0|  0|   7|           7|           3|
    |select_ln296_1_fu_899_p3   |    select|   0|  0|   5|           1|           5|
    |select_ln296_fu_891_p3     |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 168|         113|          59|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  81|         17|    1|         17|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    9|         18|
    |ap_sig_allocacmp_v127_load            |   9|          2|    5|         10|
    |ap_sig_allocacmp_v128_load            |   9|          2|    5|         10|
    |indvar_flatten_fu_150                 |   9|          2|    9|         18|
    |v127_fu_146                           |   9|          2|    5|         10|
    |v128_fu_142                           |   9|          2|    5|         10|
    |v258_address0                         |  81|         17|   13|        221|
    |v258_address1                         |  81|         17|   13|        221|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 333|         71|   69|        543|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |  16|   0|   16|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |empty_7_reg_1815             |   4|   0|    6|          2|
    |empty_8_reg_1765             |   4|   0|    6|          2|
    |empty_9_reg_1619             |   4|   0|    4|          0|
    |empty_reg_1865               |   4|   0|    6|          2|
    |icmp_ln296_reg_1598          |   1|   0|    1|          0|
    |indvar_flatten_fu_150        |   9|   0|    9|          0|
    |or_ln302_1_reg_1747          |   4|   0|    7|          3|
    |or_ln302_2_reg_1711          |   4|   0|    7|          3|
    |or_ln302_3_reg_1723          |   4|   0|    7|          3|
    |or_ln302_4_reg_1653          |   4|   0|    7|          3|
    |or_ln302_5_reg_1665          |   4|   0|    7|          3|
    |or_ln302_6_reg_1641          |   4|   0|    7|          3|
    |or_ln302_reg_1735            |   4|   0|    7|          3|
    |reg_835                      |  32|   0|   32|          0|
    |reg_839                      |  32|   0|   32|          0|
    |select_ln296_reg_1602        |   5|   0|    5|          0|
    |tmp_2_reg_1759               |   4|   0|    6|          2|
    |tmp_4_reg_1626               |   4|   0|    7|          3|
    |trunc_ln303_reg_1607         |   4|   0|    4|          0|
    |v127_fu_146                  |   5|   0|    5|          0|
    |v128_fu_142                  |   5|   0|    5|          0|
    |zext_ln303_1_reg_1677        |   8|   0|   64|         56|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 172|   0|  260|         88|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|         node9|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|         node9|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|         node9|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|         node9|  return value|
|ap_continue        |   in|    1|  ap_ctrl_hs|         node9|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|         node9|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|         node9|  return value|
|v258_address0      |  out|   13|   ap_memory|          v258|         array|
|v258_ce0           |  out|    1|   ap_memory|          v258|         array|
|v258_q0            |   in|   32|   ap_memory|          v258|         array|
|v258_address1      |  out|   13|   ap_memory|          v258|         array|
|v258_ce1           |  out|    1|   ap_memory|          v258|         array|
|v258_q1            |   in|   32|   ap_memory|          v258|         array|
|v126_0_0_address0  |  out|    8|   ap_memory|      v126_0_0|         array|
|v126_0_0_ce0       |  out|    1|   ap_memory|      v126_0_0|         array|
|v126_0_0_we0       |  out|    1|   ap_memory|      v126_0_0|         array|
|v126_0_0_d0        |  out|   32|   ap_memory|      v126_0_0|         array|
|v126_0_1_address0  |  out|    8|   ap_memory|      v126_0_1|         array|
|v126_0_1_ce0       |  out|    1|   ap_memory|      v126_0_1|         array|
|v126_0_1_we0       |  out|    1|   ap_memory|      v126_0_1|         array|
|v126_0_1_d0        |  out|   32|   ap_memory|      v126_0_1|         array|
|v126_0_2_address0  |  out|    8|   ap_memory|      v126_0_2|         array|
|v126_0_2_ce0       |  out|    1|   ap_memory|      v126_0_2|         array|
|v126_0_2_we0       |  out|    1|   ap_memory|      v126_0_2|         array|
|v126_0_2_d0        |  out|   32|   ap_memory|      v126_0_2|         array|
|v126_0_3_address0  |  out|    8|   ap_memory|      v126_0_3|         array|
|v126_0_3_ce0       |  out|    1|   ap_memory|      v126_0_3|         array|
|v126_0_3_we0       |  out|    1|   ap_memory|      v126_0_3|         array|
|v126_0_3_d0        |  out|   32|   ap_memory|      v126_0_3|         array|
|v126_0_4_address0  |  out|    8|   ap_memory|      v126_0_4|         array|
|v126_0_4_ce0       |  out|    1|   ap_memory|      v126_0_4|         array|
|v126_0_4_we0       |  out|    1|   ap_memory|      v126_0_4|         array|
|v126_0_4_d0        |  out|   32|   ap_memory|      v126_0_4|         array|
|v126_0_5_address0  |  out|    8|   ap_memory|      v126_0_5|         array|
|v126_0_5_ce0       |  out|    1|   ap_memory|      v126_0_5|         array|
|v126_0_5_we0       |  out|    1|   ap_memory|      v126_0_5|         array|
|v126_0_5_d0        |  out|   32|   ap_memory|      v126_0_5|         array|
|v126_0_6_address0  |  out|    8|   ap_memory|      v126_0_6|         array|
|v126_0_6_ce0       |  out|    1|   ap_memory|      v126_0_6|         array|
|v126_0_6_we0       |  out|    1|   ap_memory|      v126_0_6|         array|
|v126_0_6_d0        |  out|   32|   ap_memory|      v126_0_6|         array|
|v126_0_7_address0  |  out|    8|   ap_memory|      v126_0_7|         array|
|v126_0_7_ce0       |  out|    1|   ap_memory|      v126_0_7|         array|
|v126_0_7_we0       |  out|    1|   ap_memory|      v126_0_7|         array|
|v126_0_7_d0        |  out|   32|   ap_memory|      v126_0_7|         array|
|v126_1_0_address0  |  out|    8|   ap_memory|      v126_1_0|         array|
|v126_1_0_ce0       |  out|    1|   ap_memory|      v126_1_0|         array|
|v126_1_0_we0       |  out|    1|   ap_memory|      v126_1_0|         array|
|v126_1_0_d0        |  out|   32|   ap_memory|      v126_1_0|         array|
|v126_1_1_address0  |  out|    8|   ap_memory|      v126_1_1|         array|
|v126_1_1_ce0       |  out|    1|   ap_memory|      v126_1_1|         array|
|v126_1_1_we0       |  out|    1|   ap_memory|      v126_1_1|         array|
|v126_1_1_d0        |  out|   32|   ap_memory|      v126_1_1|         array|
|v126_1_2_address0  |  out|    8|   ap_memory|      v126_1_2|         array|
|v126_1_2_ce0       |  out|    1|   ap_memory|      v126_1_2|         array|
|v126_1_2_we0       |  out|    1|   ap_memory|      v126_1_2|         array|
|v126_1_2_d0        |  out|   32|   ap_memory|      v126_1_2|         array|
|v126_1_3_address0  |  out|    8|   ap_memory|      v126_1_3|         array|
|v126_1_3_ce0       |  out|    1|   ap_memory|      v126_1_3|         array|
|v126_1_3_we0       |  out|    1|   ap_memory|      v126_1_3|         array|
|v126_1_3_d0        |  out|   32|   ap_memory|      v126_1_3|         array|
|v126_1_4_address0  |  out|    8|   ap_memory|      v126_1_4|         array|
|v126_1_4_ce0       |  out|    1|   ap_memory|      v126_1_4|         array|
|v126_1_4_we0       |  out|    1|   ap_memory|      v126_1_4|         array|
|v126_1_4_d0        |  out|   32|   ap_memory|      v126_1_4|         array|
|v126_1_5_address0  |  out|    8|   ap_memory|      v126_1_5|         array|
|v126_1_5_ce0       |  out|    1|   ap_memory|      v126_1_5|         array|
|v126_1_5_we0       |  out|    1|   ap_memory|      v126_1_5|         array|
|v126_1_5_d0        |  out|   32|   ap_memory|      v126_1_5|         array|
|v126_1_6_address0  |  out|    8|   ap_memory|      v126_1_6|         array|
|v126_1_6_ce0       |  out|    1|   ap_memory|      v126_1_6|         array|
|v126_1_6_we0       |  out|    1|   ap_memory|      v126_1_6|         array|
|v126_1_6_d0        |  out|   32|   ap_memory|      v126_1_6|         array|
|v126_1_7_address0  |  out|    8|   ap_memory|      v126_1_7|         array|
|v126_1_7_ce0       |  out|    1|   ap_memory|      v126_1_7|         array|
|v126_1_7_we0       |  out|    1|   ap_memory|      v126_1_7|         array|
|v126_1_7_d0        |  out|   32|   ap_memory|      v126_1_7|         array|
|v126_2_0_address0  |  out|    8|   ap_memory|      v126_2_0|         array|
|v126_2_0_ce0       |  out|    1|   ap_memory|      v126_2_0|         array|
|v126_2_0_we0       |  out|    1|   ap_memory|      v126_2_0|         array|
|v126_2_0_d0        |  out|   32|   ap_memory|      v126_2_0|         array|
|v126_2_1_address0  |  out|    8|   ap_memory|      v126_2_1|         array|
|v126_2_1_ce0       |  out|    1|   ap_memory|      v126_2_1|         array|
|v126_2_1_we0       |  out|    1|   ap_memory|      v126_2_1|         array|
|v126_2_1_d0        |  out|   32|   ap_memory|      v126_2_1|         array|
|v126_2_2_address0  |  out|    8|   ap_memory|      v126_2_2|         array|
|v126_2_2_ce0       |  out|    1|   ap_memory|      v126_2_2|         array|
|v126_2_2_we0       |  out|    1|   ap_memory|      v126_2_2|         array|
|v126_2_2_d0        |  out|   32|   ap_memory|      v126_2_2|         array|
|v126_2_3_address0  |  out|    8|   ap_memory|      v126_2_3|         array|
|v126_2_3_ce0       |  out|    1|   ap_memory|      v126_2_3|         array|
|v126_2_3_we0       |  out|    1|   ap_memory|      v126_2_3|         array|
|v126_2_3_d0        |  out|   32|   ap_memory|      v126_2_3|         array|
|v126_2_4_address0  |  out|    8|   ap_memory|      v126_2_4|         array|
|v126_2_4_ce0       |  out|    1|   ap_memory|      v126_2_4|         array|
|v126_2_4_we0       |  out|    1|   ap_memory|      v126_2_4|         array|
|v126_2_4_d0        |  out|   32|   ap_memory|      v126_2_4|         array|
|v126_2_5_address0  |  out|    8|   ap_memory|      v126_2_5|         array|
|v126_2_5_ce0       |  out|    1|   ap_memory|      v126_2_5|         array|
|v126_2_5_we0       |  out|    1|   ap_memory|      v126_2_5|         array|
|v126_2_5_d0        |  out|   32|   ap_memory|      v126_2_5|         array|
|v126_2_6_address0  |  out|    8|   ap_memory|      v126_2_6|         array|
|v126_2_6_ce0       |  out|    1|   ap_memory|      v126_2_6|         array|
|v126_2_6_we0       |  out|    1|   ap_memory|      v126_2_6|         array|
|v126_2_6_d0        |  out|   32|   ap_memory|      v126_2_6|         array|
|v126_2_7_address0  |  out|    8|   ap_memory|      v126_2_7|         array|
|v126_2_7_ce0       |  out|    1|   ap_memory|      v126_2_7|         array|
|v126_2_7_we0       |  out|    1|   ap_memory|      v126_2_7|         array|
|v126_2_7_d0        |  out|   32|   ap_memory|      v126_2_7|         array|
|v126_3_0_address0  |  out|    8|   ap_memory|      v126_3_0|         array|
|v126_3_0_ce0       |  out|    1|   ap_memory|      v126_3_0|         array|
|v126_3_0_we0       |  out|    1|   ap_memory|      v126_3_0|         array|
|v126_3_0_d0        |  out|   32|   ap_memory|      v126_3_0|         array|
|v126_3_1_address0  |  out|    8|   ap_memory|      v126_3_1|         array|
|v126_3_1_ce0       |  out|    1|   ap_memory|      v126_3_1|         array|
|v126_3_1_we0       |  out|    1|   ap_memory|      v126_3_1|         array|
|v126_3_1_d0        |  out|   32|   ap_memory|      v126_3_1|         array|
|v126_3_2_address0  |  out|    8|   ap_memory|      v126_3_2|         array|
|v126_3_2_ce0       |  out|    1|   ap_memory|      v126_3_2|         array|
|v126_3_2_we0       |  out|    1|   ap_memory|      v126_3_2|         array|
|v126_3_2_d0        |  out|   32|   ap_memory|      v126_3_2|         array|
|v126_3_3_address0  |  out|    8|   ap_memory|      v126_3_3|         array|
|v126_3_3_ce0       |  out|    1|   ap_memory|      v126_3_3|         array|
|v126_3_3_we0       |  out|    1|   ap_memory|      v126_3_3|         array|
|v126_3_3_d0        |  out|   32|   ap_memory|      v126_3_3|         array|
|v126_3_4_address0  |  out|    8|   ap_memory|      v126_3_4|         array|
|v126_3_4_ce0       |  out|    1|   ap_memory|      v126_3_4|         array|
|v126_3_4_we0       |  out|    1|   ap_memory|      v126_3_4|         array|
|v126_3_4_d0        |  out|   32|   ap_memory|      v126_3_4|         array|
|v126_3_5_address0  |  out|    8|   ap_memory|      v126_3_5|         array|
|v126_3_5_ce0       |  out|    1|   ap_memory|      v126_3_5|         array|
|v126_3_5_we0       |  out|    1|   ap_memory|      v126_3_5|         array|
|v126_3_5_d0        |  out|   32|   ap_memory|      v126_3_5|         array|
|v126_3_6_address0  |  out|    8|   ap_memory|      v126_3_6|         array|
|v126_3_6_ce0       |  out|    1|   ap_memory|      v126_3_6|         array|
|v126_3_6_we0       |  out|    1|   ap_memory|      v126_3_6|         array|
|v126_3_6_d0        |  out|   32|   ap_memory|      v126_3_6|         array|
|v126_3_7_address0  |  out|    8|   ap_memory|      v126_3_7|         array|
|v126_3_7_ce0       |  out|    1|   ap_memory|      v126_3_7|         array|
|v126_3_7_we0       |  out|    1|   ap_memory|      v126_3_7|         array|
|v126_3_7_d0        |  out|   32|   ap_memory|      v126_3_7|         array|
+-------------------+-----+-----+------------+--------------+--------------+

