autoidx 55
attribute \cells_not_processed 1
attribute \src "asicworld/verilog/code_hdl_models_uart.v:7.1-154.10"
module \uart
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:55.1-116.4"
  wire width 32 $0$bitselwrite$pos$asicworld/verilog/code_hdl_models_uart.v:95$1[31:0]$4
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:55.1-116.4"
  wire width 8 $0$lookahead\rx_reg$2[7:0]$5
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:55.1-116.4"
  wire $0\rx_busy[0:0]
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:55.1-116.4"
  wire width 4 $0\rx_cnt[3:0]
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:55.1-116.4"
  wire $0\rx_d1[0:0]
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:55.1-116.4"
  wire $0\rx_d2[0:0]
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:55.1-116.4"
  wire width 8 $0\rx_data[7:0]
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:55.1-116.4"
  wire $0\rx_empty[0:0]
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:55.1-116.4"
  wire $0\rx_frame_err[0:0]
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:55.1-116.4"
  wire $0\rx_over_run[0:0]
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:55.1-116.4"
  wire width 8 $0\rx_reg[7:0]
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:55.1-116.4"
  wire width 4 $0\rx_sample_cnt[3:0]
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:119.1-152.4"
  wire width 4 $0\tx_cnt[3:0]
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:119.1-152.4"
  wire $0\tx_empty[0:0]
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:119.1-152.4"
  wire $0\tx_out[0:0]
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:119.1-152.4"
  wire $0\tx_over_run[0:0]
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:119.1-152.4"
  wire width 8 $0\tx_reg[7:0]
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:55.1-116.4"
  wire width 32 $1$bitselwrite$pos$asicworld/verilog/code_hdl_models_uart.v:95$1[31:0]$6
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:55.1-116.4"
  wire width 8 $1$lookahead\rx_reg$2[7:0]$7
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:55.1-116.4"
  wire width 32 $2$bitselwrite$pos$asicworld/verilog/code_hdl_models_uart.v:95$1[31:0]$8
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:55.1-116.4"
  wire width 8 $2$lookahead\rx_reg$2[7:0]$9
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:55.1-116.4"
  wire width 32 $3$bitselwrite$pos$asicworld/verilog/code_hdl_models_uart.v:95$1[31:0]$13
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:55.1-116.4"
  wire width 8 $3$lookahead\rx_reg$2[7:0]$14
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:55.1-116.4"
  wire width 32 $4$bitselwrite$pos$asicworld/verilog/code_hdl_models_uart.v:95$1[31:0]$17
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:55.1-116.4"
  wire width 8 $4$lookahead\rx_reg$2[7:0]$18
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:55.1-116.4"
  wire width 32 $5$bitselwrite$pos$asicworld/verilog/code_hdl_models_uart.v:95$1[31:0]$22
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:55.1-116.4"
  wire width 8 $5$lookahead\rx_reg$2[7:0]$23
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:55.1-116.4"
  wire width 32 $6$bitselwrite$pos$asicworld/verilog/code_hdl_models_uart.v:95$1[31:0]$28
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:55.1-116.4"
  wire width 8 $6$lookahead\rx_reg$2[7:0]$29
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:136.16-136.26"
  wire width 32 $add$asicworld/verilog/code_hdl_models_uart.v:136$46_Y
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:86.25-86.42"
  wire width 32 $add$asicworld/verilog/code_hdl_models_uart.v:86$15_Y
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:92.23-92.33"
  wire width 32 $add$asicworld/verilog/code_hdl_models_uart.v:92$24_Y
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:0.0-0.0"
  wire width 8 $and$asicworld/verilog/code_hdl_models_uart.v:0$34_Y
  attribute \nosync 1
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:0.0-0.0"
  wire width 32 $bitselwrite$pos$asicworld/verilog/code_hdl_models_uart.v:95$1
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:100.20-100.30"
  wire $eq$asicworld/verilog/code_hdl_models_uart.v:100$39_Y
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:137.10-137.21"
  wire $eq$asicworld/verilog/code_hdl_models_uart.v:137$47_Y
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:143.10-143.21"
  wire $eq$asicworld/verilog/code_hdl_models_uart.v:143$53_Y
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:88.12-88.30"
  wire $eq$asicworld/verilog/code_hdl_models_uart.v:88$16_Y
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:89.16-89.26"
  wire $eq$asicworld/verilog/code_hdl_models_uart.v:89$19_Y
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:89.32-89.43"
  wire $eq$asicworld/verilog/code_hdl_models_uart.v:89$20_Y
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:97.17-97.28"
  wire $eq$asicworld/verilog/code_hdl_models_uart.v:97$38_Y
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:140.10-140.20"
  wire $gt$asicworld/verilog/code_hdl_models_uart.v:140$48_Y
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:94.17-94.27"
  wire $gt$asicworld/verilog/code_hdl_models_uart.v:94$25_Y
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:135.8-135.30"
  wire $logic_and$asicworld/verilog/code_hdl_models_uart.v:135$45_Y
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:140.10-140.34"
  wire $logic_and$asicworld/verilog/code_hdl_models_uart.v:140$50_Y
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:79.9-79.27"
  wire $logic_and$asicworld/verilog/code_hdl_models_uart.v:79$12_Y
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:89.15-89.44"
  wire $logic_and$asicworld/verilog/code_hdl_models_uart.v:89$21_Y
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:94.17-94.41"
  wire $logic_and$asicworld/verilog/code_hdl_models_uart.v:94$27_Y
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:113.7-113.17"
  wire $logic_not$asicworld/verilog/code_hdl_models_uart.v:113$41_Y
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:128.11-128.20"
  wire $logic_not$asicworld/verilog/code_hdl_models_uart.v:128$43_Y
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:135.21-135.30"
  wire $logic_not$asicworld/verilog/code_hdl_models_uart.v:135$44_Y
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:149.8-149.18"
  wire $logic_not$asicworld/verilog/code_hdl_models_uart.v:149$54_Y
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:79.9-79.17"
  wire $logic_not$asicworld/verilog/code_hdl_models_uart.v:79$10_Y
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:79.21-79.27"
  wire $logic_not$asicworld/verilog/code_hdl_models_uart.v:79$11_Y
  attribute \nosync 1
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:0.0-0.0"
  wire width 8 $lookahead\rx_reg$2
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:140.24-140.34"
  wire $lt$asicworld/verilog/code_hdl_models_uart.v:140$49_Y
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:94.31-94.41"
  wire $lt$asicworld/verilog/code_hdl_models_uart.v:94$26_Y
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:0.0-0.0"
  wire width 33 signed $neg$asicworld/verilog/code_hdl_models_uart.v:0$31_Y
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:0.0-0.0"
  wire width 33 signed $neg$asicworld/verilog/code_hdl_models_uart.v:0$35_Y
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:0.0-0.0"
  wire width 8 $not$asicworld/verilog/code_hdl_models_uart.v:0$33_Y
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:0.0-0.0"
  wire width 8 $or$asicworld/verilog/code_hdl_models_uart.v:0$37_Y
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:0.0-0.0"
  wire width 8 $shift$asicworld/verilog/code_hdl_models_uart.v:0$32_Y
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:0.0-0.0"
  wire width 8 $shift$asicworld/verilog/code_hdl_models_uart.v:0$36_Y
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:0.0-0.0"
  wire $shiftx$asicworld/verilog/code_hdl_models_uart.v:0$52_Y
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:141.26-141.35"
  wire width 32 $sub$asicworld/verilog/code_hdl_models_uart.v:141$51_Y
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:95.22-95.32"
  wire width 32 $sub$asicworld/verilog/code_hdl_models_uart.v:95$30_Y
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:106.34-106.52"
  wire width 32 signed $ternary$asicworld/verilog/code_hdl_models_uart.v:106$40_Y
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:25.14-25.24"
  wire input 3 \ld_tx_data
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:23.14-23.19"
  wire input 1 \reset
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:52.14-52.21"
  wire \rx_busy
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:46.14-46.20"
  wire width 4 \rx_cnt
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:50.14-50.19"
  wire \rx_d1
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:51.14-51.19"
  wire \rx_d2
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:32.14-32.21"
  wire width 8 output 10 \rx_data
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:35.14-35.22"
  wire output 13 \rx_empty
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:33.14-33.23"
  wire input 11 \rx_enable
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:47.14-47.26"
  wire \rx_frame_err
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:34.14-34.19"
  wire input 12 \rx_in
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:48.14-48.25"
  wire \rx_over_run
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:43.14-43.20"
  wire width 8 \rx_reg
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:45.14-45.27"
  wire width 4 \rx_sample_cnt
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:30.14-30.19"
  wire input 8 \rxclk
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:41.14-41.20"
  wire width 4 \tx_cnt
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:26.14-26.21"
  wire width 8 input 4 \tx_data
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:29.14-29.22"
  wire output 7 \tx_empty
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:27.14-27.23"
  wire input 5 \tx_enable
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:28.14-28.20"
  wire output 6 \tx_out
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:40.14-40.25"
  wire \tx_over_run
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:38.14-38.20"
  wire width 8 \tx_reg
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:24.14-24.19"
  wire input 2 \txclk
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:31.14-31.25"
  wire input 9 \uld_rx_data
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:136.16-136.26"
  cell $add $add$asicworld/verilog/code_hdl_models_uart.v:136$46
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \tx_cnt
    connect \B 1
    connect \Y $add$asicworld/verilog/code_hdl_models_uart.v:136$46_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:86.25-86.42"
  cell $add $add$asicworld/verilog/code_hdl_models_uart.v:86$15
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \rx_sample_cnt
    connect \B 1
    connect \Y $add$asicworld/verilog/code_hdl_models_uart.v:86$15_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:92.23-92.33"
  cell $add $add$asicworld/verilog/code_hdl_models_uart.v:92$24
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \rx_cnt
    connect \B 1
    connect \Y $add$asicworld/verilog/code_hdl_models_uart.v:92$24_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:0.0-0.0"
  cell $and $and$asicworld/verilog/code_hdl_models_uart.v:0$34
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 8
    connect \A \rx_reg
    connect \B $not$asicworld/verilog/code_hdl_models_uart.v:0$33_Y
    connect \Y $and$asicworld/verilog/code_hdl_models_uart.v:0$34_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:100.20-100.30"
  cell $eq $eq$asicworld/verilog/code_hdl_models_uart.v:100$39
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \rx_d2
    connect \B 0
    connect \Y $eq$asicworld/verilog/code_hdl_models_uart.v:100$39_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:137.10-137.21"
  cell $eq $eq$asicworld/verilog/code_hdl_models_uart.v:137$47
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \tx_cnt
    connect \B 0
    connect \Y $eq$asicworld/verilog/code_hdl_models_uart.v:137$47_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:143.10-143.21"
  cell $eq $eq$asicworld/verilog/code_hdl_models_uart.v:143$53
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \tx_cnt
    connect \B 9
    connect \Y $eq$asicworld/verilog/code_hdl_models_uart.v:143$53_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:88.12-88.30"
  cell $eq $eq$asicworld/verilog/code_hdl_models_uart.v:88$16
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \rx_sample_cnt
    connect \B 7
    connect \Y $eq$asicworld/verilog/code_hdl_models_uart.v:88$16_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:89.16-89.26"
  cell $eq $eq$asicworld/verilog/code_hdl_models_uart.v:89$19
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \rx_d2
    connect \B 1
    connect \Y $eq$asicworld/verilog/code_hdl_models_uart.v:89$19_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:89.32-89.43"
  cell $eq $eq$asicworld/verilog/code_hdl_models_uart.v:89$20
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \rx_cnt
    connect \B 0
    connect \Y $eq$asicworld/verilog/code_hdl_models_uart.v:89$20_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:97.17-97.28"
  cell $eq $eq$asicworld/verilog/code_hdl_models_uart.v:97$38
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \rx_cnt
    connect \B 9
    connect \Y $eq$asicworld/verilog/code_hdl_models_uart.v:97$38_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:140.10-140.20"
  cell $gt $gt$asicworld/verilog/code_hdl_models_uart.v:140$48
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \tx_cnt
    connect \B 0
    connect \Y $gt$asicworld/verilog/code_hdl_models_uart.v:140$48_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:94.17-94.27"
  cell $gt $gt$asicworld/verilog/code_hdl_models_uart.v:94$25
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \rx_cnt
    connect \B 0
    connect \Y $gt$asicworld/verilog/code_hdl_models_uart.v:94$25_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:135.8-135.30"
  cell $logic_and $logic_and$asicworld/verilog/code_hdl_models_uart.v:135$45
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \tx_enable
    connect \B $logic_not$asicworld/verilog/code_hdl_models_uart.v:135$44_Y
    connect \Y $logic_and$asicworld/verilog/code_hdl_models_uart.v:135$45_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:140.10-140.34"
  cell $logic_and $logic_and$asicworld/verilog/code_hdl_models_uart.v:140$50
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $gt$asicworld/verilog/code_hdl_models_uart.v:140$48_Y
    connect \B $lt$asicworld/verilog/code_hdl_models_uart.v:140$49_Y
    connect \Y $logic_and$asicworld/verilog/code_hdl_models_uart.v:140$50_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:79.9-79.27"
  cell $logic_and $logic_and$asicworld/verilog/code_hdl_models_uart.v:79$12
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$asicworld/verilog/code_hdl_models_uart.v:79$10_Y
    connect \B $logic_not$asicworld/verilog/code_hdl_models_uart.v:79$11_Y
    connect \Y $logic_and$asicworld/verilog/code_hdl_models_uart.v:79$12_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:89.15-89.44"
  cell $logic_and $logic_and$asicworld/verilog/code_hdl_models_uart.v:89$21
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$asicworld/verilog/code_hdl_models_uart.v:89$19_Y
    connect \B $eq$asicworld/verilog/code_hdl_models_uart.v:89$20_Y
    connect \Y $logic_and$asicworld/verilog/code_hdl_models_uart.v:89$21_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:94.17-94.41"
  cell $logic_and $logic_and$asicworld/verilog/code_hdl_models_uart.v:94$27
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $gt$asicworld/verilog/code_hdl_models_uart.v:94$25_Y
    connect \B $lt$asicworld/verilog/code_hdl_models_uart.v:94$26_Y
    connect \Y $logic_and$asicworld/verilog/code_hdl_models_uart.v:94$27_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:113.7-113.17"
  cell $logic_not $logic_not$asicworld/verilog/code_hdl_models_uart.v:113$41
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rx_enable
    connect \Y $logic_not$asicworld/verilog/code_hdl_models_uart.v:113$41_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:128.11-128.20"
  cell $logic_not $logic_not$asicworld/verilog/code_hdl_models_uart.v:128$43
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \tx_empty
    connect \Y $logic_not$asicworld/verilog/code_hdl_models_uart.v:128$43_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:135.21-135.30"
  cell $logic_not $logic_not$asicworld/verilog/code_hdl_models_uart.v:135$44
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \tx_empty
    connect \Y $logic_not$asicworld/verilog/code_hdl_models_uart.v:135$44_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:149.8-149.18"
  cell $logic_not $logic_not$asicworld/verilog/code_hdl_models_uart.v:149$54
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \tx_enable
    connect \Y $logic_not$asicworld/verilog/code_hdl_models_uart.v:149$54_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:79.9-79.17"
  cell $logic_not $logic_not$asicworld/verilog/code_hdl_models_uart.v:79$10
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rx_busy
    connect \Y $logic_not$asicworld/verilog/code_hdl_models_uart.v:79$10_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:79.21-79.27"
  cell $logic_not $logic_not$asicworld/verilog/code_hdl_models_uart.v:79$11
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rx_d2
    connect \Y $logic_not$asicworld/verilog/code_hdl_models_uart.v:79$11_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:140.24-140.34"
  cell $lt $lt$asicworld/verilog/code_hdl_models_uart.v:140$49
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \tx_cnt
    connect \B 9
    connect \Y $lt$asicworld/verilog/code_hdl_models_uart.v:140$49_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:94.31-94.41"
  cell $lt $lt$asicworld/verilog/code_hdl_models_uart.v:94$26
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \rx_cnt
    connect \B 9
    connect \Y $lt$asicworld/verilog/code_hdl_models_uart.v:94$26_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:0.0-0.0"
  cell $neg $neg$asicworld/verilog/code_hdl_models_uart.v:0$31
    parameter \A_SIGNED 1
    parameter \A_WIDTH 33
    parameter \Y_WIDTH 33
    connect \A { 1'0 $sub$asicworld/verilog/code_hdl_models_uart.v:95$30_Y }
    connect \Y $neg$asicworld/verilog/code_hdl_models_uart.v:0$31_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:0.0-0.0"
  cell $neg $neg$asicworld/verilog/code_hdl_models_uart.v:0$35
    parameter \A_SIGNED 1
    parameter \A_WIDTH 33
    parameter \Y_WIDTH 33
    connect \A { 1'0 $sub$asicworld/verilog/code_hdl_models_uart.v:95$30_Y }
    connect \Y $neg$asicworld/verilog/code_hdl_models_uart.v:0$35_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:0.0-0.0"
  cell $not $not$asicworld/verilog/code_hdl_models_uart.v:0$33
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \Y_WIDTH 8
    connect \A $shift$asicworld/verilog/code_hdl_models_uart.v:0$32_Y
    connect \Y $not$asicworld/verilog/code_hdl_models_uart.v:0$33_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:0.0-0.0"
  cell $or $or$asicworld/verilog/code_hdl_models_uart.v:0$37
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 8
    connect \A $and$asicworld/verilog/code_hdl_models_uart.v:0$34_Y
    connect \B $shift$asicworld/verilog/code_hdl_models_uart.v:0$36_Y
    connect \Y $or$asicworld/verilog/code_hdl_models_uart.v:0$37_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:0.0-0.0"
  cell $shift $shift$asicworld/verilog/code_hdl_models_uart.v:0$32
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 1
    parameter \B_WIDTH 33
    parameter \Y_WIDTH 8
    connect \A 1'1
    connect \B $neg$asicworld/verilog/code_hdl_models_uart.v:0$31_Y
    connect \Y $shift$asicworld/verilog/code_hdl_models_uart.v:0$32_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:0.0-0.0"
  cell $shift $shift$asicworld/verilog/code_hdl_models_uart.v:0$36
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 1
    parameter \B_WIDTH 33
    parameter \Y_WIDTH 8
    connect \A { 7'0000000 \rx_d2 }
    connect \B $neg$asicworld/verilog/code_hdl_models_uart.v:0$35_Y
    connect \Y $shift$asicworld/verilog/code_hdl_models_uart.v:0$36_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:0.0-0.0"
  cell $shiftx $shiftx$asicworld/verilog/code_hdl_models_uart.v:0$52
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \tx_reg
    connect \B $sub$asicworld/verilog/code_hdl_models_uart.v:141$51_Y
    connect \Y $shiftx$asicworld/verilog/code_hdl_models_uart.v:0$52_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:141.26-141.35"
  cell $sub $sub$asicworld/verilog/code_hdl_models_uart.v:141$51
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \tx_cnt
    connect \B 1
    connect \Y $sub$asicworld/verilog/code_hdl_models_uart.v:141$51_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:95.22-95.32"
  cell $sub $sub$asicworld/verilog/code_hdl_models_uart.v:95$30
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \rx_cnt
    connect \B 1
    connect \Y $sub$asicworld/verilog/code_hdl_models_uart.v:95$30_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:106.34-106.52"
  cell $mux $ternary$asicworld/verilog/code_hdl_models_uart.v:106$40
    parameter \WIDTH 32
    connect \A 1
    connect \B 0
    connect \S \rx_empty
    connect \Y $ternary$asicworld/verilog/code_hdl_models_uart.v:106$40_Y
  end
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:119.1-152.4"
  process $proc$asicworld/verilog/code_hdl_models_uart.v:119$42
    assign $0\tx_out[0:0] \tx_out
    assign $0\tx_empty[0:0] \tx_empty
    assign $0\tx_reg[7:0] \tx_reg
    assign $0\tx_over_run[0:0] \tx_over_run
    assign $0\tx_cnt[3:0] \tx_cnt
    attribute \src "asicworld/verilog/code_hdl_models_uart.v:120.1-152.4"
    switch \reset
      attribute \src "asicworld/verilog/code_hdl_models_uart.v:120.5-120.10"
      case 1'1
        assign $0\tx_reg[7:0] 8'00000000
        assign $0\tx_empty[0:0] 1'1
        assign $0\tx_over_run[0:0] 1'0
        assign $0\tx_out[0:0] 1'1
        assign $0\tx_cnt[3:0] 4'0000
      attribute \src "asicworld/verilog/code_hdl_models_uart.v:126.5-126.9"
      case 
        attribute \src "asicworld/verilog/code_hdl_models_uart.v:127.4-134.7"
        switch \ld_tx_data
          attribute \src "asicworld/verilog/code_hdl_models_uart.v:127.8-127.18"
          case 1'1
            attribute \src "asicworld/verilog/code_hdl_models_uart.v:128.7-133.10"
            switch $logic_not$asicworld/verilog/code_hdl_models_uart.v:128$43_Y
              attribute \src "asicworld/verilog/code_hdl_models_uart.v:128.11-128.20"
              case 1'1
                assign $0\tx_over_run[0:0] 1'0
              attribute \src "asicworld/verilog/code_hdl_models_uart.v:130.11-130.15"
              case 
                assign $0\tx_reg[7:0] \tx_data
                assign $0\tx_empty[0:0] 1'0
            end
          case 
        end
        attribute \src "asicworld/verilog/code_hdl_models_uart.v:135.4-148.7"
        switch $logic_and$asicworld/verilog/code_hdl_models_uart.v:135$45_Y
          attribute \src "asicworld/verilog/code_hdl_models_uart.v:135.8-135.30"
          case 1'1
            assign $0\tx_cnt[3:0] $add$asicworld/verilog/code_hdl_models_uart.v:136$46_Y [3:0]
            attribute \src "asicworld/verilog/code_hdl_models_uart.v:137.6-139.9"
            switch $eq$asicworld/verilog/code_hdl_models_uart.v:137$47_Y
              attribute \src "asicworld/verilog/code_hdl_models_uart.v:137.10-137.21"
              case 1'1
                assign $0\tx_out[0:0] 1'0
              case 
            end
            attribute \src "asicworld/verilog/code_hdl_models_uart.v:140.6-142.9"
            switch $logic_and$asicworld/verilog/code_hdl_models_uart.v:140$50_Y
              attribute \src "asicworld/verilog/code_hdl_models_uart.v:140.10-140.34"
              case 1'1
                assign $0\tx_out[0:0] $shiftx$asicworld/verilog/code_hdl_models_uart.v:0$52_Y
              case 
            end
            attribute \src "asicworld/verilog/code_hdl_models_uart.v:143.6-147.9"
            switch $eq$asicworld/verilog/code_hdl_models_uart.v:143$53_Y
              attribute \src "asicworld/verilog/code_hdl_models_uart.v:143.10-143.21"
              case 1'1
                assign $0\tx_out[0:0] 1'1
                assign $0\tx_cnt[3:0] 4'0000
                assign $0\tx_empty[0:0] 1'1
              case 
            end
          case 
        end
        attribute \src "asicworld/verilog/code_hdl_models_uart.v:149.4-151.7"
        switch $logic_not$asicworld/verilog/code_hdl_models_uart.v:149$54_Y
          attribute \src "asicworld/verilog/code_hdl_models_uart.v:149.8-149.18"
          case 1'1
            assign $0\tx_cnt[3:0] 4'0000
          case 
        end
    end
    sync posedge \txclk
      update \tx_out $0\tx_out[0:0]
      update \tx_empty $0\tx_empty[0:0]
      update \tx_reg $0\tx_reg[7:0]
      update \tx_over_run $0\tx_over_run[0:0]
      update \tx_cnt $0\tx_cnt[3:0]
    sync posedge \reset
      update \tx_out $0\tx_out[0:0]
      update \tx_empty $0\tx_empty[0:0]
      update \tx_reg $0\tx_reg[7:0]
      update \tx_over_run $0\tx_over_run[0:0]
      update \tx_cnt $0\tx_cnt[3:0]
  end
  attribute \src "asicworld/verilog/code_hdl_models_uart.v:55.1-116.4"
  process $proc$asicworld/verilog/code_hdl_models_uart.v:55$3
    assign $0\rx_data[7:0] \rx_data
    assign $0\rx_empty[0:0] \rx_empty
    assign { } { }
    assign $0\rx_sample_cnt[3:0] \rx_sample_cnt
    assign $0\rx_cnt[3:0] \rx_cnt
    assign $0\rx_frame_err[0:0] \rx_frame_err
    assign $0\rx_over_run[0:0] \rx_over_run
    assign $0\rx_d1[0:0] \rx_d1
    assign $0\rx_d2[0:0] \rx_d2
    assign $0\rx_busy[0:0] \rx_busy
    assign { } { }
    assign { } { }
    assign { } { }
    assign $0$bitselwrite$pos$asicworld/verilog/code_hdl_models_uart.v:95$1[31:0]$4 $1$bitselwrite$pos$asicworld/verilog/code_hdl_models_uart.v:95$1[31:0]$6
    assign $0$lookahead\rx_reg$2[7:0]$5 $1$lookahead\rx_reg$2[7:0]$7
    assign $0\rx_reg[7:0] $1$lookahead\rx_reg$2[7:0]$7
    attribute \src "asicworld/verilog/code_hdl_models_uart.v:56.1-116.4"
    switch \reset
      attribute \src "asicworld/verilog/code_hdl_models_uart.v:56.5-56.10"
      case 1'1
        assign $1$bitselwrite$pos$asicworld/verilog/code_hdl_models_uart.v:95$1[31:0]$6 $bitselwrite$pos$asicworld/verilog/code_hdl_models_uart.v:95$1
        assign { } { }
        assign $1$lookahead\rx_reg$2[7:0]$7 8'00000000
        assign $0\rx_data[7:0] 8'00000000
        assign $0\rx_sample_cnt[3:0] 4'0000
        assign $0\rx_cnt[3:0] 4'0000
        assign $0\rx_frame_err[0:0] 1'0
        assign $0\rx_over_run[0:0] 1'0
        assign $0\rx_empty[0:0] 1'1
        assign $0\rx_d1[0:0] 1'1
        assign $0\rx_d2[0:0] 1'1
        assign $0\rx_busy[0:0] 1'0
      attribute \src "asicworld/verilog/code_hdl_models_uart.v:67.5-67.9"
      case 
        assign { } { }
        assign { } { }
        assign $0\rx_d1[0:0] \rx_in
        assign $0\rx_d2[0:0] \rx_d1
        assign $1$bitselwrite$pos$asicworld/verilog/code_hdl_models_uart.v:95$1[31:0]$6 $2$bitselwrite$pos$asicworld/verilog/code_hdl_models_uart.v:95$1[31:0]$8
        assign $1$lookahead\rx_reg$2[7:0]$7 $2$lookahead\rx_reg$2[7:0]$9
        attribute \src "asicworld/verilog/code_hdl_models_uart.v:72.3-75.6"
        switch \uld_rx_data
          attribute \src "asicworld/verilog/code_hdl_models_uart.v:72.7-72.18"
          case 1'1
            assign $0\rx_data[7:0] \rx_reg
            assign $0\rx_empty[0:0] 1'1
          case 
        end
        attribute \src "asicworld/verilog/code_hdl_models_uart.v:77.3-112.6"
        switch \rx_enable
          attribute \src "asicworld/verilog/code_hdl_models_uart.v:77.7-77.16"
          case 1'1
            assign { } { }
            assign { } { }
            assign $2$bitselwrite$pos$asicworld/verilog/code_hdl_models_uart.v:95$1[31:0]$8 $3$bitselwrite$pos$asicworld/verilog/code_hdl_models_uart.v:95$1[31:0]$13
            assign $2$lookahead\rx_reg$2[7:0]$9 $3$lookahead\rx_reg$2[7:0]$14
            attribute \src "asicworld/verilog/code_hdl_models_uart.v:79.5-83.8"
            switch $logic_and$asicworld/verilog/code_hdl_models_uart.v:79$12_Y
              attribute \src "asicworld/verilog/code_hdl_models_uart.v:79.9-79.27"
              case 1'1
                assign $0\rx_busy[0:0] 1'1
                assign $0\rx_sample_cnt[3:0] 4'0001
                assign $0\rx_cnt[3:0] 4'0000
              case 
            end
            attribute \src "asicworld/verilog/code_hdl_models_uart.v:85.5-111.8"
            switch \rx_busy
              attribute \src "asicworld/verilog/code_hdl_models_uart.v:85.9-85.16"
              case 1'1
                assign { } { }
                assign { } { }
                assign $0\rx_sample_cnt[3:0] $add$asicworld/verilog/code_hdl_models_uart.v:86$15_Y [3:0]
                assign $3$bitselwrite$pos$asicworld/verilog/code_hdl_models_uart.v:95$1[31:0]$13 $4$bitselwrite$pos$asicworld/verilog/code_hdl_models_uart.v:95$1[31:0]$17
                assign $3$lookahead\rx_reg$2[7:0]$14 $4$lookahead\rx_reg$2[7:0]$18
                attribute \src "asicworld/verilog/code_hdl_models_uart.v:88.8-110.11"
                switch $eq$asicworld/verilog/code_hdl_models_uart.v:88$16_Y
                  attribute \src "asicworld/verilog/code_hdl_models_uart.v:88.12-88.30"
                  case 1'1
                    assign { } { }
                    assign { } { }
                    assign $4$bitselwrite$pos$asicworld/verilog/code_hdl_models_uart.v:95$1[31:0]$17 $5$bitselwrite$pos$asicworld/verilog/code_hdl_models_uart.v:95$1[31:0]$22
                    assign $4$lookahead\rx_reg$2[7:0]$18 $5$lookahead\rx_reg$2[7:0]$23
                    attribute \src "asicworld/verilog/code_hdl_models_uart.v:89.11-109.14"
                    switch $logic_and$asicworld/verilog/code_hdl_models_uart.v:89$21_Y
                      attribute \src "asicworld/verilog/code_hdl_models_uart.v:89.15-89.44"
                      case 1'1
                        assign $5$bitselwrite$pos$asicworld/verilog/code_hdl_models_uart.v:95$1[31:0]$22 $bitselwrite$pos$asicworld/verilog/code_hdl_models_uart.v:95$1
                        assign $5$lookahead\rx_reg$2[7:0]$23 \rx_reg
                        assign $0\rx_busy[0:0] 1'0
                      attribute \src "asicworld/verilog/code_hdl_models_uart.v:91.15-91.19"
                      case 
                        assign { } { }
                        assign { } { }
                        assign $0\rx_cnt[3:0] $add$asicworld/verilog/code_hdl_models_uart.v:92$24_Y [3:0]
                        assign $5$bitselwrite$pos$asicworld/verilog/code_hdl_models_uart.v:95$1[31:0]$22 $6$bitselwrite$pos$asicworld/verilog/code_hdl_models_uart.v:95$1[31:0]$28
                        assign $5$lookahead\rx_reg$2[7:0]$23 $6$lookahead\rx_reg$2[7:0]$29
                        attribute \src "asicworld/verilog/code_hdl_models_uart.v:94.13-96.16"
                        switch $logic_and$asicworld/verilog/code_hdl_models_uart.v:94$27_Y
                          attribute \src "asicworld/verilog/code_hdl_models_uart.v:94.17-94.41"
                          case 1'1
                            assign { } { }
                            assign { } { }
                            assign $6$bitselwrite$pos$asicworld/verilog/code_hdl_models_uart.v:95$1[31:0]$28 $sub$asicworld/verilog/code_hdl_models_uart.v:95$30_Y
                            assign $6$lookahead\rx_reg$2[7:0]$29 $or$asicworld/verilog/code_hdl_models_uart.v:0$37_Y
                          case 
                            assign $6$bitselwrite$pos$asicworld/verilog/code_hdl_models_uart.v:95$1[31:0]$28 $bitselwrite$pos$asicworld/verilog/code_hdl_models_uart.v:95$1
                            assign $6$lookahead\rx_reg$2[7:0]$29 \rx_reg
                        end
                        attribute \src "asicworld/verilog/code_hdl_models_uart.v:97.13-108.16"
                        switch $eq$asicworld/verilog/code_hdl_models_uart.v:97$38_Y
                          attribute \src "asicworld/verilog/code_hdl_models_uart.v:97.17-97.28"
                          case 1'1
                            assign $0\rx_busy[0:0] 1'0
                            attribute \src "asicworld/verilog/code_hdl_models_uart.v:100.16-107.19"
                            switch $eq$asicworld/verilog/code_hdl_models_uart.v:100$39_Y
                              attribute \src "asicworld/verilog/code_hdl_models_uart.v:100.20-100.30"
                              case 1'1
                                assign $0\rx_frame_err[0:0] 1'1
                              attribute \src "asicworld/verilog/code_hdl_models_uart.v:102.20-102.24"
                              case 
                                assign $0\rx_empty[0:0] 1'0
                                assign $0\rx_frame_err[0:0] 1'0
                                assign $0\rx_over_run[0:0] $ternary$asicworld/verilog/code_hdl_models_uart.v:106$40_Y [0]
                            end
                          case 
                        end
                    end
                  case 
                    assign $4$bitselwrite$pos$asicworld/verilog/code_hdl_models_uart.v:95$1[31:0]$17 $bitselwrite$pos$asicworld/verilog/code_hdl_models_uart.v:95$1
                    assign $4$lookahead\rx_reg$2[7:0]$18 \rx_reg
                end
              case 
                assign $3$bitselwrite$pos$asicworld/verilog/code_hdl_models_uart.v:95$1[31:0]$13 $bitselwrite$pos$asicworld/verilog/code_hdl_models_uart.v:95$1
                assign $3$lookahead\rx_reg$2[7:0]$14 \rx_reg
            end
          case 
            assign $2$bitselwrite$pos$asicworld/verilog/code_hdl_models_uart.v:95$1[31:0]$8 $bitselwrite$pos$asicworld/verilog/code_hdl_models_uart.v:95$1
            assign $2$lookahead\rx_reg$2[7:0]$9 \rx_reg
        end
        attribute \src "asicworld/verilog/code_hdl_models_uart.v:113.3-115.6"
        switch $logic_not$asicworld/verilog/code_hdl_models_uart.v:113$41_Y
          attribute \src "asicworld/verilog/code_hdl_models_uart.v:113.7-113.17"
          case 1'1
            assign $0\rx_busy[0:0] 1'0
          case 
        end
    end
    sync posedge \rxclk
      update \rx_data $0\rx_data[7:0]
      update \rx_empty $0\rx_empty[0:0]
      update \rx_reg $0\rx_reg[7:0]
      update \rx_sample_cnt $0\rx_sample_cnt[3:0]
      update \rx_cnt $0\rx_cnt[3:0]
      update \rx_frame_err $0\rx_frame_err[0:0]
      update \rx_over_run $0\rx_over_run[0:0]
      update \rx_d1 $0\rx_d1[0:0]
      update \rx_d2 $0\rx_d2[0:0]
      update \rx_busy $0\rx_busy[0:0]
      update $bitselwrite$pos$asicworld/verilog/code_hdl_models_uart.v:95$1 32'x
      update $lookahead\rx_reg$2 8'x
    sync posedge \reset
      update \rx_data $0\rx_data[7:0]
      update \rx_empty $0\rx_empty[0:0]
      update \rx_reg $0\rx_reg[7:0]
      update \rx_sample_cnt $0\rx_sample_cnt[3:0]
      update \rx_cnt $0\rx_cnt[3:0]
      update \rx_frame_err $0\rx_frame_err[0:0]
      update \rx_over_run $0\rx_over_run[0:0]
      update \rx_d1 $0\rx_d1[0:0]
      update \rx_d2 $0\rx_d2[0:0]
      update \rx_busy $0\rx_busy[0:0]
      update $bitselwrite$pos$asicworld/verilog/code_hdl_models_uart.v:95$1 32'x
      update $lookahead\rx_reg$2 8'x
  end
end
