<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
  <meta http-equiv="Content-Type" content="text/html;charset=utf-8"/>
  <title>Questa Coverage Report</title>
  <!-- original name: _Timer_Testbench_Timer_8bits_dutContentFrame6.htm -->
  <link rel="StyleSheet" media="print"  href="../css/ucdb2htmlP.css"/>
  <link rel="StyleSheet" media="screen" href="../css/ucdb2html.css"/>
  <link rel="StyleSheet" media="screen" href="../css/ucdb2html_newlook.css"/>
  <script type="text/javascript" src="../scripts/jquery.js"></script>
  <script type="text/javascript" src="../scripts/showhide.js"></script>
  
</head>
<body id="ucdb2html_detail" onload="showLast()">
  <h1><span class="strip">Questa</span> Toggle Coverage Report</h1>
  <h3>Scope: /<a href="z000014.htm">Timer_Testbench</a>/<a href="z000186.htm">Timer_8bits_dut</a></h3>
  <!-- use script block so buttons vanish when JavaScript is disabled -->
  <script type="text/javascript">
  <!--
  document.write(
    '<table class="buttons" cellspacing="2" cellpadding="2"><tr>' +
       '<td id="showAll" width="100" onclick="showAll()" class="button_on" ' +
           'title="Display all coverage scopes and bins.">Show All</td>' +
       '<td id="showCov" width="100" onclick="showCov()" class="button_off" ' +
           'title="Display only covered scopes and bins.">Show Covered</td>' +
       '<td id="showMis" width="100" onclick="showMis()" class="button_off" ' +
           'title="Display only uncovered scopes and bins.">Show Missing</td>' +
    '</tr></table>');
  //-->
  </script>
  <hr/><table>
  <tr/>
  <tr/>
  <tr cr="c" s="2" t="/Timer_Testbench/Timer_8bits_dut/Clk_SEL[0]" lnk="__HDL_srcfile_4.htm#21"" z="Clk_SEL[0]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/Timer_Testbench/Timer_8bits_dut/Clk_SEL[1]" lnk="__HDL_srcfile_4.htm#21"" z="Clk_SEL[1]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#19" z="OVF" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/Timer_Testbench/Timer_8bits_dut/PADDR[0]" lnk="__HDL_srcfile_4.htm#7"" z="PADDR[0]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/Timer_Testbench/Timer_8bits_dut/PADDR[1]" lnk="__HDL_srcfile_4.htm#7"" z="PADDR[1]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/Timer_Testbench/Timer_8bits_dut/PADDR[2]" lnk="__HDL_srcfile_4.htm#7"" z="PADDR[2]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/Timer_Testbench/Timer_8bits_dut/PADDR[3]" lnk="__HDL_srcfile_4.htm#7"" z="PADDR[3]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/Timer_Testbench/Timer_8bits_dut/PADDR[4]" lnk="__HDL_srcfile_4.htm#7"" z="PADDR[4]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/Timer_Testbench/Timer_8bits_dut/PADDR[5]" lnk="__HDL_srcfile_4.htm#7"" z="PADDR[5]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/Timer_Testbench/Timer_8bits_dut/PADDR[6]" lnk="__HDL_srcfile_4.htm#7"" z="PADDR[6]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/Timer_Testbench/Timer_8bits_dut/PADDR[7]" lnk="__HDL_srcfile_4.htm#7"" z="PADDR[7]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#5" z="PENABLE" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#4" z="PSEL" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/Timer_Testbench/Timer_8bits_dut/PWDATA[0]" lnk="__HDL_srcfile_4.htm#8"" z="PWDATA[0]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/Timer_Testbench/Timer_8bits_dut/PWDATA[1]" lnk="__HDL_srcfile_4.htm#8"" z="PWDATA[1]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/Timer_Testbench/Timer_8bits_dut/PWDATA[2]" lnk="__HDL_srcfile_4.htm#8"" z="PWDATA[2]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/Timer_Testbench/Timer_8bits_dut/PWDATA[3]" lnk="__HDL_srcfile_4.htm#8"" z="PWDATA[3]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/Timer_Testbench/Timer_8bits_dut/PWDATA[4]" lnk="__HDL_srcfile_4.htm#8"" z="PWDATA[4]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/Timer_Testbench/Timer_8bits_dut/PWDATA[5]" lnk="__HDL_srcfile_4.htm#8"" z="PWDATA[5]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/Timer_Testbench/Timer_8bits_dut/PWDATA[6]" lnk="__HDL_srcfile_4.htm#8"" z="PWDATA[6]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/Timer_Testbench/Timer_8bits_dut/PWDATA[7]" lnk="__HDL_srcfile_4.htm#8"" z="PWDATA[7]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#6" z="PWRITE" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/Timer_Testbench/Timer_8bits_dut/TCR_OUT[0]" lnk="__HDL_srcfile_4.htm#22"" z="TCR_OUT[0]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/Timer_Testbench/Timer_8bits_dut/TCR_OUT[1]" lnk="__HDL_srcfile_4.htm#22"" z="TCR_OUT[1]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/Timer_Testbench/Timer_8bits_dut/TCR_OUT[2]" lnk="__HDL_srcfile_4.htm#22"" z="TCR_OUT[2]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/Timer_Testbench/Timer_8bits_dut/TCR_OUT[3]" lnk="__HDL_srcfile_4.htm#22"" z="TCR_OUT[3]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/Timer_Testbench/Timer_8bits_dut/TCR_OUT[4]" lnk="__HDL_srcfile_4.htm#22"" z="TCR_OUT[4]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/Timer_Testbench/Timer_8bits_dut/TCR_OUT[5]" lnk="__HDL_srcfile_4.htm#22"" z="TCR_OUT[5]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/Timer_Testbench/Timer_8bits_dut/TCR_OUT[6]" lnk="__HDL_srcfile_4.htm#22"" z="TCR_OUT[6]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/Timer_Testbench/Timer_8bits_dut/TCR_OUT[7]" lnk="__HDL_srcfile_4.htm#22"" z="TCR_OUT[7]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/Timer_Testbench/Timer_8bits_dut/TDR_OUT[0]" lnk="__HDL_srcfile_4.htm#23"" z="TDR_OUT[0]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/Timer_Testbench/Timer_8bits_dut/TDR_OUT[1]" lnk="__HDL_srcfile_4.htm#23"" z="TDR_OUT[1]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/Timer_Testbench/Timer_8bits_dut/TDR_OUT[2]" lnk="__HDL_srcfile_4.htm#23"" z="TDR_OUT[2]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/Timer_Testbench/Timer_8bits_dut/TDR_OUT[3]" lnk="__HDL_srcfile_4.htm#23"" z="TDR_OUT[3]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/Timer_Testbench/Timer_8bits_dut/TDR_OUT[4]" lnk="__HDL_srcfile_4.htm#23"" z="TDR_OUT[4]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/Timer_Testbench/Timer_8bits_dut/TDR_OUT[5]" lnk="__HDL_srcfile_4.htm#23"" z="TDR_OUT[5]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/Timer_Testbench/Timer_8bits_dut/TDR_OUT[6]" lnk="__HDL_srcfile_4.htm#23"" z="TDR_OUT[6]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/Timer_Testbench/Timer_8bits_dut/TDR_OUT[7]" lnk="__HDL_srcfile_4.htm#23"" z="TDR_OUT[7]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/Timer_Testbench/Timer_8bits_dut/TSR_APB[0]" lnk="__HDL_srcfile_4.htm#17"" z="TSR_APB[0]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/Timer_Testbench/Timer_8bits_dut/TSR_APB[1]" lnk="__HDL_srcfile_4.htm#17"" z="TSR_APB[1]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="m" s="2" t="/Timer_Testbench/Timer_8bits_dut/TSR_APB[2]" lnk="__HDL_srcfile_4.htm#17"" z="TSR_APB[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/Timer_Testbench/Timer_8bits_dut/TSR_APB[3]" lnk="__HDL_srcfile_4.htm#17"" z="TSR_APB[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/Timer_Testbench/Timer_8bits_dut/TSR_APB[4]" lnk="__HDL_srcfile_4.htm#17"" z="TSR_APB[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/Timer_Testbench/Timer_8bits_dut/TSR_APB[5]" lnk="__HDL_srcfile_4.htm#17"" z="TSR_APB[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/Timer_Testbench/Timer_8bits_dut/TSR_APB[6]" lnk="__HDL_srcfile_4.htm#17"" z="TSR_APB[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/Timer_Testbench/Timer_8bits_dut/TSR_APB[7]" lnk="__HDL_srcfile_4.htm#17"" z="TSR_APB[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" t="/Timer_Testbench/Timer_8bits_dut/TSR_CL[0]" lnk="__HDL_srcfile_4.htm#18"" z="TSR_CL[0]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/Timer_Testbench/Timer_8bits_dut/TSR_CL[1]" lnk="__HDL_srcfile_4.htm#18"" z="TSR_CL[1]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#24" z="TSR_ovf_rst_signal" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#25" z="TSR_undf_rst_signal" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_4.htm#20" z="UNDF" h1="1" h2="1" c="G" p="100.00"/>
  </table>
<h5>Note:<br/>[alias] denotes that the togglenode is an alias of a canonical node elsewhere in the design.</h5>
<script type="text/javascript" src="../scripts/buildtogglepage.js"></script>
  <!-- make sure jumps to last few line nos work -->
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
  
</body>
</html>
