OpenROAD 0cfb9a45bfb256c9af1a0500d4c97da0f145f54f 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO]: Reading ODB at '/openlane/designs/sequential_multiplier_16x16/runs/ejecucion_16x16/tmp/routing/22-fill.odb'…
define_corners Typical
read_liberty -corner Typical /home/juanjo/.volare/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
Reading design constraints file at '/openlane/designs/sequential_multiplier_16x16/runs/ejecucion_16x16/tmp/17-sequential_multiplier_16x16.sdc'…
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     442
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   sequential_multiplier_16x16
Die area:                 ( 0 0 ) ( 248640 259360 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     5967
Number of terminals:      69
Number of snets:          2
Number of nets:           396

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 109.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 38488.
[INFO DRT-0033] mcon shape region query size = 90026.
[INFO DRT-0033] met1 shape region query size = 12768.
[INFO DRT-0033] via shape region query size = 880.
[INFO DRT-0033] met2 shape region query size = 562.
[INFO DRT-0033] via2 shape region query size = 704.
[INFO DRT-0033] met3 shape region query size = 561.
[INFO DRT-0033] via3 shape region query size = 704.
[INFO DRT-0033] met4 shape region query size = 192.
[INFO DRT-0033] via4 shape region query size = 8.
[INFO DRT-0033] met5 shape region query size = 16.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0078]   Complete 312 pins.
[INFO DRT-0081]   Complete 91 unique inst patterns.
[INFO DRT-0084]   Complete 296 groups.
#scanned instances     = 5967
#unique  instances     = 109
#stdCellGenAp          = 2462
#stdCellValidPlanarAp  = 7
#stdCellValidViaAp     = 1878
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 1112
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:16, elapsed time = 00:00:08, memory = 133.10 (MB), peak = 134.49 (MB)

Number of guides:     2768

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 36 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 37 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 939.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 780.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 429.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 33.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 0.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 1368 vertical wires in 1 frboxes and 813 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 75 vertical wires in 1 frboxes and 352 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 143.26 (MB), peak = 148.57 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 143.38 (MB), peak = 148.57 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 190.94 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:01, memory = 247.57 (MB).
    Completing 30% with 10 violations.
    elapsed time = 00:00:01, memory = 199.41 (MB).
    Completing 40% with 10 violations.
    elapsed time = 00:00:02, memory = 229.83 (MB).
    Completing 50% with 10 violations.
    elapsed time = 00:00:02, memory = 232.70 (MB).
    Completing 60% with 40 violations.
    elapsed time = 00:00:03, memory = 212.47 (MB).
    Completing 70% with 40 violations.
    elapsed time = 00:00:03, memory = 228.13 (MB).
    Completing 80% with 49 violations.
    elapsed time = 00:00:04, memory = 203.62 (MB).
    Completing 90% with 49 violations.
    elapsed time = 00:00:04, memory = 220.38 (MB).
    Completing 100% with 73 violations.
    elapsed time = 00:00:04, memory = 207.33 (MB).
[INFO DRT-0199]   Number of violations = 125.
Viol/Layer         li1   met1   met2   met3
Metal Spacing        2     14      5      3
Recheck              0     27     25      0
Short                0     49      0      0
[INFO DRT-0267] cpu time = 00:00:10, elapsed time = 00:00:05, memory = 506.82 (MB), peak = 518.80 (MB)
Total wire length = 18420 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 9194 um.
Total wire length on LAYER met2 = 9116 um.
Total wire length on LAYER met3 = 109 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2351.
Up-via summary (total 2351):.

-----------------------
 FR_MASTERSLICE       0
            li1    1118
           met1    1200
           met2      33
           met3       0
           met4       0
-----------------------
                   2351


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 125 violations.
    elapsed time = 00:00:00, memory = 503.50 (MB).
    Completing 20% with 125 violations.
    elapsed time = 00:00:01, memory = 527.99 (MB).
    Completing 30% with 117 violations.
    elapsed time = 00:00:01, memory = 495.23 (MB).
    Completing 40% with 117 violations.
    elapsed time = 00:00:01, memory = 530.74 (MB).
    Completing 50% with 117 violations.
    elapsed time = 00:00:02, memory = 549.01 (MB).
    Completing 60% with 82 violations.
    elapsed time = 00:00:02, memory = 506.73 (MB).
    Completing 70% with 82 violations.
    elapsed time = 00:00:03, memory = 532.51 (MB).
    Completing 80% with 43 violations.
    elapsed time = 00:00:03, memory = 500.80 (MB).
    Completing 90% with 43 violations.
    elapsed time = 00:00:04, memory = 525.24 (MB).
    Completing 100% with 42 violations.
    elapsed time = 00:00:05, memory = 531.62 (MB).
[INFO DRT-0199]   Number of violations = 111.
Viol/Layer        met1   met2
Metal Spacing        8      1
Recheck             69      0
Short               33      0
[INFO DRT-0267] cpu time = 00:00:09, elapsed time = 00:00:05, memory = 543.46 (MB), peak = 549.11 (MB)
Total wire length = 18365 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 9182 um.
Total wire length on LAYER met2 = 9077 um.
Total wire length on LAYER met3 = 105 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2311.
Up-via summary (total 2311):.

-----------------------
 FR_MASTERSLICE       0
            li1    1117
           met1    1161
           met2      33
           met3       0
           met4       0
-----------------------
                   2311


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 111 violations.
    elapsed time = 00:00:00, memory = 543.71 (MB).
    Completing 20% with 111 violations.
    elapsed time = 00:00:00, memory = 518.82 (MB).
    Completing 30% with 113 violations.
    elapsed time = 00:00:00, memory = 497.92 (MB).
    Completing 40% with 113 violations.
    elapsed time = 00:00:00, memory = 518.55 (MB).
    Completing 50% with 113 violations.
    elapsed time = 00:00:02, memory = 519.06 (MB).
    Completing 60% with 105 violations.
    elapsed time = 00:00:02, memory = 497.80 (MB).
    Completing 70% with 105 violations.
    elapsed time = 00:00:02, memory = 518.82 (MB).
    Completing 80% with 40 violations.
    elapsed time = 00:00:03, memory = 497.94 (MB).
    Completing 90% with 40 violations.
    elapsed time = 00:00:03, memory = 497.94 (MB).
    Completing 100% with 36 violations.
    elapsed time = 00:00:04, memory = 497.80 (MB).
[INFO DRT-0199]   Number of violations = 36.
Viol/Layer        met1   met2
Metal Spacing        7      4
Short               25      0
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:04, memory = 498.32 (MB), peak = 549.11 (MB)
Total wire length = 18373 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 9177 um.
Total wire length on LAYER met2 = 9090 um.
Total wire length on LAYER met3 = 105 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2313.
Up-via summary (total 2313):.

-----------------------
 FR_MASTERSLICE       0
            li1    1117
           met1    1163
           met2      33
           met3       0
           met4       0
-----------------------
                   2313


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 36 violations.
    elapsed time = 00:00:00, memory = 498.32 (MB).
    Completing 20% with 36 violations.
    elapsed time = 00:00:00, memory = 522.68 (MB).
    Completing 30% with 29 violations.
    elapsed time = 00:00:00, memory = 498.07 (MB).
    Completing 40% with 29 violations.
    elapsed time = 00:00:00, memory = 518.70 (MB).
    Completing 50% with 29 violations.
    elapsed time = 00:00:00, memory = 529.33 (MB).
    Completing 60% with 25 violations.
    elapsed time = 00:00:00, memory = 529.33 (MB).
    Completing 70% with 25 violations.
    elapsed time = 00:00:00, memory = 529.55 (MB).
    Completing 80% with 19 violations.
    elapsed time = 00:00:01, memory = 529.55 (MB).
    Completing 90% with 19 violations.
    elapsed time = 00:00:02, memory = 529.55 (MB).
    Completing 100% with 12 violations.
    elapsed time = 00:00:02, memory = 529.65 (MB).
[INFO DRT-0199]   Number of violations = 12.
Viol/Layer        met1   met2
Metal Spacing        1      1
Short               10      0
[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:03, memory = 529.65 (MB), peak = 549.11 (MB)
Total wire length = 18355 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 9161 um.
Total wire length on LAYER met2 = 9088 um.
Total wire length on LAYER met3 = 105 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2320.
Up-via summary (total 2320):.

-----------------------
 FR_MASTERSLICE       0
            li1    1117
           met1    1170
           met2      33
           met3       0
           met4       0
-----------------------
                   2320


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 12 violations.
    elapsed time = 00:00:00, memory = 529.65 (MB).
    Completing 20% with 12 violations.
    elapsed time = 00:00:00, memory = 529.65 (MB).
    Completing 30% with 12 violations.
    elapsed time = 00:00:00, memory = 529.65 (MB).
    Completing 40% with 12 violations.
    elapsed time = 00:00:00, memory = 529.65 (MB).
    Completing 50% with 12 violations.
    elapsed time = 00:00:00, memory = 529.65 (MB).
    Completing 60% with 12 violations.
    elapsed time = 00:00:00, memory = 529.65 (MB).
    Completing 70% with 12 violations.
    elapsed time = 00:00:00, memory = 529.65 (MB).
    Completing 80% with 1 violations.
    elapsed time = 00:00:00, memory = 497.74 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 497.74 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 498.00 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 498.00 (MB), peak = 549.11 (MB)
Total wire length = 18353 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 9156 um.
Total wire length on LAYER met2 = 9091 um.
Total wire length on LAYER met3 = 105 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2324.
Up-via summary (total 2324):.

-----------------------
 FR_MASTERSLICE       0
            li1    1117
           met1    1174
           met2      33
           met3       0
           met4       0
-----------------------
                   2324


[INFO DRT-0198] Complete detail routing.
Total wire length = 18353 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 9156 um.
Total wire length on LAYER met2 = 9091 um.
Total wire length on LAYER met3 = 105 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 2324.
Up-via summary (total 2324):.

-----------------------
 FR_MASTERSLICE       0
            li1    1117
           met1    1174
           met2      33
           met3       0
           met4       0
-----------------------
                   2324


[INFO DRT-0267] cpu time = 00:00:30, elapsed time = 00:00:19, memory = 498.00 (MB), peak = 549.11 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/sequential_multiplier_16x16/runs/ejecucion_16x16/results/routing/sequential_multiplier_16x16.odb'…
Writing netlist to '/openlane/designs/sequential_multiplier_16x16/runs/ejecucion_16x16/results/routing/sequential_multiplier_16x16.nl.v'…
Writing powered netlist to '/openlane/designs/sequential_multiplier_16x16/runs/ejecucion_16x16/results/routing/sequential_multiplier_16x16.pnl.v'…
Writing layout to '/openlane/designs/sequential_multiplier_16x16/runs/ejecucion_16x16/results/routing/sequential_multiplier_16x16.def'…
