# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do lab5_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/altera/13.0sp1/reconfigurable-logic/fifo/FIFO.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FIFO
# -- Compiling architecture SYN of fifo
# vcom -93 -work work {C:/altera/13.0sp1/reconfigurable-logic/fifo/BRAM_Origem.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity BRAM_Origem
# -- Compiling architecture SYN of bram_origem
# vcom -93 -work work {C:/altera/13.0sp1/reconfigurable-logic/fifo/BRAM_Destino.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity BRAM_Destino
# -- Compiling architecture SYN of bram_destino
# vcom -93 -work work {C:/altera/13.0sp1/reconfigurable-logic/fifo/WriteController.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity WriteController
# -- Compiling architecture rtl of WriteController
# vcom -93 -work work {C:/altera/13.0sp1/reconfigurable-logic/fifo/ReadController.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ReadController
# -- Compiling architecture rtl of ReadController
# vcom -93 -work work {C:/altera/13.0sp1/reconfigurable-logic/fifo/FlowControlTop.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FlowControlTop
# -- Compiling architecture rtl of FlowControlTop
# -- Loading entity BRAM_Origem
# -- Loading entity BRAM_Destino
# -- Loading entity FIFO
# -- Loading entity WriteController
# -- Loading entity ReadController
# 
# vcom -93 -work work {C:/altera/13.0sp1/reconfigurable-logic/fifo/FlowControlTop_tb.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity FlowControlTop_tb
# -- Compiling architecture tb of FlowControlTop_tb
# -- Loading package NUMERIC_STD
# -- Loading entity FlowControlTop
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs="+acc"  FlowControlTop_tb
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneii -L rtl_work -L work -voptargs=\"+acc\" -t 1ps FlowControlTop_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.flowcontroltop_tb(tb)
# Loading work.flowcontroltop(rtl)
# Loading work.bram_origem(syn)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading altera_mf.altera_common_conversion(body)
# Loading altera_mf.altera_device_families(body)
# Loading altera_mf.altsyncram(translated)
# Loading work.bram_destino(syn)
# Loading work.fifo(syn)
# Loading altera_mf.scfifo(behavior)
# Loading work.writecontroller(rtl)
# Loading work.readcontroller(rtl)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 100 ms
# ** Note: FlowControlTop completed transfer
#    Time: 123250 ns  Iteration: 0  Instance: /flowcontroltop_tb
