
*** Running vivado
    with args -log top_level_adc_i2c_controller_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_level_adc_i2c_controller_0_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source top_level_adc_i2c_controller_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: top_level_adc_i2c_controller_0_0
Command: synth_design -top top_level_adc_i2c_controller_0_0 -part xc7z010clg225-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10014
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2115.547 ; gain = 377.668 ; free physical = 2171 ; free virtual = 4524
Synthesis current peak Physical Memory [PSS] (MB): peak = 1633.597; parent = 1400.445; children = 233.151
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3069.035; parent = 2115.547; children = 953.488
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_level_adc_i2c_controller_0_0' [/home/ernesto/repos/EE316_Signal_Generator_ZynqBerry/Signal_Generator.gen/sources_1/bd/top_level/ip/top_level_adc_i2c_controller_0_0/synth/top_level_adc_i2c_controller_0_0.vhd:69]
	Parameter i2c_address bound to: 3'b111 
INFO: [Synth 8-3491] module 'adc_i2c_controller' declared at '/home/ernesto/repos/EE316_Signal_Generator_ZynqBerry/Signal_Generator.srcs/sources_1/new/adc_i2c_controller.vhd:34' bound to instance 'U0' of component 'adc_i2c_controller' [/home/ernesto/repos/EE316_Signal_Generator_ZynqBerry/Signal_Generator.gen/sources_1/bd/top_level/ip/top_level_adc_i2c_controller_0_0/synth/top_level_adc_i2c_controller_0_0.vhd:102]
INFO: [Synth 8-638] synthesizing module 'adc_i2c_controller' [/home/ernesto/repos/EE316_Signal_Generator_ZynqBerry/Signal_Generator.srcs/sources_1/new/adc_i2c_controller.vhd:46]
INFO: [Synth 8-3491] module 'i2c_master' declared at '/home/ernesto/repos/EE316_Signal_Generator_ZynqBerry/Signal_Generator.srcs/sources_1/new/i2c_master.vhd:36' bound to instance 'i2c_inst' of component 'i2c_master' [/home/ernesto/repos/EE316_Signal_Generator_ZynqBerry/Signal_Generator.srcs/sources_1/new/adc_i2c_controller.vhd:95]
INFO: [Synth 8-638] synthesizing module 'i2c_master' [/home/ernesto/repos/EE316_Signal_Generator_ZynqBerry/Signal_Generator.srcs/sources_1/new/i2c_master.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'i2c_master' (0#1) [/home/ernesto/repos/EE316_Signal_Generator_ZynqBerry/Signal_Generator.srcs/sources_1/new/i2c_master.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'adc_i2c_controller' (0#1) [/home/ernesto/repos/EE316_Signal_Generator_ZynqBerry/Signal_Generator.srcs/sources_1/new/adc_i2c_controller.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'top_level_adc_i2c_controller_0_0' (0#1) [/home/ernesto/repos/EE316_Signal_Generator_ZynqBerry/Signal_Generator.gen/sources_1/bd/top_level/ip/top_level_adc_i2c_controller_0_0/synth/top_level_adc_i2c_controller_0_0.vhd:69]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2186.516 ; gain = 448.637 ; free physical = 2248 ; free virtual = 4601
Synthesis current peak Physical Memory [PSS] (MB): peak = 1633.597; parent = 1400.445; children = 233.151
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3140.004; parent = 2186.516; children = 953.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2201.359 ; gain = 463.480 ; free physical = 2239 ; free virtual = 4593
Synthesis current peak Physical Memory [PSS] (MB): peak = 1633.597; parent = 1400.445; children = 233.151
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3154.848; parent = 2201.359; children = 953.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg225-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2209.363 ; gain = 471.484 ; free physical = 2235 ; free virtual = 4589
INFO: [Device 21-403] Loading part xc7z010clg225-1
Synthesis current peak Physical Memory [PSS] (MB): peak = 1633.597; parent = 1400.445; children = 233.151
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3162.852; parent = 2209.363; children = 953.488
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'i2c_master'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'adc_i2c_controller'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   ready |                        000000001 |                             0000
                   start |                        000000010 |                             0001
                 command |                        000000100 |                             0010
                slv_ack1 |                        000001000 |                             0011
                      wr |                        000010000 |                             0100
                slv_ack2 |                        000100000 |                             0110
                      rd |                        001000000 |                             0101
                mstr_ack |                        010000000 |                             0111
                    stop |                        100000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'i2c_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   start |                              000 |                              000
                   ready |                              001 |                              001
              data_valid |                              010 |                              010
               busy_high |                              011 |                              011
                  repeat |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'adc_i2c_controller'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2226.277 ; gain = 488.398 ; free physical = 2189 ; free virtual = 4543
Synthesis current peak Physical Memory [PSS] (MB): peak = 1633.597; parent = 1400.445; children = 233.151
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3179.766; parent = 2226.277; children = 953.488
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    9 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input    9 Bit        Muxes := 10    
	   9 Input    9 Bit        Muxes := 1     
	   6 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 3     
	   3 Input    8 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 4     
	   3 Input    1 Bit        Muxes := 2     
	   9 Input    1 Bit        Muxes := 7     
	   6 Input    1 Bit        Muxes := 3     
	   4 Input    1 Bit        Muxes := 1     
	   5 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2362.738 ; gain = 624.859 ; free physical = 1946 ; free virtual = 4302
Synthesis current peak Physical Memory [PSS] (MB): peak = 1857.355; parent = 1624.690; children = 233.151
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3316.227; parent = 2362.738; children = 953.488
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2362.738 ; gain = 624.859 ; free physical = 1945 ; free virtual = 4302
Synthesis current peak Physical Memory [PSS] (MB): peak = 1859.914; parent = 1627.271; children = 233.151
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3316.227; parent = 2362.738; children = 953.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2362.738 ; gain = 624.859 ; free physical = 1944 ; free virtual = 4300
Synthesis current peak Physical Memory [PSS] (MB): peak = 1860.719; parent = 1628.075; children = 233.151
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3316.227; parent = 2362.738; children = 953.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'U0i_0' to logic
CRITICAL WARNING: [Synth 8-5799] Converted tricell instance 'U0i_1' to logic
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2362.738 ; gain = 624.859 ; free physical = 1943 ; free virtual = 4300
Synthesis current peak Physical Memory [PSS] (MB): peak = 1860.875; parent = 1628.231; children = 233.151
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3316.227; parent = 2362.738; children = 953.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2362.738 ; gain = 624.859 ; free physical = 1943 ; free virtual = 4300
Synthesis current peak Physical Memory [PSS] (MB): peak = 1860.891; parent = 1628.247; children = 233.151
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3316.227; parent = 2362.738; children = 953.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2362.738 ; gain = 624.859 ; free physical = 1943 ; free virtual = 4300
Synthesis current peak Physical Memory [PSS] (MB): peak = 1861.004; parent = 1628.360; children = 233.151
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3316.227; parent = 2362.738; children = 953.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2362.738 ; gain = 624.859 ; free physical = 1943 ; free virtual = 4300
Synthesis current peak Physical Memory [PSS] (MB): peak = 1861.020; parent = 1628.376; children = 233.151
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3316.227; parent = 2362.738; children = 953.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2362.738 ; gain = 624.859 ; free physical = 1943 ; free virtual = 4300
Synthesis current peak Physical Memory [PSS] (MB): peak = 1861.020; parent = 1628.376; children = 233.151
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3316.227; parent = 2362.738; children = 953.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2362.738 ; gain = 624.859 ; free physical = 1943 ; free virtual = 4300
Synthesis current peak Physical Memory [PSS] (MB): peak = 1861.051; parent = 1628.407; children = 233.151
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3316.227; parent = 2362.738; children = 953.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     3|
|2     |LUT2 |    15|
|3     |LUT3 |    17|
|4     |LUT4 |    16|
|5     |LUT5 |    22|
|6     |LUT6 |    35|
|7     |FDCE |    33|
|8     |FDPE |     6|
|9     |FDRE |    27|
+------+-----+------+

Report Instance Areas: 
+------+-------------+-------------------+------+
|      |Instance     |Module             |Cells |
+------+-------------+-------------------+------+
|1     |top          |                   |   174|
|2     |  U0         |adc_i2c_controller |   174|
|3     |    i2c_inst |i2c_master         |   149|
+------+-------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2362.738 ; gain = 624.859 ; free physical = 1943 ; free virtual = 4300
Synthesis current peak Physical Memory [PSS] (MB): peak = 1861.082; parent = 1628.438; children = 233.151
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3316.227; parent = 2362.738; children = 953.488
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 2 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2362.738 ; gain = 624.859 ; free physical = 1943 ; free virtual = 4300
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2362.746 ; gain = 624.859 ; free physical = 1943 ; free virtual = 4300
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2362.746 ; gain = 0.000 ; free physical = 2052 ; free virtual = 4409
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2488.449 ; gain = 0.000 ; free physical = 1956 ; free virtual = 4313
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: d295c53c
INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 1 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 2488.449 ; gain = 750.570 ; free physical = 2170 ; free virtual = 4527
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/ernesto/repos/EE316_Signal_Generator_ZynqBerry/Signal_Generator.runs/top_level_adc_i2c_controller_0_0_synth_1/top_level_adc_i2c_controller_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2836.426 ; gain = 347.977 ; free physical = 1775 ; free virtual = 4132
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/ernesto/repos/EE316_Signal_Generator_ZynqBerry/Signal_Generator.runs/top_level_adc_i2c_controller_0_0_synth_1/top_level_adc_i2c_controller_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_level_adc_i2c_controller_0_0_utilization_synth.rpt -pb top_level_adc_i2c_controller_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Feb 18 22:05:14 2023...
