VCGEAR  is a tool for checking safety properties (assertions) of Verilog programs

#### Name:
VCEGAR

#### Application domain/field:
Safety verification
Verilog
Predicate abstraction
Hardware model checking
Model checking
Counterexample-guided abstraction refinement (CEGAR)

#### Type of tool (e.g. model checker, test generator):
Model checker

#### Expected input thing:
- Verilog description
- Property

#### Expected input format:
- *Verilog description*: [Verilog](../Formats/Verilog.md)
- *Property*: CTL?

#### Expected output:
Property holds or a counterexample showing how the property is violated.

#### Internals (tools used, frameworks, techniques, paradigms, ...):
Uses predicate abstraction and a refinement loop (CEGAR).

#### Comments:
-

#### URIs (github, websites, etc.):
Project page: https://www.cs.cmu.edu/~modelcheck/vcegar/

#### Last commit date:
11 April 2008 (last release date)

#### Last publication date:
2007

#### List of related papers:
https://doi.org/10.1007/978-3-540-71209-1_45 (TACAS '07)
https://doi.org/10.1145/1065579.1065697 (DAC '05)

#### Related tools (tools mentioned or compared to in the paper):

#### Meta
:: Hardware