// Seed: 1311151176
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_2 = id_3;
endmodule
module module_1 (
    output wor id_0,
    input uwire id_1
    , id_18,
    output wor id_2,
    input supply1 id_3,
    output supply1 id_4,
    input tri id_5,
    output supply1 id_6,
    output uwire id_7,
    input tri1 id_8,
    output supply1 id_9,
    output tri0 id_10,
    output tri id_11,
    input tri1 id_12,
    input wor id_13,
    input wand id_14,
    input supply1 id_15,
    output supply0 id_16
);
  wor  id_19 = id_18;
  wire id_20;
  assign id_19 = id_12;
  module_0 modCall_1 (
      id_20,
      id_20,
      id_20,
      id_20,
      id_20,
      id_20
  );
  wire id_21;
endmodule
