0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/Administrator/Desktop/fpga/counter_4bit/counter_4bit.sim/sim_1/synth/timing/xsim/counter_4bit_tb_time_synth.v,1740044325,verilog,,C:/Users/Administrator/Desktop/fpga/counter_4bit/counter_4bit.srcs/sim_1/new/counter_4bit_tb.v,,counter_4bit;glbl,,,,,,,,
C:/Users/Administrator/Desktop/fpga/counter_4bit/counter_4bit.srcs/sim_1/new/counter_4bit_tb.v,1740044008,verilog,,,,counter_4bit_tb,,,,,,,,
