
STM32F103C6T6_Fluid_Sim.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005470  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000110  08005580  08005580  00006580  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005690  08005690  00007270  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08005690  08005690  00007270  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08005690  08005690  00007270  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005690  08005690  00006690  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005694  08005694  00006694  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000270  20000000  08005698  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000860  20000270  08005908  00007270  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000ad0  08005908  00007ad0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00007270  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000770f  00000000  00000000  00007299  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000018a5  00000000  00000000  0000e9a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000848  00000000  00000000  00010250  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000064e  00000000  00000000  00010a98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017a28  00000000  00000000  000110e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000aee8  00000000  00000000  00028b0e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00082754  00000000  00000000  000339f6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b614a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002d4c  00000000  00000000  000b6190  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004c  00000000  00000000  000b8edc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000270 	.word	0x20000270
 800012c:	00000000 	.word	0x00000000
 8000130:	08005568 	.word	0x08005568

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000274 	.word	0x20000274
 800014c:	08005568 	.word	0x08005568

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	@ 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	3c01      	subs	r4, #1
 800028c:	bf28      	it	cs
 800028e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000292:	d2e9      	bcs.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__aeabi_d2f>:
 80008ec:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80008f0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 80008f4:	bf24      	itt	cs
 80008f6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 80008fa:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 80008fe:	d90d      	bls.n	800091c <__aeabi_d2f+0x30>
 8000900:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000904:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000908:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 800090c:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000910:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000914:	bf08      	it	eq
 8000916:	f020 0001 	biceq.w	r0, r0, #1
 800091a:	4770      	bx	lr
 800091c:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000920:	d121      	bne.n	8000966 <__aeabi_d2f+0x7a>
 8000922:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000926:	bfbc      	itt	lt
 8000928:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 800092c:	4770      	bxlt	lr
 800092e:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000932:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000936:	f1c2 0218 	rsb	r2, r2, #24
 800093a:	f1c2 0c20 	rsb	ip, r2, #32
 800093e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000942:	fa20 f002 	lsr.w	r0, r0, r2
 8000946:	bf18      	it	ne
 8000948:	f040 0001 	orrne.w	r0, r0, #1
 800094c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000950:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000954:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000958:	ea40 000c 	orr.w	r0, r0, ip
 800095c:	fa23 f302 	lsr.w	r3, r3, r2
 8000960:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000964:	e7cc      	b.n	8000900 <__aeabi_d2f+0x14>
 8000966:	ea7f 5362 	mvns.w	r3, r2, asr #21
 800096a:	d107      	bne.n	800097c <__aeabi_d2f+0x90>
 800096c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000970:	bf1e      	ittt	ne
 8000972:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000976:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 800097a:	4770      	bxne	lr
 800097c:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000980:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000984:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000988:	4770      	bx	lr
 800098a:	bf00      	nop

0800098c <__aeabi_frsub>:
 800098c:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000990:	e002      	b.n	8000998 <__addsf3>
 8000992:	bf00      	nop

08000994 <__aeabi_fsub>:
 8000994:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000998 <__addsf3>:
 8000998:	0042      	lsls	r2, r0, #1
 800099a:	bf1f      	itttt	ne
 800099c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 80009a0:	ea92 0f03 	teqne	r2, r3
 80009a4:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 80009a8:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80009ac:	d06a      	beq.n	8000a84 <__addsf3+0xec>
 80009ae:	ea4f 6212 	mov.w	r2, r2, lsr #24
 80009b2:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 80009b6:	bfc1      	itttt	gt
 80009b8:	18d2      	addgt	r2, r2, r3
 80009ba:	4041      	eorgt	r1, r0
 80009bc:	4048      	eorgt	r0, r1
 80009be:	4041      	eorgt	r1, r0
 80009c0:	bfb8      	it	lt
 80009c2:	425b      	neglt	r3, r3
 80009c4:	2b19      	cmp	r3, #25
 80009c6:	bf88      	it	hi
 80009c8:	4770      	bxhi	lr
 80009ca:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 80009ce:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80009d2:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 80009d6:	bf18      	it	ne
 80009d8:	4240      	negne	r0, r0
 80009da:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80009de:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 80009e2:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 80009e6:	bf18      	it	ne
 80009e8:	4249      	negne	r1, r1
 80009ea:	ea92 0f03 	teq	r2, r3
 80009ee:	d03f      	beq.n	8000a70 <__addsf3+0xd8>
 80009f0:	f1a2 0201 	sub.w	r2, r2, #1
 80009f4:	fa41 fc03 	asr.w	ip, r1, r3
 80009f8:	eb10 000c 	adds.w	r0, r0, ip
 80009fc:	f1c3 0320 	rsb	r3, r3, #32
 8000a00:	fa01 f103 	lsl.w	r1, r1, r3
 8000a04:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000a08:	d502      	bpl.n	8000a10 <__addsf3+0x78>
 8000a0a:	4249      	negs	r1, r1
 8000a0c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000a10:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000a14:	d313      	bcc.n	8000a3e <__addsf3+0xa6>
 8000a16:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000a1a:	d306      	bcc.n	8000a2a <__addsf3+0x92>
 8000a1c:	0840      	lsrs	r0, r0, #1
 8000a1e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000a22:	f102 0201 	add.w	r2, r2, #1
 8000a26:	2afe      	cmp	r2, #254	@ 0xfe
 8000a28:	d251      	bcs.n	8000ace <__addsf3+0x136>
 8000a2a:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000a2e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000a32:	bf08      	it	eq
 8000a34:	f020 0001 	biceq.w	r0, r0, #1
 8000a38:	ea40 0003 	orr.w	r0, r0, r3
 8000a3c:	4770      	bx	lr
 8000a3e:	0049      	lsls	r1, r1, #1
 8000a40:	eb40 0000 	adc.w	r0, r0, r0
 8000a44:	3a01      	subs	r2, #1
 8000a46:	bf28      	it	cs
 8000a48:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000a4c:	d2ed      	bcs.n	8000a2a <__addsf3+0x92>
 8000a4e:	fab0 fc80 	clz	ip, r0
 8000a52:	f1ac 0c08 	sub.w	ip, ip, #8
 8000a56:	ebb2 020c 	subs.w	r2, r2, ip
 8000a5a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000a5e:	bfaa      	itet	ge
 8000a60:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000a64:	4252      	neglt	r2, r2
 8000a66:	4318      	orrge	r0, r3
 8000a68:	bfbc      	itt	lt
 8000a6a:	40d0      	lsrlt	r0, r2
 8000a6c:	4318      	orrlt	r0, r3
 8000a6e:	4770      	bx	lr
 8000a70:	f092 0f00 	teq	r2, #0
 8000a74:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000a78:	bf06      	itte	eq
 8000a7a:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000a7e:	3201      	addeq	r2, #1
 8000a80:	3b01      	subne	r3, #1
 8000a82:	e7b5      	b.n	80009f0 <__addsf3+0x58>
 8000a84:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000a88:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000a8c:	bf18      	it	ne
 8000a8e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000a92:	d021      	beq.n	8000ad8 <__addsf3+0x140>
 8000a94:	ea92 0f03 	teq	r2, r3
 8000a98:	d004      	beq.n	8000aa4 <__addsf3+0x10c>
 8000a9a:	f092 0f00 	teq	r2, #0
 8000a9e:	bf08      	it	eq
 8000aa0:	4608      	moveq	r0, r1
 8000aa2:	4770      	bx	lr
 8000aa4:	ea90 0f01 	teq	r0, r1
 8000aa8:	bf1c      	itt	ne
 8000aaa:	2000      	movne	r0, #0
 8000aac:	4770      	bxne	lr
 8000aae:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000ab2:	d104      	bne.n	8000abe <__addsf3+0x126>
 8000ab4:	0040      	lsls	r0, r0, #1
 8000ab6:	bf28      	it	cs
 8000ab8:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000abc:	4770      	bx	lr
 8000abe:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000ac2:	bf3c      	itt	cc
 8000ac4:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000ac8:	4770      	bxcc	lr
 8000aca:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000ace:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000ad2:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ad6:	4770      	bx	lr
 8000ad8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000adc:	bf16      	itet	ne
 8000ade:	4608      	movne	r0, r1
 8000ae0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000ae4:	4601      	movne	r1, r0
 8000ae6:	0242      	lsls	r2, r0, #9
 8000ae8:	bf06      	itte	eq
 8000aea:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000aee:	ea90 0f01 	teqeq	r0, r1
 8000af2:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000af6:	4770      	bx	lr

08000af8 <__aeabi_ui2f>:
 8000af8:	f04f 0300 	mov.w	r3, #0
 8000afc:	e004      	b.n	8000b08 <__aeabi_i2f+0x8>
 8000afe:	bf00      	nop

08000b00 <__aeabi_i2f>:
 8000b00:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000b04:	bf48      	it	mi
 8000b06:	4240      	negmi	r0, r0
 8000b08:	ea5f 0c00 	movs.w	ip, r0
 8000b0c:	bf08      	it	eq
 8000b0e:	4770      	bxeq	lr
 8000b10:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000b14:	4601      	mov	r1, r0
 8000b16:	f04f 0000 	mov.w	r0, #0
 8000b1a:	e01c      	b.n	8000b56 <__aeabi_l2f+0x2a>

08000b1c <__aeabi_ul2f>:
 8000b1c:	ea50 0201 	orrs.w	r2, r0, r1
 8000b20:	bf08      	it	eq
 8000b22:	4770      	bxeq	lr
 8000b24:	f04f 0300 	mov.w	r3, #0
 8000b28:	e00a      	b.n	8000b40 <__aeabi_l2f+0x14>
 8000b2a:	bf00      	nop

08000b2c <__aeabi_l2f>:
 8000b2c:	ea50 0201 	orrs.w	r2, r0, r1
 8000b30:	bf08      	it	eq
 8000b32:	4770      	bxeq	lr
 8000b34:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000b38:	d502      	bpl.n	8000b40 <__aeabi_l2f+0x14>
 8000b3a:	4240      	negs	r0, r0
 8000b3c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000b40:	ea5f 0c01 	movs.w	ip, r1
 8000b44:	bf02      	ittt	eq
 8000b46:	4684      	moveq	ip, r0
 8000b48:	4601      	moveq	r1, r0
 8000b4a:	2000      	moveq	r0, #0
 8000b4c:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000b50:	bf08      	it	eq
 8000b52:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000b56:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000b5a:	fabc f28c 	clz	r2, ip
 8000b5e:	3a08      	subs	r2, #8
 8000b60:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000b64:	db10      	blt.n	8000b88 <__aeabi_l2f+0x5c>
 8000b66:	fa01 fc02 	lsl.w	ip, r1, r2
 8000b6a:	4463      	add	r3, ip
 8000b6c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000b70:	f1c2 0220 	rsb	r2, r2, #32
 8000b74:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000b78:	fa20 f202 	lsr.w	r2, r0, r2
 8000b7c:	eb43 0002 	adc.w	r0, r3, r2
 8000b80:	bf08      	it	eq
 8000b82:	f020 0001 	biceq.w	r0, r0, #1
 8000b86:	4770      	bx	lr
 8000b88:	f102 0220 	add.w	r2, r2, #32
 8000b8c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000b90:	f1c2 0220 	rsb	r2, r2, #32
 8000b94:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000b98:	fa21 f202 	lsr.w	r2, r1, r2
 8000b9c:	eb43 0002 	adc.w	r0, r3, r2
 8000ba0:	bf08      	it	eq
 8000ba2:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_fmul>:
 8000ba8:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000bac:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000bb0:	bf1e      	ittt	ne
 8000bb2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000bb6:	ea92 0f0c 	teqne	r2, ip
 8000bba:	ea93 0f0c 	teqne	r3, ip
 8000bbe:	d06f      	beq.n	8000ca0 <__aeabi_fmul+0xf8>
 8000bc0:	441a      	add	r2, r3
 8000bc2:	ea80 0c01 	eor.w	ip, r0, r1
 8000bc6:	0240      	lsls	r0, r0, #9
 8000bc8:	bf18      	it	ne
 8000bca:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000bce:	d01e      	beq.n	8000c0e <__aeabi_fmul+0x66>
 8000bd0:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000bd4:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000bd8:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000bdc:	fba0 3101 	umull	r3, r1, r0, r1
 8000be0:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000be4:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000be8:	bf3e      	ittt	cc
 8000bea:	0049      	lslcc	r1, r1, #1
 8000bec:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000bf0:	005b      	lslcc	r3, r3, #1
 8000bf2:	ea40 0001 	orr.w	r0, r0, r1
 8000bf6:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000bfa:	2afd      	cmp	r2, #253	@ 0xfd
 8000bfc:	d81d      	bhi.n	8000c3a <__aeabi_fmul+0x92>
 8000bfe:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000c02:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c06:	bf08      	it	eq
 8000c08:	f020 0001 	biceq.w	r0, r0, #1
 8000c0c:	4770      	bx	lr
 8000c0e:	f090 0f00 	teq	r0, #0
 8000c12:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000c16:	bf08      	it	eq
 8000c18:	0249      	lsleq	r1, r1, #9
 8000c1a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000c1e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000c22:	3a7f      	subs	r2, #127	@ 0x7f
 8000c24:	bfc2      	ittt	gt
 8000c26:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000c2a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000c2e:	4770      	bxgt	lr
 8000c30:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c34:	f04f 0300 	mov.w	r3, #0
 8000c38:	3a01      	subs	r2, #1
 8000c3a:	dc5d      	bgt.n	8000cf8 <__aeabi_fmul+0x150>
 8000c3c:	f112 0f19 	cmn.w	r2, #25
 8000c40:	bfdc      	itt	le
 8000c42:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000c46:	4770      	bxle	lr
 8000c48:	f1c2 0200 	rsb	r2, r2, #0
 8000c4c:	0041      	lsls	r1, r0, #1
 8000c4e:	fa21 f102 	lsr.w	r1, r1, r2
 8000c52:	f1c2 0220 	rsb	r2, r2, #32
 8000c56:	fa00 fc02 	lsl.w	ip, r0, r2
 8000c5a:	ea5f 0031 	movs.w	r0, r1, rrx
 8000c5e:	f140 0000 	adc.w	r0, r0, #0
 8000c62:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000c66:	bf08      	it	eq
 8000c68:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000c6c:	4770      	bx	lr
 8000c6e:	f092 0f00 	teq	r2, #0
 8000c72:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000c76:	bf02      	ittt	eq
 8000c78:	0040      	lsleq	r0, r0, #1
 8000c7a:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000c7e:	3a01      	subeq	r2, #1
 8000c80:	d0f9      	beq.n	8000c76 <__aeabi_fmul+0xce>
 8000c82:	ea40 000c 	orr.w	r0, r0, ip
 8000c86:	f093 0f00 	teq	r3, #0
 8000c8a:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c8e:	bf02      	ittt	eq
 8000c90:	0049      	lsleq	r1, r1, #1
 8000c92:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000c96:	3b01      	subeq	r3, #1
 8000c98:	d0f9      	beq.n	8000c8e <__aeabi_fmul+0xe6>
 8000c9a:	ea41 010c 	orr.w	r1, r1, ip
 8000c9e:	e78f      	b.n	8000bc0 <__aeabi_fmul+0x18>
 8000ca0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000ca4:	ea92 0f0c 	teq	r2, ip
 8000ca8:	bf18      	it	ne
 8000caa:	ea93 0f0c 	teqne	r3, ip
 8000cae:	d00a      	beq.n	8000cc6 <__aeabi_fmul+0x11e>
 8000cb0:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000cb4:	bf18      	it	ne
 8000cb6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000cba:	d1d8      	bne.n	8000c6e <__aeabi_fmul+0xc6>
 8000cbc:	ea80 0001 	eor.w	r0, r0, r1
 8000cc0:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000cc4:	4770      	bx	lr
 8000cc6:	f090 0f00 	teq	r0, #0
 8000cca:	bf17      	itett	ne
 8000ccc:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000cd0:	4608      	moveq	r0, r1
 8000cd2:	f091 0f00 	teqne	r1, #0
 8000cd6:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000cda:	d014      	beq.n	8000d06 <__aeabi_fmul+0x15e>
 8000cdc:	ea92 0f0c 	teq	r2, ip
 8000ce0:	d101      	bne.n	8000ce6 <__aeabi_fmul+0x13e>
 8000ce2:	0242      	lsls	r2, r0, #9
 8000ce4:	d10f      	bne.n	8000d06 <__aeabi_fmul+0x15e>
 8000ce6:	ea93 0f0c 	teq	r3, ip
 8000cea:	d103      	bne.n	8000cf4 <__aeabi_fmul+0x14c>
 8000cec:	024b      	lsls	r3, r1, #9
 8000cee:	bf18      	it	ne
 8000cf0:	4608      	movne	r0, r1
 8000cf2:	d108      	bne.n	8000d06 <__aeabi_fmul+0x15e>
 8000cf4:	ea80 0001 	eor.w	r0, r0, r1
 8000cf8:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000cfc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000d00:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000d04:	4770      	bx	lr
 8000d06:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000d0a:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000d0e:	4770      	bx	lr

08000d10 <__aeabi_fdiv>:
 8000d10:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d14:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d18:	bf1e      	ittt	ne
 8000d1a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d1e:	ea92 0f0c 	teqne	r2, ip
 8000d22:	ea93 0f0c 	teqne	r3, ip
 8000d26:	d069      	beq.n	8000dfc <__aeabi_fdiv+0xec>
 8000d28:	eba2 0203 	sub.w	r2, r2, r3
 8000d2c:	ea80 0c01 	eor.w	ip, r0, r1
 8000d30:	0249      	lsls	r1, r1, #9
 8000d32:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000d36:	d037      	beq.n	8000da8 <__aeabi_fdiv+0x98>
 8000d38:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000d3c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000d40:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000d44:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000d48:	428b      	cmp	r3, r1
 8000d4a:	bf38      	it	cc
 8000d4c:	005b      	lslcc	r3, r3, #1
 8000d4e:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000d52:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000d56:	428b      	cmp	r3, r1
 8000d58:	bf24      	itt	cs
 8000d5a:	1a5b      	subcs	r3, r3, r1
 8000d5c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000d60:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000d64:	bf24      	itt	cs
 8000d66:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000d6a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000d6e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000d72:	bf24      	itt	cs
 8000d74:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000d78:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000d7c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000d80:	bf24      	itt	cs
 8000d82:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000d86:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000d8a:	011b      	lsls	r3, r3, #4
 8000d8c:	bf18      	it	ne
 8000d8e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000d92:	d1e0      	bne.n	8000d56 <__aeabi_fdiv+0x46>
 8000d94:	2afd      	cmp	r2, #253	@ 0xfd
 8000d96:	f63f af50 	bhi.w	8000c3a <__aeabi_fmul+0x92>
 8000d9a:	428b      	cmp	r3, r1
 8000d9c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000da0:	bf08      	it	eq
 8000da2:	f020 0001 	biceq.w	r0, r0, #1
 8000da6:	4770      	bx	lr
 8000da8:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000dac:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000db0:	327f      	adds	r2, #127	@ 0x7f
 8000db2:	bfc2      	ittt	gt
 8000db4:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000db8:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dbc:	4770      	bxgt	lr
 8000dbe:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000dc2:	f04f 0300 	mov.w	r3, #0
 8000dc6:	3a01      	subs	r2, #1
 8000dc8:	e737      	b.n	8000c3a <__aeabi_fmul+0x92>
 8000dca:	f092 0f00 	teq	r2, #0
 8000dce:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000dd2:	bf02      	ittt	eq
 8000dd4:	0040      	lsleq	r0, r0, #1
 8000dd6:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000dda:	3a01      	subeq	r2, #1
 8000ddc:	d0f9      	beq.n	8000dd2 <__aeabi_fdiv+0xc2>
 8000dde:	ea40 000c 	orr.w	r0, r0, ip
 8000de2:	f093 0f00 	teq	r3, #0
 8000de6:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000dea:	bf02      	ittt	eq
 8000dec:	0049      	lsleq	r1, r1, #1
 8000dee:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000df2:	3b01      	subeq	r3, #1
 8000df4:	d0f9      	beq.n	8000dea <__aeabi_fdiv+0xda>
 8000df6:	ea41 010c 	orr.w	r1, r1, ip
 8000dfa:	e795      	b.n	8000d28 <__aeabi_fdiv+0x18>
 8000dfc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e00:	ea92 0f0c 	teq	r2, ip
 8000e04:	d108      	bne.n	8000e18 <__aeabi_fdiv+0x108>
 8000e06:	0242      	lsls	r2, r0, #9
 8000e08:	f47f af7d 	bne.w	8000d06 <__aeabi_fmul+0x15e>
 8000e0c:	ea93 0f0c 	teq	r3, ip
 8000e10:	f47f af70 	bne.w	8000cf4 <__aeabi_fmul+0x14c>
 8000e14:	4608      	mov	r0, r1
 8000e16:	e776      	b.n	8000d06 <__aeabi_fmul+0x15e>
 8000e18:	ea93 0f0c 	teq	r3, ip
 8000e1c:	d104      	bne.n	8000e28 <__aeabi_fdiv+0x118>
 8000e1e:	024b      	lsls	r3, r1, #9
 8000e20:	f43f af4c 	beq.w	8000cbc <__aeabi_fmul+0x114>
 8000e24:	4608      	mov	r0, r1
 8000e26:	e76e      	b.n	8000d06 <__aeabi_fmul+0x15e>
 8000e28:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e2c:	bf18      	it	ne
 8000e2e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e32:	d1ca      	bne.n	8000dca <__aeabi_fdiv+0xba>
 8000e34:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000e38:	f47f af5c 	bne.w	8000cf4 <__aeabi_fmul+0x14c>
 8000e3c:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000e40:	f47f af3c 	bne.w	8000cbc <__aeabi_fmul+0x114>
 8000e44:	e75f      	b.n	8000d06 <__aeabi_fmul+0x15e>
 8000e46:	bf00      	nop

08000e48 <__gesf2>:
 8000e48:	f04f 3cff 	mov.w	ip, #4294967295
 8000e4c:	e006      	b.n	8000e5c <__cmpsf2+0x4>
 8000e4e:	bf00      	nop

08000e50 <__lesf2>:
 8000e50:	f04f 0c01 	mov.w	ip, #1
 8000e54:	e002      	b.n	8000e5c <__cmpsf2+0x4>
 8000e56:	bf00      	nop

08000e58 <__cmpsf2>:
 8000e58:	f04f 0c01 	mov.w	ip, #1
 8000e5c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000e60:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000e64:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000e68:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000e6c:	bf18      	it	ne
 8000e6e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000e72:	d011      	beq.n	8000e98 <__cmpsf2+0x40>
 8000e74:	b001      	add	sp, #4
 8000e76:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000e7a:	bf18      	it	ne
 8000e7c:	ea90 0f01 	teqne	r0, r1
 8000e80:	bf58      	it	pl
 8000e82:	ebb2 0003 	subspl.w	r0, r2, r3
 8000e86:	bf88      	it	hi
 8000e88:	17c8      	asrhi	r0, r1, #31
 8000e8a:	bf38      	it	cc
 8000e8c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000e90:	bf18      	it	ne
 8000e92:	f040 0001 	orrne.w	r0, r0, #1
 8000e96:	4770      	bx	lr
 8000e98:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000e9c:	d102      	bne.n	8000ea4 <__cmpsf2+0x4c>
 8000e9e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000ea2:	d105      	bne.n	8000eb0 <__cmpsf2+0x58>
 8000ea4:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000ea8:	d1e4      	bne.n	8000e74 <__cmpsf2+0x1c>
 8000eaa:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000eae:	d0e1      	beq.n	8000e74 <__cmpsf2+0x1c>
 8000eb0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000eb4:	4770      	bx	lr
 8000eb6:	bf00      	nop

08000eb8 <__aeabi_cfrcmple>:
 8000eb8:	4684      	mov	ip, r0
 8000eba:	4608      	mov	r0, r1
 8000ebc:	4661      	mov	r1, ip
 8000ebe:	e7ff      	b.n	8000ec0 <__aeabi_cfcmpeq>

08000ec0 <__aeabi_cfcmpeq>:
 8000ec0:	b50f      	push	{r0, r1, r2, r3, lr}
 8000ec2:	f7ff ffc9 	bl	8000e58 <__cmpsf2>
 8000ec6:	2800      	cmp	r0, #0
 8000ec8:	bf48      	it	mi
 8000eca:	f110 0f00 	cmnmi.w	r0, #0
 8000ece:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000ed0 <__aeabi_fcmpeq>:
 8000ed0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ed4:	f7ff fff4 	bl	8000ec0 <__aeabi_cfcmpeq>
 8000ed8:	bf0c      	ite	eq
 8000eda:	2001      	moveq	r0, #1
 8000edc:	2000      	movne	r0, #0
 8000ede:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ee2:	bf00      	nop

08000ee4 <__aeabi_fcmplt>:
 8000ee4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ee8:	f7ff ffea 	bl	8000ec0 <__aeabi_cfcmpeq>
 8000eec:	bf34      	ite	cc
 8000eee:	2001      	movcc	r0, #1
 8000ef0:	2000      	movcs	r0, #0
 8000ef2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ef6:	bf00      	nop

08000ef8 <__aeabi_fcmple>:
 8000ef8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000efc:	f7ff ffe0 	bl	8000ec0 <__aeabi_cfcmpeq>
 8000f00:	bf94      	ite	ls
 8000f02:	2001      	movls	r0, #1
 8000f04:	2000      	movhi	r0, #0
 8000f06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f0a:	bf00      	nop

08000f0c <__aeabi_fcmpge>:
 8000f0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f10:	f7ff ffd2 	bl	8000eb8 <__aeabi_cfrcmple>
 8000f14:	bf94      	ite	ls
 8000f16:	2001      	movls	r0, #1
 8000f18:	2000      	movhi	r0, #0
 8000f1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f1e:	bf00      	nop

08000f20 <__aeabi_fcmpgt>:
 8000f20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f24:	f7ff ffc8 	bl	8000eb8 <__aeabi_cfrcmple>
 8000f28:	bf34      	ite	cc
 8000f2a:	2001      	movcc	r0, #1
 8000f2c:	2000      	movcs	r0, #0
 8000f2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f32:	bf00      	nop

08000f34 <__aeabi_fcmpun>:
 8000f34:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000f38:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000f3c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000f40:	d102      	bne.n	8000f48 <__aeabi_fcmpun+0x14>
 8000f42:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000f46:	d108      	bne.n	8000f5a <__aeabi_fcmpun+0x26>
 8000f48:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000f4c:	d102      	bne.n	8000f54 <__aeabi_fcmpun+0x20>
 8000f4e:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000f52:	d102      	bne.n	8000f5a <__aeabi_fcmpun+0x26>
 8000f54:	f04f 0000 	mov.w	r0, #0
 8000f58:	4770      	bx	lr
 8000f5a:	f04f 0001 	mov.w	r0, #1
 8000f5e:	4770      	bx	lr

08000f60 <__aeabi_f2iz>:
 8000f60:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000f64:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000f68:	d30f      	bcc.n	8000f8a <__aeabi_f2iz+0x2a>
 8000f6a:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000f6e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000f72:	d90d      	bls.n	8000f90 <__aeabi_f2iz+0x30>
 8000f74:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000f78:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000f7c:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000f80:	fa23 f002 	lsr.w	r0, r3, r2
 8000f84:	bf18      	it	ne
 8000f86:	4240      	negne	r0, r0
 8000f88:	4770      	bx	lr
 8000f8a:	f04f 0000 	mov.w	r0, #0
 8000f8e:	4770      	bx	lr
 8000f90:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000f94:	d101      	bne.n	8000f9a <__aeabi_f2iz+0x3a>
 8000f96:	0242      	lsls	r2, r0, #9
 8000f98:	d105      	bne.n	8000fa6 <__aeabi_f2iz+0x46>
 8000f9a:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 8000f9e:	bf08      	it	eq
 8000fa0:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000fa4:	4770      	bx	lr
 8000fa6:	f04f 0000 	mov.w	r0, #0
 8000faa:	4770      	bx	lr

08000fac <generate_output>:
	out_string[index] = '\0';

	return out_string;
}

void generate_output(){
 8000fac:	b580      	push	{r7, lr}
 8000fae:	b086      	sub	sp, #24
 8000fb0:	af00      	add	r7, sp, #0
	for (int y = 0; y < OUT_BUFFER_DIM; y++) {
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	617b      	str	r3, [r7, #20]
 8000fb6:	e013      	b.n	8000fe0 <generate_output+0x34>
		for (int x = 0; x < OUT_BUFFER_DIM; x++) {
 8000fb8:	2300      	movs	r3, #0
 8000fba:	613b      	str	r3, [r7, #16]
 8000fbc:	e00a      	b.n	8000fd4 <generate_output+0x28>
			out_buffer[y][x] = 0;
 8000fbe:	4a2a      	ldr	r2, [pc, #168]	@ (8001068 <generate_output+0xbc>)
 8000fc0:	697b      	ldr	r3, [r7, #20]
 8000fc2:	00db      	lsls	r3, r3, #3
 8000fc4:	441a      	add	r2, r3
 8000fc6:	693b      	ldr	r3, [r7, #16]
 8000fc8:	4413      	add	r3, r2
 8000fca:	2200      	movs	r2, #0
 8000fcc:	701a      	strb	r2, [r3, #0]
		for (int x = 0; x < OUT_BUFFER_DIM; x++) {
 8000fce:	693b      	ldr	r3, [r7, #16]
 8000fd0:	3301      	adds	r3, #1
 8000fd2:	613b      	str	r3, [r7, #16]
 8000fd4:	693b      	ldr	r3, [r7, #16]
 8000fd6:	2b07      	cmp	r3, #7
 8000fd8:	ddf1      	ble.n	8000fbe <generate_output+0x12>
	for (int y = 0; y < OUT_BUFFER_DIM; y++) {
 8000fda:	697b      	ldr	r3, [r7, #20]
 8000fdc:	3301      	adds	r3, #1
 8000fde:	617b      	str	r3, [r7, #20]
 8000fe0:	697b      	ldr	r3, [r7, #20]
 8000fe2:	2b07      	cmp	r3, #7
 8000fe4:	dde8      	ble.n	8000fb8 <generate_output+0xc>
		}
	}
	for (int i = 0; i < PARTICLE_COUNT; i++) {
 8000fe6:	2300      	movs	r3, #0
 8000fe8:	60fb      	str	r3, [r7, #12]
 8000fea:	e035      	b.n	8001058 <generate_output+0xac>
		Particle* p = particles + i;
 8000fec:	68fb      	ldr	r3, [r7, #12]
 8000fee:	011b      	lsls	r3, r3, #4
 8000ff0:	4a1e      	ldr	r2, [pc, #120]	@ (800106c <generate_output+0xc0>)
 8000ff2:	4413      	add	r3, r2
 8000ff4:	60bb      	str	r3, [r7, #8]
		int x = p->pos.x / GRID_SIZE * OUT_BUFFER_DIM;
 8000ff6:	68bb      	ldr	r3, [r7, #8]
 8000ff8:	681b      	ldr	r3, [r3, #0]
 8000ffa:	f04f 4182 	mov.w	r1, #1090519040	@ 0x41000000
 8000ffe:	4618      	mov	r0, r3
 8001000:	f7ff fe86 	bl	8000d10 <__aeabi_fdiv>
 8001004:	4603      	mov	r3, r0
 8001006:	f04f 4182 	mov.w	r1, #1090519040	@ 0x41000000
 800100a:	4618      	mov	r0, r3
 800100c:	f7ff fdcc 	bl	8000ba8 <__aeabi_fmul>
 8001010:	4603      	mov	r3, r0
 8001012:	4618      	mov	r0, r3
 8001014:	f7ff ffa4 	bl	8000f60 <__aeabi_f2iz>
 8001018:	4603      	mov	r3, r0
 800101a:	607b      	str	r3, [r7, #4]
		int y = p->pos.y / GRID_SIZE * OUT_BUFFER_DIM;
 800101c:	68bb      	ldr	r3, [r7, #8]
 800101e:	685b      	ldr	r3, [r3, #4]
 8001020:	f04f 4182 	mov.w	r1, #1090519040	@ 0x41000000
 8001024:	4618      	mov	r0, r3
 8001026:	f7ff fe73 	bl	8000d10 <__aeabi_fdiv>
 800102a:	4603      	mov	r3, r0
 800102c:	f04f 4182 	mov.w	r1, #1090519040	@ 0x41000000
 8001030:	4618      	mov	r0, r3
 8001032:	f7ff fdb9 	bl	8000ba8 <__aeabi_fmul>
 8001036:	4603      	mov	r3, r0
 8001038:	4618      	mov	r0, r3
 800103a:	f7ff ff91 	bl	8000f60 <__aeabi_f2iz>
 800103e:	4603      	mov	r3, r0
 8001040:	603b      	str	r3, [r7, #0]
		out_buffer[y][x] = 1;
 8001042:	4a09      	ldr	r2, [pc, #36]	@ (8001068 <generate_output+0xbc>)
 8001044:	683b      	ldr	r3, [r7, #0]
 8001046:	00db      	lsls	r3, r3, #3
 8001048:	441a      	add	r2, r3
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	4413      	add	r3, r2
 800104e:	2201      	movs	r2, #1
 8001050:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < PARTICLE_COUNT; i++) {
 8001052:	68fb      	ldr	r3, [r7, #12]
 8001054:	3301      	adds	r3, #1
 8001056:	60fb      	str	r3, [r7, #12]
 8001058:	68fb      	ldr	r3, [r7, #12]
 800105a:	2b1d      	cmp	r3, #29
 800105c:	ddc6      	ble.n	8000fec <generate_output+0x40>
	}
}
 800105e:	bf00      	nop
 8001060:	bf00      	nop
 8001062:	3718      	adds	r7, #24
 8001064:	46bd      	mov	sp, r7
 8001066:	bd80      	pop	{r7, pc}
 8001068:	200008e8 	.word	0x200008e8
 800106c:	2000028c 	.word	0x2000028c

08001070 <init_particles>:
		int y = p->pos.y / GRID_SIZE * out_buffer_dim;
		out_buffer[y][x] = 1;
	}
}

void init_particles() {
 8001070:	b580      	push	{r7, lr}
 8001072:	b082      	sub	sp, #8
 8001074:	af00      	add	r7, sp, #0
    for (int i = 0; i < PARTICLE_COUNT; i++) {
 8001076:	2300      	movs	r3, #0
 8001078:	607b      	str	r3, [r7, #4]
 800107a:	e045      	b.n	8001108 <init_particles+0x98>
        particles[i].pos.x = (float)rand() / RAND_MAX * GRID_SIZE;
 800107c:	f003 fa04 	bl	8004488 <rand>
 8001080:	4603      	mov	r3, r0
 8001082:	4618      	mov	r0, r3
 8001084:	f7ff fd3c 	bl	8000b00 <__aeabi_i2f>
 8001088:	4603      	mov	r3, r0
 800108a:	f04f 419e 	mov.w	r1, #1325400064	@ 0x4f000000
 800108e:	4618      	mov	r0, r3
 8001090:	f7ff fe3e 	bl	8000d10 <__aeabi_fdiv>
 8001094:	4603      	mov	r3, r0
 8001096:	f04f 4182 	mov.w	r1, #1090519040	@ 0x41000000
 800109a:	4618      	mov	r0, r3
 800109c:	f7ff fd84 	bl	8000ba8 <__aeabi_fmul>
 80010a0:	4603      	mov	r3, r0
 80010a2:	4619      	mov	r1, r3
 80010a4:	4a1c      	ldr	r2, [pc, #112]	@ (8001118 <init_particles+0xa8>)
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	011b      	lsls	r3, r3, #4
 80010aa:	4413      	add	r3, r2
 80010ac:	6019      	str	r1, [r3, #0]
        particles[i].pos.y = (float)rand() / RAND_MAX * GRID_SIZE;
 80010ae:	f003 f9eb 	bl	8004488 <rand>
 80010b2:	4603      	mov	r3, r0
 80010b4:	4618      	mov	r0, r3
 80010b6:	f7ff fd23 	bl	8000b00 <__aeabi_i2f>
 80010ba:	4603      	mov	r3, r0
 80010bc:	f04f 419e 	mov.w	r1, #1325400064	@ 0x4f000000
 80010c0:	4618      	mov	r0, r3
 80010c2:	f7ff fe25 	bl	8000d10 <__aeabi_fdiv>
 80010c6:	4603      	mov	r3, r0
 80010c8:	f04f 4182 	mov.w	r1, #1090519040	@ 0x41000000
 80010cc:	4618      	mov	r0, r3
 80010ce:	f7ff fd6b 	bl	8000ba8 <__aeabi_fmul>
 80010d2:	4603      	mov	r3, r0
 80010d4:	4619      	mov	r1, r3
 80010d6:	4a10      	ldr	r2, [pc, #64]	@ (8001118 <init_particles+0xa8>)
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	011b      	lsls	r3, r3, #4
 80010dc:	4413      	add	r3, r2
 80010de:	3304      	adds	r3, #4
 80010e0:	6019      	str	r1, [r3, #0]
        particles[i].vel.x = 0.0f;
 80010e2:	4a0d      	ldr	r2, [pc, #52]	@ (8001118 <init_particles+0xa8>)
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	011b      	lsls	r3, r3, #4
 80010e8:	4413      	add	r3, r2
 80010ea:	3308      	adds	r3, #8
 80010ec:	f04f 0200 	mov.w	r2, #0
 80010f0:	601a      	str	r2, [r3, #0]
        particles[i].vel.y = 0.0f;
 80010f2:	4a09      	ldr	r2, [pc, #36]	@ (8001118 <init_particles+0xa8>)
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	011b      	lsls	r3, r3, #4
 80010f8:	4413      	add	r3, r2
 80010fa:	330c      	adds	r3, #12
 80010fc:	f04f 0200 	mov.w	r2, #0
 8001100:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < PARTICLE_COUNT; i++) {
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	3301      	adds	r3, #1
 8001106:	607b      	str	r3, [r7, #4]
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	2b1d      	cmp	r3, #29
 800110c:	ddb6      	ble.n	800107c <init_particles+0xc>
    }
}
 800110e:	bf00      	nop
 8001110:	bf00      	nop
 8001112:	3708      	adds	r7, #8
 8001114:	46bd      	mov	sp, r7
 8001116:	bd80      	pop	{r7, pc}
 8001118:	2000028c 	.word	0x2000028c

0800111c <clear_grid>:

void clear_grid() {
 800111c:	b480      	push	{r7}
 800111e:	b083      	sub	sp, #12
 8001120:	af00      	add	r7, sp, #0
    for (int y = 0; y < GRID_SIZE; y++)
 8001122:	2300      	movs	r3, #0
 8001124:	607b      	str	r3, [r7, #4]
 8001126:	e040      	b.n	80011aa <clear_grid+0x8e>
        for (int x = 0; x < GRID_SIZE; x++) {
 8001128:	2300      	movs	r3, #0
 800112a:	603b      	str	r3, [r7, #0]
 800112c:	e037      	b.n	800119e <clear_grid+0x82>
            grid[y][x].velocity.x = 0.0f;
 800112e:	4823      	ldr	r0, [pc, #140]	@ (80011bc <clear_grid+0xa0>)
 8001130:	683b      	ldr	r3, [r7, #0]
 8001132:	6879      	ldr	r1, [r7, #4]
 8001134:	461a      	mov	r2, r3
 8001136:	0052      	lsls	r2, r2, #1
 8001138:	441a      	add	r2, r3
 800113a:	0093      	lsls	r3, r2, #2
 800113c:	461a      	mov	r2, r3
 800113e:	460b      	mov	r3, r1
 8001140:	005b      	lsls	r3, r3, #1
 8001142:	440b      	add	r3, r1
 8001144:	015b      	lsls	r3, r3, #5
 8001146:	4413      	add	r3, r2
 8001148:	4403      	add	r3, r0
 800114a:	f04f 0200 	mov.w	r2, #0
 800114e:	601a      	str	r2, [r3, #0]
            grid[y][x].velocity.y = 0.0f;
 8001150:	481a      	ldr	r0, [pc, #104]	@ (80011bc <clear_grid+0xa0>)
 8001152:	683b      	ldr	r3, [r7, #0]
 8001154:	6879      	ldr	r1, [r7, #4]
 8001156:	461a      	mov	r2, r3
 8001158:	0052      	lsls	r2, r2, #1
 800115a:	441a      	add	r2, r3
 800115c:	0093      	lsls	r3, r2, #2
 800115e:	461a      	mov	r2, r3
 8001160:	460b      	mov	r3, r1
 8001162:	005b      	lsls	r3, r3, #1
 8001164:	440b      	add	r3, r1
 8001166:	015b      	lsls	r3, r3, #5
 8001168:	4413      	add	r3, r2
 800116a:	4403      	add	r3, r0
 800116c:	3304      	adds	r3, #4
 800116e:	f04f 0200 	mov.w	r2, #0
 8001172:	601a      	str	r2, [r3, #0]
            grid[y][x].mass = 0.0f;
 8001174:	4811      	ldr	r0, [pc, #68]	@ (80011bc <clear_grid+0xa0>)
 8001176:	683b      	ldr	r3, [r7, #0]
 8001178:	6879      	ldr	r1, [r7, #4]
 800117a:	461a      	mov	r2, r3
 800117c:	0052      	lsls	r2, r2, #1
 800117e:	441a      	add	r2, r3
 8001180:	0093      	lsls	r3, r2, #2
 8001182:	461a      	mov	r2, r3
 8001184:	460b      	mov	r3, r1
 8001186:	005b      	lsls	r3, r3, #1
 8001188:	440b      	add	r3, r1
 800118a:	015b      	lsls	r3, r3, #5
 800118c:	4413      	add	r3, r2
 800118e:	4403      	add	r3, r0
 8001190:	3308      	adds	r3, #8
 8001192:	f04f 0200 	mov.w	r2, #0
 8001196:	601a      	str	r2, [r3, #0]
        for (int x = 0; x < GRID_SIZE; x++) {
 8001198:	683b      	ldr	r3, [r7, #0]
 800119a:	3301      	adds	r3, #1
 800119c:	603b      	str	r3, [r7, #0]
 800119e:	683b      	ldr	r3, [r7, #0]
 80011a0:	2b07      	cmp	r3, #7
 80011a2:	ddc4      	ble.n	800112e <clear_grid+0x12>
    for (int y = 0; y < GRID_SIZE; y++)
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	3301      	adds	r3, #1
 80011a8:	607b      	str	r3, [r7, #4]
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	2b07      	cmp	r3, #7
 80011ae:	ddbb      	ble.n	8001128 <clear_grid+0xc>
        }
}
 80011b0:	bf00      	nop
 80011b2:	bf00      	nop
 80011b4:	370c      	adds	r7, #12
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bc80      	pop	{r7}
 80011ba:	4770      	bx	lr
 80011bc:	2000046c 	.word	0x2000046c

080011c0 <particle_to_grid>:

void particle_to_grid() {
 80011c0:	b590      	push	{r4, r7, lr}
 80011c2:	b087      	sub	sp, #28
 80011c4:	af00      	add	r7, sp, #0
    for (int i = 0; i < PARTICLE_COUNT; i++) {
 80011c6:	2300      	movs	r3, #0
 80011c8:	617b      	str	r3, [r7, #20]
 80011ca:	e096      	b.n	80012fa <particle_to_grid+0x13a>
        Particle* p = &particles[i];
 80011cc:	697b      	ldr	r3, [r7, #20]
 80011ce:	011b      	lsls	r3, r3, #4
 80011d0:	4a98      	ldr	r2, [pc, #608]	@ (8001434 <particle_to_grid+0x274>)
 80011d2:	4413      	add	r3, r2
 80011d4:	60bb      	str	r3, [r7, #8]
        int x = (int)p->pos.x;
 80011d6:	68bb      	ldr	r3, [r7, #8]
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	4618      	mov	r0, r3
 80011dc:	f7ff fec0 	bl	8000f60 <__aeabi_f2iz>
 80011e0:	4603      	mov	r3, r0
 80011e2:	607b      	str	r3, [r7, #4]
        int y = (int)p->pos.y;
 80011e4:	68bb      	ldr	r3, [r7, #8]
 80011e6:	685b      	ldr	r3, [r3, #4]
 80011e8:	4618      	mov	r0, r3
 80011ea:	f7ff feb9 	bl	8000f60 <__aeabi_f2iz>
 80011ee:	4603      	mov	r3, r0
 80011f0:	603b      	str	r3, [r7, #0]

        if (x >= 0 && x < GRID_SIZE && y >= 0 && y < GRID_SIZE) {
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	db7d      	blt.n	80012f4 <particle_to_grid+0x134>
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	2b07      	cmp	r3, #7
 80011fc:	dc7a      	bgt.n	80012f4 <particle_to_grid+0x134>
 80011fe:	683b      	ldr	r3, [r7, #0]
 8001200:	2b00      	cmp	r3, #0
 8001202:	db77      	blt.n	80012f4 <particle_to_grid+0x134>
 8001204:	683b      	ldr	r3, [r7, #0]
 8001206:	2b07      	cmp	r3, #7
 8001208:	dc74      	bgt.n	80012f4 <particle_to_grid+0x134>
            grid[y][x].velocity.x += p->vel.x;
 800120a:	488b      	ldr	r0, [pc, #556]	@ (8001438 <particle_to_grid+0x278>)
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	6839      	ldr	r1, [r7, #0]
 8001210:	461a      	mov	r2, r3
 8001212:	0052      	lsls	r2, r2, #1
 8001214:	441a      	add	r2, r3
 8001216:	0093      	lsls	r3, r2, #2
 8001218:	461a      	mov	r2, r3
 800121a:	460b      	mov	r3, r1
 800121c:	005b      	lsls	r3, r3, #1
 800121e:	440b      	add	r3, r1
 8001220:	015b      	lsls	r3, r3, #5
 8001222:	4413      	add	r3, r2
 8001224:	4403      	add	r3, r0
 8001226:	681a      	ldr	r2, [r3, #0]
 8001228:	68bb      	ldr	r3, [r7, #8]
 800122a:	689b      	ldr	r3, [r3, #8]
 800122c:	4619      	mov	r1, r3
 800122e:	4610      	mov	r0, r2
 8001230:	f7ff fbb2 	bl	8000998 <__addsf3>
 8001234:	4603      	mov	r3, r0
 8001236:	461c      	mov	r4, r3
 8001238:	487f      	ldr	r0, [pc, #508]	@ (8001438 <particle_to_grid+0x278>)
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	6839      	ldr	r1, [r7, #0]
 800123e:	461a      	mov	r2, r3
 8001240:	0052      	lsls	r2, r2, #1
 8001242:	441a      	add	r2, r3
 8001244:	0093      	lsls	r3, r2, #2
 8001246:	461a      	mov	r2, r3
 8001248:	460b      	mov	r3, r1
 800124a:	005b      	lsls	r3, r3, #1
 800124c:	440b      	add	r3, r1
 800124e:	015b      	lsls	r3, r3, #5
 8001250:	4413      	add	r3, r2
 8001252:	4403      	add	r3, r0
 8001254:	601c      	str	r4, [r3, #0]
            grid[y][x].velocity.y += p->vel.y;
 8001256:	4878      	ldr	r0, [pc, #480]	@ (8001438 <particle_to_grid+0x278>)
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	6839      	ldr	r1, [r7, #0]
 800125c:	461a      	mov	r2, r3
 800125e:	0052      	lsls	r2, r2, #1
 8001260:	441a      	add	r2, r3
 8001262:	0093      	lsls	r3, r2, #2
 8001264:	461a      	mov	r2, r3
 8001266:	460b      	mov	r3, r1
 8001268:	005b      	lsls	r3, r3, #1
 800126a:	440b      	add	r3, r1
 800126c:	015b      	lsls	r3, r3, #5
 800126e:	4413      	add	r3, r2
 8001270:	4403      	add	r3, r0
 8001272:	3304      	adds	r3, #4
 8001274:	681a      	ldr	r2, [r3, #0]
 8001276:	68bb      	ldr	r3, [r7, #8]
 8001278:	68db      	ldr	r3, [r3, #12]
 800127a:	4619      	mov	r1, r3
 800127c:	4610      	mov	r0, r2
 800127e:	f7ff fb8b 	bl	8000998 <__addsf3>
 8001282:	4603      	mov	r3, r0
 8001284:	461c      	mov	r4, r3
 8001286:	486c      	ldr	r0, [pc, #432]	@ (8001438 <particle_to_grid+0x278>)
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	6839      	ldr	r1, [r7, #0]
 800128c:	461a      	mov	r2, r3
 800128e:	0052      	lsls	r2, r2, #1
 8001290:	441a      	add	r2, r3
 8001292:	0093      	lsls	r3, r2, #2
 8001294:	461a      	mov	r2, r3
 8001296:	460b      	mov	r3, r1
 8001298:	005b      	lsls	r3, r3, #1
 800129a:	440b      	add	r3, r1
 800129c:	015b      	lsls	r3, r3, #5
 800129e:	4413      	add	r3, r2
 80012a0:	4403      	add	r3, r0
 80012a2:	3304      	adds	r3, #4
 80012a4:	601c      	str	r4, [r3, #0]
            grid[y][x].mass += 1.0f;
 80012a6:	4864      	ldr	r0, [pc, #400]	@ (8001438 <particle_to_grid+0x278>)
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	6839      	ldr	r1, [r7, #0]
 80012ac:	461a      	mov	r2, r3
 80012ae:	0052      	lsls	r2, r2, #1
 80012b0:	441a      	add	r2, r3
 80012b2:	0093      	lsls	r3, r2, #2
 80012b4:	461a      	mov	r2, r3
 80012b6:	460b      	mov	r3, r1
 80012b8:	005b      	lsls	r3, r3, #1
 80012ba:	440b      	add	r3, r1
 80012bc:	015b      	lsls	r3, r3, #5
 80012be:	4413      	add	r3, r2
 80012c0:	4403      	add	r3, r0
 80012c2:	3308      	adds	r3, #8
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 80012ca:	4618      	mov	r0, r3
 80012cc:	f7ff fb64 	bl	8000998 <__addsf3>
 80012d0:	4603      	mov	r3, r0
 80012d2:	461c      	mov	r4, r3
 80012d4:	4858      	ldr	r0, [pc, #352]	@ (8001438 <particle_to_grid+0x278>)
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	6839      	ldr	r1, [r7, #0]
 80012da:	461a      	mov	r2, r3
 80012dc:	0052      	lsls	r2, r2, #1
 80012de:	441a      	add	r2, r3
 80012e0:	0093      	lsls	r3, r2, #2
 80012e2:	461a      	mov	r2, r3
 80012e4:	460b      	mov	r3, r1
 80012e6:	005b      	lsls	r3, r3, #1
 80012e8:	440b      	add	r3, r1
 80012ea:	015b      	lsls	r3, r3, #5
 80012ec:	4413      	add	r3, r2
 80012ee:	4403      	add	r3, r0
 80012f0:	3308      	adds	r3, #8
 80012f2:	601c      	str	r4, [r3, #0]
    for (int i = 0; i < PARTICLE_COUNT; i++) {
 80012f4:	697b      	ldr	r3, [r7, #20]
 80012f6:	3301      	adds	r3, #1
 80012f8:	617b      	str	r3, [r7, #20]
 80012fa:	697b      	ldr	r3, [r7, #20]
 80012fc:	2b1d      	cmp	r3, #29
 80012fe:	f77f af65 	ble.w	80011cc <particle_to_grid+0xc>
        }
    }

    for (int y = 0; y < GRID_SIZE; y++)
 8001302:	2300      	movs	r3, #0
 8001304:	613b      	str	r3, [r7, #16]
 8001306:	e08c      	b.n	8001422 <particle_to_grid+0x262>
        for (int x = 0; x < GRID_SIZE; x++) {
 8001308:	2300      	movs	r3, #0
 800130a:	60fb      	str	r3, [r7, #12]
 800130c:	e082      	b.n	8001414 <particle_to_grid+0x254>
            if (grid[y][x].mass > 0.0f) {
 800130e:	484a      	ldr	r0, [pc, #296]	@ (8001438 <particle_to_grid+0x278>)
 8001310:	68fb      	ldr	r3, [r7, #12]
 8001312:	6939      	ldr	r1, [r7, #16]
 8001314:	461a      	mov	r2, r3
 8001316:	0052      	lsls	r2, r2, #1
 8001318:	441a      	add	r2, r3
 800131a:	0093      	lsls	r3, r2, #2
 800131c:	461a      	mov	r2, r3
 800131e:	460b      	mov	r3, r1
 8001320:	005b      	lsls	r3, r3, #1
 8001322:	440b      	add	r3, r1
 8001324:	015b      	lsls	r3, r3, #5
 8001326:	4413      	add	r3, r2
 8001328:	4403      	add	r3, r0
 800132a:	3308      	adds	r3, #8
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	f04f 0100 	mov.w	r1, #0
 8001332:	4618      	mov	r0, r3
 8001334:	f7ff fdf4 	bl	8000f20 <__aeabi_fcmpgt>
 8001338:	4603      	mov	r3, r0
 800133a:	2b00      	cmp	r3, #0
 800133c:	d067      	beq.n	800140e <particle_to_grid+0x24e>
                grid[y][x].velocity.x /= grid[y][x].mass;
 800133e:	483e      	ldr	r0, [pc, #248]	@ (8001438 <particle_to_grid+0x278>)
 8001340:	68fb      	ldr	r3, [r7, #12]
 8001342:	6939      	ldr	r1, [r7, #16]
 8001344:	461a      	mov	r2, r3
 8001346:	0052      	lsls	r2, r2, #1
 8001348:	441a      	add	r2, r3
 800134a:	0093      	lsls	r3, r2, #2
 800134c:	461a      	mov	r2, r3
 800134e:	460b      	mov	r3, r1
 8001350:	005b      	lsls	r3, r3, #1
 8001352:	440b      	add	r3, r1
 8001354:	015b      	lsls	r3, r3, #5
 8001356:	4413      	add	r3, r2
 8001358:	4403      	add	r3, r0
 800135a:	6818      	ldr	r0, [r3, #0]
 800135c:	4c36      	ldr	r4, [pc, #216]	@ (8001438 <particle_to_grid+0x278>)
 800135e:	68fb      	ldr	r3, [r7, #12]
 8001360:	6939      	ldr	r1, [r7, #16]
 8001362:	461a      	mov	r2, r3
 8001364:	0052      	lsls	r2, r2, #1
 8001366:	441a      	add	r2, r3
 8001368:	0093      	lsls	r3, r2, #2
 800136a:	461a      	mov	r2, r3
 800136c:	460b      	mov	r3, r1
 800136e:	005b      	lsls	r3, r3, #1
 8001370:	440b      	add	r3, r1
 8001372:	015b      	lsls	r3, r3, #5
 8001374:	4413      	add	r3, r2
 8001376:	4423      	add	r3, r4
 8001378:	3308      	adds	r3, #8
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	4619      	mov	r1, r3
 800137e:	f7ff fcc7 	bl	8000d10 <__aeabi_fdiv>
 8001382:	4603      	mov	r3, r0
 8001384:	461c      	mov	r4, r3
 8001386:	482c      	ldr	r0, [pc, #176]	@ (8001438 <particle_to_grid+0x278>)
 8001388:	68fb      	ldr	r3, [r7, #12]
 800138a:	6939      	ldr	r1, [r7, #16]
 800138c:	461a      	mov	r2, r3
 800138e:	0052      	lsls	r2, r2, #1
 8001390:	441a      	add	r2, r3
 8001392:	0093      	lsls	r3, r2, #2
 8001394:	461a      	mov	r2, r3
 8001396:	460b      	mov	r3, r1
 8001398:	005b      	lsls	r3, r3, #1
 800139a:	440b      	add	r3, r1
 800139c:	015b      	lsls	r3, r3, #5
 800139e:	4413      	add	r3, r2
 80013a0:	4403      	add	r3, r0
 80013a2:	601c      	str	r4, [r3, #0]
                grid[y][x].velocity.y /= grid[y][x].mass;
 80013a4:	4824      	ldr	r0, [pc, #144]	@ (8001438 <particle_to_grid+0x278>)
 80013a6:	68fb      	ldr	r3, [r7, #12]
 80013a8:	6939      	ldr	r1, [r7, #16]
 80013aa:	461a      	mov	r2, r3
 80013ac:	0052      	lsls	r2, r2, #1
 80013ae:	441a      	add	r2, r3
 80013b0:	0093      	lsls	r3, r2, #2
 80013b2:	461a      	mov	r2, r3
 80013b4:	460b      	mov	r3, r1
 80013b6:	005b      	lsls	r3, r3, #1
 80013b8:	440b      	add	r3, r1
 80013ba:	015b      	lsls	r3, r3, #5
 80013bc:	4413      	add	r3, r2
 80013be:	4403      	add	r3, r0
 80013c0:	3304      	adds	r3, #4
 80013c2:	6818      	ldr	r0, [r3, #0]
 80013c4:	4c1c      	ldr	r4, [pc, #112]	@ (8001438 <particle_to_grid+0x278>)
 80013c6:	68fb      	ldr	r3, [r7, #12]
 80013c8:	6939      	ldr	r1, [r7, #16]
 80013ca:	461a      	mov	r2, r3
 80013cc:	0052      	lsls	r2, r2, #1
 80013ce:	441a      	add	r2, r3
 80013d0:	0093      	lsls	r3, r2, #2
 80013d2:	461a      	mov	r2, r3
 80013d4:	460b      	mov	r3, r1
 80013d6:	005b      	lsls	r3, r3, #1
 80013d8:	440b      	add	r3, r1
 80013da:	015b      	lsls	r3, r3, #5
 80013dc:	4413      	add	r3, r2
 80013de:	4423      	add	r3, r4
 80013e0:	3308      	adds	r3, #8
 80013e2:	681b      	ldr	r3, [r3, #0]
 80013e4:	4619      	mov	r1, r3
 80013e6:	f7ff fc93 	bl	8000d10 <__aeabi_fdiv>
 80013ea:	4603      	mov	r3, r0
 80013ec:	461c      	mov	r4, r3
 80013ee:	4812      	ldr	r0, [pc, #72]	@ (8001438 <particle_to_grid+0x278>)
 80013f0:	68fb      	ldr	r3, [r7, #12]
 80013f2:	6939      	ldr	r1, [r7, #16]
 80013f4:	461a      	mov	r2, r3
 80013f6:	0052      	lsls	r2, r2, #1
 80013f8:	441a      	add	r2, r3
 80013fa:	0093      	lsls	r3, r2, #2
 80013fc:	461a      	mov	r2, r3
 80013fe:	460b      	mov	r3, r1
 8001400:	005b      	lsls	r3, r3, #1
 8001402:	440b      	add	r3, r1
 8001404:	015b      	lsls	r3, r3, #5
 8001406:	4413      	add	r3, r2
 8001408:	4403      	add	r3, r0
 800140a:	3304      	adds	r3, #4
 800140c:	601c      	str	r4, [r3, #0]
        for (int x = 0; x < GRID_SIZE; x++) {
 800140e:	68fb      	ldr	r3, [r7, #12]
 8001410:	3301      	adds	r3, #1
 8001412:	60fb      	str	r3, [r7, #12]
 8001414:	68fb      	ldr	r3, [r7, #12]
 8001416:	2b07      	cmp	r3, #7
 8001418:	f77f af79 	ble.w	800130e <particle_to_grid+0x14e>
    for (int y = 0; y < GRID_SIZE; y++)
 800141c:	693b      	ldr	r3, [r7, #16]
 800141e:	3301      	adds	r3, #1
 8001420:	613b      	str	r3, [r7, #16]
 8001422:	693b      	ldr	r3, [r7, #16]
 8001424:	2b07      	cmp	r3, #7
 8001426:	f77f af6f 	ble.w	8001308 <particle_to_grid+0x148>
            }
        }
}
 800142a:	bf00      	nop
 800142c:	bf00      	nop
 800142e:	371c      	adds	r7, #28
 8001430:	46bd      	mov	sp, r7
 8001432:	bd90      	pop	{r4, r7, pc}
 8001434:	2000028c 	.word	0x2000028c
 8001438:	2000046c 	.word	0x2000046c

0800143c <apply_gravity>:


void apply_gravity() {
 800143c:	b590      	push	{r4, r7, lr}
 800143e:	b083      	sub	sp, #12
 8001440:	af00      	add	r7, sp, #0
    for (int y = 0; y < GRID_SIZE; y++) {
 8001442:	2300      	movs	r3, #0
 8001444:	607b      	str	r3, [r7, #4]
 8001446:	e07b      	b.n	8001540 <apply_gravity+0x104>
        for (int x = 0; x < GRID_SIZE; x++) {
 8001448:	2300      	movs	r3, #0
 800144a:	603b      	str	r3, [r7, #0]
 800144c:	e072      	b.n	8001534 <apply_gravity+0xf8>
            if (grid[y][x].mass > 0.0f) {
 800144e:	4840      	ldr	r0, [pc, #256]	@ (8001550 <apply_gravity+0x114>)
 8001450:	683b      	ldr	r3, [r7, #0]
 8001452:	6879      	ldr	r1, [r7, #4]
 8001454:	461a      	mov	r2, r3
 8001456:	0052      	lsls	r2, r2, #1
 8001458:	441a      	add	r2, r3
 800145a:	0093      	lsls	r3, r2, #2
 800145c:	461a      	mov	r2, r3
 800145e:	460b      	mov	r3, r1
 8001460:	005b      	lsls	r3, r3, #1
 8001462:	440b      	add	r3, r1
 8001464:	015b      	lsls	r3, r3, #5
 8001466:	4413      	add	r3, r2
 8001468:	4403      	add	r3, r0
 800146a:	3308      	adds	r3, #8
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	f04f 0100 	mov.w	r1, #0
 8001472:	4618      	mov	r0, r3
 8001474:	f7ff fd54 	bl	8000f20 <__aeabi_fcmpgt>
 8001478:	4603      	mov	r3, r0
 800147a:	2b00      	cmp	r3, #0
 800147c:	d057      	beq.n	800152e <apply_gravity+0xf2>
                grid[y][x].velocity.x += gravity.x * DT;
 800147e:	4834      	ldr	r0, [pc, #208]	@ (8001550 <apply_gravity+0x114>)
 8001480:	683b      	ldr	r3, [r7, #0]
 8001482:	6879      	ldr	r1, [r7, #4]
 8001484:	461a      	mov	r2, r3
 8001486:	0052      	lsls	r2, r2, #1
 8001488:	441a      	add	r2, r3
 800148a:	0093      	lsls	r3, r2, #2
 800148c:	461a      	mov	r2, r3
 800148e:	460b      	mov	r3, r1
 8001490:	005b      	lsls	r3, r3, #1
 8001492:	440b      	add	r3, r1
 8001494:	015b      	lsls	r3, r3, #5
 8001496:	4413      	add	r3, r2
 8001498:	4403      	add	r3, r0
 800149a:	681c      	ldr	r4, [r3, #0]
 800149c:	4b2d      	ldr	r3, [pc, #180]	@ (8001554 <apply_gravity+0x118>)
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	492d      	ldr	r1, [pc, #180]	@ (8001558 <apply_gravity+0x11c>)
 80014a2:	4618      	mov	r0, r3
 80014a4:	f7ff fb80 	bl	8000ba8 <__aeabi_fmul>
 80014a8:	4603      	mov	r3, r0
 80014aa:	4619      	mov	r1, r3
 80014ac:	4620      	mov	r0, r4
 80014ae:	f7ff fa73 	bl	8000998 <__addsf3>
 80014b2:	4603      	mov	r3, r0
 80014b4:	461c      	mov	r4, r3
 80014b6:	4826      	ldr	r0, [pc, #152]	@ (8001550 <apply_gravity+0x114>)
 80014b8:	683b      	ldr	r3, [r7, #0]
 80014ba:	6879      	ldr	r1, [r7, #4]
 80014bc:	461a      	mov	r2, r3
 80014be:	0052      	lsls	r2, r2, #1
 80014c0:	441a      	add	r2, r3
 80014c2:	0093      	lsls	r3, r2, #2
 80014c4:	461a      	mov	r2, r3
 80014c6:	460b      	mov	r3, r1
 80014c8:	005b      	lsls	r3, r3, #1
 80014ca:	440b      	add	r3, r1
 80014cc:	015b      	lsls	r3, r3, #5
 80014ce:	4413      	add	r3, r2
 80014d0:	4403      	add	r3, r0
 80014d2:	601c      	str	r4, [r3, #0]
                grid[y][x].velocity.y += gravity.y * DT;
 80014d4:	481e      	ldr	r0, [pc, #120]	@ (8001550 <apply_gravity+0x114>)
 80014d6:	683b      	ldr	r3, [r7, #0]
 80014d8:	6879      	ldr	r1, [r7, #4]
 80014da:	461a      	mov	r2, r3
 80014dc:	0052      	lsls	r2, r2, #1
 80014de:	441a      	add	r2, r3
 80014e0:	0093      	lsls	r3, r2, #2
 80014e2:	461a      	mov	r2, r3
 80014e4:	460b      	mov	r3, r1
 80014e6:	005b      	lsls	r3, r3, #1
 80014e8:	440b      	add	r3, r1
 80014ea:	015b      	lsls	r3, r3, #5
 80014ec:	4413      	add	r3, r2
 80014ee:	4403      	add	r3, r0
 80014f0:	3304      	adds	r3, #4
 80014f2:	681c      	ldr	r4, [r3, #0]
 80014f4:	4b17      	ldr	r3, [pc, #92]	@ (8001554 <apply_gravity+0x118>)
 80014f6:	685b      	ldr	r3, [r3, #4]
 80014f8:	4917      	ldr	r1, [pc, #92]	@ (8001558 <apply_gravity+0x11c>)
 80014fa:	4618      	mov	r0, r3
 80014fc:	f7ff fb54 	bl	8000ba8 <__aeabi_fmul>
 8001500:	4603      	mov	r3, r0
 8001502:	4619      	mov	r1, r3
 8001504:	4620      	mov	r0, r4
 8001506:	f7ff fa47 	bl	8000998 <__addsf3>
 800150a:	4603      	mov	r3, r0
 800150c:	461c      	mov	r4, r3
 800150e:	4810      	ldr	r0, [pc, #64]	@ (8001550 <apply_gravity+0x114>)
 8001510:	683b      	ldr	r3, [r7, #0]
 8001512:	6879      	ldr	r1, [r7, #4]
 8001514:	461a      	mov	r2, r3
 8001516:	0052      	lsls	r2, r2, #1
 8001518:	441a      	add	r2, r3
 800151a:	0093      	lsls	r3, r2, #2
 800151c:	461a      	mov	r2, r3
 800151e:	460b      	mov	r3, r1
 8001520:	005b      	lsls	r3, r3, #1
 8001522:	440b      	add	r3, r1
 8001524:	015b      	lsls	r3, r3, #5
 8001526:	4413      	add	r3, r2
 8001528:	4403      	add	r3, r0
 800152a:	3304      	adds	r3, #4
 800152c:	601c      	str	r4, [r3, #0]
        for (int x = 0; x < GRID_SIZE; x++) {
 800152e:	683b      	ldr	r3, [r7, #0]
 8001530:	3301      	adds	r3, #1
 8001532:	603b      	str	r3, [r7, #0]
 8001534:	683b      	ldr	r3, [r7, #0]
 8001536:	2b07      	cmp	r3, #7
 8001538:	dd89      	ble.n	800144e <apply_gravity+0x12>
    for (int y = 0; y < GRID_SIZE; y++) {
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	3301      	adds	r3, #1
 800153e:	607b      	str	r3, [r7, #4]
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	2b07      	cmp	r3, #7
 8001544:	dd80      	ble.n	8001448 <apply_gravity+0xc>
            }
        }
    }
}
 8001546:	bf00      	nop
 8001548:	bf00      	nop
 800154a:	370c      	adds	r7, #12
 800154c:	46bd      	mov	sp, r7
 800154e:	bd90      	pop	{r4, r7, pc}
 8001550:	2000046c 	.word	0x2000046c
 8001554:	20000000 	.word	0x20000000
 8001558:	3dcccccd 	.word	0x3dcccccd

0800155c <set_gravity_direction>:

void set_gravity_direction(Vec2 dir) {
 800155c:	b590      	push	{r4, r7, lr}
 800155e:	b085      	sub	sp, #20
 8001560:	af00      	add	r7, sp, #0
 8001562:	463b      	mov	r3, r7
 8001564:	e883 0003 	stmia.w	r3, {r0, r1}
    float len = sqrtf(dir.x * dir.x + dir.y * dir.y);
 8001568:	683b      	ldr	r3, [r7, #0]
 800156a:	683a      	ldr	r2, [r7, #0]
 800156c:	4611      	mov	r1, r2
 800156e:	4618      	mov	r0, r3
 8001570:	f7ff fb1a 	bl	8000ba8 <__aeabi_fmul>
 8001574:	4603      	mov	r3, r0
 8001576:	461c      	mov	r4, r3
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	687a      	ldr	r2, [r7, #4]
 800157c:	4611      	mov	r1, r2
 800157e:	4618      	mov	r0, r3
 8001580:	f7ff fb12 	bl	8000ba8 <__aeabi_fmul>
 8001584:	4603      	mov	r3, r0
 8001586:	4619      	mov	r1, r3
 8001588:	4620      	mov	r0, r4
 800158a:	f7ff fa05 	bl	8000998 <__addsf3>
 800158e:	4603      	mov	r3, r0
 8001590:	4618      	mov	r0, r3
 8001592:	f003 ff5f 	bl	8005454 <sqrtf>
 8001596:	60f8      	str	r0, [r7, #12]
    if (len > 1e-6f) {
 8001598:	4913      	ldr	r1, [pc, #76]	@ (80015e8 <set_gravity_direction+0x8c>)
 800159a:	68f8      	ldr	r0, [r7, #12]
 800159c:	f7ff fcc0 	bl	8000f20 <__aeabi_fcmpgt>
 80015a0:	4603      	mov	r3, r0
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d014      	beq.n	80015d0 <set_gravity_direction+0x74>
        gravity.x = dir.x / len * GRAVITY_MAGNITUDE;
 80015a6:	683b      	ldr	r3, [r7, #0]
 80015a8:	68f9      	ldr	r1, [r7, #12]
 80015aa:	4618      	mov	r0, r3
 80015ac:	f7ff fbb0 	bl	8000d10 <__aeabi_fdiv>
 80015b0:	4603      	mov	r3, r0
 80015b2:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 80015b6:	4a0d      	ldr	r2, [pc, #52]	@ (80015ec <set_gravity_direction+0x90>)
 80015b8:	6013      	str	r3, [r2, #0]
        gravity.y = dir.y / len * GRAVITY_MAGNITUDE;
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	68f9      	ldr	r1, [r7, #12]
 80015be:	4618      	mov	r0, r3
 80015c0:	f7ff fba6 	bl	8000d10 <__aeabi_fdiv>
 80015c4:	4603      	mov	r3, r0
 80015c6:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 80015ca:	4a08      	ldr	r2, [pc, #32]	@ (80015ec <set_gravity_direction+0x90>)
 80015cc:	6053      	str	r3, [r2, #4]
    }
    else {
        gravity.x = 0.0f;
        gravity.y = 0.0f;
    }
}
 80015ce:	e007      	b.n	80015e0 <set_gravity_direction+0x84>
        gravity.x = 0.0f;
 80015d0:	4b06      	ldr	r3, [pc, #24]	@ (80015ec <set_gravity_direction+0x90>)
 80015d2:	f04f 0200 	mov.w	r2, #0
 80015d6:	601a      	str	r2, [r3, #0]
        gravity.y = 0.0f;
 80015d8:	4b04      	ldr	r3, [pc, #16]	@ (80015ec <set_gravity_direction+0x90>)
 80015da:	f04f 0200 	mov.w	r2, #0
 80015de:	605a      	str	r2, [r3, #4]
}
 80015e0:	bf00      	nop
 80015e2:	3714      	adds	r7, #20
 80015e4:	46bd      	mov	sp, r7
 80015e6:	bd90      	pop	{r4, r7, pc}
 80015e8:	358637bd 	.word	0x358637bd
 80015ec:	20000000 	.word	0x20000000

080015f0 <grid_to_particle>:

void grid_to_particle() {
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b086      	sub	sp, #24
 80015f4:	af00      	add	r7, sp, #0
    for (int i = 0; i < PARTICLE_COUNT; i++) {
 80015f6:	2300      	movs	r3, #0
 80015f8:	617b      	str	r3, [r7, #20]
 80015fa:	e03b      	b.n	8001674 <grid_to_particle+0x84>
        Particle* p = &particles[i];
 80015fc:	697b      	ldr	r3, [r7, #20]
 80015fe:	011b      	lsls	r3, r3, #4
 8001600:	4a20      	ldr	r2, [pc, #128]	@ (8001684 <grid_to_particle+0x94>)
 8001602:	4413      	add	r3, r2
 8001604:	613b      	str	r3, [r7, #16]
        int x = (int)p->pos.x;
 8001606:	693b      	ldr	r3, [r7, #16]
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	4618      	mov	r0, r3
 800160c:	f7ff fca8 	bl	8000f60 <__aeabi_f2iz>
 8001610:	4603      	mov	r3, r0
 8001612:	60fb      	str	r3, [r7, #12]
        int y = (int)p->pos.y;
 8001614:	693b      	ldr	r3, [r7, #16]
 8001616:	685b      	ldr	r3, [r3, #4]
 8001618:	4618      	mov	r0, r3
 800161a:	f7ff fca1 	bl	8000f60 <__aeabi_f2iz>
 800161e:	4603      	mov	r3, r0
 8001620:	60bb      	str	r3, [r7, #8]

        if (x >= 0 && x < GRID_SIZE && y >= 0 && y < GRID_SIZE) {
 8001622:	68fb      	ldr	r3, [r7, #12]
 8001624:	2b00      	cmp	r3, #0
 8001626:	db22      	blt.n	800166e <grid_to_particle+0x7e>
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	2b07      	cmp	r3, #7
 800162c:	dc1f      	bgt.n	800166e <grid_to_particle+0x7e>
 800162e:	68bb      	ldr	r3, [r7, #8]
 8001630:	2b00      	cmp	r3, #0
 8001632:	db1c      	blt.n	800166e <grid_to_particle+0x7e>
 8001634:	68bb      	ldr	r3, [r7, #8]
 8001636:	2b07      	cmp	r3, #7
 8001638:	dc19      	bgt.n	800166e <grid_to_particle+0x7e>
            Vec2 gridVel = grid[y][x].velocity;
 800163a:	4813      	ldr	r0, [pc, #76]	@ (8001688 <grid_to_particle+0x98>)
 800163c:	68fb      	ldr	r3, [r7, #12]
 800163e:	68b9      	ldr	r1, [r7, #8]
 8001640:	461a      	mov	r2, r3
 8001642:	0052      	lsls	r2, r2, #1
 8001644:	441a      	add	r2, r3
 8001646:	0093      	lsls	r3, r2, #2
 8001648:	461a      	mov	r2, r3
 800164a:	460b      	mov	r3, r1
 800164c:	005b      	lsls	r3, r3, #1
 800164e:	440b      	add	r3, r1
 8001650:	015b      	lsls	r3, r3, #5
 8001652:	4413      	add	r3, r2
 8001654:	18c2      	adds	r2, r0, r3
 8001656:	463b      	mov	r3, r7
 8001658:	e892 0003 	ldmia.w	r2, {r0, r1}
 800165c:	e883 0003 	stmia.w	r3, {r0, r1}
            p->vel = gridVel;
 8001660:	693b      	ldr	r3, [r7, #16]
 8001662:	3308      	adds	r3, #8
 8001664:	463a      	mov	r2, r7
 8001666:	e892 0003 	ldmia.w	r2, {r0, r1}
 800166a:	e883 0003 	stmia.w	r3, {r0, r1}
    for (int i = 0; i < PARTICLE_COUNT; i++) {
 800166e:	697b      	ldr	r3, [r7, #20]
 8001670:	3301      	adds	r3, #1
 8001672:	617b      	str	r3, [r7, #20]
 8001674:	697b      	ldr	r3, [r7, #20]
 8001676:	2b1d      	cmp	r3, #29
 8001678:	ddc0      	ble.n	80015fc <grid_to_particle+0xc>
        }
    }
}
 800167a:	bf00      	nop
 800167c:	bf00      	nop
 800167e:	3718      	adds	r7, #24
 8001680:	46bd      	mov	sp, r7
 8001682:	bd80      	pop	{r7, pc}
 8001684:	2000028c 	.word	0x2000028c
 8001688:	2000046c 	.word	0x2000046c

0800168c <advect_particles_circular>:
            apply_repulsion(particles + i, particles + j);
        }
    }
}

void advect_particles_circular() {
 800168c:	b590      	push	{r4, r7, lr}
 800168e:	b08b      	sub	sp, #44	@ 0x2c
 8001690:	af00      	add	r7, sp, #0
    for (int i = 0; i < PARTICLE_COUNT; i++) {
 8001692:	2300      	movs	r3, #0
 8001694:	627b      	str	r3, [r7, #36]	@ 0x24
 8001696:	e0c1      	b.n	800181c <advect_particles_circular+0x190>
        Particle* p = &particles[i];
 8001698:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800169a:	011b      	lsls	r3, r3, #4
 800169c:	4a64      	ldr	r2, [pc, #400]	@ (8001830 <advect_particles_circular+0x1a4>)
 800169e:	4413      	add	r3, r2
 80016a0:	623b      	str	r3, [r7, #32]

        p->pos.x += p->vel.x * DT;
 80016a2:	6a3b      	ldr	r3, [r7, #32]
 80016a4:	681c      	ldr	r4, [r3, #0]
 80016a6:	6a3b      	ldr	r3, [r7, #32]
 80016a8:	689b      	ldr	r3, [r3, #8]
 80016aa:	4962      	ldr	r1, [pc, #392]	@ (8001834 <advect_particles_circular+0x1a8>)
 80016ac:	4618      	mov	r0, r3
 80016ae:	f7ff fa7b 	bl	8000ba8 <__aeabi_fmul>
 80016b2:	4603      	mov	r3, r0
 80016b4:	4619      	mov	r1, r3
 80016b6:	4620      	mov	r0, r4
 80016b8:	f7ff f96e 	bl	8000998 <__addsf3>
 80016bc:	4603      	mov	r3, r0
 80016be:	461a      	mov	r2, r3
 80016c0:	6a3b      	ldr	r3, [r7, #32]
 80016c2:	601a      	str	r2, [r3, #0]
        p->pos.y += p->vel.y * DT;
 80016c4:	6a3b      	ldr	r3, [r7, #32]
 80016c6:	685c      	ldr	r4, [r3, #4]
 80016c8:	6a3b      	ldr	r3, [r7, #32]
 80016ca:	68db      	ldr	r3, [r3, #12]
 80016cc:	4959      	ldr	r1, [pc, #356]	@ (8001834 <advect_particles_circular+0x1a8>)
 80016ce:	4618      	mov	r0, r3
 80016d0:	f7ff fa6a 	bl	8000ba8 <__aeabi_fmul>
 80016d4:	4603      	mov	r3, r0
 80016d6:	4619      	mov	r1, r3
 80016d8:	4620      	mov	r0, r4
 80016da:	f7ff f95d 	bl	8000998 <__addsf3>
 80016de:	4603      	mov	r3, r0
 80016e0:	461a      	mov	r2, r3
 80016e2:	6a3b      	ldr	r3, [r7, #32]
 80016e4:	605a      	str	r2, [r3, #4]

#define CENTER (GRID_SIZE / 2.0f)
#define SQUARED_RADIUS (CENTER * CENTER)

        float dx = p->pos.x - CENTER;
 80016e6:	6a3b      	ldr	r3, [r7, #32]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	f04f 4181 	mov.w	r1, #1082130432	@ 0x40800000
 80016ee:	4618      	mov	r0, r3
 80016f0:	f7ff f950 	bl	8000994 <__aeabi_fsub>
 80016f4:	4603      	mov	r3, r0
 80016f6:	61fb      	str	r3, [r7, #28]
        float dy = p->pos.y - CENTER;
 80016f8:	6a3b      	ldr	r3, [r7, #32]
 80016fa:	685b      	ldr	r3, [r3, #4]
 80016fc:	f04f 4181 	mov.w	r1, #1082130432	@ 0x40800000
 8001700:	4618      	mov	r0, r3
 8001702:	f7ff f947 	bl	8000994 <__aeabi_fsub>
 8001706:	4603      	mov	r3, r0
 8001708:	61bb      	str	r3, [r7, #24]
        float dist2 = dx * dx + dy * dy;
 800170a:	69f9      	ldr	r1, [r7, #28]
 800170c:	69f8      	ldr	r0, [r7, #28]
 800170e:	f7ff fa4b 	bl	8000ba8 <__aeabi_fmul>
 8001712:	4603      	mov	r3, r0
 8001714:	461c      	mov	r4, r3
 8001716:	69b9      	ldr	r1, [r7, #24]
 8001718:	69b8      	ldr	r0, [r7, #24]
 800171a:	f7ff fa45 	bl	8000ba8 <__aeabi_fmul>
 800171e:	4603      	mov	r3, r0
 8001720:	4619      	mov	r1, r3
 8001722:	4620      	mov	r0, r4
 8001724:	f7ff f938 	bl	8000998 <__addsf3>
 8001728:	4603      	mov	r3, r0
 800172a:	617b      	str	r3, [r7, #20]

        if (dist2 > SQUARED_RADIUS) {
 800172c:	f04f 4183 	mov.w	r1, #1098907648	@ 0x41800000
 8001730:	6978      	ldr	r0, [r7, #20]
 8001732:	f7ff fbf5 	bl	8000f20 <__aeabi_fcmpgt>
 8001736:	4603      	mov	r3, r0
 8001738:	2b00      	cmp	r3, #0
 800173a:	d06c      	beq.n	8001816 <advect_particles_circular+0x18a>
            float dist = sqrtf(dist2);
 800173c:	6978      	ldr	r0, [r7, #20]
 800173e:	f003 fe89 	bl	8005454 <sqrtf>
 8001742:	6138      	str	r0, [r7, #16]
            float nx = dx / dist;  // normal x
 8001744:	6939      	ldr	r1, [r7, #16]
 8001746:	69f8      	ldr	r0, [r7, #28]
 8001748:	f7ff fae2 	bl	8000d10 <__aeabi_fdiv>
 800174c:	4603      	mov	r3, r0
 800174e:	60fb      	str	r3, [r7, #12]
            float ny = dy / dist;  // normal y
 8001750:	6939      	ldr	r1, [r7, #16]
 8001752:	69b8      	ldr	r0, [r7, #24]
 8001754:	f7ff fadc 	bl	8000d10 <__aeabi_fdiv>
 8001758:	4603      	mov	r3, r0
 800175a:	60bb      	str	r3, [r7, #8]


            p->pos.x = CENTER + nx * CENTER;
 800175c:	f04f 4181 	mov.w	r1, #1082130432	@ 0x40800000
 8001760:	68f8      	ldr	r0, [r7, #12]
 8001762:	f7ff fa21 	bl	8000ba8 <__aeabi_fmul>
 8001766:	4603      	mov	r3, r0
 8001768:	f04f 4181 	mov.w	r1, #1082130432	@ 0x40800000
 800176c:	4618      	mov	r0, r3
 800176e:	f7ff f913 	bl	8000998 <__addsf3>
 8001772:	4603      	mov	r3, r0
 8001774:	461a      	mov	r2, r3
 8001776:	6a3b      	ldr	r3, [r7, #32]
 8001778:	601a      	str	r2, [r3, #0]
            p->pos.y = CENTER + ny * CENTER;
 800177a:	f04f 4181 	mov.w	r1, #1082130432	@ 0x40800000
 800177e:	68b8      	ldr	r0, [r7, #8]
 8001780:	f7ff fa12 	bl	8000ba8 <__aeabi_fmul>
 8001784:	4603      	mov	r3, r0
 8001786:	f04f 4181 	mov.w	r1, #1082130432	@ 0x40800000
 800178a:	4618      	mov	r0, r3
 800178c:	f7ff f904 	bl	8000998 <__addsf3>
 8001790:	4603      	mov	r3, r0
 8001792:	461a      	mov	r2, r3
 8001794:	6a3b      	ldr	r3, [r7, #32]
 8001796:	605a      	str	r2, [r3, #4]


            float dot = p->vel.x * nx + p->vel.y * ny;
 8001798:	6a3b      	ldr	r3, [r7, #32]
 800179a:	689b      	ldr	r3, [r3, #8]
 800179c:	68f9      	ldr	r1, [r7, #12]
 800179e:	4618      	mov	r0, r3
 80017a0:	f7ff fa02 	bl	8000ba8 <__aeabi_fmul>
 80017a4:	4603      	mov	r3, r0
 80017a6:	461c      	mov	r4, r3
 80017a8:	6a3b      	ldr	r3, [r7, #32]
 80017aa:	68db      	ldr	r3, [r3, #12]
 80017ac:	68b9      	ldr	r1, [r7, #8]
 80017ae:	4618      	mov	r0, r3
 80017b0:	f7ff f9fa 	bl	8000ba8 <__aeabi_fmul>
 80017b4:	4603      	mov	r3, r0
 80017b6:	4619      	mov	r1, r3
 80017b8:	4620      	mov	r0, r4
 80017ba:	f7ff f8ed 	bl	8000998 <__addsf3>
 80017be:	4603      	mov	r3, r0
 80017c0:	607b      	str	r3, [r7, #4]
            p->vel.x -= 2.0f * dot * nx;
 80017c2:	6a3b      	ldr	r3, [r7, #32]
 80017c4:	689c      	ldr	r4, [r3, #8]
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	4619      	mov	r1, r3
 80017ca:	4618      	mov	r0, r3
 80017cc:	f7ff f8e4 	bl	8000998 <__addsf3>
 80017d0:	4603      	mov	r3, r0
 80017d2:	68f9      	ldr	r1, [r7, #12]
 80017d4:	4618      	mov	r0, r3
 80017d6:	f7ff f9e7 	bl	8000ba8 <__aeabi_fmul>
 80017da:	4603      	mov	r3, r0
 80017dc:	4619      	mov	r1, r3
 80017de:	4620      	mov	r0, r4
 80017e0:	f7ff f8d8 	bl	8000994 <__aeabi_fsub>
 80017e4:	4603      	mov	r3, r0
 80017e6:	461a      	mov	r2, r3
 80017e8:	6a3b      	ldr	r3, [r7, #32]
 80017ea:	609a      	str	r2, [r3, #8]
            p->vel.y -= 2.0f * dot * ny;
 80017ec:	6a3b      	ldr	r3, [r7, #32]
 80017ee:	68dc      	ldr	r4, [r3, #12]
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	4619      	mov	r1, r3
 80017f4:	4618      	mov	r0, r3
 80017f6:	f7ff f8cf 	bl	8000998 <__addsf3>
 80017fa:	4603      	mov	r3, r0
 80017fc:	68b9      	ldr	r1, [r7, #8]
 80017fe:	4618      	mov	r0, r3
 8001800:	f7ff f9d2 	bl	8000ba8 <__aeabi_fmul>
 8001804:	4603      	mov	r3, r0
 8001806:	4619      	mov	r1, r3
 8001808:	4620      	mov	r0, r4
 800180a:	f7ff f8c3 	bl	8000994 <__aeabi_fsub>
 800180e:	4603      	mov	r3, r0
 8001810:	461a      	mov	r2, r3
 8001812:	6a3b      	ldr	r3, [r7, #32]
 8001814:	60da      	str	r2, [r3, #12]
    for (int i = 0; i < PARTICLE_COUNT; i++) {
 8001816:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001818:	3301      	adds	r3, #1
 800181a:	627b      	str	r3, [r7, #36]	@ 0x24
 800181c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800181e:	2b1d      	cmp	r3, #29
 8001820:	f77f af3a 	ble.w	8001698 <advect_particles_circular+0xc>

        }
    }
}
 8001824:	bf00      	nop
 8001826:	bf00      	nop
 8001828:	372c      	adds	r7, #44	@ 0x2c
 800182a:	46bd      	mov	sp, r7
 800182c:	bd90      	pop	{r4, r7, pc}
 800182e:	bf00      	nop
 8001830:	2000028c 	.word	0x2000028c
 8001834:	3dcccccd 	.word	0x3dcccccd

08001838 <apply_repulsion>:

void apply_repulsion(Particle* p1, Particle* p2) {
 8001838:	b590      	push	{r4, r7, lr}
 800183a:	b08b      	sub	sp, #44	@ 0x2c
 800183c:	af00      	add	r7, sp, #0
 800183e:	6078      	str	r0, [r7, #4]
 8001840:	6039      	str	r1, [r7, #0]
    Vec2 dp = {
        p1->pos.x - p2->pos.x,
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	681a      	ldr	r2, [r3, #0]
 8001846:	683b      	ldr	r3, [r7, #0]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	4619      	mov	r1, r3
 800184c:	4610      	mov	r0, r2
 800184e:	f7ff f8a1 	bl	8000994 <__aeabi_fsub>
 8001852:	4603      	mov	r3, r0
    Vec2 dp = {
 8001854:	617b      	str	r3, [r7, #20]
        p1->pos.y - p2->pos.y
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	685a      	ldr	r2, [r3, #4]
 800185a:	683b      	ldr	r3, [r7, #0]
 800185c:	685b      	ldr	r3, [r3, #4]
 800185e:	4619      	mov	r1, r3
 8001860:	4610      	mov	r0, r2
 8001862:	f7ff f897 	bl	8000994 <__aeabi_fsub>
 8001866:	4603      	mov	r3, r0
    Vec2 dp = {
 8001868:	61bb      	str	r3, [r7, #24]
    };
    float dist2 = dp.x * dp.x + dp.y * dp.y;
 800186a:	697b      	ldr	r3, [r7, #20]
 800186c:	697a      	ldr	r2, [r7, #20]
 800186e:	4611      	mov	r1, r2
 8001870:	4618      	mov	r0, r3
 8001872:	f7ff f999 	bl	8000ba8 <__aeabi_fmul>
 8001876:	4603      	mov	r3, r0
 8001878:	461c      	mov	r4, r3
 800187a:	69bb      	ldr	r3, [r7, #24]
 800187c:	69ba      	ldr	r2, [r7, #24]
 800187e:	4611      	mov	r1, r2
 8001880:	4618      	mov	r0, r3
 8001882:	f7ff f991 	bl	8000ba8 <__aeabi_fmul>
 8001886:	4603      	mov	r3, r0
 8001888:	4619      	mov	r1, r3
 800188a:	4620      	mov	r0, r4
 800188c:	f7ff f884 	bl	8000998 <__addsf3>
 8001890:	4603      	mov	r3, r0
 8001892:	627b      	str	r3, [r7, #36]	@ 0x24
    if (dist2 < eps) {
 8001894:	4ba8      	ldr	r3, [pc, #672]	@ (8001b38 <apply_repulsion+0x300>)
 8001896:	4619      	mov	r1, r3
 8001898:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800189a:	f7ff fb23 	bl	8000ee4 <__aeabi_fcmplt>
 800189e:	4603      	mov	r3, r0
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	f000 80b8 	beq.w	8001a16 <apply_repulsion+0x1de>
        p1->vel.x = GRAVITY_MAGNITUDE * ((float)(rand() % 20000) / 10000.0 - 1.0);
 80018a6:	f002 fdef 	bl	8004488 <rand>
 80018aa:	4602      	mov	r2, r0
 80018ac:	4ba3      	ldr	r3, [pc, #652]	@ (8001b3c <apply_repulsion+0x304>)
 80018ae:	fb83 1302 	smull	r1, r3, r3, r2
 80018b2:	1359      	asrs	r1, r3, #13
 80018b4:	17d3      	asrs	r3, r2, #31
 80018b6:	1acb      	subs	r3, r1, r3
 80018b8:	f644 6120 	movw	r1, #20000	@ 0x4e20
 80018bc:	fb01 f303 	mul.w	r3, r1, r3
 80018c0:	1ad3      	subs	r3, r2, r3
 80018c2:	4618      	mov	r0, r3
 80018c4:	f7ff f91c 	bl	8000b00 <__aeabi_i2f>
 80018c8:	4603      	mov	r3, r0
 80018ca:	4618      	mov	r0, r3
 80018cc:	f7fe fda4 	bl	8000418 <__aeabi_f2d>
 80018d0:	a397      	add	r3, pc, #604	@ (adr r3, 8001b30 <apply_repulsion+0x2f8>)
 80018d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018d6:	f7fe ff21 	bl	800071c <__aeabi_ddiv>
 80018da:	4602      	mov	r2, r0
 80018dc:	460b      	mov	r3, r1
 80018de:	4610      	mov	r0, r2
 80018e0:	4619      	mov	r1, r3
 80018e2:	f04f 0200 	mov.w	r2, #0
 80018e6:	4b96      	ldr	r3, [pc, #600]	@ (8001b40 <apply_repulsion+0x308>)
 80018e8:	f7fe fc36 	bl	8000158 <__aeabi_dsub>
 80018ec:	4602      	mov	r2, r0
 80018ee:	460b      	mov	r3, r1
 80018f0:	4610      	mov	r0, r2
 80018f2:	4619      	mov	r1, r3
 80018f4:	f7fe fffa 	bl	80008ec <__aeabi_d2f>
 80018f8:	4603      	mov	r3, r0
 80018fa:	f083 4200 	eor.w	r2, r3, #2147483648	@ 0x80000000
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	609a      	str	r2, [r3, #8]
        p1->vel.y = GRAVITY_MAGNITUDE * ((float)(rand() % 20000) / 10000.0 - 1.0);
 8001902:	f002 fdc1 	bl	8004488 <rand>
 8001906:	4602      	mov	r2, r0
 8001908:	4b8c      	ldr	r3, [pc, #560]	@ (8001b3c <apply_repulsion+0x304>)
 800190a:	fb83 1302 	smull	r1, r3, r3, r2
 800190e:	1359      	asrs	r1, r3, #13
 8001910:	17d3      	asrs	r3, r2, #31
 8001912:	1acb      	subs	r3, r1, r3
 8001914:	f644 6120 	movw	r1, #20000	@ 0x4e20
 8001918:	fb01 f303 	mul.w	r3, r1, r3
 800191c:	1ad3      	subs	r3, r2, r3
 800191e:	4618      	mov	r0, r3
 8001920:	f7ff f8ee 	bl	8000b00 <__aeabi_i2f>
 8001924:	4603      	mov	r3, r0
 8001926:	4618      	mov	r0, r3
 8001928:	f7fe fd76 	bl	8000418 <__aeabi_f2d>
 800192c:	a380      	add	r3, pc, #512	@ (adr r3, 8001b30 <apply_repulsion+0x2f8>)
 800192e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001932:	f7fe fef3 	bl	800071c <__aeabi_ddiv>
 8001936:	4602      	mov	r2, r0
 8001938:	460b      	mov	r3, r1
 800193a:	4610      	mov	r0, r2
 800193c:	4619      	mov	r1, r3
 800193e:	f04f 0200 	mov.w	r2, #0
 8001942:	4b7f      	ldr	r3, [pc, #508]	@ (8001b40 <apply_repulsion+0x308>)
 8001944:	f7fe fc08 	bl	8000158 <__aeabi_dsub>
 8001948:	4602      	mov	r2, r0
 800194a:	460b      	mov	r3, r1
 800194c:	4610      	mov	r0, r2
 800194e:	4619      	mov	r1, r3
 8001950:	f7fe ffcc 	bl	80008ec <__aeabi_d2f>
 8001954:	4603      	mov	r3, r0
 8001956:	f083 4200 	eor.w	r2, r3, #2147483648	@ 0x80000000
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	60da      	str	r2, [r3, #12]
        p2->vel.x = GRAVITY_MAGNITUDE * ((float)(rand() % 20000) / 10000.0 - 1.0);
 800195e:	f002 fd93 	bl	8004488 <rand>
 8001962:	4602      	mov	r2, r0
 8001964:	4b75      	ldr	r3, [pc, #468]	@ (8001b3c <apply_repulsion+0x304>)
 8001966:	fb83 1302 	smull	r1, r3, r3, r2
 800196a:	1359      	asrs	r1, r3, #13
 800196c:	17d3      	asrs	r3, r2, #31
 800196e:	1acb      	subs	r3, r1, r3
 8001970:	f644 6120 	movw	r1, #20000	@ 0x4e20
 8001974:	fb01 f303 	mul.w	r3, r1, r3
 8001978:	1ad3      	subs	r3, r2, r3
 800197a:	4618      	mov	r0, r3
 800197c:	f7ff f8c0 	bl	8000b00 <__aeabi_i2f>
 8001980:	4603      	mov	r3, r0
 8001982:	4618      	mov	r0, r3
 8001984:	f7fe fd48 	bl	8000418 <__aeabi_f2d>
 8001988:	a369      	add	r3, pc, #420	@ (adr r3, 8001b30 <apply_repulsion+0x2f8>)
 800198a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800198e:	f7fe fec5 	bl	800071c <__aeabi_ddiv>
 8001992:	4602      	mov	r2, r0
 8001994:	460b      	mov	r3, r1
 8001996:	4610      	mov	r0, r2
 8001998:	4619      	mov	r1, r3
 800199a:	f04f 0200 	mov.w	r2, #0
 800199e:	4b68      	ldr	r3, [pc, #416]	@ (8001b40 <apply_repulsion+0x308>)
 80019a0:	f7fe fbda 	bl	8000158 <__aeabi_dsub>
 80019a4:	4602      	mov	r2, r0
 80019a6:	460b      	mov	r3, r1
 80019a8:	4610      	mov	r0, r2
 80019aa:	4619      	mov	r1, r3
 80019ac:	f7fe ff9e 	bl	80008ec <__aeabi_d2f>
 80019b0:	4603      	mov	r3, r0
 80019b2:	f083 4200 	eor.w	r2, r3, #2147483648	@ 0x80000000
 80019b6:	683b      	ldr	r3, [r7, #0]
 80019b8:	609a      	str	r2, [r3, #8]
        p2->vel.y = GRAVITY_MAGNITUDE * ((float)(rand() % 20000) / 10000.0 - 1.0);
 80019ba:	f002 fd65 	bl	8004488 <rand>
 80019be:	4602      	mov	r2, r0
 80019c0:	4b5e      	ldr	r3, [pc, #376]	@ (8001b3c <apply_repulsion+0x304>)
 80019c2:	fb83 1302 	smull	r1, r3, r3, r2
 80019c6:	1359      	asrs	r1, r3, #13
 80019c8:	17d3      	asrs	r3, r2, #31
 80019ca:	1acb      	subs	r3, r1, r3
 80019cc:	f644 6120 	movw	r1, #20000	@ 0x4e20
 80019d0:	fb01 f303 	mul.w	r3, r1, r3
 80019d4:	1ad3      	subs	r3, r2, r3
 80019d6:	4618      	mov	r0, r3
 80019d8:	f7ff f892 	bl	8000b00 <__aeabi_i2f>
 80019dc:	4603      	mov	r3, r0
 80019de:	4618      	mov	r0, r3
 80019e0:	f7fe fd1a 	bl	8000418 <__aeabi_f2d>
 80019e4:	a352      	add	r3, pc, #328	@ (adr r3, 8001b30 <apply_repulsion+0x2f8>)
 80019e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019ea:	f7fe fe97 	bl	800071c <__aeabi_ddiv>
 80019ee:	4602      	mov	r2, r0
 80019f0:	460b      	mov	r3, r1
 80019f2:	4610      	mov	r0, r2
 80019f4:	4619      	mov	r1, r3
 80019f6:	f04f 0200 	mov.w	r2, #0
 80019fa:	4b51      	ldr	r3, [pc, #324]	@ (8001b40 <apply_repulsion+0x308>)
 80019fc:	f7fe fbac 	bl	8000158 <__aeabi_dsub>
 8001a00:	4602      	mov	r2, r0
 8001a02:	460b      	mov	r3, r1
 8001a04:	4610      	mov	r0, r2
 8001a06:	4619      	mov	r1, r3
 8001a08:	f7fe ff70 	bl	80008ec <__aeabi_d2f>
 8001a0c:	4603      	mov	r3, r0
 8001a0e:	f083 4200 	eor.w	r2, r3, #2147483648	@ 0x80000000
 8001a12:	683b      	ldr	r3, [r7, #0]
 8001a14:	60da      	str	r2, [r3, #12]
		//p1->vel.x *= -1;
		//p1->vel.y *= -1;
    }
    if (dist2 < minDist * minDist) {
 8001a16:	4b4b      	ldr	r3, [pc, #300]	@ (8001b44 <apply_repulsion+0x30c>)
 8001a18:	4a4a      	ldr	r2, [pc, #296]	@ (8001b44 <apply_repulsion+0x30c>)
 8001a1a:	4611      	mov	r1, r2
 8001a1c:	4618      	mov	r0, r3
 8001a1e:	f7ff f8c3 	bl	8000ba8 <__aeabi_fmul>
 8001a22:	4603      	mov	r3, r0
 8001a24:	4619      	mov	r1, r3
 8001a26:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001a28:	f7ff fa5c 	bl	8000ee4 <__aeabi_fcmplt>
 8001a2c:	4603      	mov	r3, r0
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d100      	bne.n	8001a34 <apply_repulsion+0x1fc>
        p1->vel.x += dir.x * force * DT;
        p1->vel.y += dir.y * force * DT;
        p2->vel.x -= dir.x * force * DT;
        p2->vel.y -= dir.y * force * DT;
    }
}
 8001a32:	e079      	b.n	8001b28 <apply_repulsion+0x2f0>
        float dist = sqrtf(dist2);
 8001a34:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8001a36:	f003 fd0d 	bl	8005454 <sqrtf>
 8001a3a:	6238      	str	r0, [r7, #32]
        float force = k * (minDist - dist) / dist;
 8001a3c:	4b41      	ldr	r3, [pc, #260]	@ (8001b44 <apply_repulsion+0x30c>)
 8001a3e:	6a39      	ldr	r1, [r7, #32]
 8001a40:	4618      	mov	r0, r3
 8001a42:	f7fe ffa7 	bl	8000994 <__aeabi_fsub>
 8001a46:	4603      	mov	r3, r0
 8001a48:	461a      	mov	r2, r3
 8001a4a:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 8001a4e:	4619      	mov	r1, r3
 8001a50:	4610      	mov	r0, r2
 8001a52:	f7ff f8a9 	bl	8000ba8 <__aeabi_fmul>
 8001a56:	4603      	mov	r3, r0
 8001a58:	6a39      	ldr	r1, [r7, #32]
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	f7ff f958 	bl	8000d10 <__aeabi_fdiv>
 8001a60:	4603      	mov	r3, r0
 8001a62:	61fb      	str	r3, [r7, #28]
        Vec2 dir = { dp.x / dist, dp.y / dist };
 8001a64:	697b      	ldr	r3, [r7, #20]
 8001a66:	6a39      	ldr	r1, [r7, #32]
 8001a68:	4618      	mov	r0, r3
 8001a6a:	f7ff f951 	bl	8000d10 <__aeabi_fdiv>
 8001a6e:	4603      	mov	r3, r0
 8001a70:	60fb      	str	r3, [r7, #12]
 8001a72:	69bb      	ldr	r3, [r7, #24]
 8001a74:	6a39      	ldr	r1, [r7, #32]
 8001a76:	4618      	mov	r0, r3
 8001a78:	f7ff f94a 	bl	8000d10 <__aeabi_fdiv>
 8001a7c:	4603      	mov	r3, r0
 8001a7e:	613b      	str	r3, [r7, #16]
        p1->vel.x += dir.x * force * DT;
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	689c      	ldr	r4, [r3, #8]
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	69f9      	ldr	r1, [r7, #28]
 8001a88:	4618      	mov	r0, r3
 8001a8a:	f7ff f88d 	bl	8000ba8 <__aeabi_fmul>
 8001a8e:	4603      	mov	r3, r0
 8001a90:	492d      	ldr	r1, [pc, #180]	@ (8001b48 <apply_repulsion+0x310>)
 8001a92:	4618      	mov	r0, r3
 8001a94:	f7ff f888 	bl	8000ba8 <__aeabi_fmul>
 8001a98:	4603      	mov	r3, r0
 8001a9a:	4619      	mov	r1, r3
 8001a9c:	4620      	mov	r0, r4
 8001a9e:	f7fe ff7b 	bl	8000998 <__addsf3>
 8001aa2:	4603      	mov	r3, r0
 8001aa4:	461a      	mov	r2, r3
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	609a      	str	r2, [r3, #8]
        p1->vel.y += dir.y * force * DT;
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	68dc      	ldr	r4, [r3, #12]
 8001aae:	693b      	ldr	r3, [r7, #16]
 8001ab0:	69f9      	ldr	r1, [r7, #28]
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	f7ff f878 	bl	8000ba8 <__aeabi_fmul>
 8001ab8:	4603      	mov	r3, r0
 8001aba:	4923      	ldr	r1, [pc, #140]	@ (8001b48 <apply_repulsion+0x310>)
 8001abc:	4618      	mov	r0, r3
 8001abe:	f7ff f873 	bl	8000ba8 <__aeabi_fmul>
 8001ac2:	4603      	mov	r3, r0
 8001ac4:	4619      	mov	r1, r3
 8001ac6:	4620      	mov	r0, r4
 8001ac8:	f7fe ff66 	bl	8000998 <__addsf3>
 8001acc:	4603      	mov	r3, r0
 8001ace:	461a      	mov	r2, r3
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	60da      	str	r2, [r3, #12]
        p2->vel.x -= dir.x * force * DT;
 8001ad4:	683b      	ldr	r3, [r7, #0]
 8001ad6:	689c      	ldr	r4, [r3, #8]
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	69f9      	ldr	r1, [r7, #28]
 8001adc:	4618      	mov	r0, r3
 8001ade:	f7ff f863 	bl	8000ba8 <__aeabi_fmul>
 8001ae2:	4603      	mov	r3, r0
 8001ae4:	4918      	ldr	r1, [pc, #96]	@ (8001b48 <apply_repulsion+0x310>)
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	f7ff f85e 	bl	8000ba8 <__aeabi_fmul>
 8001aec:	4603      	mov	r3, r0
 8001aee:	4619      	mov	r1, r3
 8001af0:	4620      	mov	r0, r4
 8001af2:	f7fe ff4f 	bl	8000994 <__aeabi_fsub>
 8001af6:	4603      	mov	r3, r0
 8001af8:	461a      	mov	r2, r3
 8001afa:	683b      	ldr	r3, [r7, #0]
 8001afc:	609a      	str	r2, [r3, #8]
        p2->vel.y -= dir.y * force * DT;
 8001afe:	683b      	ldr	r3, [r7, #0]
 8001b00:	68dc      	ldr	r4, [r3, #12]
 8001b02:	693b      	ldr	r3, [r7, #16]
 8001b04:	69f9      	ldr	r1, [r7, #28]
 8001b06:	4618      	mov	r0, r3
 8001b08:	f7ff f84e 	bl	8000ba8 <__aeabi_fmul>
 8001b0c:	4603      	mov	r3, r0
 8001b0e:	490e      	ldr	r1, [pc, #56]	@ (8001b48 <apply_repulsion+0x310>)
 8001b10:	4618      	mov	r0, r3
 8001b12:	f7ff f849 	bl	8000ba8 <__aeabi_fmul>
 8001b16:	4603      	mov	r3, r0
 8001b18:	4619      	mov	r1, r3
 8001b1a:	4620      	mov	r0, r4
 8001b1c:	f7fe ff3a 	bl	8000994 <__aeabi_fsub>
 8001b20:	4603      	mov	r3, r0
 8001b22:	461a      	mov	r2, r3
 8001b24:	683b      	ldr	r3, [r7, #0]
 8001b26:	60da      	str	r2, [r3, #12]
}
 8001b28:	bf00      	nop
 8001b2a:	372c      	adds	r7, #44	@ 0x2c
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	bd90      	pop	{r4, r7, pc}
 8001b30:	00000000 	.word	0x00000000
 8001b34:	40c38800 	.word	0x40c38800
 8001b38:	3d4ccccd 	.word	0x3d4ccccd
 8001b3c:	68db8bad 	.word	0x68db8bad
 8001b40:	3ff00000 	.word	0x3ff00000
 8001b44:	3f8020c5 	.word	0x3f8020c5
 8001b48:	3dcccccd 	.word	0x3dcccccd

08001b4c <apply_repulsion_optimized_without_hash>:

void apply_repulsion_optimized_without_hash() {
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b094      	sub	sp, #80	@ 0x50
 8001b50:	af00      	add	r7, sp, #0
    for (int i = 0; i < REPULSION_GRID_DIM; i++) {
 8001b52:	2300      	movs	r3, #0
 8001b54:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001b56:	e013      	b.n	8001b80 <apply_repulsion_optimized_without_hash+0x34>
		for (int j = 0; j < REPULSION_GRID_DIM; j++) {
 8001b58:	2300      	movs	r3, #0
 8001b5a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001b5c:	e00a      	b.n	8001b74 <apply_repulsion_optimized_without_hash+0x28>
			indexTable[i][j] = 0;
 8001b5e:	4982      	ldr	r1, [pc, #520]	@ (8001d68 <apply_repulsion_optimized_without_hash+0x21c>)
 8001b60:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001b62:	00da      	lsls	r2, r3, #3
 8001b64:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001b66:	4413      	add	r3, r2
 8001b68:	2200      	movs	r2, #0
 8001b6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		for (int j = 0; j < REPULSION_GRID_DIM; j++) {
 8001b6e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001b70:	3301      	adds	r3, #1
 8001b72:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001b74:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001b76:	2b07      	cmp	r3, #7
 8001b78:	ddf1      	ble.n	8001b5e <apply_repulsion_optimized_without_hash+0x12>
    for (int i = 0; i < REPULSION_GRID_DIM; i++) {
 8001b7a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001b7c:	3301      	adds	r3, #1
 8001b7e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001b80:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001b82:	2b07      	cmp	r3, #7
 8001b84:	dde8      	ble.n	8001b58 <apply_repulsion_optimized_without_hash+0xc>
		}
    }
    for (int i = 0; i < PARTICLE_COUNT; i++) {
 8001b86:	2300      	movs	r3, #0
 8001b88:	647b      	str	r3, [r7, #68]	@ 0x44
 8001b8a:	e052      	b.n	8001c32 <apply_repulsion_optimized_without_hash+0xe6>
        Particle* p = particles + i;
 8001b8c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001b8e:	011b      	lsls	r3, r3, #4
 8001b90:	4a76      	ldr	r2, [pc, #472]	@ (8001d6c <apply_repulsion_optimized_without_hash+0x220>)
 8001b92:	4413      	add	r3, r2
 8001b94:	60bb      	str	r3, [r7, #8]
        if (isnan(p->pos.x) || isnan(p->pos.y)) {
 8001b96:	68bb      	ldr	r3, [r7, #8]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	4619      	mov	r1, r3
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	f7ff f9c9 	bl	8000f34 <__aeabi_fcmpun>
 8001ba2:	4603      	mov	r3, r0
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d108      	bne.n	8001bba <apply_repulsion_optimized_without_hash+0x6e>
 8001ba8:	68bb      	ldr	r3, [r7, #8]
 8001baa:	685b      	ldr	r3, [r3, #4]
 8001bac:	4619      	mov	r1, r3
 8001bae:	4618      	mov	r0, r3
 8001bb0:	f7ff f9c0 	bl	8000f34 <__aeabi_fcmpun>
 8001bb4:	4603      	mov	r3, r0
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d00f      	beq.n	8001bda <apply_repulsion_optimized_without_hash+0x8e>
            p->pos.x = 0;
 8001bba:	68bb      	ldr	r3, [r7, #8]
 8001bbc:	f04f 0200 	mov.w	r2, #0
 8001bc0:	601a      	str	r2, [r3, #0]
            p->pos.y = 0;
 8001bc2:	68bb      	ldr	r3, [r7, #8]
 8001bc4:	f04f 0200 	mov.w	r2, #0
 8001bc8:	605a      	str	r2, [r3, #4]
            p->vel.x = 0;
 8001bca:	68bb      	ldr	r3, [r7, #8]
 8001bcc:	f04f 0200 	mov.w	r2, #0
 8001bd0:	609a      	str	r2, [r3, #8]
            p->vel.y = 0;
 8001bd2:	68bb      	ldr	r3, [r7, #8]
 8001bd4:	f04f 0200 	mov.w	r2, #0
 8001bd8:	60da      	str	r2, [r3, #12]
        }
        int x = (int)(p->pos.x / minDist);
 8001bda:	68bb      	ldr	r3, [r7, #8]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	4a64      	ldr	r2, [pc, #400]	@ (8001d70 <apply_repulsion_optimized_without_hash+0x224>)
 8001be0:	4611      	mov	r1, r2
 8001be2:	4618      	mov	r0, r3
 8001be4:	f7ff f894 	bl	8000d10 <__aeabi_fdiv>
 8001be8:	4603      	mov	r3, r0
 8001bea:	4618      	mov	r0, r3
 8001bec:	f7ff f9b8 	bl	8000f60 <__aeabi_f2iz>
 8001bf0:	4603      	mov	r3, r0
 8001bf2:	607b      	str	r3, [r7, #4]
        int y = (int)(p->pos.y / minDist);
 8001bf4:	68bb      	ldr	r3, [r7, #8]
 8001bf6:	685b      	ldr	r3, [r3, #4]
 8001bf8:	4a5d      	ldr	r2, [pc, #372]	@ (8001d70 <apply_repulsion_optimized_without_hash+0x224>)
 8001bfa:	4611      	mov	r1, r2
 8001bfc:	4618      	mov	r0, r3
 8001bfe:	f7ff f887 	bl	8000d10 <__aeabi_fdiv>
 8001c02:	4603      	mov	r3, r0
 8001c04:	4618      	mov	r0, r3
 8001c06:	f7ff f9ab 	bl	8000f60 <__aeabi_f2iz>
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	603b      	str	r3, [r7, #0]
		indexTable[x][y]++;
 8001c0e:	4956      	ldr	r1, [pc, #344]	@ (8001d68 <apply_repulsion_optimized_without_hash+0x21c>)
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	00da      	lsls	r2, r3, #3
 8001c14:	683b      	ldr	r3, [r7, #0]
 8001c16:	4413      	add	r3, r2
 8001c18:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001c1c:	1c5a      	adds	r2, r3, #1
 8001c1e:	4852      	ldr	r0, [pc, #328]	@ (8001d68 <apply_repulsion_optimized_without_hash+0x21c>)
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	00d9      	lsls	r1, r3, #3
 8001c24:	683b      	ldr	r3, [r7, #0]
 8001c26:	440b      	add	r3, r1
 8001c28:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
    for (int i = 0; i < PARTICLE_COUNT; i++) {
 8001c2c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001c2e:	3301      	adds	r3, #1
 8001c30:	647b      	str	r3, [r7, #68]	@ 0x44
 8001c32:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001c34:	2b1d      	cmp	r3, #29
 8001c36:	dda9      	ble.n	8001b8c <apply_repulsion_optimized_without_hash+0x40>
    }

    int last_val = 0;
 8001c38:	2300      	movs	r3, #0
 8001c3a:	643b      	str	r3, [r7, #64]	@ 0x40
	for (int i = 0; i < REPULSION_GRID_DIM; i++) {
 8001c3c:	2300      	movs	r3, #0
 8001c3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001c40:	e023      	b.n	8001c8a <apply_repulsion_optimized_without_hash+0x13e>
		for (int j = 0; j < REPULSION_GRID_DIM; j++) {
 8001c42:	2300      	movs	r3, #0
 8001c44:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001c46:	e01a      	b.n	8001c7e <apply_repulsion_optimized_without_hash+0x132>
			indexTable[i][j] += last_val;
 8001c48:	4947      	ldr	r1, [pc, #284]	@ (8001d68 <apply_repulsion_optimized_without_hash+0x21c>)
 8001c4a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001c4c:	00da      	lsls	r2, r3, #3
 8001c4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001c50:	4413      	add	r3, r2
 8001c52:	f851 2023 	ldr.w	r2, [r1, r3, lsl #2]
 8001c56:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001c58:	441a      	add	r2, r3
 8001c5a:	4843      	ldr	r0, [pc, #268]	@ (8001d68 <apply_repulsion_optimized_without_hash+0x21c>)
 8001c5c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001c5e:	00d9      	lsls	r1, r3, #3
 8001c60:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001c62:	440b      	add	r3, r1
 8001c64:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
			last_val = indexTable[i][j];
 8001c68:	493f      	ldr	r1, [pc, #252]	@ (8001d68 <apply_repulsion_optimized_without_hash+0x21c>)
 8001c6a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001c6c:	00da      	lsls	r2, r3, #3
 8001c6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001c70:	4413      	add	r3, r2
 8001c72:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001c76:	643b      	str	r3, [r7, #64]	@ 0x40
		for (int j = 0; j < REPULSION_GRID_DIM; j++) {
 8001c78:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001c7a:	3301      	adds	r3, #1
 8001c7c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8001c7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001c80:	2b07      	cmp	r3, #7
 8001c82:	dde1      	ble.n	8001c48 <apply_repulsion_optimized_without_hash+0xfc>
	for (int i = 0; i < REPULSION_GRID_DIM; i++) {
 8001c84:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001c86:	3301      	adds	r3, #1
 8001c88:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001c8a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001c8c:	2b07      	cmp	r3, #7
 8001c8e:	ddd8      	ble.n	8001c42 <apply_repulsion_optimized_without_hash+0xf6>
		}
	}

    for (int i = 0; i < PARTICLE_COUNT; i++) {
 8001c90:	2300      	movs	r3, #0
 8001c92:	637b      	str	r3, [r7, #52]	@ 0x34
 8001c94:	e03d      	b.n	8001d12 <apply_repulsion_optimized_without_hash+0x1c6>
        Particle* p = particles + i;
 8001c96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001c98:	011b      	lsls	r3, r3, #4
 8001c9a:	4a34      	ldr	r2, [pc, #208]	@ (8001d6c <apply_repulsion_optimized_without_hash+0x220>)
 8001c9c:	4413      	add	r3, r2
 8001c9e:	61bb      	str	r3, [r7, #24]
        int x = (int)(p->pos.x / minDist);
 8001ca0:	69bb      	ldr	r3, [r7, #24]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	4a32      	ldr	r2, [pc, #200]	@ (8001d70 <apply_repulsion_optimized_without_hash+0x224>)
 8001ca6:	4611      	mov	r1, r2
 8001ca8:	4618      	mov	r0, r3
 8001caa:	f7ff f831 	bl	8000d10 <__aeabi_fdiv>
 8001cae:	4603      	mov	r3, r0
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	f7ff f955 	bl	8000f60 <__aeabi_f2iz>
 8001cb6:	4603      	mov	r3, r0
 8001cb8:	617b      	str	r3, [r7, #20]
        int y = (int)(p->pos.y / minDist);
 8001cba:	69bb      	ldr	r3, [r7, #24]
 8001cbc:	685b      	ldr	r3, [r3, #4]
 8001cbe:	4a2c      	ldr	r2, [pc, #176]	@ (8001d70 <apply_repulsion_optimized_without_hash+0x224>)
 8001cc0:	4611      	mov	r1, r2
 8001cc2:	4618      	mov	r0, r3
 8001cc4:	f7ff f824 	bl	8000d10 <__aeabi_fdiv>
 8001cc8:	4603      	mov	r3, r0
 8001cca:	4618      	mov	r0, r3
 8001ccc:	f7ff f948 	bl	8000f60 <__aeabi_f2iz>
 8001cd0:	4603      	mov	r3, r0
 8001cd2:	613b      	str	r3, [r7, #16]
        int final_index = --indexTable[x][y];
 8001cd4:	4924      	ldr	r1, [pc, #144]	@ (8001d68 <apply_repulsion_optimized_without_hash+0x21c>)
 8001cd6:	697b      	ldr	r3, [r7, #20]
 8001cd8:	00da      	lsls	r2, r3, #3
 8001cda:	693b      	ldr	r3, [r7, #16]
 8001cdc:	4413      	add	r3, r2
 8001cde:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001ce2:	1e5a      	subs	r2, r3, #1
 8001ce4:	4820      	ldr	r0, [pc, #128]	@ (8001d68 <apply_repulsion_optimized_without_hash+0x21c>)
 8001ce6:	697b      	ldr	r3, [r7, #20]
 8001ce8:	00d9      	lsls	r1, r3, #3
 8001cea:	693b      	ldr	r3, [r7, #16]
 8001cec:	440b      	add	r3, r1
 8001cee:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
 8001cf2:	491d      	ldr	r1, [pc, #116]	@ (8001d68 <apply_repulsion_optimized_without_hash+0x21c>)
 8001cf4:	697b      	ldr	r3, [r7, #20]
 8001cf6:	00da      	lsls	r2, r3, #3
 8001cf8:	693b      	ldr	r3, [r7, #16]
 8001cfa:	4413      	add	r3, r2
 8001cfc:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001d00:	60fb      	str	r3, [r7, #12]
        particle_lookup[final_index] = p;
 8001d02:	491c      	ldr	r1, [pc, #112]	@ (8001d74 <apply_repulsion_optimized_without_hash+0x228>)
 8001d04:	68fb      	ldr	r3, [r7, #12]
 8001d06:	69ba      	ldr	r2, [r7, #24]
 8001d08:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    for (int i = 0; i < PARTICLE_COUNT; i++) {
 8001d0c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001d0e:	3301      	adds	r3, #1
 8001d10:	637b      	str	r3, [r7, #52]	@ 0x34
 8001d12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001d14:	2b1d      	cmp	r3, #29
 8001d16:	ddbe      	ble.n	8001c96 <apply_repulsion_optimized_without_hash+0x14a>
    }
    for (int i1 = 0; i1 < REPULSION_GRID_DIM; i1++) {
 8001d18:	2300      	movs	r3, #0
 8001d1a:	633b      	str	r3, [r7, #48]	@ 0x30
 8001d1c:	e0c3      	b.n	8001ea6 <apply_repulsion_optimized_without_hash+0x35a>
        for (int j1 = 0; j1 < REPULSION_GRID_DIM; j1++) {
 8001d1e:	2300      	movs	r3, #0
 8001d20:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001d22:	e0b9      	b.n	8001e98 <apply_repulsion_optimized_without_hash+0x34c>
            for (int i2 = i1 - 1; i2 <= i1 + 1 && i2 < REPULSION_GRID_DIM; i2++) {
 8001d24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001d26:	3b01      	subs	r3, #1
 8001d28:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001d2a:	e0a9      	b.n	8001e80 <apply_repulsion_optimized_without_hash+0x334>
                if (i2 < 0) continue;
 8001d2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	f2c0 80a2 	blt.w	8001e78 <apply_repulsion_optimized_without_hash+0x32c>
                for (int j2 = j1 - 1; j2 <= j1 + 1 && j2 < REPULSION_GRID_DIM; j2++) {
 8001d34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d36:	3b01      	subs	r3, #1
 8001d38:	627b      	str	r3, [r7, #36]	@ 0x24
 8001d3a:	e093      	b.n	8001e64 <apply_repulsion_optimized_without_hash+0x318>
                    if (j2 < 0) continue;
 8001d3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d3e:	2b00      	cmp	r3, #0
 8001d40:	f2c0 808c 	blt.w	8001e5c <apply_repulsion_optimized_without_hash+0x310>
                    int lookup_index1 = indexTable[i1][j1];
 8001d44:	4908      	ldr	r1, [pc, #32]	@ (8001d68 <apply_repulsion_optimized_without_hash+0x21c>)
 8001d46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001d48:	00da      	lsls	r2, r3, #3
 8001d4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001d4c:	4413      	add	r3, r2
 8001d4e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001d52:	623b      	str	r3, [r7, #32]
                    while (lookup_index1 >= 0
 8001d54:	e056      	b.n	8001e04 <apply_repulsion_optimized_without_hash+0x2b8>
                        && lookup_index1 < PARTICLE_COUNT
                        && (int)(particle_lookup[lookup_index1]->pos.x / minDist) == i1
                        && (int)(particle_lookup[lookup_index1]->pos.y / minDist) == j1) {
                        int lookup_index2 = indexTable[i2][j2];
 8001d56:	4904      	ldr	r1, [pc, #16]	@ (8001d68 <apply_repulsion_optimized_without_hash+0x21c>)
 8001d58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d5a:	00da      	lsls	r2, r3, #3
 8001d5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d5e:	4413      	add	r3, r2
 8001d60:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001d64:	61fb      	str	r3, [r7, #28]
                        while (lookup_index2 >= 0
 8001d66:	e020      	b.n	8001daa <apply_repulsion_optimized_without_hash+0x25e>
 8001d68:	2000076c 	.word	0x2000076c
 8001d6c:	2000028c 	.word	0x2000028c
 8001d70:	3f8020c5 	.word	0x3f8020c5
 8001d74:	2000086c 	.word	0x2000086c
                            && lookup_index2 < PARTICLE_COUNT
                            && (int)(particle_lookup[lookup_index2]->pos.x / minDist) == i2
                            && (int)(particle_lookup[lookup_index2]->pos.y / minDist) == j2) {
                            if (particle_lookup[lookup_index1] != particle_lookup[lookup_index2]) {
 8001d78:	4a4f      	ldr	r2, [pc, #316]	@ (8001eb8 <apply_repulsion_optimized_without_hash+0x36c>)
 8001d7a:	6a3b      	ldr	r3, [r7, #32]
 8001d7c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001d80:	494d      	ldr	r1, [pc, #308]	@ (8001eb8 <apply_repulsion_optimized_without_hash+0x36c>)
 8001d82:	69fb      	ldr	r3, [r7, #28]
 8001d84:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001d88:	429a      	cmp	r2, r3
 8001d8a:	d00b      	beq.n	8001da4 <apply_repulsion_optimized_without_hash+0x258>
                                apply_repulsion(particle_lookup[lookup_index1], particle_lookup[lookup_index2]);
 8001d8c:	4a4a      	ldr	r2, [pc, #296]	@ (8001eb8 <apply_repulsion_optimized_without_hash+0x36c>)
 8001d8e:	6a3b      	ldr	r3, [r7, #32]
 8001d90:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001d94:	4948      	ldr	r1, [pc, #288]	@ (8001eb8 <apply_repulsion_optimized_without_hash+0x36c>)
 8001d96:	69fb      	ldr	r3, [r7, #28]
 8001d98:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001d9c:	4619      	mov	r1, r3
 8001d9e:	4610      	mov	r0, r2
 8001da0:	f7ff fd4a 	bl	8001838 <apply_repulsion>
                            }
                            lookup_index2++;
 8001da4:	69fb      	ldr	r3, [r7, #28]
 8001da6:	3301      	adds	r3, #1
 8001da8:	61fb      	str	r3, [r7, #28]
                            && (int)(particle_lookup[lookup_index2]->pos.y / minDist) == j2) {
 8001daa:	69fb      	ldr	r3, [r7, #28]
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	db26      	blt.n	8001dfe <apply_repulsion_optimized_without_hash+0x2b2>
                            && lookup_index2 < PARTICLE_COUNT
 8001db0:	69fb      	ldr	r3, [r7, #28]
 8001db2:	2b1d      	cmp	r3, #29
 8001db4:	dc23      	bgt.n	8001dfe <apply_repulsion_optimized_without_hash+0x2b2>
                            && (int)(particle_lookup[lookup_index2]->pos.x / minDist) == i2
 8001db6:	4a40      	ldr	r2, [pc, #256]	@ (8001eb8 <apply_repulsion_optimized_without_hash+0x36c>)
 8001db8:	69fb      	ldr	r3, [r7, #28]
 8001dba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	4a3e      	ldr	r2, [pc, #248]	@ (8001ebc <apply_repulsion_optimized_without_hash+0x370>)
 8001dc2:	4611      	mov	r1, r2
 8001dc4:	4618      	mov	r0, r3
 8001dc6:	f7fe ffa3 	bl	8000d10 <__aeabi_fdiv>
 8001dca:	4603      	mov	r3, r0
 8001dcc:	4618      	mov	r0, r3
 8001dce:	f7ff f8c7 	bl	8000f60 <__aeabi_f2iz>
 8001dd2:	4602      	mov	r2, r0
 8001dd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001dd6:	4293      	cmp	r3, r2
 8001dd8:	d111      	bne.n	8001dfe <apply_repulsion_optimized_without_hash+0x2b2>
                            && (int)(particle_lookup[lookup_index2]->pos.y / minDist) == j2) {
 8001dda:	4a37      	ldr	r2, [pc, #220]	@ (8001eb8 <apply_repulsion_optimized_without_hash+0x36c>)
 8001ddc:	69fb      	ldr	r3, [r7, #28]
 8001dde:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001de2:	685b      	ldr	r3, [r3, #4]
 8001de4:	4a35      	ldr	r2, [pc, #212]	@ (8001ebc <apply_repulsion_optimized_without_hash+0x370>)
 8001de6:	4611      	mov	r1, r2
 8001de8:	4618      	mov	r0, r3
 8001dea:	f7fe ff91 	bl	8000d10 <__aeabi_fdiv>
 8001dee:	4603      	mov	r3, r0
 8001df0:	4618      	mov	r0, r3
 8001df2:	f7ff f8b5 	bl	8000f60 <__aeabi_f2iz>
 8001df6:	4602      	mov	r2, r0
 8001df8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dfa:	4293      	cmp	r3, r2
 8001dfc:	d0bc      	beq.n	8001d78 <apply_repulsion_optimized_without_hash+0x22c>
                        }
                        lookup_index1++;
 8001dfe:	6a3b      	ldr	r3, [r7, #32]
 8001e00:	3301      	adds	r3, #1
 8001e02:	623b      	str	r3, [r7, #32]
                        && (int)(particle_lookup[lookup_index1]->pos.y / minDist) == j1) {
 8001e04:	6a3b      	ldr	r3, [r7, #32]
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	db29      	blt.n	8001e5e <apply_repulsion_optimized_without_hash+0x312>
                        && lookup_index1 < PARTICLE_COUNT
 8001e0a:	6a3b      	ldr	r3, [r7, #32]
 8001e0c:	2b1d      	cmp	r3, #29
 8001e0e:	dc26      	bgt.n	8001e5e <apply_repulsion_optimized_without_hash+0x312>
                        && (int)(particle_lookup[lookup_index1]->pos.x / minDist) == i1
 8001e10:	4a29      	ldr	r2, [pc, #164]	@ (8001eb8 <apply_repulsion_optimized_without_hash+0x36c>)
 8001e12:	6a3b      	ldr	r3, [r7, #32]
 8001e14:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	4a28      	ldr	r2, [pc, #160]	@ (8001ebc <apply_repulsion_optimized_without_hash+0x370>)
 8001e1c:	4611      	mov	r1, r2
 8001e1e:	4618      	mov	r0, r3
 8001e20:	f7fe ff76 	bl	8000d10 <__aeabi_fdiv>
 8001e24:	4603      	mov	r3, r0
 8001e26:	4618      	mov	r0, r3
 8001e28:	f7ff f89a 	bl	8000f60 <__aeabi_f2iz>
 8001e2c:	4602      	mov	r2, r0
 8001e2e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001e30:	4293      	cmp	r3, r2
 8001e32:	d114      	bne.n	8001e5e <apply_repulsion_optimized_without_hash+0x312>
                        && (int)(particle_lookup[lookup_index1]->pos.y / minDist) == j1) {
 8001e34:	4a20      	ldr	r2, [pc, #128]	@ (8001eb8 <apply_repulsion_optimized_without_hash+0x36c>)
 8001e36:	6a3b      	ldr	r3, [r7, #32]
 8001e38:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e3c:	685b      	ldr	r3, [r3, #4]
 8001e3e:	4a1f      	ldr	r2, [pc, #124]	@ (8001ebc <apply_repulsion_optimized_without_hash+0x370>)
 8001e40:	4611      	mov	r1, r2
 8001e42:	4618      	mov	r0, r3
 8001e44:	f7fe ff64 	bl	8000d10 <__aeabi_fdiv>
 8001e48:	4603      	mov	r3, r0
 8001e4a:	4618      	mov	r0, r3
 8001e4c:	f7ff f888 	bl	8000f60 <__aeabi_f2iz>
 8001e50:	4602      	mov	r2, r0
 8001e52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e54:	4293      	cmp	r3, r2
 8001e56:	f43f af7e 	beq.w	8001d56 <apply_repulsion_optimized_without_hash+0x20a>
 8001e5a:	e000      	b.n	8001e5e <apply_repulsion_optimized_without_hash+0x312>
                    if (j2 < 0) continue;
 8001e5c:	bf00      	nop
                for (int j2 = j1 - 1; j2 <= j1 + 1 && j2 < REPULSION_GRID_DIM; j2++) {
 8001e5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e60:	3301      	adds	r3, #1
 8001e62:	627b      	str	r3, [r7, #36]	@ 0x24
 8001e64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e66:	3301      	adds	r3, #1
 8001e68:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001e6a:	429a      	cmp	r2, r3
 8001e6c:	dc05      	bgt.n	8001e7a <apply_repulsion_optimized_without_hash+0x32e>
 8001e6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e70:	2b07      	cmp	r3, #7
 8001e72:	f77f af63 	ble.w	8001d3c <apply_repulsion_optimized_without_hash+0x1f0>
 8001e76:	e000      	b.n	8001e7a <apply_repulsion_optimized_without_hash+0x32e>
                if (i2 < 0) continue;
 8001e78:	bf00      	nop
            for (int i2 = i1 - 1; i2 <= i1 + 1 && i2 < REPULSION_GRID_DIM; i2++) {
 8001e7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001e7c:	3301      	adds	r3, #1
 8001e7e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001e80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001e82:	3301      	adds	r3, #1
 8001e84:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001e86:	429a      	cmp	r2, r3
 8001e88:	dc03      	bgt.n	8001e92 <apply_repulsion_optimized_without_hash+0x346>
 8001e8a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001e8c:	2b07      	cmp	r3, #7
 8001e8e:	f77f af4d 	ble.w	8001d2c <apply_repulsion_optimized_without_hash+0x1e0>
        for (int j1 = 0; j1 < REPULSION_GRID_DIM; j1++) {
 8001e92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e94:	3301      	adds	r3, #1
 8001e96:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001e98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e9a:	2b07      	cmp	r3, #7
 8001e9c:	f77f af42 	ble.w	8001d24 <apply_repulsion_optimized_without_hash+0x1d8>
    for (int i1 = 0; i1 < REPULSION_GRID_DIM; i1++) {
 8001ea0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001ea2:	3301      	adds	r3, #1
 8001ea4:	633b      	str	r3, [r7, #48]	@ 0x30
 8001ea6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001ea8:	2b07      	cmp	r3, #7
 8001eaa:	f77f af38 	ble.w	8001d1e <apply_repulsion_optimized_without_hash+0x1d2>

                }
            }
        }
    }
}
 8001eae:	bf00      	nop
 8001eb0:	bf00      	nop
 8001eb2:	3750      	adds	r7, #80	@ 0x50
 8001eb4:	46bd      	mov	sp, r7
 8001eb6:	bd80      	pop	{r7, pc}
 8001eb8:	2000086c 	.word	0x2000086c
 8001ebc:	3f8020c5 	.word	0x3f8020c5

08001ec0 <step_simulation>:

void step_simulation() {
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	af00      	add	r7, sp, #0
	clear_grid();
 8001ec4:	f7ff f92a 	bl	800111c <clear_grid>
	particle_to_grid();
 8001ec8:	f7ff f97a 	bl	80011c0 <particle_to_grid>
	apply_gravity();
 8001ecc:	f7ff fab6 	bl	800143c <apply_gravity>
	grid_to_particle();
 8001ed0:	f7ff fb8e 	bl	80015f0 <grid_to_particle>
	apply_repulsion_optimized_without_hash();
 8001ed4:	f7ff fe3a 	bl	8001b4c <apply_repulsion_optimized_without_hash>
	//apply_repulsion_optimized();
	//apply_repulsion();
	advect_particles_circular();
 8001ed8:	f7ff fbd8 	bl	800168c <advect_particles_circular>
	//advect_particles();
}
 8001edc:	bf00      	nop
 8001ede:	bd80      	pop	{r7, pc}

08001ee0 <DrawBufferDim>:
			}
		}
	}
}

void DrawBufferDim() {
 8001ee0:	b480      	push	{r7}
 8001ee2:	b083      	sub	sp, #12
 8001ee4:	af00      	add	r7, sp, #0
	for (int i = 0; i < OUT_BUFFER_DIM; i++) {
 8001ee6:	2300      	movs	r3, #0
 8001ee8:	607b      	str	r3, [r7, #4]
 8001eea:	e037      	b.n	8001f5c <DrawBufferDim+0x7c>
		for (int j = 0; j < OUT_BUFFER_DIM; j++) {
 8001eec:	2300      	movs	r3, #0
 8001eee:	603b      	str	r3, [r7, #0]
 8001ef0:	e02e      	b.n	8001f50 <DrawBufferDim+0x70>
			if (out_buffer[i][j]){
 8001ef2:	4a1f      	ldr	r2, [pc, #124]	@ (8001f70 <DrawBufferDim+0x90>)
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	00db      	lsls	r3, r3, #3
 8001ef8:	441a      	add	r2, r3
 8001efa:	683b      	ldr	r3, [r7, #0]
 8001efc:	4413      	add	r3, r2
 8001efe:	781b      	ldrb	r3, [r3, #0]
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d011      	beq.n	8001f28 <DrawBufferDim+0x48>
				frame[i * FRAME_DIM + j] &= ~0x200;
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	011a      	lsls	r2, r3, #4
 8001f08:	683b      	ldr	r3, [r7, #0]
 8001f0a:	4413      	add	r3, r2
 8001f0c:	4a19      	ldr	r2, [pc, #100]	@ (8001f74 <DrawBufferDim+0x94>)
 8001f0e:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	0119      	lsls	r1, r3, #4
 8001f16:	683b      	ldr	r3, [r7, #0]
 8001f18:	440b      	add	r3, r1
 8001f1a:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8001f1e:	b291      	uxth	r1, r2
 8001f20:	4a14      	ldr	r2, [pc, #80]	@ (8001f74 <DrawBufferDim+0x94>)
 8001f22:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8001f26:	e010      	b.n	8001f4a <DrawBufferDim+0x6a>
			}
			else {
				frame[i * FRAME_DIM + j] |= 0x200;
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	011a      	lsls	r2, r3, #4
 8001f2c:	683b      	ldr	r3, [r7, #0]
 8001f2e:	4413      	add	r3, r2
 8001f30:	4a10      	ldr	r2, [pc, #64]	@ (8001f74 <DrawBufferDim+0x94>)
 8001f32:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	0119      	lsls	r1, r3, #4
 8001f3a:	683b      	ldr	r3, [r7, #0]
 8001f3c:	440b      	add	r3, r1
 8001f3e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8001f42:	b291      	uxth	r1, r2
 8001f44:	4a0b      	ldr	r2, [pc, #44]	@ (8001f74 <DrawBufferDim+0x94>)
 8001f46:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for (int j = 0; j < OUT_BUFFER_DIM; j++) {
 8001f4a:	683b      	ldr	r3, [r7, #0]
 8001f4c:	3301      	adds	r3, #1
 8001f4e:	603b      	str	r3, [r7, #0]
 8001f50:	683b      	ldr	r3, [r7, #0]
 8001f52:	2b07      	cmp	r3, #7
 8001f54:	ddcd      	ble.n	8001ef2 <DrawBufferDim+0x12>
	for (int i = 0; i < OUT_BUFFER_DIM; i++) {
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	3301      	adds	r3, #1
 8001f5a:	607b      	str	r3, [r7, #4]
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	2b07      	cmp	r3, #7
 8001f60:	ddc4      	ble.n	8001eec <DrawBufferDim+0xc>
			}
		}
	}
}
 8001f62:	bf00      	nop
 8001f64:	bf00      	nop
 8001f66:	370c      	adds	r7, #12
 8001f68:	46bd      	mov	sp, r7
 8001f6a:	bc80      	pop	{r7}
 8001f6c:	4770      	bx	lr
 8001f6e:	bf00      	nop
 8001f70:	200008e8 	.word	0x200008e8
 8001f74:	20000008 	.word	0x20000008

08001f78 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b086      	sub	sp, #24
 8001f7c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001f7e:	f000 fb47 	bl	8002610 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001f82:	f000 f86f 	bl	8002064 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001f86:	f000 f8e1 	bl	800214c <MX_GPIO_Init>
  MX_I2C1_Init();
 8001f8a:	f000 f8b1 	bl	80020f0 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  // Włącz DMA i Timer
  	RCC->AHBENR |= RCC_AHBENR_DMA1EN;
 8001f8e:	4b31      	ldr	r3, [pc, #196]	@ (8002054 <main+0xdc>)
 8001f90:	695b      	ldr	r3, [r3, #20]
 8001f92:	4a30      	ldr	r2, [pc, #192]	@ (8002054 <main+0xdc>)
 8001f94:	f043 0301 	orr.w	r3, r3, #1
 8001f98:	6153      	str	r3, [r2, #20]
  	RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;
 8001f9a:	4b2e      	ldr	r3, [pc, #184]	@ (8002054 <main+0xdc>)
 8001f9c:	69db      	ldr	r3, [r3, #28]
 8001f9e:	4a2d      	ldr	r2, [pc, #180]	@ (8002054 <main+0xdc>)
 8001fa0:	f043 0301 	orr.w	r3, r3, #1
 8001fa4:	61d3      	str	r3, [r2, #28]

  	// DMA1_Channel2 ← wyzwalany przez TIM2_UP
  	DMA1_Channel2->CCR &= ~DMA_CCR_EN;  // wyłącz DMA przed konfiguracją
 8001fa6:	4b2c      	ldr	r3, [pc, #176]	@ (8002058 <main+0xe0>)
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	4a2b      	ldr	r2, [pc, #172]	@ (8002058 <main+0xe0>)
 8001fac:	f023 0301 	bic.w	r3, r3, #1
 8001fb0:	6013      	str	r3, [r2, #0]

  	DMA1_Channel2->CPAR = (uint32_t)&GPIOA->ODR;
 8001fb2:	4b29      	ldr	r3, [pc, #164]	@ (8002058 <main+0xe0>)
 8001fb4:	4a29      	ldr	r2, [pc, #164]	@ (800205c <main+0xe4>)
 8001fb6:	609a      	str	r2, [r3, #8]
  	DMA1_Channel2->CMAR = (uint32_t)frame;
 8001fb8:	4b27      	ldr	r3, [pc, #156]	@ (8002058 <main+0xe0>)
 8001fba:	4a29      	ldr	r2, [pc, #164]	@ (8002060 <main+0xe8>)
 8001fbc:	60da      	str	r2, [r3, #12]
  	DMA1_Channel2->CNDTR = FRAME_SIZE;
 8001fbe:	4b26      	ldr	r3, [pc, #152]	@ (8002058 <main+0xe0>)
 8001fc0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001fc4:	605a      	str	r2, [r3, #4]

  	DMA1_Channel2->CCR =
 8001fc6:	4b24      	ldr	r3, [pc, #144]	@ (8002058 <main+0xe0>)
 8001fc8:	f44f 62b6 	mov.w	r2, #1456	@ 0x5b0
 8001fcc:	601a      	str	r2, [r3, #0]
  	    DMA_CCR_DIR  |         // Mem → Periph
  	    DMA_CCR_CIRC |         // Cyklicznie
  	    DMA_CCR_MSIZE_0 |      // MSIZE = 16-bit
  	    DMA_CCR_PSIZE_0;       // PSIZE = 16-bit

  	DMA1_Channel2->CCR |= DMA_CCR_EN;   // włącz DMA
 8001fce:	4b22      	ldr	r3, [pc, #136]	@ (8002058 <main+0xe0>)
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	4a21      	ldr	r2, [pc, #132]	@ (8002058 <main+0xe0>)
 8001fd4:	f043 0301 	orr.w	r3, r3, #1
 8001fd8:	6013      	str	r3, [r2, #0]

  	// Timer 2 – co 1 ms
  	TIM2->PSC = 72 - 1;  // (72MHz / 7200 = 10kHz)
 8001fda:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001fde:	2247      	movs	r2, #71	@ 0x47
 8001fe0:	629a      	str	r2, [r3, #40]	@ 0x28
  	TIM2->ARR = 10 - 1;    // co 1 ms
 8001fe2:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001fe6:	2209      	movs	r2, #9
 8001fe8:	62da      	str	r2, [r3, #44]	@ 0x2c
  	TIM2->DIER |= TIM_DIER_UDE; // update event triggers DMA
 8001fea:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001fee:	68db      	ldr	r3, [r3, #12]
 8001ff0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001ff4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ff8:	60d3      	str	r3, [r2, #12]
  	TIM2->CR1 |= TIM_CR1_CEN;   // start
 8001ffa:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002004:	f043 0301 	orr.w	r3, r3, #1
 8002008:	6013      	str	r3, [r2, #0]

    // init mpu
  	MPU6050_Data mpuData;

  	if (MPU6050_Init() == 0) {
 800200a:	f000 f913 	bl	8002234 <MPU6050_Init>

  	} else {

  	}

  	init_particles();
 800200e:	f7ff f82f 	bl	8001070 <init_particles>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  	while (1)
	{
		  MPU6050_Read_Accel(&mpuData);
 8002012:	f107 030c 	add.w	r3, r7, #12
 8002016:	4618      	mov	r0, r3
 8002018:	f000 f938 	bl	800228c <MPU6050_Read_Accel>
					  //printf("ACC: X=%d Y=%d Z=%d\r\n", mpu.Accel_X, mpu.Accel_Y, mpu.Accel_Z);
		  Vec2 gravity;
		  gravity.x = -mpuData.Accel_Y;
 800201c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002020:	425b      	negs	r3, r3
 8002022:	4618      	mov	r0, r3
 8002024:	f7fe fd6c 	bl	8000b00 <__aeabi_i2f>
 8002028:	4603      	mov	r3, r0
 800202a:	607b      	str	r3, [r7, #4]
		  gravity.y = mpuData.Accel_Z;
 800202c:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8002030:	4618      	mov	r0, r3
 8002032:	f7fe fd65 	bl	8000b00 <__aeabi_i2f>
 8002036:	4603      	mov	r3, r0
 8002038:	60bb      	str	r3, [r7, #8]
		  set_gravity_direction(gravity);
 800203a:	1d3b      	adds	r3, r7, #4
 800203c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8002040:	f7ff fa8c 	bl	800155c <set_gravity_direction>


		  step_simulation();
 8002044:	f7ff ff3c 	bl	8001ec0 <step_simulation>
		  generate_output();
 8002048:	f7fe ffb0 	bl	8000fac <generate_output>
		  DrawBufferDim();
 800204c:	f7ff ff48 	bl	8001ee0 <DrawBufferDim>
	{
 8002050:	bf00      	nop
 8002052:	e7de      	b.n	8002012 <main+0x9a>
 8002054:	40021000 	.word	0x40021000
 8002058:	4002001c 	.word	0x4002001c
 800205c:	4001080c 	.word	0x4001080c
 8002060:	20000008 	.word	0x20000008

08002064 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	b090      	sub	sp, #64	@ 0x40
 8002068:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800206a:	f107 0318 	add.w	r3, r7, #24
 800206e:	2228      	movs	r2, #40	@ 0x28
 8002070:	2100      	movs	r1, #0
 8002072:	4618      	mov	r0, r3
 8002074:	f002 fb4b 	bl	800470e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002078:	1d3b      	adds	r3, r7, #4
 800207a:	2200      	movs	r2, #0
 800207c:	601a      	str	r2, [r3, #0]
 800207e:	605a      	str	r2, [r3, #4]
 8002080:	609a      	str	r2, [r3, #8]
 8002082:	60da      	str	r2, [r3, #12]
 8002084:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002086:	2301      	movs	r3, #1
 8002088:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800208a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800208e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8002090:	2300      	movs	r3, #0
 8002092:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002094:	2301      	movs	r3, #1
 8002096:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002098:	2302      	movs	r3, #2
 800209a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800209c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80020a0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 80020a2:	f44f 1360 	mov.w	r3, #3670016	@ 0x380000
 80020a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80020a8:	f107 0318 	add.w	r3, r7, #24
 80020ac:	4618      	mov	r0, r3
 80020ae:	f001 fdef 	bl	8003c90 <HAL_RCC_OscConfig>
 80020b2:	4603      	mov	r3, r0
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d001      	beq.n	80020bc <SystemClock_Config+0x58>
  {
    Error_Handler();
 80020b8:	f000 f8b6 	bl	8002228 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80020bc:	230f      	movs	r3, #15
 80020be:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80020c0:	2302      	movs	r3, #2
 80020c2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80020c4:	2300      	movs	r3, #0
 80020c6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80020c8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80020cc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80020ce:	2300      	movs	r3, #0
 80020d0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80020d2:	1d3b      	adds	r3, r7, #4
 80020d4:	2102      	movs	r1, #2
 80020d6:	4618      	mov	r0, r3
 80020d8:	f002 f85c 	bl	8004194 <HAL_RCC_ClockConfig>
 80020dc:	4603      	mov	r3, r0
 80020de:	2b00      	cmp	r3, #0
 80020e0:	d001      	beq.n	80020e6 <SystemClock_Config+0x82>
  {
    Error_Handler();
 80020e2:	f000 f8a1 	bl	8002228 <Error_Handler>
  }
}
 80020e6:	bf00      	nop
 80020e8:	3740      	adds	r7, #64	@ 0x40
 80020ea:	46bd      	mov	sp, r7
 80020ec:	bd80      	pop	{r7, pc}
	...

080020f0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80020f0:	b580      	push	{r7, lr}
 80020f2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80020f4:	4b12      	ldr	r3, [pc, #72]	@ (8002140 <MX_I2C1_Init+0x50>)
 80020f6:	4a13      	ldr	r2, [pc, #76]	@ (8002144 <MX_I2C1_Init+0x54>)
 80020f8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80020fa:	4b11      	ldr	r3, [pc, #68]	@ (8002140 <MX_I2C1_Init+0x50>)
 80020fc:	4a12      	ldr	r2, [pc, #72]	@ (8002148 <MX_I2C1_Init+0x58>)
 80020fe:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002100:	4b0f      	ldr	r3, [pc, #60]	@ (8002140 <MX_I2C1_Init+0x50>)
 8002102:	2200      	movs	r2, #0
 8002104:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8002106:	4b0e      	ldr	r3, [pc, #56]	@ (8002140 <MX_I2C1_Init+0x50>)
 8002108:	2200      	movs	r2, #0
 800210a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800210c:	4b0c      	ldr	r3, [pc, #48]	@ (8002140 <MX_I2C1_Init+0x50>)
 800210e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002112:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002114:	4b0a      	ldr	r3, [pc, #40]	@ (8002140 <MX_I2C1_Init+0x50>)
 8002116:	2200      	movs	r2, #0
 8002118:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800211a:	4b09      	ldr	r3, [pc, #36]	@ (8002140 <MX_I2C1_Init+0x50>)
 800211c:	2200      	movs	r2, #0
 800211e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002120:	4b07      	ldr	r3, [pc, #28]	@ (8002140 <MX_I2C1_Init+0x50>)
 8002122:	2200      	movs	r2, #0
 8002124:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002126:	4b06      	ldr	r3, [pc, #24]	@ (8002140 <MX_I2C1_Init+0x50>)
 8002128:	2200      	movs	r2, #0
 800212a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800212c:	4804      	ldr	r0, [pc, #16]	@ (8002140 <MX_I2C1_Init+0x50>)
 800212e:	f000 fd49 	bl	8002bc4 <HAL_I2C_Init>
 8002132:	4603      	mov	r3, r0
 8002134:	2b00      	cmp	r3, #0
 8002136:	d001      	beq.n	800213c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002138:	f000 f876 	bl	8002228 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800213c:	bf00      	nop
 800213e:	bd80      	pop	{r7, pc}
 8002140:	20000928 	.word	0x20000928
 8002144:	40005400 	.word	0x40005400
 8002148:	000186a0 	.word	0x000186a0

0800214c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	b088      	sub	sp, #32
 8002150:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002152:	f107 0310 	add.w	r3, r7, #16
 8002156:	2200      	movs	r2, #0
 8002158:	601a      	str	r2, [r3, #0]
 800215a:	605a      	str	r2, [r3, #4]
 800215c:	609a      	str	r2, [r3, #8]
 800215e:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002160:	4b2e      	ldr	r3, [pc, #184]	@ (800221c <MX_GPIO_Init+0xd0>)
 8002162:	699b      	ldr	r3, [r3, #24]
 8002164:	4a2d      	ldr	r2, [pc, #180]	@ (800221c <MX_GPIO_Init+0xd0>)
 8002166:	f043 0310 	orr.w	r3, r3, #16
 800216a:	6193      	str	r3, [r2, #24]
 800216c:	4b2b      	ldr	r3, [pc, #172]	@ (800221c <MX_GPIO_Init+0xd0>)
 800216e:	699b      	ldr	r3, [r3, #24]
 8002170:	f003 0310 	and.w	r3, r3, #16
 8002174:	60fb      	str	r3, [r7, #12]
 8002176:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002178:	4b28      	ldr	r3, [pc, #160]	@ (800221c <MX_GPIO_Init+0xd0>)
 800217a:	699b      	ldr	r3, [r3, #24]
 800217c:	4a27      	ldr	r2, [pc, #156]	@ (800221c <MX_GPIO_Init+0xd0>)
 800217e:	f043 0320 	orr.w	r3, r3, #32
 8002182:	6193      	str	r3, [r2, #24]
 8002184:	4b25      	ldr	r3, [pc, #148]	@ (800221c <MX_GPIO_Init+0xd0>)
 8002186:	699b      	ldr	r3, [r3, #24]
 8002188:	f003 0320 	and.w	r3, r3, #32
 800218c:	60bb      	str	r3, [r7, #8]
 800218e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002190:	4b22      	ldr	r3, [pc, #136]	@ (800221c <MX_GPIO_Init+0xd0>)
 8002192:	699b      	ldr	r3, [r3, #24]
 8002194:	4a21      	ldr	r2, [pc, #132]	@ (800221c <MX_GPIO_Init+0xd0>)
 8002196:	f043 0304 	orr.w	r3, r3, #4
 800219a:	6193      	str	r3, [r2, #24]
 800219c:	4b1f      	ldr	r3, [pc, #124]	@ (800221c <MX_GPIO_Init+0xd0>)
 800219e:	699b      	ldr	r3, [r3, #24]
 80021a0:	f003 0304 	and.w	r3, r3, #4
 80021a4:	607b      	str	r3, [r7, #4]
 80021a6:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80021a8:	4b1c      	ldr	r3, [pc, #112]	@ (800221c <MX_GPIO_Init+0xd0>)
 80021aa:	699b      	ldr	r3, [r3, #24]
 80021ac:	4a1b      	ldr	r2, [pc, #108]	@ (800221c <MX_GPIO_Init+0xd0>)
 80021ae:	f043 0308 	orr.w	r3, r3, #8
 80021b2:	6193      	str	r3, [r2, #24]
 80021b4:	4b19      	ldr	r3, [pc, #100]	@ (800221c <MX_GPIO_Init+0xd0>)
 80021b6:	699b      	ldr	r3, [r3, #24]
 80021b8:	f003 0308 	and.w	r3, r3, #8
 80021bc:	603b      	str	r3, [r7, #0]
 80021be:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80021c0:	2200      	movs	r2, #0
 80021c2:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80021c6:	4816      	ldr	r0, [pc, #88]	@ (8002220 <MX_GPIO_Init+0xd4>)
 80021c8:	f000 fce4 	bl	8002b94 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80021cc:	2200      	movs	r2, #0
 80021ce:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 80021d2:	4814      	ldr	r0, [pc, #80]	@ (8002224 <MX_GPIO_Init+0xd8>)
 80021d4:	f000 fcde 	bl	8002b94 <HAL_GPIO_WritePin>
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7
                          |GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80021d8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80021dc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021de:	2301      	movs	r3, #1
 80021e0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021e2:	2300      	movs	r3, #0
 80021e4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021e6:	2302      	movs	r3, #2
 80021e8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80021ea:	f107 0310 	add.w	r3, r7, #16
 80021ee:	4619      	mov	r1, r3
 80021f0:	480b      	ldr	r0, [pc, #44]	@ (8002220 <MX_GPIO_Init+0xd4>)
 80021f2:	f000 fb53 	bl	800289c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA2 PA3
                           PA4 PA5 PA6 PA7
                           PA8 PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80021f6:	f240 33ff 	movw	r3, #1023	@ 0x3ff
 80021fa:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7
                          |GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021fc:	2301      	movs	r3, #1
 80021fe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002200:	2300      	movs	r3, #0
 8002202:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002204:	2302      	movs	r3, #2
 8002206:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002208:	f107 0310 	add.w	r3, r7, #16
 800220c:	4619      	mov	r1, r3
 800220e:	4805      	ldr	r0, [pc, #20]	@ (8002224 <MX_GPIO_Init+0xd8>)
 8002210:	f000 fb44 	bl	800289c <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 8002214:	bf00      	nop
 8002216:	3720      	adds	r7, #32
 8002218:	46bd      	mov	sp, r7
 800221a:	bd80      	pop	{r7, pc}
 800221c:	40021000 	.word	0x40021000
 8002220:	40011000 	.word	0x40011000
 8002224:	40010800 	.word	0x40010800

08002228 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002228:	b480      	push	{r7}
 800222a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* USER CODE END Error_Handler_Debug */
}
 800222c:	bf00      	nop
 800222e:	46bd      	mov	sp, r7
 8002230:	bc80      	pop	{r7}
 8002232:	4770      	bx	lr

08002234 <MPU6050_Init>:
#define ACCEL_XOUT_H 0x3B
#define GYRO_XOUT_H  0x43

extern I2C_HandleTypeDef hi2c1;

uint8_t MPU6050_Init(void) {
 8002234:	b580      	push	{r7, lr}
 8002236:	b086      	sub	sp, #24
 8002238:	af04      	add	r7, sp, #16
    uint8_t check;
    uint8_t data;

    // Sprawdź ID urządzenia
    HAL_I2C_Mem_Read(&hi2c1, MPU6050_ADDR, WHO_AM_I_REG, 1, &check, 1, 1000);
 800223a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800223e:	9302      	str	r3, [sp, #8]
 8002240:	2301      	movs	r3, #1
 8002242:	9301      	str	r3, [sp, #4]
 8002244:	1dfb      	adds	r3, r7, #7
 8002246:	9300      	str	r3, [sp, #0]
 8002248:	2301      	movs	r3, #1
 800224a:	2275      	movs	r2, #117	@ 0x75
 800224c:	21d0      	movs	r1, #208	@ 0xd0
 800224e:	480e      	ldr	r0, [pc, #56]	@ (8002288 <MPU6050_Init+0x54>)
 8002250:	f000 fef6 	bl	8003040 <HAL_I2C_Mem_Read>
    if (check != 0x68) return 1; // Nie znaleziono MPU6050
 8002254:	79fb      	ldrb	r3, [r7, #7]
 8002256:	2b68      	cmp	r3, #104	@ 0x68
 8002258:	d001      	beq.n	800225e <MPU6050_Init+0x2a>
 800225a:	2301      	movs	r3, #1
 800225c:	e00f      	b.n	800227e <MPU6050_Init+0x4a>

    // Wybudź czujnik (ustaw 0 w rejestrze zasilania)
    data = 0;
 800225e:	2300      	movs	r3, #0
 8002260:	71bb      	strb	r3, [r7, #6]
    HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, PWR_MGMT_1, 1, &data, 1, 1000);
 8002262:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002266:	9302      	str	r3, [sp, #8]
 8002268:	2301      	movs	r3, #1
 800226a:	9301      	str	r3, [sp, #4]
 800226c:	1dbb      	adds	r3, r7, #6
 800226e:	9300      	str	r3, [sp, #0]
 8002270:	2301      	movs	r3, #1
 8002272:	226b      	movs	r2, #107	@ 0x6b
 8002274:	21d0      	movs	r1, #208	@ 0xd0
 8002276:	4804      	ldr	r0, [pc, #16]	@ (8002288 <MPU6050_Init+0x54>)
 8002278:	f000 fde8 	bl	8002e4c <HAL_I2C_Mem_Write>

    return 0; // OK
 800227c:	2300      	movs	r3, #0
}
 800227e:	4618      	mov	r0, r3
 8002280:	3708      	adds	r7, #8
 8002282:	46bd      	mov	sp, r7
 8002284:	bd80      	pop	{r7, pc}
 8002286:	bf00      	nop
 8002288:	20000928 	.word	0x20000928

0800228c <MPU6050_Read_Accel>:

void MPU6050_Read_Accel(MPU6050_Data *dataStruct) {
 800228c:	b580      	push	{r7, lr}
 800228e:	b088      	sub	sp, #32
 8002290:	af04      	add	r7, sp, #16
 8002292:	6078      	str	r0, [r7, #4]
    uint8_t rawData[6];
    HAL_I2C_Mem_Read(&hi2c1, MPU6050_ADDR, ACCEL_XOUT_H, 1, rawData, 6, 1000);
 8002294:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002298:	9302      	str	r3, [sp, #8]
 800229a:	2306      	movs	r3, #6
 800229c:	9301      	str	r3, [sp, #4]
 800229e:	f107 0308 	add.w	r3, r7, #8
 80022a2:	9300      	str	r3, [sp, #0]
 80022a4:	2301      	movs	r3, #1
 80022a6:	223b      	movs	r2, #59	@ 0x3b
 80022a8:	21d0      	movs	r1, #208	@ 0xd0
 80022aa:	4812      	ldr	r0, [pc, #72]	@ (80022f4 <MPU6050_Read_Accel+0x68>)
 80022ac:	f000 fec8 	bl	8003040 <HAL_I2C_Mem_Read>

    dataStruct->Accel_X = (int16_t)(rawData[0] << 8 | rawData[1]);
 80022b0:	7a3b      	ldrb	r3, [r7, #8]
 80022b2:	b21b      	sxth	r3, r3
 80022b4:	021b      	lsls	r3, r3, #8
 80022b6:	b21a      	sxth	r2, r3
 80022b8:	7a7b      	ldrb	r3, [r7, #9]
 80022ba:	b21b      	sxth	r3, r3
 80022bc:	4313      	orrs	r3, r2
 80022be:	b21a      	sxth	r2, r3
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	801a      	strh	r2, [r3, #0]
    dataStruct->Accel_Y = (int16_t)(rawData[2] << 8 | rawData[3]);
 80022c4:	7abb      	ldrb	r3, [r7, #10]
 80022c6:	b21b      	sxth	r3, r3
 80022c8:	021b      	lsls	r3, r3, #8
 80022ca:	b21a      	sxth	r2, r3
 80022cc:	7afb      	ldrb	r3, [r7, #11]
 80022ce:	b21b      	sxth	r3, r3
 80022d0:	4313      	orrs	r3, r2
 80022d2:	b21a      	sxth	r2, r3
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	805a      	strh	r2, [r3, #2]
    dataStruct->Accel_Z = (int16_t)(rawData[4] << 8 | rawData[5]);
 80022d8:	7b3b      	ldrb	r3, [r7, #12]
 80022da:	b21b      	sxth	r3, r3
 80022dc:	021b      	lsls	r3, r3, #8
 80022de:	b21a      	sxth	r2, r3
 80022e0:	7b7b      	ldrb	r3, [r7, #13]
 80022e2:	b21b      	sxth	r3, r3
 80022e4:	4313      	orrs	r3, r2
 80022e6:	b21a      	sxth	r2, r3
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	809a      	strh	r2, [r3, #4]
}
 80022ec:	bf00      	nop
 80022ee:	3710      	adds	r7, #16
 80022f0:	46bd      	mov	sp, r7
 80022f2:	bd80      	pop	{r7, pc}
 80022f4:	20000928 	.word	0x20000928

080022f8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80022f8:	b480      	push	{r7}
 80022fa:	b085      	sub	sp, #20
 80022fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80022fe:	4b15      	ldr	r3, [pc, #84]	@ (8002354 <HAL_MspInit+0x5c>)
 8002300:	699b      	ldr	r3, [r3, #24]
 8002302:	4a14      	ldr	r2, [pc, #80]	@ (8002354 <HAL_MspInit+0x5c>)
 8002304:	f043 0301 	orr.w	r3, r3, #1
 8002308:	6193      	str	r3, [r2, #24]
 800230a:	4b12      	ldr	r3, [pc, #72]	@ (8002354 <HAL_MspInit+0x5c>)
 800230c:	699b      	ldr	r3, [r3, #24]
 800230e:	f003 0301 	and.w	r3, r3, #1
 8002312:	60bb      	str	r3, [r7, #8]
 8002314:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002316:	4b0f      	ldr	r3, [pc, #60]	@ (8002354 <HAL_MspInit+0x5c>)
 8002318:	69db      	ldr	r3, [r3, #28]
 800231a:	4a0e      	ldr	r2, [pc, #56]	@ (8002354 <HAL_MspInit+0x5c>)
 800231c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002320:	61d3      	str	r3, [r2, #28]
 8002322:	4b0c      	ldr	r3, [pc, #48]	@ (8002354 <HAL_MspInit+0x5c>)
 8002324:	69db      	ldr	r3, [r3, #28]
 8002326:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800232a:	607b      	str	r3, [r7, #4]
 800232c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800232e:	4b0a      	ldr	r3, [pc, #40]	@ (8002358 <HAL_MspInit+0x60>)
 8002330:	685b      	ldr	r3, [r3, #4]
 8002332:	60fb      	str	r3, [r7, #12]
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800233a:	60fb      	str	r3, [r7, #12]
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002342:	60fb      	str	r3, [r7, #12]
 8002344:	4a04      	ldr	r2, [pc, #16]	@ (8002358 <HAL_MspInit+0x60>)
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800234a:	bf00      	nop
 800234c:	3714      	adds	r7, #20
 800234e:	46bd      	mov	sp, r7
 8002350:	bc80      	pop	{r7}
 8002352:	4770      	bx	lr
 8002354:	40021000 	.word	0x40021000
 8002358:	40010000 	.word	0x40010000

0800235c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	b088      	sub	sp, #32
 8002360:	af00      	add	r7, sp, #0
 8002362:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002364:	f107 0310 	add.w	r3, r7, #16
 8002368:	2200      	movs	r2, #0
 800236a:	601a      	str	r2, [r3, #0]
 800236c:	605a      	str	r2, [r3, #4]
 800236e:	609a      	str	r2, [r3, #8]
 8002370:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8002372:	687b      	ldr	r3, [r7, #4]
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	4a16      	ldr	r2, [pc, #88]	@ (80023d0 <HAL_I2C_MspInit+0x74>)
 8002378:	4293      	cmp	r3, r2
 800237a:	d125      	bne.n	80023c8 <HAL_I2C_MspInit+0x6c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800237c:	4b15      	ldr	r3, [pc, #84]	@ (80023d4 <HAL_I2C_MspInit+0x78>)
 800237e:	699b      	ldr	r3, [r3, #24]
 8002380:	4a14      	ldr	r2, [pc, #80]	@ (80023d4 <HAL_I2C_MspInit+0x78>)
 8002382:	f043 0308 	orr.w	r3, r3, #8
 8002386:	6193      	str	r3, [r2, #24]
 8002388:	4b12      	ldr	r3, [pc, #72]	@ (80023d4 <HAL_I2C_MspInit+0x78>)
 800238a:	699b      	ldr	r3, [r3, #24]
 800238c:	f003 0308 	and.w	r3, r3, #8
 8002390:	60fb      	str	r3, [r7, #12]
 8002392:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002394:	23c0      	movs	r3, #192	@ 0xc0
 8002396:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002398:	2312      	movs	r3, #18
 800239a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800239c:	2300      	movs	r3, #0
 800239e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80023a0:	2303      	movs	r3, #3
 80023a2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023a4:	f107 0310 	add.w	r3, r7, #16
 80023a8:	4619      	mov	r1, r3
 80023aa:	480b      	ldr	r0, [pc, #44]	@ (80023d8 <HAL_I2C_MspInit+0x7c>)
 80023ac:	f000 fa76 	bl	800289c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80023b0:	4b08      	ldr	r3, [pc, #32]	@ (80023d4 <HAL_I2C_MspInit+0x78>)
 80023b2:	69db      	ldr	r3, [r3, #28]
 80023b4:	4a07      	ldr	r2, [pc, #28]	@ (80023d4 <HAL_I2C_MspInit+0x78>)
 80023b6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80023ba:	61d3      	str	r3, [r2, #28]
 80023bc:	4b05      	ldr	r3, [pc, #20]	@ (80023d4 <HAL_I2C_MspInit+0x78>)
 80023be:	69db      	ldr	r3, [r3, #28]
 80023c0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80023c4:	60bb      	str	r3, [r7, #8]
 80023c6:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80023c8:	bf00      	nop
 80023ca:	3720      	adds	r7, #32
 80023cc:	46bd      	mov	sp, r7
 80023ce:	bd80      	pop	{r7, pc}
 80023d0:	40005400 	.word	0x40005400
 80023d4:	40021000 	.word	0x40021000
 80023d8:	40010c00 	.word	0x40010c00

080023dc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80023dc:	b480      	push	{r7}
 80023de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80023e0:	bf00      	nop
 80023e2:	e7fd      	b.n	80023e0 <NMI_Handler+0x4>

080023e4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80023e4:	b480      	push	{r7}
 80023e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80023e8:	bf00      	nop
 80023ea:	e7fd      	b.n	80023e8 <HardFault_Handler+0x4>

080023ec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80023ec:	b480      	push	{r7}
 80023ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80023f0:	bf00      	nop
 80023f2:	e7fd      	b.n	80023f0 <MemManage_Handler+0x4>

080023f4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80023f4:	b480      	push	{r7}
 80023f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80023f8:	bf00      	nop
 80023fa:	e7fd      	b.n	80023f8 <BusFault_Handler+0x4>

080023fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80023fc:	b480      	push	{r7}
 80023fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002400:	bf00      	nop
 8002402:	e7fd      	b.n	8002400 <UsageFault_Handler+0x4>

08002404 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002404:	b480      	push	{r7}
 8002406:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002408:	bf00      	nop
 800240a:	46bd      	mov	sp, r7
 800240c:	bc80      	pop	{r7}
 800240e:	4770      	bx	lr

08002410 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002410:	b480      	push	{r7}
 8002412:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002414:	bf00      	nop
 8002416:	46bd      	mov	sp, r7
 8002418:	bc80      	pop	{r7}
 800241a:	4770      	bx	lr

0800241c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800241c:	b480      	push	{r7}
 800241e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002420:	bf00      	nop
 8002422:	46bd      	mov	sp, r7
 8002424:	bc80      	pop	{r7}
 8002426:	4770      	bx	lr

08002428 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002428:	b580      	push	{r7, lr}
 800242a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800242c:	f000 f936 	bl	800269c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002430:	bf00      	nop
 8002432:	bd80      	pop	{r7, pc}

08002434 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002434:	b480      	push	{r7}
 8002436:	af00      	add	r7, sp, #0
  return 1;
 8002438:	2301      	movs	r3, #1
}
 800243a:	4618      	mov	r0, r3
 800243c:	46bd      	mov	sp, r7
 800243e:	bc80      	pop	{r7}
 8002440:	4770      	bx	lr

08002442 <_kill>:

int _kill(int pid, int sig)
{
 8002442:	b580      	push	{r7, lr}
 8002444:	b082      	sub	sp, #8
 8002446:	af00      	add	r7, sp, #0
 8002448:	6078      	str	r0, [r7, #4]
 800244a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800244c:	f002 f9ae 	bl	80047ac <__errno>
 8002450:	4603      	mov	r3, r0
 8002452:	2216      	movs	r2, #22
 8002454:	601a      	str	r2, [r3, #0]
  return -1;
 8002456:	f04f 33ff 	mov.w	r3, #4294967295
}
 800245a:	4618      	mov	r0, r3
 800245c:	3708      	adds	r7, #8
 800245e:	46bd      	mov	sp, r7
 8002460:	bd80      	pop	{r7, pc}

08002462 <_exit>:

void _exit (int status)
{
 8002462:	b580      	push	{r7, lr}
 8002464:	b082      	sub	sp, #8
 8002466:	af00      	add	r7, sp, #0
 8002468:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800246a:	f04f 31ff 	mov.w	r1, #4294967295
 800246e:	6878      	ldr	r0, [r7, #4]
 8002470:	f7ff ffe7 	bl	8002442 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002474:	bf00      	nop
 8002476:	e7fd      	b.n	8002474 <_exit+0x12>

08002478 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002478:	b580      	push	{r7, lr}
 800247a:	b086      	sub	sp, #24
 800247c:	af00      	add	r7, sp, #0
 800247e:	60f8      	str	r0, [r7, #12]
 8002480:	60b9      	str	r1, [r7, #8]
 8002482:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002484:	2300      	movs	r3, #0
 8002486:	617b      	str	r3, [r7, #20]
 8002488:	e00a      	b.n	80024a0 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800248a:	f3af 8000 	nop.w
 800248e:	4601      	mov	r1, r0
 8002490:	68bb      	ldr	r3, [r7, #8]
 8002492:	1c5a      	adds	r2, r3, #1
 8002494:	60ba      	str	r2, [r7, #8]
 8002496:	b2ca      	uxtb	r2, r1
 8002498:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800249a:	697b      	ldr	r3, [r7, #20]
 800249c:	3301      	adds	r3, #1
 800249e:	617b      	str	r3, [r7, #20]
 80024a0:	697a      	ldr	r2, [r7, #20]
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	429a      	cmp	r2, r3
 80024a6:	dbf0      	blt.n	800248a <_read+0x12>
  }

  return len;
 80024a8:	687b      	ldr	r3, [r7, #4]
}
 80024aa:	4618      	mov	r0, r3
 80024ac:	3718      	adds	r7, #24
 80024ae:	46bd      	mov	sp, r7
 80024b0:	bd80      	pop	{r7, pc}

080024b2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80024b2:	b580      	push	{r7, lr}
 80024b4:	b086      	sub	sp, #24
 80024b6:	af00      	add	r7, sp, #0
 80024b8:	60f8      	str	r0, [r7, #12]
 80024ba:	60b9      	str	r1, [r7, #8]
 80024bc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024be:	2300      	movs	r3, #0
 80024c0:	617b      	str	r3, [r7, #20]
 80024c2:	e009      	b.n	80024d8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80024c4:	68bb      	ldr	r3, [r7, #8]
 80024c6:	1c5a      	adds	r2, r3, #1
 80024c8:	60ba      	str	r2, [r7, #8]
 80024ca:	781b      	ldrb	r3, [r3, #0]
 80024cc:	4618      	mov	r0, r3
 80024ce:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80024d2:	697b      	ldr	r3, [r7, #20]
 80024d4:	3301      	adds	r3, #1
 80024d6:	617b      	str	r3, [r7, #20]
 80024d8:	697a      	ldr	r2, [r7, #20]
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	429a      	cmp	r2, r3
 80024de:	dbf1      	blt.n	80024c4 <_write+0x12>
  }
  return len;
 80024e0:	687b      	ldr	r3, [r7, #4]
}
 80024e2:	4618      	mov	r0, r3
 80024e4:	3718      	adds	r7, #24
 80024e6:	46bd      	mov	sp, r7
 80024e8:	bd80      	pop	{r7, pc}

080024ea <_close>:

int _close(int file)
{
 80024ea:	b480      	push	{r7}
 80024ec:	b083      	sub	sp, #12
 80024ee:	af00      	add	r7, sp, #0
 80024f0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80024f2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80024f6:	4618      	mov	r0, r3
 80024f8:	370c      	adds	r7, #12
 80024fa:	46bd      	mov	sp, r7
 80024fc:	bc80      	pop	{r7}
 80024fe:	4770      	bx	lr

08002500 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002500:	b480      	push	{r7}
 8002502:	b083      	sub	sp, #12
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]
 8002508:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800250a:	683b      	ldr	r3, [r7, #0]
 800250c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002510:	605a      	str	r2, [r3, #4]
  return 0;
 8002512:	2300      	movs	r3, #0
}
 8002514:	4618      	mov	r0, r3
 8002516:	370c      	adds	r7, #12
 8002518:	46bd      	mov	sp, r7
 800251a:	bc80      	pop	{r7}
 800251c:	4770      	bx	lr

0800251e <_isatty>:

int _isatty(int file)
{
 800251e:	b480      	push	{r7}
 8002520:	b083      	sub	sp, #12
 8002522:	af00      	add	r7, sp, #0
 8002524:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002526:	2301      	movs	r3, #1
}
 8002528:	4618      	mov	r0, r3
 800252a:	370c      	adds	r7, #12
 800252c:	46bd      	mov	sp, r7
 800252e:	bc80      	pop	{r7}
 8002530:	4770      	bx	lr

08002532 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002532:	b480      	push	{r7}
 8002534:	b085      	sub	sp, #20
 8002536:	af00      	add	r7, sp, #0
 8002538:	60f8      	str	r0, [r7, #12]
 800253a:	60b9      	str	r1, [r7, #8]
 800253c:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800253e:	2300      	movs	r3, #0
}
 8002540:	4618      	mov	r0, r3
 8002542:	3714      	adds	r7, #20
 8002544:	46bd      	mov	sp, r7
 8002546:	bc80      	pop	{r7}
 8002548:	4770      	bx	lr
	...

0800254c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800254c:	b580      	push	{r7, lr}
 800254e:	b086      	sub	sp, #24
 8002550:	af00      	add	r7, sp, #0
 8002552:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002554:	4a14      	ldr	r2, [pc, #80]	@ (80025a8 <_sbrk+0x5c>)
 8002556:	4b15      	ldr	r3, [pc, #84]	@ (80025ac <_sbrk+0x60>)
 8002558:	1ad3      	subs	r3, r2, r3
 800255a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800255c:	697b      	ldr	r3, [r7, #20]
 800255e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002560:	4b13      	ldr	r3, [pc, #76]	@ (80025b0 <_sbrk+0x64>)
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	2b00      	cmp	r3, #0
 8002566:	d102      	bne.n	800256e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002568:	4b11      	ldr	r3, [pc, #68]	@ (80025b0 <_sbrk+0x64>)
 800256a:	4a12      	ldr	r2, [pc, #72]	@ (80025b4 <_sbrk+0x68>)
 800256c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800256e:	4b10      	ldr	r3, [pc, #64]	@ (80025b0 <_sbrk+0x64>)
 8002570:	681a      	ldr	r2, [r3, #0]
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	4413      	add	r3, r2
 8002576:	693a      	ldr	r2, [r7, #16]
 8002578:	429a      	cmp	r2, r3
 800257a:	d207      	bcs.n	800258c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800257c:	f002 f916 	bl	80047ac <__errno>
 8002580:	4603      	mov	r3, r0
 8002582:	220c      	movs	r2, #12
 8002584:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002586:	f04f 33ff 	mov.w	r3, #4294967295
 800258a:	e009      	b.n	80025a0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800258c:	4b08      	ldr	r3, [pc, #32]	@ (80025b0 <_sbrk+0x64>)
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002592:	4b07      	ldr	r3, [pc, #28]	@ (80025b0 <_sbrk+0x64>)
 8002594:	681a      	ldr	r2, [r3, #0]
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	4413      	add	r3, r2
 800259a:	4a05      	ldr	r2, [pc, #20]	@ (80025b0 <_sbrk+0x64>)
 800259c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800259e:	68fb      	ldr	r3, [r7, #12]
}
 80025a0:	4618      	mov	r0, r3
 80025a2:	3718      	adds	r7, #24
 80025a4:	46bd      	mov	sp, r7
 80025a6:	bd80      	pop	{r7, pc}
 80025a8:	20002800 	.word	0x20002800
 80025ac:	00000400 	.word	0x00000400
 80025b0:	2000097c 	.word	0x2000097c
 80025b4:	20000ad0 	.word	0x20000ad0

080025b8 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80025b8:	b480      	push	{r7}
 80025ba:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80025bc:	bf00      	nop
 80025be:	46bd      	mov	sp, r7
 80025c0:	bc80      	pop	{r7}
 80025c2:	4770      	bx	lr

080025c4 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80025c4:	f7ff fff8 	bl	80025b8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80025c8:	480b      	ldr	r0, [pc, #44]	@ (80025f8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80025ca:	490c      	ldr	r1, [pc, #48]	@ (80025fc <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80025cc:	4a0c      	ldr	r2, [pc, #48]	@ (8002600 <LoopFillZerobss+0x16>)
  movs r3, #0
 80025ce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80025d0:	e002      	b.n	80025d8 <LoopCopyDataInit>

080025d2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80025d2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80025d4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80025d6:	3304      	adds	r3, #4

080025d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80025d8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80025da:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80025dc:	d3f9      	bcc.n	80025d2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80025de:	4a09      	ldr	r2, [pc, #36]	@ (8002604 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80025e0:	4c09      	ldr	r4, [pc, #36]	@ (8002608 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80025e2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80025e4:	e001      	b.n	80025ea <LoopFillZerobss>

080025e6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80025e6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80025e8:	3204      	adds	r2, #4

080025ea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80025ea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80025ec:	d3fb      	bcc.n	80025e6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80025ee:	f002 f8e3 	bl	80047b8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80025f2:	f7ff fcc1 	bl	8001f78 <main>
  bx lr
 80025f6:	4770      	bx	lr
  ldr r0, =_sdata
 80025f8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80025fc:	20000270 	.word	0x20000270
  ldr r2, =_sidata
 8002600:	08005698 	.word	0x08005698
  ldr r2, =_sbss
 8002604:	20000270 	.word	0x20000270
  ldr r4, =_ebss
 8002608:	20000ad0 	.word	0x20000ad0

0800260c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800260c:	e7fe      	b.n	800260c <ADC1_2_IRQHandler>
	...

08002610 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002610:	b580      	push	{r7, lr}
 8002612:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002614:	4b08      	ldr	r3, [pc, #32]	@ (8002638 <HAL_Init+0x28>)
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	4a07      	ldr	r2, [pc, #28]	@ (8002638 <HAL_Init+0x28>)
 800261a:	f043 0310 	orr.w	r3, r3, #16
 800261e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002620:	2003      	movs	r0, #3
 8002622:	f000 f907 	bl	8002834 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002626:	200f      	movs	r0, #15
 8002628:	f000 f808 	bl	800263c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800262c:	f7ff fe64 	bl	80022f8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002630:	2300      	movs	r3, #0
}
 8002632:	4618      	mov	r0, r3
 8002634:	bd80      	pop	{r7, pc}
 8002636:	bf00      	nop
 8002638:	40022000 	.word	0x40022000

0800263c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800263c:	b580      	push	{r7, lr}
 800263e:	b082      	sub	sp, #8
 8002640:	af00      	add	r7, sp, #0
 8002642:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002644:	4b12      	ldr	r3, [pc, #72]	@ (8002690 <HAL_InitTick+0x54>)
 8002646:	681a      	ldr	r2, [r3, #0]
 8002648:	4b12      	ldr	r3, [pc, #72]	@ (8002694 <HAL_InitTick+0x58>)
 800264a:	781b      	ldrb	r3, [r3, #0]
 800264c:	4619      	mov	r1, r3
 800264e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002652:	fbb3 f3f1 	udiv	r3, r3, r1
 8002656:	fbb2 f3f3 	udiv	r3, r2, r3
 800265a:	4618      	mov	r0, r3
 800265c:	f000 f911 	bl	8002882 <HAL_SYSTICK_Config>
 8002660:	4603      	mov	r3, r0
 8002662:	2b00      	cmp	r3, #0
 8002664:	d001      	beq.n	800266a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002666:	2301      	movs	r3, #1
 8002668:	e00e      	b.n	8002688 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	2b0f      	cmp	r3, #15
 800266e:	d80a      	bhi.n	8002686 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002670:	2200      	movs	r2, #0
 8002672:	6879      	ldr	r1, [r7, #4]
 8002674:	f04f 30ff 	mov.w	r0, #4294967295
 8002678:	f000 f8e7 	bl	800284a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800267c:	4a06      	ldr	r2, [pc, #24]	@ (8002698 <HAL_InitTick+0x5c>)
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002682:	2300      	movs	r3, #0
 8002684:	e000      	b.n	8002688 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002686:	2301      	movs	r3, #1
}
 8002688:	4618      	mov	r0, r3
 800268a:	3708      	adds	r7, #8
 800268c:	46bd      	mov	sp, r7
 800268e:	bd80      	pop	{r7, pc}
 8002690:	20000208 	.word	0x20000208
 8002694:	20000210 	.word	0x20000210
 8002698:	2000020c 	.word	0x2000020c

0800269c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800269c:	b480      	push	{r7}
 800269e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80026a0:	4b05      	ldr	r3, [pc, #20]	@ (80026b8 <HAL_IncTick+0x1c>)
 80026a2:	781b      	ldrb	r3, [r3, #0]
 80026a4:	461a      	mov	r2, r3
 80026a6:	4b05      	ldr	r3, [pc, #20]	@ (80026bc <HAL_IncTick+0x20>)
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	4413      	add	r3, r2
 80026ac:	4a03      	ldr	r2, [pc, #12]	@ (80026bc <HAL_IncTick+0x20>)
 80026ae:	6013      	str	r3, [r2, #0]
}
 80026b0:	bf00      	nop
 80026b2:	46bd      	mov	sp, r7
 80026b4:	bc80      	pop	{r7}
 80026b6:	4770      	bx	lr
 80026b8:	20000210 	.word	0x20000210
 80026bc:	20000980 	.word	0x20000980

080026c0 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80026c0:	b480      	push	{r7}
 80026c2:	af00      	add	r7, sp, #0
  return uwTick;
 80026c4:	4b02      	ldr	r3, [pc, #8]	@ (80026d0 <HAL_GetTick+0x10>)
 80026c6:	681b      	ldr	r3, [r3, #0]
}
 80026c8:	4618      	mov	r0, r3
 80026ca:	46bd      	mov	sp, r7
 80026cc:	bc80      	pop	{r7}
 80026ce:	4770      	bx	lr
 80026d0:	20000980 	.word	0x20000980

080026d4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026d4:	b480      	push	{r7}
 80026d6:	b085      	sub	sp, #20
 80026d8:	af00      	add	r7, sp, #0
 80026da:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	f003 0307 	and.w	r3, r3, #7
 80026e2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80026e4:	4b0c      	ldr	r3, [pc, #48]	@ (8002718 <__NVIC_SetPriorityGrouping+0x44>)
 80026e6:	68db      	ldr	r3, [r3, #12]
 80026e8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80026ea:	68ba      	ldr	r2, [r7, #8]
 80026ec:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80026f0:	4013      	ands	r3, r2
 80026f2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80026f8:	68bb      	ldr	r3, [r7, #8]
 80026fa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80026fc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002700:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002704:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002706:	4a04      	ldr	r2, [pc, #16]	@ (8002718 <__NVIC_SetPriorityGrouping+0x44>)
 8002708:	68bb      	ldr	r3, [r7, #8]
 800270a:	60d3      	str	r3, [r2, #12]
}
 800270c:	bf00      	nop
 800270e:	3714      	adds	r7, #20
 8002710:	46bd      	mov	sp, r7
 8002712:	bc80      	pop	{r7}
 8002714:	4770      	bx	lr
 8002716:	bf00      	nop
 8002718:	e000ed00 	.word	0xe000ed00

0800271c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800271c:	b480      	push	{r7}
 800271e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002720:	4b04      	ldr	r3, [pc, #16]	@ (8002734 <__NVIC_GetPriorityGrouping+0x18>)
 8002722:	68db      	ldr	r3, [r3, #12]
 8002724:	0a1b      	lsrs	r3, r3, #8
 8002726:	f003 0307 	and.w	r3, r3, #7
}
 800272a:	4618      	mov	r0, r3
 800272c:	46bd      	mov	sp, r7
 800272e:	bc80      	pop	{r7}
 8002730:	4770      	bx	lr
 8002732:	bf00      	nop
 8002734:	e000ed00 	.word	0xe000ed00

08002738 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002738:	b480      	push	{r7}
 800273a:	b083      	sub	sp, #12
 800273c:	af00      	add	r7, sp, #0
 800273e:	4603      	mov	r3, r0
 8002740:	6039      	str	r1, [r7, #0]
 8002742:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002744:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002748:	2b00      	cmp	r3, #0
 800274a:	db0a      	blt.n	8002762 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800274c:	683b      	ldr	r3, [r7, #0]
 800274e:	b2da      	uxtb	r2, r3
 8002750:	490c      	ldr	r1, [pc, #48]	@ (8002784 <__NVIC_SetPriority+0x4c>)
 8002752:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002756:	0112      	lsls	r2, r2, #4
 8002758:	b2d2      	uxtb	r2, r2
 800275a:	440b      	add	r3, r1
 800275c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002760:	e00a      	b.n	8002778 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002762:	683b      	ldr	r3, [r7, #0]
 8002764:	b2da      	uxtb	r2, r3
 8002766:	4908      	ldr	r1, [pc, #32]	@ (8002788 <__NVIC_SetPriority+0x50>)
 8002768:	79fb      	ldrb	r3, [r7, #7]
 800276a:	f003 030f 	and.w	r3, r3, #15
 800276e:	3b04      	subs	r3, #4
 8002770:	0112      	lsls	r2, r2, #4
 8002772:	b2d2      	uxtb	r2, r2
 8002774:	440b      	add	r3, r1
 8002776:	761a      	strb	r2, [r3, #24]
}
 8002778:	bf00      	nop
 800277a:	370c      	adds	r7, #12
 800277c:	46bd      	mov	sp, r7
 800277e:	bc80      	pop	{r7}
 8002780:	4770      	bx	lr
 8002782:	bf00      	nop
 8002784:	e000e100 	.word	0xe000e100
 8002788:	e000ed00 	.word	0xe000ed00

0800278c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800278c:	b480      	push	{r7}
 800278e:	b089      	sub	sp, #36	@ 0x24
 8002790:	af00      	add	r7, sp, #0
 8002792:	60f8      	str	r0, [r7, #12]
 8002794:	60b9      	str	r1, [r7, #8]
 8002796:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	f003 0307 	and.w	r3, r3, #7
 800279e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80027a0:	69fb      	ldr	r3, [r7, #28]
 80027a2:	f1c3 0307 	rsb	r3, r3, #7
 80027a6:	2b04      	cmp	r3, #4
 80027a8:	bf28      	it	cs
 80027aa:	2304      	movcs	r3, #4
 80027ac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80027ae:	69fb      	ldr	r3, [r7, #28]
 80027b0:	3304      	adds	r3, #4
 80027b2:	2b06      	cmp	r3, #6
 80027b4:	d902      	bls.n	80027bc <NVIC_EncodePriority+0x30>
 80027b6:	69fb      	ldr	r3, [r7, #28]
 80027b8:	3b03      	subs	r3, #3
 80027ba:	e000      	b.n	80027be <NVIC_EncodePriority+0x32>
 80027bc:	2300      	movs	r3, #0
 80027be:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027c0:	f04f 32ff 	mov.w	r2, #4294967295
 80027c4:	69bb      	ldr	r3, [r7, #24]
 80027c6:	fa02 f303 	lsl.w	r3, r2, r3
 80027ca:	43da      	mvns	r2, r3
 80027cc:	68bb      	ldr	r3, [r7, #8]
 80027ce:	401a      	ands	r2, r3
 80027d0:	697b      	ldr	r3, [r7, #20]
 80027d2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80027d4:	f04f 31ff 	mov.w	r1, #4294967295
 80027d8:	697b      	ldr	r3, [r7, #20]
 80027da:	fa01 f303 	lsl.w	r3, r1, r3
 80027de:	43d9      	mvns	r1, r3
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027e4:	4313      	orrs	r3, r2
         );
}
 80027e6:	4618      	mov	r0, r3
 80027e8:	3724      	adds	r7, #36	@ 0x24
 80027ea:	46bd      	mov	sp, r7
 80027ec:	bc80      	pop	{r7}
 80027ee:	4770      	bx	lr

080027f0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80027f0:	b580      	push	{r7, lr}
 80027f2:	b082      	sub	sp, #8
 80027f4:	af00      	add	r7, sp, #0
 80027f6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	3b01      	subs	r3, #1
 80027fc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002800:	d301      	bcc.n	8002806 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002802:	2301      	movs	r3, #1
 8002804:	e00f      	b.n	8002826 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002806:	4a0a      	ldr	r2, [pc, #40]	@ (8002830 <SysTick_Config+0x40>)
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	3b01      	subs	r3, #1
 800280c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800280e:	210f      	movs	r1, #15
 8002810:	f04f 30ff 	mov.w	r0, #4294967295
 8002814:	f7ff ff90 	bl	8002738 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002818:	4b05      	ldr	r3, [pc, #20]	@ (8002830 <SysTick_Config+0x40>)
 800281a:	2200      	movs	r2, #0
 800281c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800281e:	4b04      	ldr	r3, [pc, #16]	@ (8002830 <SysTick_Config+0x40>)
 8002820:	2207      	movs	r2, #7
 8002822:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002824:	2300      	movs	r3, #0
}
 8002826:	4618      	mov	r0, r3
 8002828:	3708      	adds	r7, #8
 800282a:	46bd      	mov	sp, r7
 800282c:	bd80      	pop	{r7, pc}
 800282e:	bf00      	nop
 8002830:	e000e010 	.word	0xe000e010

08002834 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002834:	b580      	push	{r7, lr}
 8002836:	b082      	sub	sp, #8
 8002838:	af00      	add	r7, sp, #0
 800283a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800283c:	6878      	ldr	r0, [r7, #4]
 800283e:	f7ff ff49 	bl	80026d4 <__NVIC_SetPriorityGrouping>
}
 8002842:	bf00      	nop
 8002844:	3708      	adds	r7, #8
 8002846:	46bd      	mov	sp, r7
 8002848:	bd80      	pop	{r7, pc}

0800284a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800284a:	b580      	push	{r7, lr}
 800284c:	b086      	sub	sp, #24
 800284e:	af00      	add	r7, sp, #0
 8002850:	4603      	mov	r3, r0
 8002852:	60b9      	str	r1, [r7, #8]
 8002854:	607a      	str	r2, [r7, #4]
 8002856:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002858:	2300      	movs	r3, #0
 800285a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800285c:	f7ff ff5e 	bl	800271c <__NVIC_GetPriorityGrouping>
 8002860:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002862:	687a      	ldr	r2, [r7, #4]
 8002864:	68b9      	ldr	r1, [r7, #8]
 8002866:	6978      	ldr	r0, [r7, #20]
 8002868:	f7ff ff90 	bl	800278c <NVIC_EncodePriority>
 800286c:	4602      	mov	r2, r0
 800286e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002872:	4611      	mov	r1, r2
 8002874:	4618      	mov	r0, r3
 8002876:	f7ff ff5f 	bl	8002738 <__NVIC_SetPriority>
}
 800287a:	bf00      	nop
 800287c:	3718      	adds	r7, #24
 800287e:	46bd      	mov	sp, r7
 8002880:	bd80      	pop	{r7, pc}

08002882 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002882:	b580      	push	{r7, lr}
 8002884:	b082      	sub	sp, #8
 8002886:	af00      	add	r7, sp, #0
 8002888:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800288a:	6878      	ldr	r0, [r7, #4]
 800288c:	f7ff ffb0 	bl	80027f0 <SysTick_Config>
 8002890:	4603      	mov	r3, r0
}
 8002892:	4618      	mov	r0, r3
 8002894:	3708      	adds	r7, #8
 8002896:	46bd      	mov	sp, r7
 8002898:	bd80      	pop	{r7, pc}
	...

0800289c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800289c:	b480      	push	{r7}
 800289e:	b08b      	sub	sp, #44	@ 0x2c
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	6078      	str	r0, [r7, #4]
 80028a4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80028a6:	2300      	movs	r3, #0
 80028a8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80028aa:	2300      	movs	r3, #0
 80028ac:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80028ae:	e161      	b.n	8002b74 <HAL_GPIO_Init+0x2d8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80028b0:	2201      	movs	r2, #1
 80028b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028b4:	fa02 f303 	lsl.w	r3, r2, r3
 80028b8:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80028ba:	683b      	ldr	r3, [r7, #0]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	69fa      	ldr	r2, [r7, #28]
 80028c0:	4013      	ands	r3, r2
 80028c2:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80028c4:	69ba      	ldr	r2, [r7, #24]
 80028c6:	69fb      	ldr	r3, [r7, #28]
 80028c8:	429a      	cmp	r2, r3
 80028ca:	f040 8150 	bne.w	8002b6e <HAL_GPIO_Init+0x2d2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80028ce:	683b      	ldr	r3, [r7, #0]
 80028d0:	685b      	ldr	r3, [r3, #4]
 80028d2:	4a97      	ldr	r2, [pc, #604]	@ (8002b30 <HAL_GPIO_Init+0x294>)
 80028d4:	4293      	cmp	r3, r2
 80028d6:	d05e      	beq.n	8002996 <HAL_GPIO_Init+0xfa>
 80028d8:	4a95      	ldr	r2, [pc, #596]	@ (8002b30 <HAL_GPIO_Init+0x294>)
 80028da:	4293      	cmp	r3, r2
 80028dc:	d875      	bhi.n	80029ca <HAL_GPIO_Init+0x12e>
 80028de:	4a95      	ldr	r2, [pc, #596]	@ (8002b34 <HAL_GPIO_Init+0x298>)
 80028e0:	4293      	cmp	r3, r2
 80028e2:	d058      	beq.n	8002996 <HAL_GPIO_Init+0xfa>
 80028e4:	4a93      	ldr	r2, [pc, #588]	@ (8002b34 <HAL_GPIO_Init+0x298>)
 80028e6:	4293      	cmp	r3, r2
 80028e8:	d86f      	bhi.n	80029ca <HAL_GPIO_Init+0x12e>
 80028ea:	4a93      	ldr	r2, [pc, #588]	@ (8002b38 <HAL_GPIO_Init+0x29c>)
 80028ec:	4293      	cmp	r3, r2
 80028ee:	d052      	beq.n	8002996 <HAL_GPIO_Init+0xfa>
 80028f0:	4a91      	ldr	r2, [pc, #580]	@ (8002b38 <HAL_GPIO_Init+0x29c>)
 80028f2:	4293      	cmp	r3, r2
 80028f4:	d869      	bhi.n	80029ca <HAL_GPIO_Init+0x12e>
 80028f6:	4a91      	ldr	r2, [pc, #580]	@ (8002b3c <HAL_GPIO_Init+0x2a0>)
 80028f8:	4293      	cmp	r3, r2
 80028fa:	d04c      	beq.n	8002996 <HAL_GPIO_Init+0xfa>
 80028fc:	4a8f      	ldr	r2, [pc, #572]	@ (8002b3c <HAL_GPIO_Init+0x2a0>)
 80028fe:	4293      	cmp	r3, r2
 8002900:	d863      	bhi.n	80029ca <HAL_GPIO_Init+0x12e>
 8002902:	4a8f      	ldr	r2, [pc, #572]	@ (8002b40 <HAL_GPIO_Init+0x2a4>)
 8002904:	4293      	cmp	r3, r2
 8002906:	d046      	beq.n	8002996 <HAL_GPIO_Init+0xfa>
 8002908:	4a8d      	ldr	r2, [pc, #564]	@ (8002b40 <HAL_GPIO_Init+0x2a4>)
 800290a:	4293      	cmp	r3, r2
 800290c:	d85d      	bhi.n	80029ca <HAL_GPIO_Init+0x12e>
 800290e:	2b12      	cmp	r3, #18
 8002910:	d82a      	bhi.n	8002968 <HAL_GPIO_Init+0xcc>
 8002912:	2b12      	cmp	r3, #18
 8002914:	d859      	bhi.n	80029ca <HAL_GPIO_Init+0x12e>
 8002916:	a201      	add	r2, pc, #4	@ (adr r2, 800291c <HAL_GPIO_Init+0x80>)
 8002918:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800291c:	08002997 	.word	0x08002997
 8002920:	08002971 	.word	0x08002971
 8002924:	08002983 	.word	0x08002983
 8002928:	080029c5 	.word	0x080029c5
 800292c:	080029cb 	.word	0x080029cb
 8002930:	080029cb 	.word	0x080029cb
 8002934:	080029cb 	.word	0x080029cb
 8002938:	080029cb 	.word	0x080029cb
 800293c:	080029cb 	.word	0x080029cb
 8002940:	080029cb 	.word	0x080029cb
 8002944:	080029cb 	.word	0x080029cb
 8002948:	080029cb 	.word	0x080029cb
 800294c:	080029cb 	.word	0x080029cb
 8002950:	080029cb 	.word	0x080029cb
 8002954:	080029cb 	.word	0x080029cb
 8002958:	080029cb 	.word	0x080029cb
 800295c:	080029cb 	.word	0x080029cb
 8002960:	08002979 	.word	0x08002979
 8002964:	0800298d 	.word	0x0800298d
 8002968:	4a76      	ldr	r2, [pc, #472]	@ (8002b44 <HAL_GPIO_Init+0x2a8>)
 800296a:	4293      	cmp	r3, r2
 800296c:	d013      	beq.n	8002996 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800296e:	e02c      	b.n	80029ca <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002970:	683b      	ldr	r3, [r7, #0]
 8002972:	68db      	ldr	r3, [r3, #12]
 8002974:	623b      	str	r3, [r7, #32]
          break;
 8002976:	e029      	b.n	80029cc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002978:	683b      	ldr	r3, [r7, #0]
 800297a:	68db      	ldr	r3, [r3, #12]
 800297c:	3304      	adds	r3, #4
 800297e:	623b      	str	r3, [r7, #32]
          break;
 8002980:	e024      	b.n	80029cc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002982:	683b      	ldr	r3, [r7, #0]
 8002984:	68db      	ldr	r3, [r3, #12]
 8002986:	3308      	adds	r3, #8
 8002988:	623b      	str	r3, [r7, #32]
          break;
 800298a:	e01f      	b.n	80029cc <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 800298c:	683b      	ldr	r3, [r7, #0]
 800298e:	68db      	ldr	r3, [r3, #12]
 8002990:	330c      	adds	r3, #12
 8002992:	623b      	str	r3, [r7, #32]
          break;
 8002994:	e01a      	b.n	80029cc <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002996:	683b      	ldr	r3, [r7, #0]
 8002998:	689b      	ldr	r3, [r3, #8]
 800299a:	2b00      	cmp	r3, #0
 800299c:	d102      	bne.n	80029a4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800299e:	2304      	movs	r3, #4
 80029a0:	623b      	str	r3, [r7, #32]
          break;
 80029a2:	e013      	b.n	80029cc <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80029a4:	683b      	ldr	r3, [r7, #0]
 80029a6:	689b      	ldr	r3, [r3, #8]
 80029a8:	2b01      	cmp	r3, #1
 80029aa:	d105      	bne.n	80029b8 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80029ac:	2308      	movs	r3, #8
 80029ae:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	69fa      	ldr	r2, [r7, #28]
 80029b4:	611a      	str	r2, [r3, #16]
          break;
 80029b6:	e009      	b.n	80029cc <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80029b8:	2308      	movs	r3, #8
 80029ba:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	69fa      	ldr	r2, [r7, #28]
 80029c0:	615a      	str	r2, [r3, #20]
          break;
 80029c2:	e003      	b.n	80029cc <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80029c4:	2300      	movs	r3, #0
 80029c6:	623b      	str	r3, [r7, #32]
          break;
 80029c8:	e000      	b.n	80029cc <HAL_GPIO_Init+0x130>
          break;
 80029ca:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80029cc:	69bb      	ldr	r3, [r7, #24]
 80029ce:	2bff      	cmp	r3, #255	@ 0xff
 80029d0:	d801      	bhi.n	80029d6 <HAL_GPIO_Init+0x13a>
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	e001      	b.n	80029da <HAL_GPIO_Init+0x13e>
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	3304      	adds	r3, #4
 80029da:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80029dc:	69bb      	ldr	r3, [r7, #24]
 80029de:	2bff      	cmp	r3, #255	@ 0xff
 80029e0:	d802      	bhi.n	80029e8 <HAL_GPIO_Init+0x14c>
 80029e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029e4:	009b      	lsls	r3, r3, #2
 80029e6:	e002      	b.n	80029ee <HAL_GPIO_Init+0x152>
 80029e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029ea:	3b08      	subs	r3, #8
 80029ec:	009b      	lsls	r3, r3, #2
 80029ee:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80029f0:	697b      	ldr	r3, [r7, #20]
 80029f2:	681a      	ldr	r2, [r3, #0]
 80029f4:	210f      	movs	r1, #15
 80029f6:	693b      	ldr	r3, [r7, #16]
 80029f8:	fa01 f303 	lsl.w	r3, r1, r3
 80029fc:	43db      	mvns	r3, r3
 80029fe:	401a      	ands	r2, r3
 8002a00:	6a39      	ldr	r1, [r7, #32]
 8002a02:	693b      	ldr	r3, [r7, #16]
 8002a04:	fa01 f303 	lsl.w	r3, r1, r3
 8002a08:	431a      	orrs	r2, r3
 8002a0a:	697b      	ldr	r3, [r7, #20]
 8002a0c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002a0e:	683b      	ldr	r3, [r7, #0]
 8002a10:	685b      	ldr	r3, [r3, #4]
 8002a12:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	f000 80a9 	beq.w	8002b6e <HAL_GPIO_Init+0x2d2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002a1c:	4b4a      	ldr	r3, [pc, #296]	@ (8002b48 <HAL_GPIO_Init+0x2ac>)
 8002a1e:	699b      	ldr	r3, [r3, #24]
 8002a20:	4a49      	ldr	r2, [pc, #292]	@ (8002b48 <HAL_GPIO_Init+0x2ac>)
 8002a22:	f043 0301 	orr.w	r3, r3, #1
 8002a26:	6193      	str	r3, [r2, #24]
 8002a28:	4b47      	ldr	r3, [pc, #284]	@ (8002b48 <HAL_GPIO_Init+0x2ac>)
 8002a2a:	699b      	ldr	r3, [r3, #24]
 8002a2c:	f003 0301 	and.w	r3, r3, #1
 8002a30:	60bb      	str	r3, [r7, #8]
 8002a32:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002a34:	4a45      	ldr	r2, [pc, #276]	@ (8002b4c <HAL_GPIO_Init+0x2b0>)
 8002a36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a38:	089b      	lsrs	r3, r3, #2
 8002a3a:	3302      	adds	r3, #2
 8002a3c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002a40:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002a42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a44:	f003 0303 	and.w	r3, r3, #3
 8002a48:	009b      	lsls	r3, r3, #2
 8002a4a:	220f      	movs	r2, #15
 8002a4c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a50:	43db      	mvns	r3, r3
 8002a52:	68fa      	ldr	r2, [r7, #12]
 8002a54:	4013      	ands	r3, r2
 8002a56:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	4a3d      	ldr	r2, [pc, #244]	@ (8002b50 <HAL_GPIO_Init+0x2b4>)
 8002a5c:	4293      	cmp	r3, r2
 8002a5e:	d00d      	beq.n	8002a7c <HAL_GPIO_Init+0x1e0>
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	4a3c      	ldr	r2, [pc, #240]	@ (8002b54 <HAL_GPIO_Init+0x2b8>)
 8002a64:	4293      	cmp	r3, r2
 8002a66:	d007      	beq.n	8002a78 <HAL_GPIO_Init+0x1dc>
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	4a3b      	ldr	r2, [pc, #236]	@ (8002b58 <HAL_GPIO_Init+0x2bc>)
 8002a6c:	4293      	cmp	r3, r2
 8002a6e:	d101      	bne.n	8002a74 <HAL_GPIO_Init+0x1d8>
 8002a70:	2302      	movs	r3, #2
 8002a72:	e004      	b.n	8002a7e <HAL_GPIO_Init+0x1e2>
 8002a74:	2303      	movs	r3, #3
 8002a76:	e002      	b.n	8002a7e <HAL_GPIO_Init+0x1e2>
 8002a78:	2301      	movs	r3, #1
 8002a7a:	e000      	b.n	8002a7e <HAL_GPIO_Init+0x1e2>
 8002a7c:	2300      	movs	r3, #0
 8002a7e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002a80:	f002 0203 	and.w	r2, r2, #3
 8002a84:	0092      	lsls	r2, r2, #2
 8002a86:	4093      	lsls	r3, r2
 8002a88:	68fa      	ldr	r2, [r7, #12]
 8002a8a:	4313      	orrs	r3, r2
 8002a8c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002a8e:	492f      	ldr	r1, [pc, #188]	@ (8002b4c <HAL_GPIO_Init+0x2b0>)
 8002a90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a92:	089b      	lsrs	r3, r3, #2
 8002a94:	3302      	adds	r3, #2
 8002a96:	68fa      	ldr	r2, [r7, #12]
 8002a98:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002a9c:	683b      	ldr	r3, [r7, #0]
 8002a9e:	685b      	ldr	r3, [r3, #4]
 8002aa0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d006      	beq.n	8002ab6 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002aa8:	4b2c      	ldr	r3, [pc, #176]	@ (8002b5c <HAL_GPIO_Init+0x2c0>)
 8002aaa:	689a      	ldr	r2, [r3, #8]
 8002aac:	492b      	ldr	r1, [pc, #172]	@ (8002b5c <HAL_GPIO_Init+0x2c0>)
 8002aae:	69bb      	ldr	r3, [r7, #24]
 8002ab0:	4313      	orrs	r3, r2
 8002ab2:	608b      	str	r3, [r1, #8]
 8002ab4:	e006      	b.n	8002ac4 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002ab6:	4b29      	ldr	r3, [pc, #164]	@ (8002b5c <HAL_GPIO_Init+0x2c0>)
 8002ab8:	689a      	ldr	r2, [r3, #8]
 8002aba:	69bb      	ldr	r3, [r7, #24]
 8002abc:	43db      	mvns	r3, r3
 8002abe:	4927      	ldr	r1, [pc, #156]	@ (8002b5c <HAL_GPIO_Init+0x2c0>)
 8002ac0:	4013      	ands	r3, r2
 8002ac2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002ac4:	683b      	ldr	r3, [r7, #0]
 8002ac6:	685b      	ldr	r3, [r3, #4]
 8002ac8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d006      	beq.n	8002ade <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002ad0:	4b22      	ldr	r3, [pc, #136]	@ (8002b5c <HAL_GPIO_Init+0x2c0>)
 8002ad2:	68da      	ldr	r2, [r3, #12]
 8002ad4:	4921      	ldr	r1, [pc, #132]	@ (8002b5c <HAL_GPIO_Init+0x2c0>)
 8002ad6:	69bb      	ldr	r3, [r7, #24]
 8002ad8:	4313      	orrs	r3, r2
 8002ada:	60cb      	str	r3, [r1, #12]
 8002adc:	e006      	b.n	8002aec <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002ade:	4b1f      	ldr	r3, [pc, #124]	@ (8002b5c <HAL_GPIO_Init+0x2c0>)
 8002ae0:	68da      	ldr	r2, [r3, #12]
 8002ae2:	69bb      	ldr	r3, [r7, #24]
 8002ae4:	43db      	mvns	r3, r3
 8002ae6:	491d      	ldr	r1, [pc, #116]	@ (8002b5c <HAL_GPIO_Init+0x2c0>)
 8002ae8:	4013      	ands	r3, r2
 8002aea:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002aec:	683b      	ldr	r3, [r7, #0]
 8002aee:	685b      	ldr	r3, [r3, #4]
 8002af0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d006      	beq.n	8002b06 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002af8:	4b18      	ldr	r3, [pc, #96]	@ (8002b5c <HAL_GPIO_Init+0x2c0>)
 8002afa:	685a      	ldr	r2, [r3, #4]
 8002afc:	4917      	ldr	r1, [pc, #92]	@ (8002b5c <HAL_GPIO_Init+0x2c0>)
 8002afe:	69bb      	ldr	r3, [r7, #24]
 8002b00:	4313      	orrs	r3, r2
 8002b02:	604b      	str	r3, [r1, #4]
 8002b04:	e006      	b.n	8002b14 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002b06:	4b15      	ldr	r3, [pc, #84]	@ (8002b5c <HAL_GPIO_Init+0x2c0>)
 8002b08:	685a      	ldr	r2, [r3, #4]
 8002b0a:	69bb      	ldr	r3, [r7, #24]
 8002b0c:	43db      	mvns	r3, r3
 8002b0e:	4913      	ldr	r1, [pc, #76]	@ (8002b5c <HAL_GPIO_Init+0x2c0>)
 8002b10:	4013      	ands	r3, r2
 8002b12:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002b14:	683b      	ldr	r3, [r7, #0]
 8002b16:	685b      	ldr	r3, [r3, #4]
 8002b18:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d01f      	beq.n	8002b60 <HAL_GPIO_Init+0x2c4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002b20:	4b0e      	ldr	r3, [pc, #56]	@ (8002b5c <HAL_GPIO_Init+0x2c0>)
 8002b22:	681a      	ldr	r2, [r3, #0]
 8002b24:	490d      	ldr	r1, [pc, #52]	@ (8002b5c <HAL_GPIO_Init+0x2c0>)
 8002b26:	69bb      	ldr	r3, [r7, #24]
 8002b28:	4313      	orrs	r3, r2
 8002b2a:	600b      	str	r3, [r1, #0]
 8002b2c:	e01f      	b.n	8002b6e <HAL_GPIO_Init+0x2d2>
 8002b2e:	bf00      	nop
 8002b30:	10320000 	.word	0x10320000
 8002b34:	10310000 	.word	0x10310000
 8002b38:	10220000 	.word	0x10220000
 8002b3c:	10210000 	.word	0x10210000
 8002b40:	10120000 	.word	0x10120000
 8002b44:	10110000 	.word	0x10110000
 8002b48:	40021000 	.word	0x40021000
 8002b4c:	40010000 	.word	0x40010000
 8002b50:	40010800 	.word	0x40010800
 8002b54:	40010c00 	.word	0x40010c00
 8002b58:	40011000 	.word	0x40011000
 8002b5c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002b60:	4b0b      	ldr	r3, [pc, #44]	@ (8002b90 <HAL_GPIO_Init+0x2f4>)
 8002b62:	681a      	ldr	r2, [r3, #0]
 8002b64:	69bb      	ldr	r3, [r7, #24]
 8002b66:	43db      	mvns	r3, r3
 8002b68:	4909      	ldr	r1, [pc, #36]	@ (8002b90 <HAL_GPIO_Init+0x2f4>)
 8002b6a:	4013      	ands	r3, r2
 8002b6c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002b6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b70:	3301      	adds	r3, #1
 8002b72:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002b74:	683b      	ldr	r3, [r7, #0]
 8002b76:	681a      	ldr	r2, [r3, #0]
 8002b78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b7a:	fa22 f303 	lsr.w	r3, r2, r3
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	f47f ae96 	bne.w	80028b0 <HAL_GPIO_Init+0x14>
  }
}
 8002b84:	bf00      	nop
 8002b86:	bf00      	nop
 8002b88:	372c      	adds	r7, #44	@ 0x2c
 8002b8a:	46bd      	mov	sp, r7
 8002b8c:	bc80      	pop	{r7}
 8002b8e:	4770      	bx	lr
 8002b90:	40010400 	.word	0x40010400

08002b94 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002b94:	b480      	push	{r7}
 8002b96:	b083      	sub	sp, #12
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	6078      	str	r0, [r7, #4]
 8002b9c:	460b      	mov	r3, r1
 8002b9e:	807b      	strh	r3, [r7, #2]
 8002ba0:	4613      	mov	r3, r2
 8002ba2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002ba4:	787b      	ldrb	r3, [r7, #1]
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d003      	beq.n	8002bb2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002baa:	887a      	ldrh	r2, [r7, #2]
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002bb0:	e003      	b.n	8002bba <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002bb2:	887b      	ldrh	r3, [r7, #2]
 8002bb4:	041a      	lsls	r2, r3, #16
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	611a      	str	r2, [r3, #16]
}
 8002bba:	bf00      	nop
 8002bbc:	370c      	adds	r7, #12
 8002bbe:	46bd      	mov	sp, r7
 8002bc0:	bc80      	pop	{r7}
 8002bc2:	4770      	bx	lr

08002bc4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002bc4:	b580      	push	{r7, lr}
 8002bc6:	b084      	sub	sp, #16
 8002bc8:	af00      	add	r7, sp, #0
 8002bca:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d101      	bne.n	8002bd6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002bd2:	2301      	movs	r3, #1
 8002bd4:	e12b      	b.n	8002e2e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002bdc:	b2db      	uxtb	r3, r3
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d106      	bne.n	8002bf0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	2200      	movs	r2, #0
 8002be6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002bea:	6878      	ldr	r0, [r7, #4]
 8002bec:	f7ff fbb6 	bl	800235c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	2224      	movs	r2, #36	@ 0x24
 8002bf4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	681b      	ldr	r3, [r3, #0]
 8002bfc:	681a      	ldr	r2, [r3, #0]
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f022 0201 	bic.w	r2, r2, #1
 8002c06:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	681a      	ldr	r2, [r3, #0]
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002c16:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	681a      	ldr	r2, [r3, #0]
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002c26:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002c28:	f001 fbfc 	bl	8004424 <HAL_RCC_GetPCLK1Freq>
 8002c2c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	685b      	ldr	r3, [r3, #4]
 8002c32:	4a81      	ldr	r2, [pc, #516]	@ (8002e38 <HAL_I2C_Init+0x274>)
 8002c34:	4293      	cmp	r3, r2
 8002c36:	d807      	bhi.n	8002c48 <HAL_I2C_Init+0x84>
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	4a80      	ldr	r2, [pc, #512]	@ (8002e3c <HAL_I2C_Init+0x278>)
 8002c3c:	4293      	cmp	r3, r2
 8002c3e:	bf94      	ite	ls
 8002c40:	2301      	movls	r3, #1
 8002c42:	2300      	movhi	r3, #0
 8002c44:	b2db      	uxtb	r3, r3
 8002c46:	e006      	b.n	8002c56 <HAL_I2C_Init+0x92>
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	4a7d      	ldr	r2, [pc, #500]	@ (8002e40 <HAL_I2C_Init+0x27c>)
 8002c4c:	4293      	cmp	r3, r2
 8002c4e:	bf94      	ite	ls
 8002c50:	2301      	movls	r3, #1
 8002c52:	2300      	movhi	r3, #0
 8002c54:	b2db      	uxtb	r3, r3
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d001      	beq.n	8002c5e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002c5a:	2301      	movs	r3, #1
 8002c5c:	e0e7      	b.n	8002e2e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002c5e:	68fb      	ldr	r3, [r7, #12]
 8002c60:	4a78      	ldr	r2, [pc, #480]	@ (8002e44 <HAL_I2C_Init+0x280>)
 8002c62:	fba2 2303 	umull	r2, r3, r2, r3
 8002c66:	0c9b      	lsrs	r3, r3, #18
 8002c68:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	685b      	ldr	r3, [r3, #4]
 8002c70:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	68ba      	ldr	r2, [r7, #8]
 8002c7a:	430a      	orrs	r2, r1
 8002c7c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	6a1b      	ldr	r3, [r3, #32]
 8002c84:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	685b      	ldr	r3, [r3, #4]
 8002c8c:	4a6a      	ldr	r2, [pc, #424]	@ (8002e38 <HAL_I2C_Init+0x274>)
 8002c8e:	4293      	cmp	r3, r2
 8002c90:	d802      	bhi.n	8002c98 <HAL_I2C_Init+0xd4>
 8002c92:	68bb      	ldr	r3, [r7, #8]
 8002c94:	3301      	adds	r3, #1
 8002c96:	e009      	b.n	8002cac <HAL_I2C_Init+0xe8>
 8002c98:	68bb      	ldr	r3, [r7, #8]
 8002c9a:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002c9e:	fb02 f303 	mul.w	r3, r2, r3
 8002ca2:	4a69      	ldr	r2, [pc, #420]	@ (8002e48 <HAL_I2C_Init+0x284>)
 8002ca4:	fba2 2303 	umull	r2, r3, r2, r3
 8002ca8:	099b      	lsrs	r3, r3, #6
 8002caa:	3301      	adds	r3, #1
 8002cac:	687a      	ldr	r2, [r7, #4]
 8002cae:	6812      	ldr	r2, [r2, #0]
 8002cb0:	430b      	orrs	r3, r1
 8002cb2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	69db      	ldr	r3, [r3, #28]
 8002cba:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002cbe:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	685b      	ldr	r3, [r3, #4]
 8002cc6:	495c      	ldr	r1, [pc, #368]	@ (8002e38 <HAL_I2C_Init+0x274>)
 8002cc8:	428b      	cmp	r3, r1
 8002cca:	d819      	bhi.n	8002d00 <HAL_I2C_Init+0x13c>
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	1e59      	subs	r1, r3, #1
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	685b      	ldr	r3, [r3, #4]
 8002cd4:	005b      	lsls	r3, r3, #1
 8002cd6:	fbb1 f3f3 	udiv	r3, r1, r3
 8002cda:	1c59      	adds	r1, r3, #1
 8002cdc:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002ce0:	400b      	ands	r3, r1
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d00a      	beq.n	8002cfc <HAL_I2C_Init+0x138>
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	1e59      	subs	r1, r3, #1
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	685b      	ldr	r3, [r3, #4]
 8002cee:	005b      	lsls	r3, r3, #1
 8002cf0:	fbb1 f3f3 	udiv	r3, r1, r3
 8002cf4:	3301      	adds	r3, #1
 8002cf6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002cfa:	e051      	b.n	8002da0 <HAL_I2C_Init+0x1dc>
 8002cfc:	2304      	movs	r3, #4
 8002cfe:	e04f      	b.n	8002da0 <HAL_I2C_Init+0x1dc>
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	689b      	ldr	r3, [r3, #8]
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d111      	bne.n	8002d2c <HAL_I2C_Init+0x168>
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	1e58      	subs	r0, r3, #1
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	6859      	ldr	r1, [r3, #4]
 8002d10:	460b      	mov	r3, r1
 8002d12:	005b      	lsls	r3, r3, #1
 8002d14:	440b      	add	r3, r1
 8002d16:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d1a:	3301      	adds	r3, #1
 8002d1c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	bf0c      	ite	eq
 8002d24:	2301      	moveq	r3, #1
 8002d26:	2300      	movne	r3, #0
 8002d28:	b2db      	uxtb	r3, r3
 8002d2a:	e012      	b.n	8002d52 <HAL_I2C_Init+0x18e>
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	1e58      	subs	r0, r3, #1
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	6859      	ldr	r1, [r3, #4]
 8002d34:	460b      	mov	r3, r1
 8002d36:	009b      	lsls	r3, r3, #2
 8002d38:	440b      	add	r3, r1
 8002d3a:	0099      	lsls	r1, r3, #2
 8002d3c:	440b      	add	r3, r1
 8002d3e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d42:	3301      	adds	r3, #1
 8002d44:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d48:	2b00      	cmp	r3, #0
 8002d4a:	bf0c      	ite	eq
 8002d4c:	2301      	moveq	r3, #1
 8002d4e:	2300      	movne	r3, #0
 8002d50:	b2db      	uxtb	r3, r3
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d001      	beq.n	8002d5a <HAL_I2C_Init+0x196>
 8002d56:	2301      	movs	r3, #1
 8002d58:	e022      	b.n	8002da0 <HAL_I2C_Init+0x1dc>
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	689b      	ldr	r3, [r3, #8]
 8002d5e:	2b00      	cmp	r3, #0
 8002d60:	d10e      	bne.n	8002d80 <HAL_I2C_Init+0x1bc>
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	1e58      	subs	r0, r3, #1
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	6859      	ldr	r1, [r3, #4]
 8002d6a:	460b      	mov	r3, r1
 8002d6c:	005b      	lsls	r3, r3, #1
 8002d6e:	440b      	add	r3, r1
 8002d70:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d74:	3301      	adds	r3, #1
 8002d76:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d7a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002d7e:	e00f      	b.n	8002da0 <HAL_I2C_Init+0x1dc>
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	1e58      	subs	r0, r3, #1
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	6859      	ldr	r1, [r3, #4]
 8002d88:	460b      	mov	r3, r1
 8002d8a:	009b      	lsls	r3, r3, #2
 8002d8c:	440b      	add	r3, r1
 8002d8e:	0099      	lsls	r1, r3, #2
 8002d90:	440b      	add	r3, r1
 8002d92:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d96:	3301      	adds	r3, #1
 8002d98:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002d9c:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002da0:	6879      	ldr	r1, [r7, #4]
 8002da2:	6809      	ldr	r1, [r1, #0]
 8002da4:	4313      	orrs	r3, r2
 8002da6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	69da      	ldr	r2, [r3, #28]
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	6a1b      	ldr	r3, [r3, #32]
 8002dba:	431a      	orrs	r2, r3
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	430a      	orrs	r2, r1
 8002dc2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	689b      	ldr	r3, [r3, #8]
 8002dca:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002dce:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002dd2:	687a      	ldr	r2, [r7, #4]
 8002dd4:	6911      	ldr	r1, [r2, #16]
 8002dd6:	687a      	ldr	r2, [r7, #4]
 8002dd8:	68d2      	ldr	r2, [r2, #12]
 8002dda:	4311      	orrs	r1, r2
 8002ddc:	687a      	ldr	r2, [r7, #4]
 8002dde:	6812      	ldr	r2, [r2, #0]
 8002de0:	430b      	orrs	r3, r1
 8002de2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	68db      	ldr	r3, [r3, #12]
 8002dea:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	695a      	ldr	r2, [r3, #20]
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	699b      	ldr	r3, [r3, #24]
 8002df6:	431a      	orrs	r2, r3
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	430a      	orrs	r2, r1
 8002dfe:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	681a      	ldr	r2, [r3, #0]
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f042 0201 	orr.w	r2, r2, #1
 8002e0e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	2200      	movs	r2, #0
 8002e14:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	2220      	movs	r2, #32
 8002e1a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	2200      	movs	r2, #0
 8002e22:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	2200      	movs	r2, #0
 8002e28:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002e2c:	2300      	movs	r3, #0
}
 8002e2e:	4618      	mov	r0, r3
 8002e30:	3710      	adds	r7, #16
 8002e32:	46bd      	mov	sp, r7
 8002e34:	bd80      	pop	{r7, pc}
 8002e36:	bf00      	nop
 8002e38:	000186a0 	.word	0x000186a0
 8002e3c:	001e847f 	.word	0x001e847f
 8002e40:	003d08ff 	.word	0x003d08ff
 8002e44:	431bde83 	.word	0x431bde83
 8002e48:	10624dd3 	.word	0x10624dd3

08002e4c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002e4c:	b580      	push	{r7, lr}
 8002e4e:	b088      	sub	sp, #32
 8002e50:	af02      	add	r7, sp, #8
 8002e52:	60f8      	str	r0, [r7, #12]
 8002e54:	4608      	mov	r0, r1
 8002e56:	4611      	mov	r1, r2
 8002e58:	461a      	mov	r2, r3
 8002e5a:	4603      	mov	r3, r0
 8002e5c:	817b      	strh	r3, [r7, #10]
 8002e5e:	460b      	mov	r3, r1
 8002e60:	813b      	strh	r3, [r7, #8]
 8002e62:	4613      	mov	r3, r2
 8002e64:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002e66:	f7ff fc2b 	bl	80026c0 <HAL_GetTick>
 8002e6a:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002e72:	b2db      	uxtb	r3, r3
 8002e74:	2b20      	cmp	r3, #32
 8002e76:	f040 80d9 	bne.w	800302c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002e7a:	697b      	ldr	r3, [r7, #20]
 8002e7c:	9300      	str	r3, [sp, #0]
 8002e7e:	2319      	movs	r3, #25
 8002e80:	2201      	movs	r2, #1
 8002e82:	496d      	ldr	r1, [pc, #436]	@ (8003038 <HAL_I2C_Mem_Write+0x1ec>)
 8002e84:	68f8      	ldr	r0, [r7, #12]
 8002e86:	f000 fccd 	bl	8003824 <I2C_WaitOnFlagUntilTimeout>
 8002e8a:	4603      	mov	r3, r0
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d001      	beq.n	8002e94 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8002e90:	2302      	movs	r3, #2
 8002e92:	e0cc      	b.n	800302e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002e9a:	2b01      	cmp	r3, #1
 8002e9c:	d101      	bne.n	8002ea2 <HAL_I2C_Mem_Write+0x56>
 8002e9e:	2302      	movs	r3, #2
 8002ea0:	e0c5      	b.n	800302e <HAL_I2C_Mem_Write+0x1e2>
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	2201      	movs	r2, #1
 8002ea6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002eaa:	68fb      	ldr	r3, [r7, #12]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	f003 0301 	and.w	r3, r3, #1
 8002eb4:	2b01      	cmp	r3, #1
 8002eb6:	d007      	beq.n	8002ec8 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	681a      	ldr	r2, [r3, #0]
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	f042 0201 	orr.w	r2, r2, #1
 8002ec6:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	681a      	ldr	r2, [r3, #0]
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002ed6:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002ed8:	68fb      	ldr	r3, [r7, #12]
 8002eda:	2221      	movs	r2, #33	@ 0x21
 8002edc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	2240      	movs	r2, #64	@ 0x40
 8002ee4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	2200      	movs	r2, #0
 8002eec:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	6a3a      	ldr	r2, [r7, #32]
 8002ef2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002ef8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002efe:	b29a      	uxth	r2, r3
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002f04:	68fb      	ldr	r3, [r7, #12]
 8002f06:	4a4d      	ldr	r2, [pc, #308]	@ (800303c <HAL_I2C_Mem_Write+0x1f0>)
 8002f08:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002f0a:	88f8      	ldrh	r0, [r7, #6]
 8002f0c:	893a      	ldrh	r2, [r7, #8]
 8002f0e:	8979      	ldrh	r1, [r7, #10]
 8002f10:	697b      	ldr	r3, [r7, #20]
 8002f12:	9301      	str	r3, [sp, #4]
 8002f14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f16:	9300      	str	r3, [sp, #0]
 8002f18:	4603      	mov	r3, r0
 8002f1a:	68f8      	ldr	r0, [r7, #12]
 8002f1c:	f000 fb04 	bl	8003528 <I2C_RequestMemoryWrite>
 8002f20:	4603      	mov	r3, r0
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d052      	beq.n	8002fcc <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8002f26:	2301      	movs	r3, #1
 8002f28:	e081      	b.n	800302e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002f2a:	697a      	ldr	r2, [r7, #20]
 8002f2c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002f2e:	68f8      	ldr	r0, [r7, #12]
 8002f30:	f000 fd92 	bl	8003a58 <I2C_WaitOnTXEFlagUntilTimeout>
 8002f34:	4603      	mov	r3, r0
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d00d      	beq.n	8002f56 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f3e:	2b04      	cmp	r3, #4
 8002f40:	d107      	bne.n	8002f52 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	681a      	ldr	r2, [r3, #0]
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002f50:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002f52:	2301      	movs	r3, #1
 8002f54:	e06b      	b.n	800302e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002f56:	68fb      	ldr	r3, [r7, #12]
 8002f58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f5a:	781a      	ldrb	r2, [r3, #0]
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f66:	1c5a      	adds	r2, r3, #1
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f70:	3b01      	subs	r3, #1
 8002f72:	b29a      	uxth	r2, r3
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f7c:	b29b      	uxth	r3, r3
 8002f7e:	3b01      	subs	r3, #1
 8002f80:	b29a      	uxth	r2, r3
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	695b      	ldr	r3, [r3, #20]
 8002f8c:	f003 0304 	and.w	r3, r3, #4
 8002f90:	2b04      	cmp	r3, #4
 8002f92:	d11b      	bne.n	8002fcc <HAL_I2C_Mem_Write+0x180>
 8002f94:	68fb      	ldr	r3, [r7, #12]
 8002f96:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d017      	beq.n	8002fcc <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fa0:	781a      	ldrb	r2, [r3, #0]
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fac:	1c5a      	adds	r2, r3, #1
 8002fae:	68fb      	ldr	r3, [r7, #12]
 8002fb0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fb6:	3b01      	subs	r3, #1
 8002fb8:	b29a      	uxth	r2, r3
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8002fbe:	68fb      	ldr	r3, [r7, #12]
 8002fc0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002fc2:	b29b      	uxth	r3, r3
 8002fc4:	3b01      	subs	r3, #1
 8002fc6:	b29a      	uxth	r2, r3
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d1aa      	bne.n	8002f2a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002fd4:	697a      	ldr	r2, [r7, #20]
 8002fd6:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002fd8:	68f8      	ldr	r0, [r7, #12]
 8002fda:	f000 fd85 	bl	8003ae8 <I2C_WaitOnBTFFlagUntilTimeout>
 8002fde:	4603      	mov	r3, r0
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d00d      	beq.n	8003000 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fe8:	2b04      	cmp	r3, #4
 8002fea:	d107      	bne.n	8002ffc <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002fec:	68fb      	ldr	r3, [r7, #12]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	681a      	ldr	r2, [r3, #0]
 8002ff2:	68fb      	ldr	r3, [r7, #12]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002ffa:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002ffc:	2301      	movs	r3, #1
 8002ffe:	e016      	b.n	800302e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	681a      	ldr	r2, [r3, #0]
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800300e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	2220      	movs	r2, #32
 8003014:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003018:	68fb      	ldr	r3, [r7, #12]
 800301a:	2200      	movs	r2, #0
 800301c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	2200      	movs	r2, #0
 8003024:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003028:	2300      	movs	r3, #0
 800302a:	e000      	b.n	800302e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 800302c:	2302      	movs	r3, #2
  }
}
 800302e:	4618      	mov	r0, r3
 8003030:	3718      	adds	r7, #24
 8003032:	46bd      	mov	sp, r7
 8003034:	bd80      	pop	{r7, pc}
 8003036:	bf00      	nop
 8003038:	00100002 	.word	0x00100002
 800303c:	ffff0000 	.word	0xffff0000

08003040 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003040:	b580      	push	{r7, lr}
 8003042:	b08c      	sub	sp, #48	@ 0x30
 8003044:	af02      	add	r7, sp, #8
 8003046:	60f8      	str	r0, [r7, #12]
 8003048:	4608      	mov	r0, r1
 800304a:	4611      	mov	r1, r2
 800304c:	461a      	mov	r2, r3
 800304e:	4603      	mov	r3, r0
 8003050:	817b      	strh	r3, [r7, #10]
 8003052:	460b      	mov	r3, r1
 8003054:	813b      	strh	r3, [r7, #8]
 8003056:	4613      	mov	r3, r2
 8003058:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t count = 0U;
 800305a:	2300      	movs	r3, #0
 800305c:	623b      	str	r3, [r7, #32]

  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800305e:	f7ff fb2f 	bl	80026c0 <HAL_GetTick>
 8003062:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800306a:	b2db      	uxtb	r3, r3
 800306c:	2b20      	cmp	r3, #32
 800306e:	f040 8250 	bne.w	8003512 <HAL_I2C_Mem_Read+0x4d2>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003072:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003074:	9300      	str	r3, [sp, #0]
 8003076:	2319      	movs	r3, #25
 8003078:	2201      	movs	r2, #1
 800307a:	4982      	ldr	r1, [pc, #520]	@ (8003284 <HAL_I2C_Mem_Read+0x244>)
 800307c:	68f8      	ldr	r0, [r7, #12]
 800307e:	f000 fbd1 	bl	8003824 <I2C_WaitOnFlagUntilTimeout>
 8003082:	4603      	mov	r3, r0
 8003084:	2b00      	cmp	r3, #0
 8003086:	d001      	beq.n	800308c <HAL_I2C_Mem_Read+0x4c>
    {
      return HAL_BUSY;
 8003088:	2302      	movs	r3, #2
 800308a:	e243      	b.n	8003514 <HAL_I2C_Mem_Read+0x4d4>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800308c:	68fb      	ldr	r3, [r7, #12]
 800308e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003092:	2b01      	cmp	r3, #1
 8003094:	d101      	bne.n	800309a <HAL_I2C_Mem_Read+0x5a>
 8003096:	2302      	movs	r3, #2
 8003098:	e23c      	b.n	8003514 <HAL_I2C_Mem_Read+0x4d4>
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	2201      	movs	r2, #1
 800309e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	f003 0301 	and.w	r3, r3, #1
 80030ac:	2b01      	cmp	r3, #1
 80030ae:	d007      	beq.n	80030c0 <HAL_I2C_Mem_Read+0x80>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	681a      	ldr	r2, [r3, #0]
 80030b6:	68fb      	ldr	r3, [r7, #12]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	f042 0201 	orr.w	r2, r2, #1
 80030be:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	681a      	ldr	r2, [r3, #0]
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80030ce:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	2222      	movs	r2, #34	@ 0x22
 80030d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	2240      	movs	r2, #64	@ 0x40
 80030dc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	2200      	movs	r2, #0
 80030e4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80030ea:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80030ec:	68fb      	ldr	r3, [r7, #12]
 80030ee:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80030f0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80030f6:	b29a      	uxth	r2, r3
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80030fc:	68fb      	ldr	r3, [r7, #12]
 80030fe:	4a62      	ldr	r2, [pc, #392]	@ (8003288 <HAL_I2C_Mem_Read+0x248>)
 8003100:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003102:	88f8      	ldrh	r0, [r7, #6]
 8003104:	893a      	ldrh	r2, [r7, #8]
 8003106:	8979      	ldrh	r1, [r7, #10]
 8003108:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800310a:	9301      	str	r3, [sp, #4]
 800310c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800310e:	9300      	str	r3, [sp, #0]
 8003110:	4603      	mov	r3, r0
 8003112:	68f8      	ldr	r0, [r7, #12]
 8003114:	f000 fa9e 	bl	8003654 <I2C_RequestMemoryRead>
 8003118:	4603      	mov	r3, r0
 800311a:	2b00      	cmp	r3, #0
 800311c:	d001      	beq.n	8003122 <HAL_I2C_Mem_Read+0xe2>
    {
      return HAL_ERROR;
 800311e:	2301      	movs	r3, #1
 8003120:	e1f8      	b.n	8003514 <HAL_I2C_Mem_Read+0x4d4>
    }

    if (hi2c->XferSize == 0U)
 8003122:	68fb      	ldr	r3, [r7, #12]
 8003124:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003126:	2b00      	cmp	r3, #0
 8003128:	d113      	bne.n	8003152 <HAL_I2C_Mem_Read+0x112>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800312a:	2300      	movs	r3, #0
 800312c:	61fb      	str	r3, [r7, #28]
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	695b      	ldr	r3, [r3, #20]
 8003134:	61fb      	str	r3, [r7, #28]
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	699b      	ldr	r3, [r3, #24]
 800313c:	61fb      	str	r3, [r7, #28]
 800313e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	681a      	ldr	r2, [r3, #0]
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800314e:	601a      	str	r2, [r3, #0]
 8003150:	e1cc      	b.n	80034ec <HAL_I2C_Mem_Read+0x4ac>
    }
    else if (hi2c->XferSize == 1U)
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003156:	2b01      	cmp	r3, #1
 8003158:	d11e      	bne.n	8003198 <HAL_I2C_Mem_Read+0x158>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	681a      	ldr	r2, [r3, #0]
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003168:	601a      	str	r2, [r3, #0]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800316a:	b672      	cpsid	i
}
 800316c:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800316e:	2300      	movs	r3, #0
 8003170:	61bb      	str	r3, [r7, #24]
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	695b      	ldr	r3, [r3, #20]
 8003178:	61bb      	str	r3, [r7, #24]
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	699b      	ldr	r3, [r3, #24]
 8003180:	61bb      	str	r3, [r7, #24]
 8003182:	69bb      	ldr	r3, [r7, #24]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	681a      	ldr	r2, [r3, #0]
 800318a:	68fb      	ldr	r3, [r7, #12]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003192:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8003194:	b662      	cpsie	i
}
 8003196:	e035      	b.n	8003204 <HAL_I2C_Mem_Read+0x1c4>

      /* Re-enable IRQs */
      __enable_irq();
    }
    else if (hi2c->XferSize == 2U)
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800319c:	2b02      	cmp	r3, #2
 800319e:	d11e      	bne.n	80031de <HAL_I2C_Mem_Read+0x19e>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	681a      	ldr	r2, [r3, #0]
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80031ae:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 80031b0:	b672      	cpsid	i
}
 80031b2:	bf00      	nop
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80031b4:	2300      	movs	r3, #0
 80031b6:	617b      	str	r3, [r7, #20]
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	695b      	ldr	r3, [r3, #20]
 80031be:	617b      	str	r3, [r7, #20]
 80031c0:	68fb      	ldr	r3, [r7, #12]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	699b      	ldr	r3, [r3, #24]
 80031c6:	617b      	str	r3, [r7, #20]
 80031c8:	697b      	ldr	r3, [r7, #20]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	681a      	ldr	r2, [r3, #0]
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80031d8:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80031da:	b662      	cpsie	i
}
 80031dc:	e012      	b.n	8003204 <HAL_I2C_Mem_Read+0x1c4>
      __enable_irq();
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80031de:	68fb      	ldr	r3, [r7, #12]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	681a      	ldr	r2, [r3, #0]
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80031ec:	601a      	str	r2, [r3, #0]
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80031ee:	2300      	movs	r3, #0
 80031f0:	613b      	str	r3, [r7, #16]
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	695b      	ldr	r3, [r3, #20]
 80031f8:	613b      	str	r3, [r7, #16]
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	699b      	ldr	r3, [r3, #24]
 8003200:	613b      	str	r3, [r7, #16]
 8003202:	693b      	ldr	r3, [r7, #16]
    }

    while (hi2c->XferSize > 0U)
 8003204:	e172      	b.n	80034ec <HAL_I2C_Mem_Read+0x4ac>
    {
      if (hi2c->XferSize <= 3U)
 8003206:	68fb      	ldr	r3, [r7, #12]
 8003208:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800320a:	2b03      	cmp	r3, #3
 800320c:	f200 811f 	bhi.w	800344e <HAL_I2C_Mem_Read+0x40e>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003214:	2b01      	cmp	r3, #1
 8003216:	d123      	bne.n	8003260 <HAL_I2C_Mem_Read+0x220>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003218:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800321a:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800321c:	68f8      	ldr	r0, [r7, #12]
 800321e:	f000 fcab 	bl	8003b78 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003222:	4603      	mov	r3, r0
 8003224:	2b00      	cmp	r3, #0
 8003226:	d001      	beq.n	800322c <HAL_I2C_Mem_Read+0x1ec>
          {
            return HAL_ERROR;
 8003228:	2301      	movs	r3, #1
 800322a:	e173      	b.n	8003514 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	691a      	ldr	r2, [r3, #16]
 8003232:	68fb      	ldr	r3, [r7, #12]
 8003234:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003236:	b2d2      	uxtb	r2, r2
 8003238:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800323e:	1c5a      	adds	r2, r3, #1
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003248:	3b01      	subs	r3, #1
 800324a:	b29a      	uxth	r2, r3
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003254:	b29b      	uxth	r3, r3
 8003256:	3b01      	subs	r3, #1
 8003258:	b29a      	uxth	r2, r3
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800325e:	e145      	b.n	80034ec <HAL_I2C_Mem_Read+0x4ac>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003264:	2b02      	cmp	r3, #2
 8003266:	d152      	bne.n	800330e <HAL_I2C_Mem_Read+0x2ce>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003268:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800326a:	9300      	str	r3, [sp, #0]
 800326c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800326e:	2200      	movs	r2, #0
 8003270:	4906      	ldr	r1, [pc, #24]	@ (800328c <HAL_I2C_Mem_Read+0x24c>)
 8003272:	68f8      	ldr	r0, [r7, #12]
 8003274:	f000 fad6 	bl	8003824 <I2C_WaitOnFlagUntilTimeout>
 8003278:	4603      	mov	r3, r0
 800327a:	2b00      	cmp	r3, #0
 800327c:	d008      	beq.n	8003290 <HAL_I2C_Mem_Read+0x250>
          {
            return HAL_ERROR;
 800327e:	2301      	movs	r3, #1
 8003280:	e148      	b.n	8003514 <HAL_I2C_Mem_Read+0x4d4>
 8003282:	bf00      	nop
 8003284:	00100002 	.word	0x00100002
 8003288:	ffff0000 	.word	0xffff0000
 800328c:	00010004 	.word	0x00010004
  __ASM volatile ("cpsid i" : : : "memory");
 8003290:	b672      	cpsid	i
}
 8003292:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	681b      	ldr	r3, [r3, #0]
 8003298:	681a      	ldr	r2, [r3, #0]
 800329a:	68fb      	ldr	r3, [r7, #12]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80032a2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	691a      	ldr	r2, [r3, #16]
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032ae:	b2d2      	uxtb	r2, r2
 80032b0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032b6:	1c5a      	adds	r2, r3, #1
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032c0:	3b01      	subs	r3, #1
 80032c2:	b29a      	uxth	r2, r3
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032cc:	b29b      	uxth	r3, r3
 80032ce:	3b01      	subs	r3, #1
 80032d0:	b29a      	uxth	r2, r3
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 80032d6:	b662      	cpsie	i
}
 80032d8:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	691a      	ldr	r2, [r3, #16]
 80032e0:	68fb      	ldr	r3, [r7, #12]
 80032e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032e4:	b2d2      	uxtb	r2, r2
 80032e6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032ec:	1c5a      	adds	r2, r3, #1
 80032ee:	68fb      	ldr	r3, [r7, #12]
 80032f0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032f6:	3b01      	subs	r3, #1
 80032f8:	b29a      	uxth	r2, r3
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003302:	b29b      	uxth	r3, r3
 8003304:	3b01      	subs	r3, #1
 8003306:	b29a      	uxth	r2, r3
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800330c:	e0ee      	b.n	80034ec <HAL_I2C_Mem_Read+0x4ac>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800330e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003310:	9300      	str	r3, [sp, #0]
 8003312:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003314:	2200      	movs	r2, #0
 8003316:	4981      	ldr	r1, [pc, #516]	@ (800351c <HAL_I2C_Mem_Read+0x4dc>)
 8003318:	68f8      	ldr	r0, [r7, #12]
 800331a:	f000 fa83 	bl	8003824 <I2C_WaitOnFlagUntilTimeout>
 800331e:	4603      	mov	r3, r0
 8003320:	2b00      	cmp	r3, #0
 8003322:	d001      	beq.n	8003328 <HAL_I2C_Mem_Read+0x2e8>
          {
            return HAL_ERROR;
 8003324:	2301      	movs	r3, #1
 8003326:	e0f5      	b.n	8003514 <HAL_I2C_Mem_Read+0x4d4>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003328:	68fb      	ldr	r3, [r7, #12]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	681a      	ldr	r2, [r3, #0]
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003336:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8003338:	b672      	cpsid	i
}
 800333a:	bf00      	nop
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800333c:	68fb      	ldr	r3, [r7, #12]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	691a      	ldr	r2, [r3, #16]
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003346:	b2d2      	uxtb	r2, r2
 8003348:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800334e:	1c5a      	adds	r2, r3, #1
 8003350:	68fb      	ldr	r3, [r7, #12]
 8003352:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003358:	3b01      	subs	r3, #1
 800335a:	b29a      	uxth	r2, r3
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003364:	b29b      	uxth	r3, r3
 8003366:	3b01      	subs	r3, #1
 8003368:	b29a      	uxth	r2, r3
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800336e:	4b6c      	ldr	r3, [pc, #432]	@ (8003520 <HAL_I2C_Mem_Read+0x4e0>)
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	08db      	lsrs	r3, r3, #3
 8003374:	4a6b      	ldr	r2, [pc, #428]	@ (8003524 <HAL_I2C_Mem_Read+0x4e4>)
 8003376:	fba2 2303 	umull	r2, r3, r2, r3
 800337a:	0a1a      	lsrs	r2, r3, #8
 800337c:	4613      	mov	r3, r2
 800337e:	009b      	lsls	r3, r3, #2
 8003380:	4413      	add	r3, r2
 8003382:	00da      	lsls	r2, r3, #3
 8003384:	1ad3      	subs	r3, r2, r3
 8003386:	623b      	str	r3, [r7, #32]
          do
          {
            count--;
 8003388:	6a3b      	ldr	r3, [r7, #32]
 800338a:	3b01      	subs	r3, #1
 800338c:	623b      	str	r3, [r7, #32]
            if (count == 0U)
 800338e:	6a3b      	ldr	r3, [r7, #32]
 8003390:	2b00      	cmp	r3, #0
 8003392:	d118      	bne.n	80033c6 <HAL_I2C_Mem_Read+0x386>
            {
              hi2c->PreviousState       = I2C_STATE_NONE;
 8003394:	68fb      	ldr	r3, [r7, #12]
 8003396:	2200      	movs	r2, #0
 8003398:	631a      	str	r2, [r3, #48]	@ 0x30
              hi2c->State               = HAL_I2C_STATE_READY;
 800339a:	68fb      	ldr	r3, [r7, #12]
 800339c:	2220      	movs	r2, #32
 800339e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
              hi2c->Mode                = HAL_I2C_MODE_NONE;
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	2200      	movs	r2, #0
 80033a6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
              hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033ae:	f043 0220 	orr.w	r2, r3, #32
 80033b2:	68fb      	ldr	r3, [r7, #12]
 80033b4:	641a      	str	r2, [r3, #64]	@ 0x40
  __ASM volatile ("cpsie i" : : : "memory");
 80033b6:	b662      	cpsie	i
}
 80033b8:	bf00      	nop

              /* Re-enable IRQs */
              __enable_irq();

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	2200      	movs	r2, #0
 80033be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

              return HAL_ERROR;
 80033c2:	2301      	movs	r3, #1
 80033c4:	e0a6      	b.n	8003514 <HAL_I2C_Mem_Read+0x4d4>
            }
          }
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET);
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	695b      	ldr	r3, [r3, #20]
 80033cc:	f003 0304 	and.w	r3, r3, #4
 80033d0:	2b04      	cmp	r3, #4
 80033d2:	d1d9      	bne.n	8003388 <HAL_I2C_Mem_Read+0x348>

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	681a      	ldr	r2, [r3, #0]
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80033e2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	691a      	ldr	r2, [r3, #16]
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033ee:	b2d2      	uxtb	r2, r2
 80033f0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033f6:	1c5a      	adds	r2, r3, #1
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003400:	3b01      	subs	r3, #1
 8003402:	b29a      	uxth	r2, r3
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800340c:	b29b      	uxth	r3, r3
 800340e:	3b01      	subs	r3, #1
 8003410:	b29a      	uxth	r2, r3
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	855a      	strh	r2, [r3, #42]	@ 0x2a
  __ASM volatile ("cpsie i" : : : "memory");
 8003416:	b662      	cpsie	i
}
 8003418:	bf00      	nop

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	691a      	ldr	r2, [r3, #16]
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003424:	b2d2      	uxtb	r2, r2
 8003426:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003428:	68fb      	ldr	r3, [r7, #12]
 800342a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800342c:	1c5a      	adds	r2, r3, #1
 800342e:	68fb      	ldr	r3, [r7, #12]
 8003430:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003436:	3b01      	subs	r3, #1
 8003438:	b29a      	uxth	r2, r3
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003442:	b29b      	uxth	r3, r3
 8003444:	3b01      	subs	r3, #1
 8003446:	b29a      	uxth	r2, r3
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800344c:	e04e      	b.n	80034ec <HAL_I2C_Mem_Read+0x4ac>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800344e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003450:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003452:	68f8      	ldr	r0, [r7, #12]
 8003454:	f000 fb90 	bl	8003b78 <I2C_WaitOnRXNEFlagUntilTimeout>
 8003458:	4603      	mov	r3, r0
 800345a:	2b00      	cmp	r3, #0
 800345c:	d001      	beq.n	8003462 <HAL_I2C_Mem_Read+0x422>
        {
          return HAL_ERROR;
 800345e:	2301      	movs	r3, #1
 8003460:	e058      	b.n	8003514 <HAL_I2C_Mem_Read+0x4d4>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	691a      	ldr	r2, [r3, #16]
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800346c:	b2d2      	uxtb	r2, r2
 800346e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003474:	1c5a      	adds	r2, r3, #1
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800347e:	3b01      	subs	r3, #1
 8003480:	b29a      	uxth	r2, r3
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800348a:	b29b      	uxth	r3, r3
 800348c:	3b01      	subs	r3, #1
 800348e:	b29a      	uxth	r2, r3
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8003494:	68fb      	ldr	r3, [r7, #12]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	695b      	ldr	r3, [r3, #20]
 800349a:	f003 0304 	and.w	r3, r3, #4
 800349e:	2b04      	cmp	r3, #4
 80034a0:	d124      	bne.n	80034ec <HAL_I2C_Mem_Read+0x4ac>
        {
          if (hi2c->XferSize == 3U)
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034a6:	2b03      	cmp	r3, #3
 80034a8:	d107      	bne.n	80034ba <HAL_I2C_Mem_Read+0x47a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	681a      	ldr	r2, [r3, #0]
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80034b8:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	691a      	ldr	r2, [r3, #16]
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034c4:	b2d2      	uxtb	r2, r2
 80034c6:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034cc:	1c5a      	adds	r2, r3, #1
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034d6:	3b01      	subs	r3, #1
 80034d8:	b29a      	uxth	r2, r3
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034e2:	b29b      	uxth	r3, r3
 80034e4:	3b01      	subs	r3, #1
 80034e6:	b29a      	uxth	r2, r3
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	f47f ae88 	bne.w	8003206 <HAL_I2C_Mem_Read+0x1c6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	2220      	movs	r2, #32
 80034fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80034fe:	68fb      	ldr	r3, [r7, #12]
 8003500:	2200      	movs	r2, #0
 8003502:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	2200      	movs	r2, #0
 800350a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800350e:	2300      	movs	r3, #0
 8003510:	e000      	b.n	8003514 <HAL_I2C_Mem_Read+0x4d4>
  }
  else
  {
    return HAL_BUSY;
 8003512:	2302      	movs	r3, #2
  }
}
 8003514:	4618      	mov	r0, r3
 8003516:	3728      	adds	r7, #40	@ 0x28
 8003518:	46bd      	mov	sp, r7
 800351a:	bd80      	pop	{r7, pc}
 800351c:	00010004 	.word	0x00010004
 8003520:	20000208 	.word	0x20000208
 8003524:	14f8b589 	.word	0x14f8b589

08003528 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003528:	b580      	push	{r7, lr}
 800352a:	b088      	sub	sp, #32
 800352c:	af02      	add	r7, sp, #8
 800352e:	60f8      	str	r0, [r7, #12]
 8003530:	4608      	mov	r0, r1
 8003532:	4611      	mov	r1, r2
 8003534:	461a      	mov	r2, r3
 8003536:	4603      	mov	r3, r0
 8003538:	817b      	strh	r3, [r7, #10]
 800353a:	460b      	mov	r3, r1
 800353c:	813b      	strh	r3, [r7, #8]
 800353e:	4613      	mov	r3, r2
 8003540:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003542:	68fb      	ldr	r3, [r7, #12]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	681a      	ldr	r2, [r3, #0]
 8003548:	68fb      	ldr	r3, [r7, #12]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003550:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003552:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003554:	9300      	str	r3, [sp, #0]
 8003556:	6a3b      	ldr	r3, [r7, #32]
 8003558:	2200      	movs	r2, #0
 800355a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800355e:	68f8      	ldr	r0, [r7, #12]
 8003560:	f000 f960 	bl	8003824 <I2C_WaitOnFlagUntilTimeout>
 8003564:	4603      	mov	r3, r0
 8003566:	2b00      	cmp	r3, #0
 8003568:	d00d      	beq.n	8003586 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800356a:	68fb      	ldr	r3, [r7, #12]
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003574:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003578:	d103      	bne.n	8003582 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800357a:	68fb      	ldr	r3, [r7, #12]
 800357c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003580:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003582:	2303      	movs	r3, #3
 8003584:	e05f      	b.n	8003646 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003586:	897b      	ldrh	r3, [r7, #10]
 8003588:	b2db      	uxtb	r3, r3
 800358a:	461a      	mov	r2, r3
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003594:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003596:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003598:	6a3a      	ldr	r2, [r7, #32]
 800359a:	492d      	ldr	r1, [pc, #180]	@ (8003650 <I2C_RequestMemoryWrite+0x128>)
 800359c:	68f8      	ldr	r0, [r7, #12]
 800359e:	f000 f9bb 	bl	8003918 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80035a2:	4603      	mov	r3, r0
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d001      	beq.n	80035ac <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80035a8:	2301      	movs	r3, #1
 80035aa:	e04c      	b.n	8003646 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80035ac:	2300      	movs	r3, #0
 80035ae:	617b      	str	r3, [r7, #20]
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	695b      	ldr	r3, [r3, #20]
 80035b6:	617b      	str	r3, [r7, #20]
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	699b      	ldr	r3, [r3, #24]
 80035be:	617b      	str	r3, [r7, #20]
 80035c0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80035c2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80035c4:	6a39      	ldr	r1, [r7, #32]
 80035c6:	68f8      	ldr	r0, [r7, #12]
 80035c8:	f000 fa46 	bl	8003a58 <I2C_WaitOnTXEFlagUntilTimeout>
 80035cc:	4603      	mov	r3, r0
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d00d      	beq.n	80035ee <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80035d2:	68fb      	ldr	r3, [r7, #12]
 80035d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035d6:	2b04      	cmp	r3, #4
 80035d8:	d107      	bne.n	80035ea <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	681a      	ldr	r2, [r3, #0]
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80035e8:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80035ea:	2301      	movs	r3, #1
 80035ec:	e02b      	b.n	8003646 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80035ee:	88fb      	ldrh	r3, [r7, #6]
 80035f0:	2b01      	cmp	r3, #1
 80035f2:	d105      	bne.n	8003600 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80035f4:	893b      	ldrh	r3, [r7, #8]
 80035f6:	b2da      	uxtb	r2, r3
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	611a      	str	r2, [r3, #16]
 80035fe:	e021      	b.n	8003644 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003600:	893b      	ldrh	r3, [r7, #8]
 8003602:	0a1b      	lsrs	r3, r3, #8
 8003604:	b29b      	uxth	r3, r3
 8003606:	b2da      	uxtb	r2, r3
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800360e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003610:	6a39      	ldr	r1, [r7, #32]
 8003612:	68f8      	ldr	r0, [r7, #12]
 8003614:	f000 fa20 	bl	8003a58 <I2C_WaitOnTXEFlagUntilTimeout>
 8003618:	4603      	mov	r3, r0
 800361a:	2b00      	cmp	r3, #0
 800361c:	d00d      	beq.n	800363a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003622:	2b04      	cmp	r3, #4
 8003624:	d107      	bne.n	8003636 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	681a      	ldr	r2, [r3, #0]
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003634:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003636:	2301      	movs	r3, #1
 8003638:	e005      	b.n	8003646 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800363a:	893b      	ldrh	r3, [r7, #8]
 800363c:	b2da      	uxtb	r2, r3
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003644:	2300      	movs	r3, #0
}
 8003646:	4618      	mov	r0, r3
 8003648:	3718      	adds	r7, #24
 800364a:	46bd      	mov	sp, r7
 800364c:	bd80      	pop	{r7, pc}
 800364e:	bf00      	nop
 8003650:	00010002 	.word	0x00010002

08003654 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003654:	b580      	push	{r7, lr}
 8003656:	b088      	sub	sp, #32
 8003658:	af02      	add	r7, sp, #8
 800365a:	60f8      	str	r0, [r7, #12]
 800365c:	4608      	mov	r0, r1
 800365e:	4611      	mov	r1, r2
 8003660:	461a      	mov	r2, r3
 8003662:	4603      	mov	r3, r0
 8003664:	817b      	strh	r3, [r7, #10]
 8003666:	460b      	mov	r3, r1
 8003668:	813b      	strh	r3, [r7, #8]
 800366a:	4613      	mov	r3, r2
 800366c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	681a      	ldr	r2, [r3, #0]
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800367c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	681a      	ldr	r2, [r3, #0]
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800368c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800368e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003690:	9300      	str	r3, [sp, #0]
 8003692:	6a3b      	ldr	r3, [r7, #32]
 8003694:	2200      	movs	r2, #0
 8003696:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800369a:	68f8      	ldr	r0, [r7, #12]
 800369c:	f000 f8c2 	bl	8003824 <I2C_WaitOnFlagUntilTimeout>
 80036a0:	4603      	mov	r3, r0
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d00d      	beq.n	80036c2 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	681b      	ldr	r3, [r3, #0]
 80036ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036b0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80036b4:	d103      	bne.n	80036be <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80036bc:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80036be:	2303      	movs	r3, #3
 80036c0:	e0aa      	b.n	8003818 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80036c2:	897b      	ldrh	r3, [r7, #10]
 80036c4:	b2db      	uxtb	r3, r3
 80036c6:	461a      	mov	r2, r3
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80036d0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80036d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036d4:	6a3a      	ldr	r2, [r7, #32]
 80036d6:	4952      	ldr	r1, [pc, #328]	@ (8003820 <I2C_RequestMemoryRead+0x1cc>)
 80036d8:	68f8      	ldr	r0, [r7, #12]
 80036da:	f000 f91d 	bl	8003918 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80036de:	4603      	mov	r3, r0
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d001      	beq.n	80036e8 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 80036e4:	2301      	movs	r3, #1
 80036e6:	e097      	b.n	8003818 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80036e8:	2300      	movs	r3, #0
 80036ea:	617b      	str	r3, [r7, #20]
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	695b      	ldr	r3, [r3, #20]
 80036f2:	617b      	str	r3, [r7, #20]
 80036f4:	68fb      	ldr	r3, [r7, #12]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	699b      	ldr	r3, [r3, #24]
 80036fa:	617b      	str	r3, [r7, #20]
 80036fc:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80036fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003700:	6a39      	ldr	r1, [r7, #32]
 8003702:	68f8      	ldr	r0, [r7, #12]
 8003704:	f000 f9a8 	bl	8003a58 <I2C_WaitOnTXEFlagUntilTimeout>
 8003708:	4603      	mov	r3, r0
 800370a:	2b00      	cmp	r3, #0
 800370c:	d00d      	beq.n	800372a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003712:	2b04      	cmp	r3, #4
 8003714:	d107      	bne.n	8003726 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	681a      	ldr	r2, [r3, #0]
 800371c:	68fb      	ldr	r3, [r7, #12]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003724:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003726:	2301      	movs	r3, #1
 8003728:	e076      	b.n	8003818 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800372a:	88fb      	ldrh	r3, [r7, #6]
 800372c:	2b01      	cmp	r3, #1
 800372e:	d105      	bne.n	800373c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003730:	893b      	ldrh	r3, [r7, #8]
 8003732:	b2da      	uxtb	r2, r3
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	611a      	str	r2, [r3, #16]
 800373a:	e021      	b.n	8003780 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800373c:	893b      	ldrh	r3, [r7, #8]
 800373e:	0a1b      	lsrs	r3, r3, #8
 8003740:	b29b      	uxth	r3, r3
 8003742:	b2da      	uxtb	r2, r3
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800374a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800374c:	6a39      	ldr	r1, [r7, #32]
 800374e:	68f8      	ldr	r0, [r7, #12]
 8003750:	f000 f982 	bl	8003a58 <I2C_WaitOnTXEFlagUntilTimeout>
 8003754:	4603      	mov	r3, r0
 8003756:	2b00      	cmp	r3, #0
 8003758:	d00d      	beq.n	8003776 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800375a:	68fb      	ldr	r3, [r7, #12]
 800375c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800375e:	2b04      	cmp	r3, #4
 8003760:	d107      	bne.n	8003772 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	681a      	ldr	r2, [r3, #0]
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003770:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003772:	2301      	movs	r3, #1
 8003774:	e050      	b.n	8003818 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003776:	893b      	ldrh	r3, [r7, #8]
 8003778:	b2da      	uxtb	r2, r3
 800377a:	68fb      	ldr	r3, [r7, #12]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003780:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003782:	6a39      	ldr	r1, [r7, #32]
 8003784:	68f8      	ldr	r0, [r7, #12]
 8003786:	f000 f967 	bl	8003a58 <I2C_WaitOnTXEFlagUntilTimeout>
 800378a:	4603      	mov	r3, r0
 800378c:	2b00      	cmp	r3, #0
 800378e:	d00d      	beq.n	80037ac <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003794:	2b04      	cmp	r3, #4
 8003796:	d107      	bne.n	80037a8 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	681a      	ldr	r2, [r3, #0]
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80037a6:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80037a8:	2301      	movs	r3, #1
 80037aa:	e035      	b.n	8003818 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	681a      	ldr	r2, [r3, #0]
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80037ba:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80037bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037be:	9300      	str	r3, [sp, #0]
 80037c0:	6a3b      	ldr	r3, [r7, #32]
 80037c2:	2200      	movs	r2, #0
 80037c4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80037c8:	68f8      	ldr	r0, [r7, #12]
 80037ca:	f000 f82b 	bl	8003824 <I2C_WaitOnFlagUntilTimeout>
 80037ce:	4603      	mov	r3, r0
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d00d      	beq.n	80037f0 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037de:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80037e2:	d103      	bne.n	80037ec <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80037ea:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80037ec:	2303      	movs	r3, #3
 80037ee:	e013      	b.n	8003818 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80037f0:	897b      	ldrh	r3, [r7, #10]
 80037f2:	b2db      	uxtb	r3, r3
 80037f4:	f043 0301 	orr.w	r3, r3, #1
 80037f8:	b2da      	uxtb	r2, r3
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003800:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003802:	6a3a      	ldr	r2, [r7, #32]
 8003804:	4906      	ldr	r1, [pc, #24]	@ (8003820 <I2C_RequestMemoryRead+0x1cc>)
 8003806:	68f8      	ldr	r0, [r7, #12]
 8003808:	f000 f886 	bl	8003918 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800380c:	4603      	mov	r3, r0
 800380e:	2b00      	cmp	r3, #0
 8003810:	d001      	beq.n	8003816 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8003812:	2301      	movs	r3, #1
 8003814:	e000      	b.n	8003818 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8003816:	2300      	movs	r3, #0
}
 8003818:	4618      	mov	r0, r3
 800381a:	3718      	adds	r7, #24
 800381c:	46bd      	mov	sp, r7
 800381e:	bd80      	pop	{r7, pc}
 8003820:	00010002 	.word	0x00010002

08003824 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003824:	b580      	push	{r7, lr}
 8003826:	b084      	sub	sp, #16
 8003828:	af00      	add	r7, sp, #0
 800382a:	60f8      	str	r0, [r7, #12]
 800382c:	60b9      	str	r1, [r7, #8]
 800382e:	603b      	str	r3, [r7, #0]
 8003830:	4613      	mov	r3, r2
 8003832:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003834:	e048      	b.n	80038c8 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003836:	683b      	ldr	r3, [r7, #0]
 8003838:	f1b3 3fff 	cmp.w	r3, #4294967295
 800383c:	d044      	beq.n	80038c8 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800383e:	f7fe ff3f 	bl	80026c0 <HAL_GetTick>
 8003842:	4602      	mov	r2, r0
 8003844:	69bb      	ldr	r3, [r7, #24]
 8003846:	1ad3      	subs	r3, r2, r3
 8003848:	683a      	ldr	r2, [r7, #0]
 800384a:	429a      	cmp	r2, r3
 800384c:	d302      	bcc.n	8003854 <I2C_WaitOnFlagUntilTimeout+0x30>
 800384e:	683b      	ldr	r3, [r7, #0]
 8003850:	2b00      	cmp	r3, #0
 8003852:	d139      	bne.n	80038c8 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003854:	68bb      	ldr	r3, [r7, #8]
 8003856:	0c1b      	lsrs	r3, r3, #16
 8003858:	b2db      	uxtb	r3, r3
 800385a:	2b01      	cmp	r3, #1
 800385c:	d10d      	bne.n	800387a <I2C_WaitOnFlagUntilTimeout+0x56>
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	695b      	ldr	r3, [r3, #20]
 8003864:	43da      	mvns	r2, r3
 8003866:	68bb      	ldr	r3, [r7, #8]
 8003868:	4013      	ands	r3, r2
 800386a:	b29b      	uxth	r3, r3
 800386c:	2b00      	cmp	r3, #0
 800386e:	bf0c      	ite	eq
 8003870:	2301      	moveq	r3, #1
 8003872:	2300      	movne	r3, #0
 8003874:	b2db      	uxtb	r3, r3
 8003876:	461a      	mov	r2, r3
 8003878:	e00c      	b.n	8003894 <I2C_WaitOnFlagUntilTimeout+0x70>
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	699b      	ldr	r3, [r3, #24]
 8003880:	43da      	mvns	r2, r3
 8003882:	68bb      	ldr	r3, [r7, #8]
 8003884:	4013      	ands	r3, r2
 8003886:	b29b      	uxth	r3, r3
 8003888:	2b00      	cmp	r3, #0
 800388a:	bf0c      	ite	eq
 800388c:	2301      	moveq	r3, #1
 800388e:	2300      	movne	r3, #0
 8003890:	b2db      	uxtb	r3, r3
 8003892:	461a      	mov	r2, r3
 8003894:	79fb      	ldrb	r3, [r7, #7]
 8003896:	429a      	cmp	r2, r3
 8003898:	d116      	bne.n	80038c8 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	2200      	movs	r2, #0
 800389e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	2220      	movs	r2, #32
 80038a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	2200      	movs	r2, #0
 80038ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038b4:	f043 0220 	orr.w	r2, r3, #32
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80038bc:	68fb      	ldr	r3, [r7, #12]
 80038be:	2200      	movs	r2, #0
 80038c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80038c4:	2301      	movs	r3, #1
 80038c6:	e023      	b.n	8003910 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80038c8:	68bb      	ldr	r3, [r7, #8]
 80038ca:	0c1b      	lsrs	r3, r3, #16
 80038cc:	b2db      	uxtb	r3, r3
 80038ce:	2b01      	cmp	r3, #1
 80038d0:	d10d      	bne.n	80038ee <I2C_WaitOnFlagUntilTimeout+0xca>
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	695b      	ldr	r3, [r3, #20]
 80038d8:	43da      	mvns	r2, r3
 80038da:	68bb      	ldr	r3, [r7, #8]
 80038dc:	4013      	ands	r3, r2
 80038de:	b29b      	uxth	r3, r3
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	bf0c      	ite	eq
 80038e4:	2301      	moveq	r3, #1
 80038e6:	2300      	movne	r3, #0
 80038e8:	b2db      	uxtb	r3, r3
 80038ea:	461a      	mov	r2, r3
 80038ec:	e00c      	b.n	8003908 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	699b      	ldr	r3, [r3, #24]
 80038f4:	43da      	mvns	r2, r3
 80038f6:	68bb      	ldr	r3, [r7, #8]
 80038f8:	4013      	ands	r3, r2
 80038fa:	b29b      	uxth	r3, r3
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	bf0c      	ite	eq
 8003900:	2301      	moveq	r3, #1
 8003902:	2300      	movne	r3, #0
 8003904:	b2db      	uxtb	r3, r3
 8003906:	461a      	mov	r2, r3
 8003908:	79fb      	ldrb	r3, [r7, #7]
 800390a:	429a      	cmp	r2, r3
 800390c:	d093      	beq.n	8003836 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800390e:	2300      	movs	r3, #0
}
 8003910:	4618      	mov	r0, r3
 8003912:	3710      	adds	r7, #16
 8003914:	46bd      	mov	sp, r7
 8003916:	bd80      	pop	{r7, pc}

08003918 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003918:	b580      	push	{r7, lr}
 800391a:	b084      	sub	sp, #16
 800391c:	af00      	add	r7, sp, #0
 800391e:	60f8      	str	r0, [r7, #12]
 8003920:	60b9      	str	r1, [r7, #8]
 8003922:	607a      	str	r2, [r7, #4]
 8003924:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003926:	e071      	b.n	8003a0c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	695b      	ldr	r3, [r3, #20]
 800392e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003932:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003936:	d123      	bne.n	8003980 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	681a      	ldr	r2, [r3, #0]
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003946:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003950:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	2200      	movs	r2, #0
 8003956:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	2220      	movs	r2, #32
 800395c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	2200      	movs	r2, #0
 8003964:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003968:	68fb      	ldr	r3, [r7, #12]
 800396a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800396c:	f043 0204 	orr.w	r2, r3, #4
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	2200      	movs	r2, #0
 8003978:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800397c:	2301      	movs	r3, #1
 800397e:	e067      	b.n	8003a50 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003986:	d041      	beq.n	8003a0c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003988:	f7fe fe9a 	bl	80026c0 <HAL_GetTick>
 800398c:	4602      	mov	r2, r0
 800398e:	683b      	ldr	r3, [r7, #0]
 8003990:	1ad3      	subs	r3, r2, r3
 8003992:	687a      	ldr	r2, [r7, #4]
 8003994:	429a      	cmp	r2, r3
 8003996:	d302      	bcc.n	800399e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	2b00      	cmp	r3, #0
 800399c:	d136      	bne.n	8003a0c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800399e:	68bb      	ldr	r3, [r7, #8]
 80039a0:	0c1b      	lsrs	r3, r3, #16
 80039a2:	b2db      	uxtb	r3, r3
 80039a4:	2b01      	cmp	r3, #1
 80039a6:	d10c      	bne.n	80039c2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	695b      	ldr	r3, [r3, #20]
 80039ae:	43da      	mvns	r2, r3
 80039b0:	68bb      	ldr	r3, [r7, #8]
 80039b2:	4013      	ands	r3, r2
 80039b4:	b29b      	uxth	r3, r3
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	bf14      	ite	ne
 80039ba:	2301      	movne	r3, #1
 80039bc:	2300      	moveq	r3, #0
 80039be:	b2db      	uxtb	r3, r3
 80039c0:	e00b      	b.n	80039da <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	699b      	ldr	r3, [r3, #24]
 80039c8:	43da      	mvns	r2, r3
 80039ca:	68bb      	ldr	r3, [r7, #8]
 80039cc:	4013      	ands	r3, r2
 80039ce:	b29b      	uxth	r3, r3
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	bf14      	ite	ne
 80039d4:	2301      	movne	r3, #1
 80039d6:	2300      	moveq	r3, #0
 80039d8:	b2db      	uxtb	r3, r3
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d016      	beq.n	8003a0c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	2200      	movs	r2, #0
 80039e2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	2220      	movs	r2, #32
 80039e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	2200      	movs	r2, #0
 80039f0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039f8:	f043 0220 	orr.w	r2, r3, #32
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003a00:	68fb      	ldr	r3, [r7, #12]
 8003a02:	2200      	movs	r2, #0
 8003a04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003a08:	2301      	movs	r3, #1
 8003a0a:	e021      	b.n	8003a50 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003a0c:	68bb      	ldr	r3, [r7, #8]
 8003a0e:	0c1b      	lsrs	r3, r3, #16
 8003a10:	b2db      	uxtb	r3, r3
 8003a12:	2b01      	cmp	r3, #1
 8003a14:	d10c      	bne.n	8003a30 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	681b      	ldr	r3, [r3, #0]
 8003a1a:	695b      	ldr	r3, [r3, #20]
 8003a1c:	43da      	mvns	r2, r3
 8003a1e:	68bb      	ldr	r3, [r7, #8]
 8003a20:	4013      	ands	r3, r2
 8003a22:	b29b      	uxth	r3, r3
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	bf14      	ite	ne
 8003a28:	2301      	movne	r3, #1
 8003a2a:	2300      	moveq	r3, #0
 8003a2c:	b2db      	uxtb	r3, r3
 8003a2e:	e00b      	b.n	8003a48 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	699b      	ldr	r3, [r3, #24]
 8003a36:	43da      	mvns	r2, r3
 8003a38:	68bb      	ldr	r3, [r7, #8]
 8003a3a:	4013      	ands	r3, r2
 8003a3c:	b29b      	uxth	r3, r3
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	bf14      	ite	ne
 8003a42:	2301      	movne	r3, #1
 8003a44:	2300      	moveq	r3, #0
 8003a46:	b2db      	uxtb	r3, r3
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	f47f af6d 	bne.w	8003928 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003a4e:	2300      	movs	r3, #0
}
 8003a50:	4618      	mov	r0, r3
 8003a52:	3710      	adds	r7, #16
 8003a54:	46bd      	mov	sp, r7
 8003a56:	bd80      	pop	{r7, pc}

08003a58 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003a58:	b580      	push	{r7, lr}
 8003a5a:	b084      	sub	sp, #16
 8003a5c:	af00      	add	r7, sp, #0
 8003a5e:	60f8      	str	r0, [r7, #12]
 8003a60:	60b9      	str	r1, [r7, #8]
 8003a62:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003a64:	e034      	b.n	8003ad0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003a66:	68f8      	ldr	r0, [r7, #12]
 8003a68:	f000 f8e3 	bl	8003c32 <I2C_IsAcknowledgeFailed>
 8003a6c:	4603      	mov	r3, r0
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d001      	beq.n	8003a76 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003a72:	2301      	movs	r3, #1
 8003a74:	e034      	b.n	8003ae0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a76:	68bb      	ldr	r3, [r7, #8]
 8003a78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a7c:	d028      	beq.n	8003ad0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a7e:	f7fe fe1f 	bl	80026c0 <HAL_GetTick>
 8003a82:	4602      	mov	r2, r0
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	1ad3      	subs	r3, r2, r3
 8003a88:	68ba      	ldr	r2, [r7, #8]
 8003a8a:	429a      	cmp	r2, r3
 8003a8c:	d302      	bcc.n	8003a94 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003a8e:	68bb      	ldr	r3, [r7, #8]
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d11d      	bne.n	8003ad0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	695b      	ldr	r3, [r3, #20]
 8003a9a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a9e:	2b80      	cmp	r3, #128	@ 0x80
 8003aa0:	d016      	beq.n	8003ad0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	2200      	movs	r2, #0
 8003aa6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	2220      	movs	r2, #32
 8003aac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	2200      	movs	r2, #0
 8003ab4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003abc:	f043 0220 	orr.w	r2, r3, #32
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	2200      	movs	r2, #0
 8003ac8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003acc:	2301      	movs	r3, #1
 8003ace:	e007      	b.n	8003ae0 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	695b      	ldr	r3, [r3, #20]
 8003ad6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ada:	2b80      	cmp	r3, #128	@ 0x80
 8003adc:	d1c3      	bne.n	8003a66 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003ade:	2300      	movs	r3, #0
}
 8003ae0:	4618      	mov	r0, r3
 8003ae2:	3710      	adds	r7, #16
 8003ae4:	46bd      	mov	sp, r7
 8003ae6:	bd80      	pop	{r7, pc}

08003ae8 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003ae8:	b580      	push	{r7, lr}
 8003aea:	b084      	sub	sp, #16
 8003aec:	af00      	add	r7, sp, #0
 8003aee:	60f8      	str	r0, [r7, #12]
 8003af0:	60b9      	str	r1, [r7, #8]
 8003af2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003af4:	e034      	b.n	8003b60 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003af6:	68f8      	ldr	r0, [r7, #12]
 8003af8:	f000 f89b 	bl	8003c32 <I2C_IsAcknowledgeFailed>
 8003afc:	4603      	mov	r3, r0
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d001      	beq.n	8003b06 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003b02:	2301      	movs	r3, #1
 8003b04:	e034      	b.n	8003b70 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b06:	68bb      	ldr	r3, [r7, #8]
 8003b08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b0c:	d028      	beq.n	8003b60 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b0e:	f7fe fdd7 	bl	80026c0 <HAL_GetTick>
 8003b12:	4602      	mov	r2, r0
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	1ad3      	subs	r3, r2, r3
 8003b18:	68ba      	ldr	r2, [r7, #8]
 8003b1a:	429a      	cmp	r2, r3
 8003b1c:	d302      	bcc.n	8003b24 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003b1e:	68bb      	ldr	r3, [r7, #8]
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d11d      	bne.n	8003b60 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	695b      	ldr	r3, [r3, #20]
 8003b2a:	f003 0304 	and.w	r3, r3, #4
 8003b2e:	2b04      	cmp	r3, #4
 8003b30:	d016      	beq.n	8003b60 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	2200      	movs	r2, #0
 8003b36:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	2220      	movs	r2, #32
 8003b3c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	2200      	movs	r2, #0
 8003b44:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b4c:	f043 0220 	orr.w	r2, r3, #32
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	2200      	movs	r2, #0
 8003b58:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003b5c:	2301      	movs	r3, #1
 8003b5e:	e007      	b.n	8003b70 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	695b      	ldr	r3, [r3, #20]
 8003b66:	f003 0304 	and.w	r3, r3, #4
 8003b6a:	2b04      	cmp	r3, #4
 8003b6c:	d1c3      	bne.n	8003af6 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003b6e:	2300      	movs	r3, #0
}
 8003b70:	4618      	mov	r0, r3
 8003b72:	3710      	adds	r7, #16
 8003b74:	46bd      	mov	sp, r7
 8003b76:	bd80      	pop	{r7, pc}

08003b78 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003b78:	b580      	push	{r7, lr}
 8003b7a:	b084      	sub	sp, #16
 8003b7c:	af00      	add	r7, sp, #0
 8003b7e:	60f8      	str	r0, [r7, #12]
 8003b80:	60b9      	str	r1, [r7, #8]
 8003b82:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003b84:	e049      	b.n	8003c1a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	695b      	ldr	r3, [r3, #20]
 8003b8c:	f003 0310 	and.w	r3, r3, #16
 8003b90:	2b10      	cmp	r3, #16
 8003b92:	d119      	bne.n	8003bc8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	f06f 0210 	mvn.w	r2, #16
 8003b9c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	2200      	movs	r2, #0
 8003ba2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	2220      	movs	r2, #32
 8003ba8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	2200      	movs	r2, #0
 8003bb0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	2200      	movs	r2, #0
 8003bc0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8003bc4:	2301      	movs	r3, #1
 8003bc6:	e030      	b.n	8003c2a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003bc8:	f7fe fd7a 	bl	80026c0 <HAL_GetTick>
 8003bcc:	4602      	mov	r2, r0
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	1ad3      	subs	r3, r2, r3
 8003bd2:	68ba      	ldr	r2, [r7, #8]
 8003bd4:	429a      	cmp	r2, r3
 8003bd6:	d302      	bcc.n	8003bde <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003bd8:	68bb      	ldr	r3, [r7, #8]
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d11d      	bne.n	8003c1a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	695b      	ldr	r3, [r3, #20]
 8003be4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003be8:	2b40      	cmp	r3, #64	@ 0x40
 8003bea:	d016      	beq.n	8003c1a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	2200      	movs	r2, #0
 8003bf0:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	2220      	movs	r2, #32
 8003bf6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	2200      	movs	r2, #0
 8003bfe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c06:	f043 0220 	orr.w	r2, r3, #32
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	2200      	movs	r2, #0
 8003c12:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8003c16:	2301      	movs	r3, #1
 8003c18:	e007      	b.n	8003c2a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003c1a:	68fb      	ldr	r3, [r7, #12]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	695b      	ldr	r3, [r3, #20]
 8003c20:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c24:	2b40      	cmp	r3, #64	@ 0x40
 8003c26:	d1ae      	bne.n	8003b86 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003c28:	2300      	movs	r3, #0
}
 8003c2a:	4618      	mov	r0, r3
 8003c2c:	3710      	adds	r7, #16
 8003c2e:	46bd      	mov	sp, r7
 8003c30:	bd80      	pop	{r7, pc}

08003c32 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003c32:	b480      	push	{r7}
 8003c34:	b083      	sub	sp, #12
 8003c36:	af00      	add	r7, sp, #0
 8003c38:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	695b      	ldr	r3, [r3, #20]
 8003c40:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c44:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c48:	d11b      	bne.n	8003c82 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003c52:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	2200      	movs	r2, #0
 8003c58:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	2220      	movs	r2, #32
 8003c5e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	2200      	movs	r2, #0
 8003c66:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c6e:	f043 0204 	orr.w	r2, r3, #4
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	2200      	movs	r2, #0
 8003c7a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003c7e:	2301      	movs	r3, #1
 8003c80:	e000      	b.n	8003c84 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003c82:	2300      	movs	r3, #0
}
 8003c84:	4618      	mov	r0, r3
 8003c86:	370c      	adds	r7, #12
 8003c88:	46bd      	mov	sp, r7
 8003c8a:	bc80      	pop	{r7}
 8003c8c:	4770      	bx	lr
	...

08003c90 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003c90:	b580      	push	{r7, lr}
 8003c92:	b086      	sub	sp, #24
 8003c94:	af00      	add	r7, sp, #0
 8003c96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d101      	bne.n	8003ca2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003c9e:	2301      	movs	r3, #1
 8003ca0:	e272      	b.n	8004188 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	f003 0301 	and.w	r3, r3, #1
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	f000 8087 	beq.w	8003dbe <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003cb0:	4b92      	ldr	r3, [pc, #584]	@ (8003efc <HAL_RCC_OscConfig+0x26c>)
 8003cb2:	685b      	ldr	r3, [r3, #4]
 8003cb4:	f003 030c 	and.w	r3, r3, #12
 8003cb8:	2b04      	cmp	r3, #4
 8003cba:	d00c      	beq.n	8003cd6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003cbc:	4b8f      	ldr	r3, [pc, #572]	@ (8003efc <HAL_RCC_OscConfig+0x26c>)
 8003cbe:	685b      	ldr	r3, [r3, #4]
 8003cc0:	f003 030c 	and.w	r3, r3, #12
 8003cc4:	2b08      	cmp	r3, #8
 8003cc6:	d112      	bne.n	8003cee <HAL_RCC_OscConfig+0x5e>
 8003cc8:	4b8c      	ldr	r3, [pc, #560]	@ (8003efc <HAL_RCC_OscConfig+0x26c>)
 8003cca:	685b      	ldr	r3, [r3, #4]
 8003ccc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003cd0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003cd4:	d10b      	bne.n	8003cee <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003cd6:	4b89      	ldr	r3, [pc, #548]	@ (8003efc <HAL_RCC_OscConfig+0x26c>)
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d06c      	beq.n	8003dbc <HAL_RCC_OscConfig+0x12c>
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	685b      	ldr	r3, [r3, #4]
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d168      	bne.n	8003dbc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003cea:	2301      	movs	r3, #1
 8003cec:	e24c      	b.n	8004188 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	685b      	ldr	r3, [r3, #4]
 8003cf2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003cf6:	d106      	bne.n	8003d06 <HAL_RCC_OscConfig+0x76>
 8003cf8:	4b80      	ldr	r3, [pc, #512]	@ (8003efc <HAL_RCC_OscConfig+0x26c>)
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	4a7f      	ldr	r2, [pc, #508]	@ (8003efc <HAL_RCC_OscConfig+0x26c>)
 8003cfe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d02:	6013      	str	r3, [r2, #0]
 8003d04:	e02e      	b.n	8003d64 <HAL_RCC_OscConfig+0xd4>
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	685b      	ldr	r3, [r3, #4]
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d10c      	bne.n	8003d28 <HAL_RCC_OscConfig+0x98>
 8003d0e:	4b7b      	ldr	r3, [pc, #492]	@ (8003efc <HAL_RCC_OscConfig+0x26c>)
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	4a7a      	ldr	r2, [pc, #488]	@ (8003efc <HAL_RCC_OscConfig+0x26c>)
 8003d14:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003d18:	6013      	str	r3, [r2, #0]
 8003d1a:	4b78      	ldr	r3, [pc, #480]	@ (8003efc <HAL_RCC_OscConfig+0x26c>)
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	4a77      	ldr	r2, [pc, #476]	@ (8003efc <HAL_RCC_OscConfig+0x26c>)
 8003d20:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003d24:	6013      	str	r3, [r2, #0]
 8003d26:	e01d      	b.n	8003d64 <HAL_RCC_OscConfig+0xd4>
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	685b      	ldr	r3, [r3, #4]
 8003d2c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003d30:	d10c      	bne.n	8003d4c <HAL_RCC_OscConfig+0xbc>
 8003d32:	4b72      	ldr	r3, [pc, #456]	@ (8003efc <HAL_RCC_OscConfig+0x26c>)
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	4a71      	ldr	r2, [pc, #452]	@ (8003efc <HAL_RCC_OscConfig+0x26c>)
 8003d38:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003d3c:	6013      	str	r3, [r2, #0]
 8003d3e:	4b6f      	ldr	r3, [pc, #444]	@ (8003efc <HAL_RCC_OscConfig+0x26c>)
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	4a6e      	ldr	r2, [pc, #440]	@ (8003efc <HAL_RCC_OscConfig+0x26c>)
 8003d44:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003d48:	6013      	str	r3, [r2, #0]
 8003d4a:	e00b      	b.n	8003d64 <HAL_RCC_OscConfig+0xd4>
 8003d4c:	4b6b      	ldr	r3, [pc, #428]	@ (8003efc <HAL_RCC_OscConfig+0x26c>)
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	4a6a      	ldr	r2, [pc, #424]	@ (8003efc <HAL_RCC_OscConfig+0x26c>)
 8003d52:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003d56:	6013      	str	r3, [r2, #0]
 8003d58:	4b68      	ldr	r3, [pc, #416]	@ (8003efc <HAL_RCC_OscConfig+0x26c>)
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	4a67      	ldr	r2, [pc, #412]	@ (8003efc <HAL_RCC_OscConfig+0x26c>)
 8003d5e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003d62:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	685b      	ldr	r3, [r3, #4]
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d013      	beq.n	8003d94 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d6c:	f7fe fca8 	bl	80026c0 <HAL_GetTick>
 8003d70:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d72:	e008      	b.n	8003d86 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003d74:	f7fe fca4 	bl	80026c0 <HAL_GetTick>
 8003d78:	4602      	mov	r2, r0
 8003d7a:	693b      	ldr	r3, [r7, #16]
 8003d7c:	1ad3      	subs	r3, r2, r3
 8003d7e:	2b64      	cmp	r3, #100	@ 0x64
 8003d80:	d901      	bls.n	8003d86 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003d82:	2303      	movs	r3, #3
 8003d84:	e200      	b.n	8004188 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d86:	4b5d      	ldr	r3, [pc, #372]	@ (8003efc <HAL_RCC_OscConfig+0x26c>)
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d0f0      	beq.n	8003d74 <HAL_RCC_OscConfig+0xe4>
 8003d92:	e014      	b.n	8003dbe <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d94:	f7fe fc94 	bl	80026c0 <HAL_GetTick>
 8003d98:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003d9a:	e008      	b.n	8003dae <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003d9c:	f7fe fc90 	bl	80026c0 <HAL_GetTick>
 8003da0:	4602      	mov	r2, r0
 8003da2:	693b      	ldr	r3, [r7, #16]
 8003da4:	1ad3      	subs	r3, r2, r3
 8003da6:	2b64      	cmp	r3, #100	@ 0x64
 8003da8:	d901      	bls.n	8003dae <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003daa:	2303      	movs	r3, #3
 8003dac:	e1ec      	b.n	8004188 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003dae:	4b53      	ldr	r3, [pc, #332]	@ (8003efc <HAL_RCC_OscConfig+0x26c>)
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d1f0      	bne.n	8003d9c <HAL_RCC_OscConfig+0x10c>
 8003dba:	e000      	b.n	8003dbe <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003dbc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	f003 0302 	and.w	r3, r3, #2
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d063      	beq.n	8003e92 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003dca:	4b4c      	ldr	r3, [pc, #304]	@ (8003efc <HAL_RCC_OscConfig+0x26c>)
 8003dcc:	685b      	ldr	r3, [r3, #4]
 8003dce:	f003 030c 	and.w	r3, r3, #12
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d00b      	beq.n	8003dee <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003dd6:	4b49      	ldr	r3, [pc, #292]	@ (8003efc <HAL_RCC_OscConfig+0x26c>)
 8003dd8:	685b      	ldr	r3, [r3, #4]
 8003dda:	f003 030c 	and.w	r3, r3, #12
 8003dde:	2b08      	cmp	r3, #8
 8003de0:	d11c      	bne.n	8003e1c <HAL_RCC_OscConfig+0x18c>
 8003de2:	4b46      	ldr	r3, [pc, #280]	@ (8003efc <HAL_RCC_OscConfig+0x26c>)
 8003de4:	685b      	ldr	r3, [r3, #4]
 8003de6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d116      	bne.n	8003e1c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003dee:	4b43      	ldr	r3, [pc, #268]	@ (8003efc <HAL_RCC_OscConfig+0x26c>)
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	f003 0302 	and.w	r3, r3, #2
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d005      	beq.n	8003e06 <HAL_RCC_OscConfig+0x176>
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	691b      	ldr	r3, [r3, #16]
 8003dfe:	2b01      	cmp	r3, #1
 8003e00:	d001      	beq.n	8003e06 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003e02:	2301      	movs	r3, #1
 8003e04:	e1c0      	b.n	8004188 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e06:	4b3d      	ldr	r3, [pc, #244]	@ (8003efc <HAL_RCC_OscConfig+0x26c>)
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	695b      	ldr	r3, [r3, #20]
 8003e12:	00db      	lsls	r3, r3, #3
 8003e14:	4939      	ldr	r1, [pc, #228]	@ (8003efc <HAL_RCC_OscConfig+0x26c>)
 8003e16:	4313      	orrs	r3, r2
 8003e18:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e1a:	e03a      	b.n	8003e92 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	691b      	ldr	r3, [r3, #16]
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d020      	beq.n	8003e66 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003e24:	4b36      	ldr	r3, [pc, #216]	@ (8003f00 <HAL_RCC_OscConfig+0x270>)
 8003e26:	2201      	movs	r2, #1
 8003e28:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e2a:	f7fe fc49 	bl	80026c0 <HAL_GetTick>
 8003e2e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e30:	e008      	b.n	8003e44 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003e32:	f7fe fc45 	bl	80026c0 <HAL_GetTick>
 8003e36:	4602      	mov	r2, r0
 8003e38:	693b      	ldr	r3, [r7, #16]
 8003e3a:	1ad3      	subs	r3, r2, r3
 8003e3c:	2b02      	cmp	r3, #2
 8003e3e:	d901      	bls.n	8003e44 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003e40:	2303      	movs	r3, #3
 8003e42:	e1a1      	b.n	8004188 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e44:	4b2d      	ldr	r3, [pc, #180]	@ (8003efc <HAL_RCC_OscConfig+0x26c>)
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	f003 0302 	and.w	r3, r3, #2
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d0f0      	beq.n	8003e32 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e50:	4b2a      	ldr	r3, [pc, #168]	@ (8003efc <HAL_RCC_OscConfig+0x26c>)
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	695b      	ldr	r3, [r3, #20]
 8003e5c:	00db      	lsls	r3, r3, #3
 8003e5e:	4927      	ldr	r1, [pc, #156]	@ (8003efc <HAL_RCC_OscConfig+0x26c>)
 8003e60:	4313      	orrs	r3, r2
 8003e62:	600b      	str	r3, [r1, #0]
 8003e64:	e015      	b.n	8003e92 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003e66:	4b26      	ldr	r3, [pc, #152]	@ (8003f00 <HAL_RCC_OscConfig+0x270>)
 8003e68:	2200      	movs	r2, #0
 8003e6a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e6c:	f7fe fc28 	bl	80026c0 <HAL_GetTick>
 8003e70:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003e72:	e008      	b.n	8003e86 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003e74:	f7fe fc24 	bl	80026c0 <HAL_GetTick>
 8003e78:	4602      	mov	r2, r0
 8003e7a:	693b      	ldr	r3, [r7, #16]
 8003e7c:	1ad3      	subs	r3, r2, r3
 8003e7e:	2b02      	cmp	r3, #2
 8003e80:	d901      	bls.n	8003e86 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003e82:	2303      	movs	r3, #3
 8003e84:	e180      	b.n	8004188 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003e86:	4b1d      	ldr	r3, [pc, #116]	@ (8003efc <HAL_RCC_OscConfig+0x26c>)
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	f003 0302 	and.w	r3, r3, #2
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d1f0      	bne.n	8003e74 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	f003 0308 	and.w	r3, r3, #8
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d03a      	beq.n	8003f14 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	699b      	ldr	r3, [r3, #24]
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d019      	beq.n	8003eda <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003ea6:	4b17      	ldr	r3, [pc, #92]	@ (8003f04 <HAL_RCC_OscConfig+0x274>)
 8003ea8:	2201      	movs	r2, #1
 8003eaa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003eac:	f7fe fc08 	bl	80026c0 <HAL_GetTick>
 8003eb0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003eb2:	e008      	b.n	8003ec6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003eb4:	f7fe fc04 	bl	80026c0 <HAL_GetTick>
 8003eb8:	4602      	mov	r2, r0
 8003eba:	693b      	ldr	r3, [r7, #16]
 8003ebc:	1ad3      	subs	r3, r2, r3
 8003ebe:	2b02      	cmp	r3, #2
 8003ec0:	d901      	bls.n	8003ec6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003ec2:	2303      	movs	r3, #3
 8003ec4:	e160      	b.n	8004188 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003ec6:	4b0d      	ldr	r3, [pc, #52]	@ (8003efc <HAL_RCC_OscConfig+0x26c>)
 8003ec8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003eca:	f003 0302 	and.w	r3, r3, #2
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d0f0      	beq.n	8003eb4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003ed2:	2001      	movs	r0, #1
 8003ed4:	f000 faba 	bl	800444c <RCC_Delay>
 8003ed8:	e01c      	b.n	8003f14 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003eda:	4b0a      	ldr	r3, [pc, #40]	@ (8003f04 <HAL_RCC_OscConfig+0x274>)
 8003edc:	2200      	movs	r2, #0
 8003ede:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ee0:	f7fe fbee 	bl	80026c0 <HAL_GetTick>
 8003ee4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003ee6:	e00f      	b.n	8003f08 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003ee8:	f7fe fbea 	bl	80026c0 <HAL_GetTick>
 8003eec:	4602      	mov	r2, r0
 8003eee:	693b      	ldr	r3, [r7, #16]
 8003ef0:	1ad3      	subs	r3, r2, r3
 8003ef2:	2b02      	cmp	r3, #2
 8003ef4:	d908      	bls.n	8003f08 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003ef6:	2303      	movs	r3, #3
 8003ef8:	e146      	b.n	8004188 <HAL_RCC_OscConfig+0x4f8>
 8003efa:	bf00      	nop
 8003efc:	40021000 	.word	0x40021000
 8003f00:	42420000 	.word	0x42420000
 8003f04:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003f08:	4b92      	ldr	r3, [pc, #584]	@ (8004154 <HAL_RCC_OscConfig+0x4c4>)
 8003f0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f0c:	f003 0302 	and.w	r3, r3, #2
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d1e9      	bne.n	8003ee8 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	f003 0304 	and.w	r3, r3, #4
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	f000 80a6 	beq.w	800406e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003f22:	2300      	movs	r3, #0
 8003f24:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003f26:	4b8b      	ldr	r3, [pc, #556]	@ (8004154 <HAL_RCC_OscConfig+0x4c4>)
 8003f28:	69db      	ldr	r3, [r3, #28]
 8003f2a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d10d      	bne.n	8003f4e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003f32:	4b88      	ldr	r3, [pc, #544]	@ (8004154 <HAL_RCC_OscConfig+0x4c4>)
 8003f34:	69db      	ldr	r3, [r3, #28]
 8003f36:	4a87      	ldr	r2, [pc, #540]	@ (8004154 <HAL_RCC_OscConfig+0x4c4>)
 8003f38:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003f3c:	61d3      	str	r3, [r2, #28]
 8003f3e:	4b85      	ldr	r3, [pc, #532]	@ (8004154 <HAL_RCC_OscConfig+0x4c4>)
 8003f40:	69db      	ldr	r3, [r3, #28]
 8003f42:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003f46:	60bb      	str	r3, [r7, #8]
 8003f48:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003f4a:	2301      	movs	r3, #1
 8003f4c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f4e:	4b82      	ldr	r3, [pc, #520]	@ (8004158 <HAL_RCC_OscConfig+0x4c8>)
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	d118      	bne.n	8003f8c <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003f5a:	4b7f      	ldr	r3, [pc, #508]	@ (8004158 <HAL_RCC_OscConfig+0x4c8>)
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	4a7e      	ldr	r2, [pc, #504]	@ (8004158 <HAL_RCC_OscConfig+0x4c8>)
 8003f60:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003f64:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003f66:	f7fe fbab 	bl	80026c0 <HAL_GetTick>
 8003f6a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f6c:	e008      	b.n	8003f80 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f6e:	f7fe fba7 	bl	80026c0 <HAL_GetTick>
 8003f72:	4602      	mov	r2, r0
 8003f74:	693b      	ldr	r3, [r7, #16]
 8003f76:	1ad3      	subs	r3, r2, r3
 8003f78:	2b64      	cmp	r3, #100	@ 0x64
 8003f7a:	d901      	bls.n	8003f80 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003f7c:	2303      	movs	r3, #3
 8003f7e:	e103      	b.n	8004188 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f80:	4b75      	ldr	r3, [pc, #468]	@ (8004158 <HAL_RCC_OscConfig+0x4c8>)
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d0f0      	beq.n	8003f6e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	68db      	ldr	r3, [r3, #12]
 8003f90:	2b01      	cmp	r3, #1
 8003f92:	d106      	bne.n	8003fa2 <HAL_RCC_OscConfig+0x312>
 8003f94:	4b6f      	ldr	r3, [pc, #444]	@ (8004154 <HAL_RCC_OscConfig+0x4c4>)
 8003f96:	6a1b      	ldr	r3, [r3, #32]
 8003f98:	4a6e      	ldr	r2, [pc, #440]	@ (8004154 <HAL_RCC_OscConfig+0x4c4>)
 8003f9a:	f043 0301 	orr.w	r3, r3, #1
 8003f9e:	6213      	str	r3, [r2, #32]
 8003fa0:	e02d      	b.n	8003ffe <HAL_RCC_OscConfig+0x36e>
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	68db      	ldr	r3, [r3, #12]
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d10c      	bne.n	8003fc4 <HAL_RCC_OscConfig+0x334>
 8003faa:	4b6a      	ldr	r3, [pc, #424]	@ (8004154 <HAL_RCC_OscConfig+0x4c4>)
 8003fac:	6a1b      	ldr	r3, [r3, #32]
 8003fae:	4a69      	ldr	r2, [pc, #420]	@ (8004154 <HAL_RCC_OscConfig+0x4c4>)
 8003fb0:	f023 0301 	bic.w	r3, r3, #1
 8003fb4:	6213      	str	r3, [r2, #32]
 8003fb6:	4b67      	ldr	r3, [pc, #412]	@ (8004154 <HAL_RCC_OscConfig+0x4c4>)
 8003fb8:	6a1b      	ldr	r3, [r3, #32]
 8003fba:	4a66      	ldr	r2, [pc, #408]	@ (8004154 <HAL_RCC_OscConfig+0x4c4>)
 8003fbc:	f023 0304 	bic.w	r3, r3, #4
 8003fc0:	6213      	str	r3, [r2, #32]
 8003fc2:	e01c      	b.n	8003ffe <HAL_RCC_OscConfig+0x36e>
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	68db      	ldr	r3, [r3, #12]
 8003fc8:	2b05      	cmp	r3, #5
 8003fca:	d10c      	bne.n	8003fe6 <HAL_RCC_OscConfig+0x356>
 8003fcc:	4b61      	ldr	r3, [pc, #388]	@ (8004154 <HAL_RCC_OscConfig+0x4c4>)
 8003fce:	6a1b      	ldr	r3, [r3, #32]
 8003fd0:	4a60      	ldr	r2, [pc, #384]	@ (8004154 <HAL_RCC_OscConfig+0x4c4>)
 8003fd2:	f043 0304 	orr.w	r3, r3, #4
 8003fd6:	6213      	str	r3, [r2, #32]
 8003fd8:	4b5e      	ldr	r3, [pc, #376]	@ (8004154 <HAL_RCC_OscConfig+0x4c4>)
 8003fda:	6a1b      	ldr	r3, [r3, #32]
 8003fdc:	4a5d      	ldr	r2, [pc, #372]	@ (8004154 <HAL_RCC_OscConfig+0x4c4>)
 8003fde:	f043 0301 	orr.w	r3, r3, #1
 8003fe2:	6213      	str	r3, [r2, #32]
 8003fe4:	e00b      	b.n	8003ffe <HAL_RCC_OscConfig+0x36e>
 8003fe6:	4b5b      	ldr	r3, [pc, #364]	@ (8004154 <HAL_RCC_OscConfig+0x4c4>)
 8003fe8:	6a1b      	ldr	r3, [r3, #32]
 8003fea:	4a5a      	ldr	r2, [pc, #360]	@ (8004154 <HAL_RCC_OscConfig+0x4c4>)
 8003fec:	f023 0301 	bic.w	r3, r3, #1
 8003ff0:	6213      	str	r3, [r2, #32]
 8003ff2:	4b58      	ldr	r3, [pc, #352]	@ (8004154 <HAL_RCC_OscConfig+0x4c4>)
 8003ff4:	6a1b      	ldr	r3, [r3, #32]
 8003ff6:	4a57      	ldr	r2, [pc, #348]	@ (8004154 <HAL_RCC_OscConfig+0x4c4>)
 8003ff8:	f023 0304 	bic.w	r3, r3, #4
 8003ffc:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	68db      	ldr	r3, [r3, #12]
 8004002:	2b00      	cmp	r3, #0
 8004004:	d015      	beq.n	8004032 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004006:	f7fe fb5b 	bl	80026c0 <HAL_GetTick>
 800400a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800400c:	e00a      	b.n	8004024 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800400e:	f7fe fb57 	bl	80026c0 <HAL_GetTick>
 8004012:	4602      	mov	r2, r0
 8004014:	693b      	ldr	r3, [r7, #16]
 8004016:	1ad3      	subs	r3, r2, r3
 8004018:	f241 3288 	movw	r2, #5000	@ 0x1388
 800401c:	4293      	cmp	r3, r2
 800401e:	d901      	bls.n	8004024 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004020:	2303      	movs	r3, #3
 8004022:	e0b1      	b.n	8004188 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004024:	4b4b      	ldr	r3, [pc, #300]	@ (8004154 <HAL_RCC_OscConfig+0x4c4>)
 8004026:	6a1b      	ldr	r3, [r3, #32]
 8004028:	f003 0302 	and.w	r3, r3, #2
 800402c:	2b00      	cmp	r3, #0
 800402e:	d0ee      	beq.n	800400e <HAL_RCC_OscConfig+0x37e>
 8004030:	e014      	b.n	800405c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004032:	f7fe fb45 	bl	80026c0 <HAL_GetTick>
 8004036:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004038:	e00a      	b.n	8004050 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800403a:	f7fe fb41 	bl	80026c0 <HAL_GetTick>
 800403e:	4602      	mov	r2, r0
 8004040:	693b      	ldr	r3, [r7, #16]
 8004042:	1ad3      	subs	r3, r2, r3
 8004044:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004048:	4293      	cmp	r3, r2
 800404a:	d901      	bls.n	8004050 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800404c:	2303      	movs	r3, #3
 800404e:	e09b      	b.n	8004188 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004050:	4b40      	ldr	r3, [pc, #256]	@ (8004154 <HAL_RCC_OscConfig+0x4c4>)
 8004052:	6a1b      	ldr	r3, [r3, #32]
 8004054:	f003 0302 	and.w	r3, r3, #2
 8004058:	2b00      	cmp	r3, #0
 800405a:	d1ee      	bne.n	800403a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800405c:	7dfb      	ldrb	r3, [r7, #23]
 800405e:	2b01      	cmp	r3, #1
 8004060:	d105      	bne.n	800406e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004062:	4b3c      	ldr	r3, [pc, #240]	@ (8004154 <HAL_RCC_OscConfig+0x4c4>)
 8004064:	69db      	ldr	r3, [r3, #28]
 8004066:	4a3b      	ldr	r2, [pc, #236]	@ (8004154 <HAL_RCC_OscConfig+0x4c4>)
 8004068:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800406c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	69db      	ldr	r3, [r3, #28]
 8004072:	2b00      	cmp	r3, #0
 8004074:	f000 8087 	beq.w	8004186 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004078:	4b36      	ldr	r3, [pc, #216]	@ (8004154 <HAL_RCC_OscConfig+0x4c4>)
 800407a:	685b      	ldr	r3, [r3, #4]
 800407c:	f003 030c 	and.w	r3, r3, #12
 8004080:	2b08      	cmp	r3, #8
 8004082:	d061      	beq.n	8004148 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	69db      	ldr	r3, [r3, #28]
 8004088:	2b02      	cmp	r3, #2
 800408a:	d146      	bne.n	800411a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800408c:	4b33      	ldr	r3, [pc, #204]	@ (800415c <HAL_RCC_OscConfig+0x4cc>)
 800408e:	2200      	movs	r2, #0
 8004090:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004092:	f7fe fb15 	bl	80026c0 <HAL_GetTick>
 8004096:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004098:	e008      	b.n	80040ac <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800409a:	f7fe fb11 	bl	80026c0 <HAL_GetTick>
 800409e:	4602      	mov	r2, r0
 80040a0:	693b      	ldr	r3, [r7, #16]
 80040a2:	1ad3      	subs	r3, r2, r3
 80040a4:	2b02      	cmp	r3, #2
 80040a6:	d901      	bls.n	80040ac <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80040a8:	2303      	movs	r3, #3
 80040aa:	e06d      	b.n	8004188 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80040ac:	4b29      	ldr	r3, [pc, #164]	@ (8004154 <HAL_RCC_OscConfig+0x4c4>)
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d1f0      	bne.n	800409a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	6a1b      	ldr	r3, [r3, #32]
 80040bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80040c0:	d108      	bne.n	80040d4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80040c2:	4b24      	ldr	r3, [pc, #144]	@ (8004154 <HAL_RCC_OscConfig+0x4c4>)
 80040c4:	685b      	ldr	r3, [r3, #4]
 80040c6:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	689b      	ldr	r3, [r3, #8]
 80040ce:	4921      	ldr	r1, [pc, #132]	@ (8004154 <HAL_RCC_OscConfig+0x4c4>)
 80040d0:	4313      	orrs	r3, r2
 80040d2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80040d4:	4b1f      	ldr	r3, [pc, #124]	@ (8004154 <HAL_RCC_OscConfig+0x4c4>)
 80040d6:	685b      	ldr	r3, [r3, #4]
 80040d8:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	6a19      	ldr	r1, [r3, #32]
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040e4:	430b      	orrs	r3, r1
 80040e6:	491b      	ldr	r1, [pc, #108]	@ (8004154 <HAL_RCC_OscConfig+0x4c4>)
 80040e8:	4313      	orrs	r3, r2
 80040ea:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80040ec:	4b1b      	ldr	r3, [pc, #108]	@ (800415c <HAL_RCC_OscConfig+0x4cc>)
 80040ee:	2201      	movs	r2, #1
 80040f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040f2:	f7fe fae5 	bl	80026c0 <HAL_GetTick>
 80040f6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80040f8:	e008      	b.n	800410c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80040fa:	f7fe fae1 	bl	80026c0 <HAL_GetTick>
 80040fe:	4602      	mov	r2, r0
 8004100:	693b      	ldr	r3, [r7, #16]
 8004102:	1ad3      	subs	r3, r2, r3
 8004104:	2b02      	cmp	r3, #2
 8004106:	d901      	bls.n	800410c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004108:	2303      	movs	r3, #3
 800410a:	e03d      	b.n	8004188 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800410c:	4b11      	ldr	r3, [pc, #68]	@ (8004154 <HAL_RCC_OscConfig+0x4c4>)
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004114:	2b00      	cmp	r3, #0
 8004116:	d0f0      	beq.n	80040fa <HAL_RCC_OscConfig+0x46a>
 8004118:	e035      	b.n	8004186 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800411a:	4b10      	ldr	r3, [pc, #64]	@ (800415c <HAL_RCC_OscConfig+0x4cc>)
 800411c:	2200      	movs	r2, #0
 800411e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004120:	f7fe face 	bl	80026c0 <HAL_GetTick>
 8004124:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004126:	e008      	b.n	800413a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004128:	f7fe faca 	bl	80026c0 <HAL_GetTick>
 800412c:	4602      	mov	r2, r0
 800412e:	693b      	ldr	r3, [r7, #16]
 8004130:	1ad3      	subs	r3, r2, r3
 8004132:	2b02      	cmp	r3, #2
 8004134:	d901      	bls.n	800413a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004136:	2303      	movs	r3, #3
 8004138:	e026      	b.n	8004188 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800413a:	4b06      	ldr	r3, [pc, #24]	@ (8004154 <HAL_RCC_OscConfig+0x4c4>)
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004142:	2b00      	cmp	r3, #0
 8004144:	d1f0      	bne.n	8004128 <HAL_RCC_OscConfig+0x498>
 8004146:	e01e      	b.n	8004186 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	69db      	ldr	r3, [r3, #28]
 800414c:	2b01      	cmp	r3, #1
 800414e:	d107      	bne.n	8004160 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004150:	2301      	movs	r3, #1
 8004152:	e019      	b.n	8004188 <HAL_RCC_OscConfig+0x4f8>
 8004154:	40021000 	.word	0x40021000
 8004158:	40007000 	.word	0x40007000
 800415c:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004160:	4b0b      	ldr	r3, [pc, #44]	@ (8004190 <HAL_RCC_OscConfig+0x500>)
 8004162:	685b      	ldr	r3, [r3, #4]
 8004164:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	6a1b      	ldr	r3, [r3, #32]
 8004170:	429a      	cmp	r2, r3
 8004172:	d106      	bne.n	8004182 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800417e:	429a      	cmp	r2, r3
 8004180:	d001      	beq.n	8004186 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8004182:	2301      	movs	r3, #1
 8004184:	e000      	b.n	8004188 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8004186:	2300      	movs	r3, #0
}
 8004188:	4618      	mov	r0, r3
 800418a:	3718      	adds	r7, #24
 800418c:	46bd      	mov	sp, r7
 800418e:	bd80      	pop	{r7, pc}
 8004190:	40021000 	.word	0x40021000

08004194 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004194:	b580      	push	{r7, lr}
 8004196:	b084      	sub	sp, #16
 8004198:	af00      	add	r7, sp, #0
 800419a:	6078      	str	r0, [r7, #4]
 800419c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d101      	bne.n	80041a8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80041a4:	2301      	movs	r3, #1
 80041a6:	e0d0      	b.n	800434a <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80041a8:	4b6a      	ldr	r3, [pc, #424]	@ (8004354 <HAL_RCC_ClockConfig+0x1c0>)
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	f003 0307 	and.w	r3, r3, #7
 80041b0:	683a      	ldr	r2, [r7, #0]
 80041b2:	429a      	cmp	r2, r3
 80041b4:	d910      	bls.n	80041d8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80041b6:	4b67      	ldr	r3, [pc, #412]	@ (8004354 <HAL_RCC_ClockConfig+0x1c0>)
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	f023 0207 	bic.w	r2, r3, #7
 80041be:	4965      	ldr	r1, [pc, #404]	@ (8004354 <HAL_RCC_ClockConfig+0x1c0>)
 80041c0:	683b      	ldr	r3, [r7, #0]
 80041c2:	4313      	orrs	r3, r2
 80041c4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80041c6:	4b63      	ldr	r3, [pc, #396]	@ (8004354 <HAL_RCC_ClockConfig+0x1c0>)
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	f003 0307 	and.w	r3, r3, #7
 80041ce:	683a      	ldr	r2, [r7, #0]
 80041d0:	429a      	cmp	r2, r3
 80041d2:	d001      	beq.n	80041d8 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80041d4:	2301      	movs	r3, #1
 80041d6:	e0b8      	b.n	800434a <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	f003 0302 	and.w	r3, r3, #2
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d020      	beq.n	8004226 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	f003 0304 	and.w	r3, r3, #4
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d005      	beq.n	80041fc <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80041f0:	4b59      	ldr	r3, [pc, #356]	@ (8004358 <HAL_RCC_ClockConfig+0x1c4>)
 80041f2:	685b      	ldr	r3, [r3, #4]
 80041f4:	4a58      	ldr	r2, [pc, #352]	@ (8004358 <HAL_RCC_ClockConfig+0x1c4>)
 80041f6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80041fa:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	f003 0308 	and.w	r3, r3, #8
 8004204:	2b00      	cmp	r3, #0
 8004206:	d005      	beq.n	8004214 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004208:	4b53      	ldr	r3, [pc, #332]	@ (8004358 <HAL_RCC_ClockConfig+0x1c4>)
 800420a:	685b      	ldr	r3, [r3, #4]
 800420c:	4a52      	ldr	r2, [pc, #328]	@ (8004358 <HAL_RCC_ClockConfig+0x1c4>)
 800420e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8004212:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004214:	4b50      	ldr	r3, [pc, #320]	@ (8004358 <HAL_RCC_ClockConfig+0x1c4>)
 8004216:	685b      	ldr	r3, [r3, #4]
 8004218:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	689b      	ldr	r3, [r3, #8]
 8004220:	494d      	ldr	r1, [pc, #308]	@ (8004358 <HAL_RCC_ClockConfig+0x1c4>)
 8004222:	4313      	orrs	r3, r2
 8004224:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	f003 0301 	and.w	r3, r3, #1
 800422e:	2b00      	cmp	r3, #0
 8004230:	d040      	beq.n	80042b4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	685b      	ldr	r3, [r3, #4]
 8004236:	2b01      	cmp	r3, #1
 8004238:	d107      	bne.n	800424a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800423a:	4b47      	ldr	r3, [pc, #284]	@ (8004358 <HAL_RCC_ClockConfig+0x1c4>)
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004242:	2b00      	cmp	r3, #0
 8004244:	d115      	bne.n	8004272 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004246:	2301      	movs	r3, #1
 8004248:	e07f      	b.n	800434a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	685b      	ldr	r3, [r3, #4]
 800424e:	2b02      	cmp	r3, #2
 8004250:	d107      	bne.n	8004262 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004252:	4b41      	ldr	r3, [pc, #260]	@ (8004358 <HAL_RCC_ClockConfig+0x1c4>)
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800425a:	2b00      	cmp	r3, #0
 800425c:	d109      	bne.n	8004272 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800425e:	2301      	movs	r3, #1
 8004260:	e073      	b.n	800434a <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004262:	4b3d      	ldr	r3, [pc, #244]	@ (8004358 <HAL_RCC_ClockConfig+0x1c4>)
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	f003 0302 	and.w	r3, r3, #2
 800426a:	2b00      	cmp	r3, #0
 800426c:	d101      	bne.n	8004272 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800426e:	2301      	movs	r3, #1
 8004270:	e06b      	b.n	800434a <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004272:	4b39      	ldr	r3, [pc, #228]	@ (8004358 <HAL_RCC_ClockConfig+0x1c4>)
 8004274:	685b      	ldr	r3, [r3, #4]
 8004276:	f023 0203 	bic.w	r2, r3, #3
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	685b      	ldr	r3, [r3, #4]
 800427e:	4936      	ldr	r1, [pc, #216]	@ (8004358 <HAL_RCC_ClockConfig+0x1c4>)
 8004280:	4313      	orrs	r3, r2
 8004282:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004284:	f7fe fa1c 	bl	80026c0 <HAL_GetTick>
 8004288:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800428a:	e00a      	b.n	80042a2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800428c:	f7fe fa18 	bl	80026c0 <HAL_GetTick>
 8004290:	4602      	mov	r2, r0
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	1ad3      	subs	r3, r2, r3
 8004296:	f241 3288 	movw	r2, #5000	@ 0x1388
 800429a:	4293      	cmp	r3, r2
 800429c:	d901      	bls.n	80042a2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800429e:	2303      	movs	r3, #3
 80042a0:	e053      	b.n	800434a <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80042a2:	4b2d      	ldr	r3, [pc, #180]	@ (8004358 <HAL_RCC_ClockConfig+0x1c4>)
 80042a4:	685b      	ldr	r3, [r3, #4]
 80042a6:	f003 020c 	and.w	r2, r3, #12
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	685b      	ldr	r3, [r3, #4]
 80042ae:	009b      	lsls	r3, r3, #2
 80042b0:	429a      	cmp	r2, r3
 80042b2:	d1eb      	bne.n	800428c <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80042b4:	4b27      	ldr	r3, [pc, #156]	@ (8004354 <HAL_RCC_ClockConfig+0x1c0>)
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	f003 0307 	and.w	r3, r3, #7
 80042bc:	683a      	ldr	r2, [r7, #0]
 80042be:	429a      	cmp	r2, r3
 80042c0:	d210      	bcs.n	80042e4 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80042c2:	4b24      	ldr	r3, [pc, #144]	@ (8004354 <HAL_RCC_ClockConfig+0x1c0>)
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	f023 0207 	bic.w	r2, r3, #7
 80042ca:	4922      	ldr	r1, [pc, #136]	@ (8004354 <HAL_RCC_ClockConfig+0x1c0>)
 80042cc:	683b      	ldr	r3, [r7, #0]
 80042ce:	4313      	orrs	r3, r2
 80042d0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80042d2:	4b20      	ldr	r3, [pc, #128]	@ (8004354 <HAL_RCC_ClockConfig+0x1c0>)
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	f003 0307 	and.w	r3, r3, #7
 80042da:	683a      	ldr	r2, [r7, #0]
 80042dc:	429a      	cmp	r2, r3
 80042de:	d001      	beq.n	80042e4 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80042e0:	2301      	movs	r3, #1
 80042e2:	e032      	b.n	800434a <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	f003 0304 	and.w	r3, r3, #4
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d008      	beq.n	8004302 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80042f0:	4b19      	ldr	r3, [pc, #100]	@ (8004358 <HAL_RCC_ClockConfig+0x1c4>)
 80042f2:	685b      	ldr	r3, [r3, #4]
 80042f4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	68db      	ldr	r3, [r3, #12]
 80042fc:	4916      	ldr	r1, [pc, #88]	@ (8004358 <HAL_RCC_ClockConfig+0x1c4>)
 80042fe:	4313      	orrs	r3, r2
 8004300:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	f003 0308 	and.w	r3, r3, #8
 800430a:	2b00      	cmp	r3, #0
 800430c:	d009      	beq.n	8004322 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800430e:	4b12      	ldr	r3, [pc, #72]	@ (8004358 <HAL_RCC_ClockConfig+0x1c4>)
 8004310:	685b      	ldr	r3, [r3, #4]
 8004312:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	691b      	ldr	r3, [r3, #16]
 800431a:	00db      	lsls	r3, r3, #3
 800431c:	490e      	ldr	r1, [pc, #56]	@ (8004358 <HAL_RCC_ClockConfig+0x1c4>)
 800431e:	4313      	orrs	r3, r2
 8004320:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004322:	f000 f821 	bl	8004368 <HAL_RCC_GetSysClockFreq>
 8004326:	4602      	mov	r2, r0
 8004328:	4b0b      	ldr	r3, [pc, #44]	@ (8004358 <HAL_RCC_ClockConfig+0x1c4>)
 800432a:	685b      	ldr	r3, [r3, #4]
 800432c:	091b      	lsrs	r3, r3, #4
 800432e:	f003 030f 	and.w	r3, r3, #15
 8004332:	490a      	ldr	r1, [pc, #40]	@ (800435c <HAL_RCC_ClockConfig+0x1c8>)
 8004334:	5ccb      	ldrb	r3, [r1, r3]
 8004336:	fa22 f303 	lsr.w	r3, r2, r3
 800433a:	4a09      	ldr	r2, [pc, #36]	@ (8004360 <HAL_RCC_ClockConfig+0x1cc>)
 800433c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800433e:	4b09      	ldr	r3, [pc, #36]	@ (8004364 <HAL_RCC_ClockConfig+0x1d0>)
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	4618      	mov	r0, r3
 8004344:	f7fe f97a 	bl	800263c <HAL_InitTick>

  return HAL_OK;
 8004348:	2300      	movs	r3, #0
}
 800434a:	4618      	mov	r0, r3
 800434c:	3710      	adds	r7, #16
 800434e:	46bd      	mov	sp, r7
 8004350:	bd80      	pop	{r7, pc}
 8004352:	bf00      	nop
 8004354:	40022000 	.word	0x40022000
 8004358:	40021000 	.word	0x40021000
 800435c:	08005580 	.word	0x08005580
 8004360:	20000208 	.word	0x20000208
 8004364:	2000020c 	.word	0x2000020c

08004368 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004368:	b480      	push	{r7}
 800436a:	b087      	sub	sp, #28
 800436c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800436e:	2300      	movs	r3, #0
 8004370:	60fb      	str	r3, [r7, #12]
 8004372:	2300      	movs	r3, #0
 8004374:	60bb      	str	r3, [r7, #8]
 8004376:	2300      	movs	r3, #0
 8004378:	617b      	str	r3, [r7, #20]
 800437a:	2300      	movs	r3, #0
 800437c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800437e:	2300      	movs	r3, #0
 8004380:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004382:	4b1e      	ldr	r3, [pc, #120]	@ (80043fc <HAL_RCC_GetSysClockFreq+0x94>)
 8004384:	685b      	ldr	r3, [r3, #4]
 8004386:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	f003 030c 	and.w	r3, r3, #12
 800438e:	2b04      	cmp	r3, #4
 8004390:	d002      	beq.n	8004398 <HAL_RCC_GetSysClockFreq+0x30>
 8004392:	2b08      	cmp	r3, #8
 8004394:	d003      	beq.n	800439e <HAL_RCC_GetSysClockFreq+0x36>
 8004396:	e027      	b.n	80043e8 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004398:	4b19      	ldr	r3, [pc, #100]	@ (8004400 <HAL_RCC_GetSysClockFreq+0x98>)
 800439a:	613b      	str	r3, [r7, #16]
      break;
 800439c:	e027      	b.n	80043ee <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	0c9b      	lsrs	r3, r3, #18
 80043a2:	f003 030f 	and.w	r3, r3, #15
 80043a6:	4a17      	ldr	r2, [pc, #92]	@ (8004404 <HAL_RCC_GetSysClockFreq+0x9c>)
 80043a8:	5cd3      	ldrb	r3, [r2, r3]
 80043aa:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d010      	beq.n	80043d8 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80043b6:	4b11      	ldr	r3, [pc, #68]	@ (80043fc <HAL_RCC_GetSysClockFreq+0x94>)
 80043b8:	685b      	ldr	r3, [r3, #4]
 80043ba:	0c5b      	lsrs	r3, r3, #17
 80043bc:	f003 0301 	and.w	r3, r3, #1
 80043c0:	4a11      	ldr	r2, [pc, #68]	@ (8004408 <HAL_RCC_GetSysClockFreq+0xa0>)
 80043c2:	5cd3      	ldrb	r3, [r2, r3]
 80043c4:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	4a0d      	ldr	r2, [pc, #52]	@ (8004400 <HAL_RCC_GetSysClockFreq+0x98>)
 80043ca:	fb03 f202 	mul.w	r2, r3, r2
 80043ce:	68bb      	ldr	r3, [r7, #8]
 80043d0:	fbb2 f3f3 	udiv	r3, r2, r3
 80043d4:	617b      	str	r3, [r7, #20]
 80043d6:	e004      	b.n	80043e2 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	4a0c      	ldr	r2, [pc, #48]	@ (800440c <HAL_RCC_GetSysClockFreq+0xa4>)
 80043dc:	fb02 f303 	mul.w	r3, r2, r3
 80043e0:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80043e2:	697b      	ldr	r3, [r7, #20]
 80043e4:	613b      	str	r3, [r7, #16]
      break;
 80043e6:	e002      	b.n	80043ee <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80043e8:	4b05      	ldr	r3, [pc, #20]	@ (8004400 <HAL_RCC_GetSysClockFreq+0x98>)
 80043ea:	613b      	str	r3, [r7, #16]
      break;
 80043ec:	bf00      	nop
    }
  }
  return sysclockfreq;
 80043ee:	693b      	ldr	r3, [r7, #16]
}
 80043f0:	4618      	mov	r0, r3
 80043f2:	371c      	adds	r7, #28
 80043f4:	46bd      	mov	sp, r7
 80043f6:	bc80      	pop	{r7}
 80043f8:	4770      	bx	lr
 80043fa:	bf00      	nop
 80043fc:	40021000 	.word	0x40021000
 8004400:	007a1200 	.word	0x007a1200
 8004404:	08005598 	.word	0x08005598
 8004408:	080055a8 	.word	0x080055a8
 800440c:	003d0900 	.word	0x003d0900

08004410 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004410:	b480      	push	{r7}
 8004412:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004414:	4b02      	ldr	r3, [pc, #8]	@ (8004420 <HAL_RCC_GetHCLKFreq+0x10>)
 8004416:	681b      	ldr	r3, [r3, #0]
}
 8004418:	4618      	mov	r0, r3
 800441a:	46bd      	mov	sp, r7
 800441c:	bc80      	pop	{r7}
 800441e:	4770      	bx	lr
 8004420:	20000208 	.word	0x20000208

08004424 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004424:	b580      	push	{r7, lr}
 8004426:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004428:	f7ff fff2 	bl	8004410 <HAL_RCC_GetHCLKFreq>
 800442c:	4602      	mov	r2, r0
 800442e:	4b05      	ldr	r3, [pc, #20]	@ (8004444 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004430:	685b      	ldr	r3, [r3, #4]
 8004432:	0a1b      	lsrs	r3, r3, #8
 8004434:	f003 0307 	and.w	r3, r3, #7
 8004438:	4903      	ldr	r1, [pc, #12]	@ (8004448 <HAL_RCC_GetPCLK1Freq+0x24>)
 800443a:	5ccb      	ldrb	r3, [r1, r3]
 800443c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004440:	4618      	mov	r0, r3
 8004442:	bd80      	pop	{r7, pc}
 8004444:	40021000 	.word	0x40021000
 8004448:	08005590 	.word	0x08005590

0800444c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800444c:	b480      	push	{r7}
 800444e:	b085      	sub	sp, #20
 8004450:	af00      	add	r7, sp, #0
 8004452:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8004454:	4b0a      	ldr	r3, [pc, #40]	@ (8004480 <RCC_Delay+0x34>)
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	4a0a      	ldr	r2, [pc, #40]	@ (8004484 <RCC_Delay+0x38>)
 800445a:	fba2 2303 	umull	r2, r3, r2, r3
 800445e:	0a5b      	lsrs	r3, r3, #9
 8004460:	687a      	ldr	r2, [r7, #4]
 8004462:	fb02 f303 	mul.w	r3, r2, r3
 8004466:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004468:	bf00      	nop
  }
  while (Delay --);
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	1e5a      	subs	r2, r3, #1
 800446e:	60fa      	str	r2, [r7, #12]
 8004470:	2b00      	cmp	r3, #0
 8004472:	d1f9      	bne.n	8004468 <RCC_Delay+0x1c>
}
 8004474:	bf00      	nop
 8004476:	bf00      	nop
 8004478:	3714      	adds	r7, #20
 800447a:	46bd      	mov	sp, r7
 800447c:	bc80      	pop	{r7}
 800447e:	4770      	bx	lr
 8004480:	20000208 	.word	0x20000208
 8004484:	10624dd3 	.word	0x10624dd3

08004488 <rand>:
 8004488:	4b16      	ldr	r3, [pc, #88]	@ (80044e4 <rand+0x5c>)
 800448a:	b510      	push	{r4, lr}
 800448c:	681c      	ldr	r4, [r3, #0]
 800448e:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8004490:	b9b3      	cbnz	r3, 80044c0 <rand+0x38>
 8004492:	2018      	movs	r0, #24
 8004494:	f000 fa1e 	bl	80048d4 <malloc>
 8004498:	4602      	mov	r2, r0
 800449a:	6320      	str	r0, [r4, #48]	@ 0x30
 800449c:	b920      	cbnz	r0, 80044a8 <rand+0x20>
 800449e:	2152      	movs	r1, #82	@ 0x52
 80044a0:	4b11      	ldr	r3, [pc, #68]	@ (80044e8 <rand+0x60>)
 80044a2:	4812      	ldr	r0, [pc, #72]	@ (80044ec <rand+0x64>)
 80044a4:	f000 f9b0 	bl	8004808 <__assert_func>
 80044a8:	4911      	ldr	r1, [pc, #68]	@ (80044f0 <rand+0x68>)
 80044aa:	4b12      	ldr	r3, [pc, #72]	@ (80044f4 <rand+0x6c>)
 80044ac:	e9c0 1300 	strd	r1, r3, [r0]
 80044b0:	4b11      	ldr	r3, [pc, #68]	@ (80044f8 <rand+0x70>)
 80044b2:	2100      	movs	r1, #0
 80044b4:	6083      	str	r3, [r0, #8]
 80044b6:	230b      	movs	r3, #11
 80044b8:	8183      	strh	r3, [r0, #12]
 80044ba:	2001      	movs	r0, #1
 80044bc:	e9c2 0104 	strd	r0, r1, [r2, #16]
 80044c0:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80044c2:	480e      	ldr	r0, [pc, #56]	@ (80044fc <rand+0x74>)
 80044c4:	690b      	ldr	r3, [r1, #16]
 80044c6:	694c      	ldr	r4, [r1, #20]
 80044c8:	4358      	muls	r0, r3
 80044ca:	4a0d      	ldr	r2, [pc, #52]	@ (8004500 <rand+0x78>)
 80044cc:	fb02 0004 	mla	r0, r2, r4, r0
 80044d0:	fba3 3202 	umull	r3, r2, r3, r2
 80044d4:	3301      	adds	r3, #1
 80044d6:	eb40 0002 	adc.w	r0, r0, r2
 80044da:	e9c1 3004 	strd	r3, r0, [r1, #16]
 80044de:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 80044e2:	bd10      	pop	{r4, pc}
 80044e4:	20000220 	.word	0x20000220
 80044e8:	080055aa 	.word	0x080055aa
 80044ec:	080055c1 	.word	0x080055c1
 80044f0:	abcd330e 	.word	0xabcd330e
 80044f4:	e66d1234 	.word	0xe66d1234
 80044f8:	0005deec 	.word	0x0005deec
 80044fc:	5851f42d 	.word	0x5851f42d
 8004500:	4c957f2d 	.word	0x4c957f2d

08004504 <std>:
 8004504:	2300      	movs	r3, #0
 8004506:	b510      	push	{r4, lr}
 8004508:	4604      	mov	r4, r0
 800450a:	e9c0 3300 	strd	r3, r3, [r0]
 800450e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004512:	6083      	str	r3, [r0, #8]
 8004514:	8181      	strh	r1, [r0, #12]
 8004516:	6643      	str	r3, [r0, #100]	@ 0x64
 8004518:	81c2      	strh	r2, [r0, #14]
 800451a:	6183      	str	r3, [r0, #24]
 800451c:	4619      	mov	r1, r3
 800451e:	2208      	movs	r2, #8
 8004520:	305c      	adds	r0, #92	@ 0x5c
 8004522:	f000 f8f4 	bl	800470e <memset>
 8004526:	4b0d      	ldr	r3, [pc, #52]	@ (800455c <std+0x58>)
 8004528:	6224      	str	r4, [r4, #32]
 800452a:	6263      	str	r3, [r4, #36]	@ 0x24
 800452c:	4b0c      	ldr	r3, [pc, #48]	@ (8004560 <std+0x5c>)
 800452e:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004530:	4b0c      	ldr	r3, [pc, #48]	@ (8004564 <std+0x60>)
 8004532:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004534:	4b0c      	ldr	r3, [pc, #48]	@ (8004568 <std+0x64>)
 8004536:	6323      	str	r3, [r4, #48]	@ 0x30
 8004538:	4b0c      	ldr	r3, [pc, #48]	@ (800456c <std+0x68>)
 800453a:	429c      	cmp	r4, r3
 800453c:	d006      	beq.n	800454c <std+0x48>
 800453e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004542:	4294      	cmp	r4, r2
 8004544:	d002      	beq.n	800454c <std+0x48>
 8004546:	33d0      	adds	r3, #208	@ 0xd0
 8004548:	429c      	cmp	r4, r3
 800454a:	d105      	bne.n	8004558 <std+0x54>
 800454c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004550:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004554:	f000 b954 	b.w	8004800 <__retarget_lock_init_recursive>
 8004558:	bd10      	pop	{r4, pc}
 800455a:	bf00      	nop
 800455c:	08004689 	.word	0x08004689
 8004560:	080046ab 	.word	0x080046ab
 8004564:	080046e3 	.word	0x080046e3
 8004568:	08004707 	.word	0x08004707
 800456c:	20000984 	.word	0x20000984

08004570 <stdio_exit_handler>:
 8004570:	4a02      	ldr	r2, [pc, #8]	@ (800457c <stdio_exit_handler+0xc>)
 8004572:	4903      	ldr	r1, [pc, #12]	@ (8004580 <stdio_exit_handler+0x10>)
 8004574:	4803      	ldr	r0, [pc, #12]	@ (8004584 <stdio_exit_handler+0x14>)
 8004576:	f000 b869 	b.w	800464c <_fwalk_sglue>
 800457a:	bf00      	nop
 800457c:	20000214 	.word	0x20000214
 8004580:	08004b41 	.word	0x08004b41
 8004584:	20000224 	.word	0x20000224

08004588 <cleanup_stdio>:
 8004588:	6841      	ldr	r1, [r0, #4]
 800458a:	4b0c      	ldr	r3, [pc, #48]	@ (80045bc <cleanup_stdio+0x34>)
 800458c:	b510      	push	{r4, lr}
 800458e:	4299      	cmp	r1, r3
 8004590:	4604      	mov	r4, r0
 8004592:	d001      	beq.n	8004598 <cleanup_stdio+0x10>
 8004594:	f000 fad4 	bl	8004b40 <_fflush_r>
 8004598:	68a1      	ldr	r1, [r4, #8]
 800459a:	4b09      	ldr	r3, [pc, #36]	@ (80045c0 <cleanup_stdio+0x38>)
 800459c:	4299      	cmp	r1, r3
 800459e:	d002      	beq.n	80045a6 <cleanup_stdio+0x1e>
 80045a0:	4620      	mov	r0, r4
 80045a2:	f000 facd 	bl	8004b40 <_fflush_r>
 80045a6:	68e1      	ldr	r1, [r4, #12]
 80045a8:	4b06      	ldr	r3, [pc, #24]	@ (80045c4 <cleanup_stdio+0x3c>)
 80045aa:	4299      	cmp	r1, r3
 80045ac:	d004      	beq.n	80045b8 <cleanup_stdio+0x30>
 80045ae:	4620      	mov	r0, r4
 80045b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80045b4:	f000 bac4 	b.w	8004b40 <_fflush_r>
 80045b8:	bd10      	pop	{r4, pc}
 80045ba:	bf00      	nop
 80045bc:	20000984 	.word	0x20000984
 80045c0:	200009ec 	.word	0x200009ec
 80045c4:	20000a54 	.word	0x20000a54

080045c8 <global_stdio_init.part.0>:
 80045c8:	b510      	push	{r4, lr}
 80045ca:	4b0b      	ldr	r3, [pc, #44]	@ (80045f8 <global_stdio_init.part.0+0x30>)
 80045cc:	4c0b      	ldr	r4, [pc, #44]	@ (80045fc <global_stdio_init.part.0+0x34>)
 80045ce:	4a0c      	ldr	r2, [pc, #48]	@ (8004600 <global_stdio_init.part.0+0x38>)
 80045d0:	4620      	mov	r0, r4
 80045d2:	601a      	str	r2, [r3, #0]
 80045d4:	2104      	movs	r1, #4
 80045d6:	2200      	movs	r2, #0
 80045d8:	f7ff ff94 	bl	8004504 <std>
 80045dc:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80045e0:	2201      	movs	r2, #1
 80045e2:	2109      	movs	r1, #9
 80045e4:	f7ff ff8e 	bl	8004504 <std>
 80045e8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80045ec:	2202      	movs	r2, #2
 80045ee:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80045f2:	2112      	movs	r1, #18
 80045f4:	f7ff bf86 	b.w	8004504 <std>
 80045f8:	20000abc 	.word	0x20000abc
 80045fc:	20000984 	.word	0x20000984
 8004600:	08004571 	.word	0x08004571

08004604 <__sfp_lock_acquire>:
 8004604:	4801      	ldr	r0, [pc, #4]	@ (800460c <__sfp_lock_acquire+0x8>)
 8004606:	f000 b8fc 	b.w	8004802 <__retarget_lock_acquire_recursive>
 800460a:	bf00      	nop
 800460c:	20000ac5 	.word	0x20000ac5

08004610 <__sfp_lock_release>:
 8004610:	4801      	ldr	r0, [pc, #4]	@ (8004618 <__sfp_lock_release+0x8>)
 8004612:	f000 b8f7 	b.w	8004804 <__retarget_lock_release_recursive>
 8004616:	bf00      	nop
 8004618:	20000ac5 	.word	0x20000ac5

0800461c <__sinit>:
 800461c:	b510      	push	{r4, lr}
 800461e:	4604      	mov	r4, r0
 8004620:	f7ff fff0 	bl	8004604 <__sfp_lock_acquire>
 8004624:	6a23      	ldr	r3, [r4, #32]
 8004626:	b11b      	cbz	r3, 8004630 <__sinit+0x14>
 8004628:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800462c:	f7ff bff0 	b.w	8004610 <__sfp_lock_release>
 8004630:	4b04      	ldr	r3, [pc, #16]	@ (8004644 <__sinit+0x28>)
 8004632:	6223      	str	r3, [r4, #32]
 8004634:	4b04      	ldr	r3, [pc, #16]	@ (8004648 <__sinit+0x2c>)
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	2b00      	cmp	r3, #0
 800463a:	d1f5      	bne.n	8004628 <__sinit+0xc>
 800463c:	f7ff ffc4 	bl	80045c8 <global_stdio_init.part.0>
 8004640:	e7f2      	b.n	8004628 <__sinit+0xc>
 8004642:	bf00      	nop
 8004644:	08004589 	.word	0x08004589
 8004648:	20000abc 	.word	0x20000abc

0800464c <_fwalk_sglue>:
 800464c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004650:	4607      	mov	r7, r0
 8004652:	4688      	mov	r8, r1
 8004654:	4614      	mov	r4, r2
 8004656:	2600      	movs	r6, #0
 8004658:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800465c:	f1b9 0901 	subs.w	r9, r9, #1
 8004660:	d505      	bpl.n	800466e <_fwalk_sglue+0x22>
 8004662:	6824      	ldr	r4, [r4, #0]
 8004664:	2c00      	cmp	r4, #0
 8004666:	d1f7      	bne.n	8004658 <_fwalk_sglue+0xc>
 8004668:	4630      	mov	r0, r6
 800466a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800466e:	89ab      	ldrh	r3, [r5, #12]
 8004670:	2b01      	cmp	r3, #1
 8004672:	d907      	bls.n	8004684 <_fwalk_sglue+0x38>
 8004674:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004678:	3301      	adds	r3, #1
 800467a:	d003      	beq.n	8004684 <_fwalk_sglue+0x38>
 800467c:	4629      	mov	r1, r5
 800467e:	4638      	mov	r0, r7
 8004680:	47c0      	blx	r8
 8004682:	4306      	orrs	r6, r0
 8004684:	3568      	adds	r5, #104	@ 0x68
 8004686:	e7e9      	b.n	800465c <_fwalk_sglue+0x10>

08004688 <__sread>:
 8004688:	b510      	push	{r4, lr}
 800468a:	460c      	mov	r4, r1
 800468c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004690:	f000 f868 	bl	8004764 <_read_r>
 8004694:	2800      	cmp	r0, #0
 8004696:	bfab      	itete	ge
 8004698:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800469a:	89a3      	ldrhlt	r3, [r4, #12]
 800469c:	181b      	addge	r3, r3, r0
 800469e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80046a2:	bfac      	ite	ge
 80046a4:	6563      	strge	r3, [r4, #84]	@ 0x54
 80046a6:	81a3      	strhlt	r3, [r4, #12]
 80046a8:	bd10      	pop	{r4, pc}

080046aa <__swrite>:
 80046aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80046ae:	461f      	mov	r7, r3
 80046b0:	898b      	ldrh	r3, [r1, #12]
 80046b2:	4605      	mov	r5, r0
 80046b4:	05db      	lsls	r3, r3, #23
 80046b6:	460c      	mov	r4, r1
 80046b8:	4616      	mov	r6, r2
 80046ba:	d505      	bpl.n	80046c8 <__swrite+0x1e>
 80046bc:	2302      	movs	r3, #2
 80046be:	2200      	movs	r2, #0
 80046c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80046c4:	f000 f83c 	bl	8004740 <_lseek_r>
 80046c8:	89a3      	ldrh	r3, [r4, #12]
 80046ca:	4632      	mov	r2, r6
 80046cc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80046d0:	81a3      	strh	r3, [r4, #12]
 80046d2:	4628      	mov	r0, r5
 80046d4:	463b      	mov	r3, r7
 80046d6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80046da:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80046de:	f000 b853 	b.w	8004788 <_write_r>

080046e2 <__sseek>:
 80046e2:	b510      	push	{r4, lr}
 80046e4:	460c      	mov	r4, r1
 80046e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80046ea:	f000 f829 	bl	8004740 <_lseek_r>
 80046ee:	1c43      	adds	r3, r0, #1
 80046f0:	89a3      	ldrh	r3, [r4, #12]
 80046f2:	bf15      	itete	ne
 80046f4:	6560      	strne	r0, [r4, #84]	@ 0x54
 80046f6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80046fa:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80046fe:	81a3      	strheq	r3, [r4, #12]
 8004700:	bf18      	it	ne
 8004702:	81a3      	strhne	r3, [r4, #12]
 8004704:	bd10      	pop	{r4, pc}

08004706 <__sclose>:
 8004706:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800470a:	f000 b809 	b.w	8004720 <_close_r>

0800470e <memset>:
 800470e:	4603      	mov	r3, r0
 8004710:	4402      	add	r2, r0
 8004712:	4293      	cmp	r3, r2
 8004714:	d100      	bne.n	8004718 <memset+0xa>
 8004716:	4770      	bx	lr
 8004718:	f803 1b01 	strb.w	r1, [r3], #1
 800471c:	e7f9      	b.n	8004712 <memset+0x4>
	...

08004720 <_close_r>:
 8004720:	b538      	push	{r3, r4, r5, lr}
 8004722:	2300      	movs	r3, #0
 8004724:	4d05      	ldr	r5, [pc, #20]	@ (800473c <_close_r+0x1c>)
 8004726:	4604      	mov	r4, r0
 8004728:	4608      	mov	r0, r1
 800472a:	602b      	str	r3, [r5, #0]
 800472c:	f7fd fedd 	bl	80024ea <_close>
 8004730:	1c43      	adds	r3, r0, #1
 8004732:	d102      	bne.n	800473a <_close_r+0x1a>
 8004734:	682b      	ldr	r3, [r5, #0]
 8004736:	b103      	cbz	r3, 800473a <_close_r+0x1a>
 8004738:	6023      	str	r3, [r4, #0]
 800473a:	bd38      	pop	{r3, r4, r5, pc}
 800473c:	20000ac0 	.word	0x20000ac0

08004740 <_lseek_r>:
 8004740:	b538      	push	{r3, r4, r5, lr}
 8004742:	4604      	mov	r4, r0
 8004744:	4608      	mov	r0, r1
 8004746:	4611      	mov	r1, r2
 8004748:	2200      	movs	r2, #0
 800474a:	4d05      	ldr	r5, [pc, #20]	@ (8004760 <_lseek_r+0x20>)
 800474c:	602a      	str	r2, [r5, #0]
 800474e:	461a      	mov	r2, r3
 8004750:	f7fd feef 	bl	8002532 <_lseek>
 8004754:	1c43      	adds	r3, r0, #1
 8004756:	d102      	bne.n	800475e <_lseek_r+0x1e>
 8004758:	682b      	ldr	r3, [r5, #0]
 800475a:	b103      	cbz	r3, 800475e <_lseek_r+0x1e>
 800475c:	6023      	str	r3, [r4, #0]
 800475e:	bd38      	pop	{r3, r4, r5, pc}
 8004760:	20000ac0 	.word	0x20000ac0

08004764 <_read_r>:
 8004764:	b538      	push	{r3, r4, r5, lr}
 8004766:	4604      	mov	r4, r0
 8004768:	4608      	mov	r0, r1
 800476a:	4611      	mov	r1, r2
 800476c:	2200      	movs	r2, #0
 800476e:	4d05      	ldr	r5, [pc, #20]	@ (8004784 <_read_r+0x20>)
 8004770:	602a      	str	r2, [r5, #0]
 8004772:	461a      	mov	r2, r3
 8004774:	f7fd fe80 	bl	8002478 <_read>
 8004778:	1c43      	adds	r3, r0, #1
 800477a:	d102      	bne.n	8004782 <_read_r+0x1e>
 800477c:	682b      	ldr	r3, [r5, #0]
 800477e:	b103      	cbz	r3, 8004782 <_read_r+0x1e>
 8004780:	6023      	str	r3, [r4, #0]
 8004782:	bd38      	pop	{r3, r4, r5, pc}
 8004784:	20000ac0 	.word	0x20000ac0

08004788 <_write_r>:
 8004788:	b538      	push	{r3, r4, r5, lr}
 800478a:	4604      	mov	r4, r0
 800478c:	4608      	mov	r0, r1
 800478e:	4611      	mov	r1, r2
 8004790:	2200      	movs	r2, #0
 8004792:	4d05      	ldr	r5, [pc, #20]	@ (80047a8 <_write_r+0x20>)
 8004794:	602a      	str	r2, [r5, #0]
 8004796:	461a      	mov	r2, r3
 8004798:	f7fd fe8b 	bl	80024b2 <_write>
 800479c:	1c43      	adds	r3, r0, #1
 800479e:	d102      	bne.n	80047a6 <_write_r+0x1e>
 80047a0:	682b      	ldr	r3, [r5, #0]
 80047a2:	b103      	cbz	r3, 80047a6 <_write_r+0x1e>
 80047a4:	6023      	str	r3, [r4, #0]
 80047a6:	bd38      	pop	{r3, r4, r5, pc}
 80047a8:	20000ac0 	.word	0x20000ac0

080047ac <__errno>:
 80047ac:	4b01      	ldr	r3, [pc, #4]	@ (80047b4 <__errno+0x8>)
 80047ae:	6818      	ldr	r0, [r3, #0]
 80047b0:	4770      	bx	lr
 80047b2:	bf00      	nop
 80047b4:	20000220 	.word	0x20000220

080047b8 <__libc_init_array>:
 80047b8:	b570      	push	{r4, r5, r6, lr}
 80047ba:	2600      	movs	r6, #0
 80047bc:	4d0c      	ldr	r5, [pc, #48]	@ (80047f0 <__libc_init_array+0x38>)
 80047be:	4c0d      	ldr	r4, [pc, #52]	@ (80047f4 <__libc_init_array+0x3c>)
 80047c0:	1b64      	subs	r4, r4, r5
 80047c2:	10a4      	asrs	r4, r4, #2
 80047c4:	42a6      	cmp	r6, r4
 80047c6:	d109      	bne.n	80047dc <__libc_init_array+0x24>
 80047c8:	f000 fece 	bl	8005568 <_init>
 80047cc:	2600      	movs	r6, #0
 80047ce:	4d0a      	ldr	r5, [pc, #40]	@ (80047f8 <__libc_init_array+0x40>)
 80047d0:	4c0a      	ldr	r4, [pc, #40]	@ (80047fc <__libc_init_array+0x44>)
 80047d2:	1b64      	subs	r4, r4, r5
 80047d4:	10a4      	asrs	r4, r4, #2
 80047d6:	42a6      	cmp	r6, r4
 80047d8:	d105      	bne.n	80047e6 <__libc_init_array+0x2e>
 80047da:	bd70      	pop	{r4, r5, r6, pc}
 80047dc:	f855 3b04 	ldr.w	r3, [r5], #4
 80047e0:	4798      	blx	r3
 80047e2:	3601      	adds	r6, #1
 80047e4:	e7ee      	b.n	80047c4 <__libc_init_array+0xc>
 80047e6:	f855 3b04 	ldr.w	r3, [r5], #4
 80047ea:	4798      	blx	r3
 80047ec:	3601      	adds	r6, #1
 80047ee:	e7f2      	b.n	80047d6 <__libc_init_array+0x1e>
 80047f0:	08005690 	.word	0x08005690
 80047f4:	08005690 	.word	0x08005690
 80047f8:	08005690 	.word	0x08005690
 80047fc:	08005694 	.word	0x08005694

08004800 <__retarget_lock_init_recursive>:
 8004800:	4770      	bx	lr

08004802 <__retarget_lock_acquire_recursive>:
 8004802:	4770      	bx	lr

08004804 <__retarget_lock_release_recursive>:
 8004804:	4770      	bx	lr
	...

08004808 <__assert_func>:
 8004808:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800480a:	4614      	mov	r4, r2
 800480c:	461a      	mov	r2, r3
 800480e:	4b09      	ldr	r3, [pc, #36]	@ (8004834 <__assert_func+0x2c>)
 8004810:	4605      	mov	r5, r0
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	68d8      	ldr	r0, [r3, #12]
 8004816:	b14c      	cbz	r4, 800482c <__assert_func+0x24>
 8004818:	4b07      	ldr	r3, [pc, #28]	@ (8004838 <__assert_func+0x30>)
 800481a:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800481e:	9100      	str	r1, [sp, #0]
 8004820:	462b      	mov	r3, r5
 8004822:	4906      	ldr	r1, [pc, #24]	@ (800483c <__assert_func+0x34>)
 8004824:	f000 f9b4 	bl	8004b90 <fiprintf>
 8004828:	f000 f9d4 	bl	8004bd4 <abort>
 800482c:	4b04      	ldr	r3, [pc, #16]	@ (8004840 <__assert_func+0x38>)
 800482e:	461c      	mov	r4, r3
 8004830:	e7f3      	b.n	800481a <__assert_func+0x12>
 8004832:	bf00      	nop
 8004834:	20000220 	.word	0x20000220
 8004838:	08005619 	.word	0x08005619
 800483c:	08005626 	.word	0x08005626
 8004840:	08005654 	.word	0x08005654

08004844 <_free_r>:
 8004844:	b538      	push	{r3, r4, r5, lr}
 8004846:	4605      	mov	r5, r0
 8004848:	2900      	cmp	r1, #0
 800484a:	d040      	beq.n	80048ce <_free_r+0x8a>
 800484c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004850:	1f0c      	subs	r4, r1, #4
 8004852:	2b00      	cmp	r3, #0
 8004854:	bfb8      	it	lt
 8004856:	18e4      	addlt	r4, r4, r3
 8004858:	f000 f8e6 	bl	8004a28 <__malloc_lock>
 800485c:	4a1c      	ldr	r2, [pc, #112]	@ (80048d0 <_free_r+0x8c>)
 800485e:	6813      	ldr	r3, [r2, #0]
 8004860:	b933      	cbnz	r3, 8004870 <_free_r+0x2c>
 8004862:	6063      	str	r3, [r4, #4]
 8004864:	6014      	str	r4, [r2, #0]
 8004866:	4628      	mov	r0, r5
 8004868:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800486c:	f000 b8e2 	b.w	8004a34 <__malloc_unlock>
 8004870:	42a3      	cmp	r3, r4
 8004872:	d908      	bls.n	8004886 <_free_r+0x42>
 8004874:	6820      	ldr	r0, [r4, #0]
 8004876:	1821      	adds	r1, r4, r0
 8004878:	428b      	cmp	r3, r1
 800487a:	bf01      	itttt	eq
 800487c:	6819      	ldreq	r1, [r3, #0]
 800487e:	685b      	ldreq	r3, [r3, #4]
 8004880:	1809      	addeq	r1, r1, r0
 8004882:	6021      	streq	r1, [r4, #0]
 8004884:	e7ed      	b.n	8004862 <_free_r+0x1e>
 8004886:	461a      	mov	r2, r3
 8004888:	685b      	ldr	r3, [r3, #4]
 800488a:	b10b      	cbz	r3, 8004890 <_free_r+0x4c>
 800488c:	42a3      	cmp	r3, r4
 800488e:	d9fa      	bls.n	8004886 <_free_r+0x42>
 8004890:	6811      	ldr	r1, [r2, #0]
 8004892:	1850      	adds	r0, r2, r1
 8004894:	42a0      	cmp	r0, r4
 8004896:	d10b      	bne.n	80048b0 <_free_r+0x6c>
 8004898:	6820      	ldr	r0, [r4, #0]
 800489a:	4401      	add	r1, r0
 800489c:	1850      	adds	r0, r2, r1
 800489e:	4283      	cmp	r3, r0
 80048a0:	6011      	str	r1, [r2, #0]
 80048a2:	d1e0      	bne.n	8004866 <_free_r+0x22>
 80048a4:	6818      	ldr	r0, [r3, #0]
 80048a6:	685b      	ldr	r3, [r3, #4]
 80048a8:	4408      	add	r0, r1
 80048aa:	6010      	str	r0, [r2, #0]
 80048ac:	6053      	str	r3, [r2, #4]
 80048ae:	e7da      	b.n	8004866 <_free_r+0x22>
 80048b0:	d902      	bls.n	80048b8 <_free_r+0x74>
 80048b2:	230c      	movs	r3, #12
 80048b4:	602b      	str	r3, [r5, #0]
 80048b6:	e7d6      	b.n	8004866 <_free_r+0x22>
 80048b8:	6820      	ldr	r0, [r4, #0]
 80048ba:	1821      	adds	r1, r4, r0
 80048bc:	428b      	cmp	r3, r1
 80048be:	bf01      	itttt	eq
 80048c0:	6819      	ldreq	r1, [r3, #0]
 80048c2:	685b      	ldreq	r3, [r3, #4]
 80048c4:	1809      	addeq	r1, r1, r0
 80048c6:	6021      	streq	r1, [r4, #0]
 80048c8:	6063      	str	r3, [r4, #4]
 80048ca:	6054      	str	r4, [r2, #4]
 80048cc:	e7cb      	b.n	8004866 <_free_r+0x22>
 80048ce:	bd38      	pop	{r3, r4, r5, pc}
 80048d0:	20000acc 	.word	0x20000acc

080048d4 <malloc>:
 80048d4:	4b02      	ldr	r3, [pc, #8]	@ (80048e0 <malloc+0xc>)
 80048d6:	4601      	mov	r1, r0
 80048d8:	6818      	ldr	r0, [r3, #0]
 80048da:	f000 b825 	b.w	8004928 <_malloc_r>
 80048de:	bf00      	nop
 80048e0:	20000220 	.word	0x20000220

080048e4 <sbrk_aligned>:
 80048e4:	b570      	push	{r4, r5, r6, lr}
 80048e6:	4e0f      	ldr	r6, [pc, #60]	@ (8004924 <sbrk_aligned+0x40>)
 80048e8:	460c      	mov	r4, r1
 80048ea:	6831      	ldr	r1, [r6, #0]
 80048ec:	4605      	mov	r5, r0
 80048ee:	b911      	cbnz	r1, 80048f6 <sbrk_aligned+0x12>
 80048f0:	f000 f960 	bl	8004bb4 <_sbrk_r>
 80048f4:	6030      	str	r0, [r6, #0]
 80048f6:	4621      	mov	r1, r4
 80048f8:	4628      	mov	r0, r5
 80048fa:	f000 f95b 	bl	8004bb4 <_sbrk_r>
 80048fe:	1c43      	adds	r3, r0, #1
 8004900:	d103      	bne.n	800490a <sbrk_aligned+0x26>
 8004902:	f04f 34ff 	mov.w	r4, #4294967295
 8004906:	4620      	mov	r0, r4
 8004908:	bd70      	pop	{r4, r5, r6, pc}
 800490a:	1cc4      	adds	r4, r0, #3
 800490c:	f024 0403 	bic.w	r4, r4, #3
 8004910:	42a0      	cmp	r0, r4
 8004912:	d0f8      	beq.n	8004906 <sbrk_aligned+0x22>
 8004914:	1a21      	subs	r1, r4, r0
 8004916:	4628      	mov	r0, r5
 8004918:	f000 f94c 	bl	8004bb4 <_sbrk_r>
 800491c:	3001      	adds	r0, #1
 800491e:	d1f2      	bne.n	8004906 <sbrk_aligned+0x22>
 8004920:	e7ef      	b.n	8004902 <sbrk_aligned+0x1e>
 8004922:	bf00      	nop
 8004924:	20000ac8 	.word	0x20000ac8

08004928 <_malloc_r>:
 8004928:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800492c:	1ccd      	adds	r5, r1, #3
 800492e:	f025 0503 	bic.w	r5, r5, #3
 8004932:	3508      	adds	r5, #8
 8004934:	2d0c      	cmp	r5, #12
 8004936:	bf38      	it	cc
 8004938:	250c      	movcc	r5, #12
 800493a:	2d00      	cmp	r5, #0
 800493c:	4606      	mov	r6, r0
 800493e:	db01      	blt.n	8004944 <_malloc_r+0x1c>
 8004940:	42a9      	cmp	r1, r5
 8004942:	d904      	bls.n	800494e <_malloc_r+0x26>
 8004944:	230c      	movs	r3, #12
 8004946:	6033      	str	r3, [r6, #0]
 8004948:	2000      	movs	r0, #0
 800494a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800494e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004a24 <_malloc_r+0xfc>
 8004952:	f000 f869 	bl	8004a28 <__malloc_lock>
 8004956:	f8d8 3000 	ldr.w	r3, [r8]
 800495a:	461c      	mov	r4, r3
 800495c:	bb44      	cbnz	r4, 80049b0 <_malloc_r+0x88>
 800495e:	4629      	mov	r1, r5
 8004960:	4630      	mov	r0, r6
 8004962:	f7ff ffbf 	bl	80048e4 <sbrk_aligned>
 8004966:	1c43      	adds	r3, r0, #1
 8004968:	4604      	mov	r4, r0
 800496a:	d158      	bne.n	8004a1e <_malloc_r+0xf6>
 800496c:	f8d8 4000 	ldr.w	r4, [r8]
 8004970:	4627      	mov	r7, r4
 8004972:	2f00      	cmp	r7, #0
 8004974:	d143      	bne.n	80049fe <_malloc_r+0xd6>
 8004976:	2c00      	cmp	r4, #0
 8004978:	d04b      	beq.n	8004a12 <_malloc_r+0xea>
 800497a:	6823      	ldr	r3, [r4, #0]
 800497c:	4639      	mov	r1, r7
 800497e:	4630      	mov	r0, r6
 8004980:	eb04 0903 	add.w	r9, r4, r3
 8004984:	f000 f916 	bl	8004bb4 <_sbrk_r>
 8004988:	4581      	cmp	r9, r0
 800498a:	d142      	bne.n	8004a12 <_malloc_r+0xea>
 800498c:	6821      	ldr	r1, [r4, #0]
 800498e:	4630      	mov	r0, r6
 8004990:	1a6d      	subs	r5, r5, r1
 8004992:	4629      	mov	r1, r5
 8004994:	f7ff ffa6 	bl	80048e4 <sbrk_aligned>
 8004998:	3001      	adds	r0, #1
 800499a:	d03a      	beq.n	8004a12 <_malloc_r+0xea>
 800499c:	6823      	ldr	r3, [r4, #0]
 800499e:	442b      	add	r3, r5
 80049a0:	6023      	str	r3, [r4, #0]
 80049a2:	f8d8 3000 	ldr.w	r3, [r8]
 80049a6:	685a      	ldr	r2, [r3, #4]
 80049a8:	bb62      	cbnz	r2, 8004a04 <_malloc_r+0xdc>
 80049aa:	f8c8 7000 	str.w	r7, [r8]
 80049ae:	e00f      	b.n	80049d0 <_malloc_r+0xa8>
 80049b0:	6822      	ldr	r2, [r4, #0]
 80049b2:	1b52      	subs	r2, r2, r5
 80049b4:	d420      	bmi.n	80049f8 <_malloc_r+0xd0>
 80049b6:	2a0b      	cmp	r2, #11
 80049b8:	d917      	bls.n	80049ea <_malloc_r+0xc2>
 80049ba:	1961      	adds	r1, r4, r5
 80049bc:	42a3      	cmp	r3, r4
 80049be:	6025      	str	r5, [r4, #0]
 80049c0:	bf18      	it	ne
 80049c2:	6059      	strne	r1, [r3, #4]
 80049c4:	6863      	ldr	r3, [r4, #4]
 80049c6:	bf08      	it	eq
 80049c8:	f8c8 1000 	streq.w	r1, [r8]
 80049cc:	5162      	str	r2, [r4, r5]
 80049ce:	604b      	str	r3, [r1, #4]
 80049d0:	4630      	mov	r0, r6
 80049d2:	f000 f82f 	bl	8004a34 <__malloc_unlock>
 80049d6:	f104 000b 	add.w	r0, r4, #11
 80049da:	1d23      	adds	r3, r4, #4
 80049dc:	f020 0007 	bic.w	r0, r0, #7
 80049e0:	1ac2      	subs	r2, r0, r3
 80049e2:	bf1c      	itt	ne
 80049e4:	1a1b      	subne	r3, r3, r0
 80049e6:	50a3      	strne	r3, [r4, r2]
 80049e8:	e7af      	b.n	800494a <_malloc_r+0x22>
 80049ea:	6862      	ldr	r2, [r4, #4]
 80049ec:	42a3      	cmp	r3, r4
 80049ee:	bf0c      	ite	eq
 80049f0:	f8c8 2000 	streq.w	r2, [r8]
 80049f4:	605a      	strne	r2, [r3, #4]
 80049f6:	e7eb      	b.n	80049d0 <_malloc_r+0xa8>
 80049f8:	4623      	mov	r3, r4
 80049fa:	6864      	ldr	r4, [r4, #4]
 80049fc:	e7ae      	b.n	800495c <_malloc_r+0x34>
 80049fe:	463c      	mov	r4, r7
 8004a00:	687f      	ldr	r7, [r7, #4]
 8004a02:	e7b6      	b.n	8004972 <_malloc_r+0x4a>
 8004a04:	461a      	mov	r2, r3
 8004a06:	685b      	ldr	r3, [r3, #4]
 8004a08:	42a3      	cmp	r3, r4
 8004a0a:	d1fb      	bne.n	8004a04 <_malloc_r+0xdc>
 8004a0c:	2300      	movs	r3, #0
 8004a0e:	6053      	str	r3, [r2, #4]
 8004a10:	e7de      	b.n	80049d0 <_malloc_r+0xa8>
 8004a12:	230c      	movs	r3, #12
 8004a14:	4630      	mov	r0, r6
 8004a16:	6033      	str	r3, [r6, #0]
 8004a18:	f000 f80c 	bl	8004a34 <__malloc_unlock>
 8004a1c:	e794      	b.n	8004948 <_malloc_r+0x20>
 8004a1e:	6005      	str	r5, [r0, #0]
 8004a20:	e7d6      	b.n	80049d0 <_malloc_r+0xa8>
 8004a22:	bf00      	nop
 8004a24:	20000acc 	.word	0x20000acc

08004a28 <__malloc_lock>:
 8004a28:	4801      	ldr	r0, [pc, #4]	@ (8004a30 <__malloc_lock+0x8>)
 8004a2a:	f7ff beea 	b.w	8004802 <__retarget_lock_acquire_recursive>
 8004a2e:	bf00      	nop
 8004a30:	20000ac4 	.word	0x20000ac4

08004a34 <__malloc_unlock>:
 8004a34:	4801      	ldr	r0, [pc, #4]	@ (8004a3c <__malloc_unlock+0x8>)
 8004a36:	f7ff bee5 	b.w	8004804 <__retarget_lock_release_recursive>
 8004a3a:	bf00      	nop
 8004a3c:	20000ac4 	.word	0x20000ac4

08004a40 <__sflush_r>:
 8004a40:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004a44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004a46:	0716      	lsls	r6, r2, #28
 8004a48:	4605      	mov	r5, r0
 8004a4a:	460c      	mov	r4, r1
 8004a4c:	d454      	bmi.n	8004af8 <__sflush_r+0xb8>
 8004a4e:	684b      	ldr	r3, [r1, #4]
 8004a50:	2b00      	cmp	r3, #0
 8004a52:	dc02      	bgt.n	8004a5a <__sflush_r+0x1a>
 8004a54:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	dd48      	ble.n	8004aec <__sflush_r+0xac>
 8004a5a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004a5c:	2e00      	cmp	r6, #0
 8004a5e:	d045      	beq.n	8004aec <__sflush_r+0xac>
 8004a60:	2300      	movs	r3, #0
 8004a62:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8004a66:	682f      	ldr	r7, [r5, #0]
 8004a68:	6a21      	ldr	r1, [r4, #32]
 8004a6a:	602b      	str	r3, [r5, #0]
 8004a6c:	d030      	beq.n	8004ad0 <__sflush_r+0x90>
 8004a6e:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8004a70:	89a3      	ldrh	r3, [r4, #12]
 8004a72:	0759      	lsls	r1, r3, #29
 8004a74:	d505      	bpl.n	8004a82 <__sflush_r+0x42>
 8004a76:	6863      	ldr	r3, [r4, #4]
 8004a78:	1ad2      	subs	r2, r2, r3
 8004a7a:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8004a7c:	b10b      	cbz	r3, 8004a82 <__sflush_r+0x42>
 8004a7e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8004a80:	1ad2      	subs	r2, r2, r3
 8004a82:	2300      	movs	r3, #0
 8004a84:	4628      	mov	r0, r5
 8004a86:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8004a88:	6a21      	ldr	r1, [r4, #32]
 8004a8a:	47b0      	blx	r6
 8004a8c:	1c43      	adds	r3, r0, #1
 8004a8e:	89a3      	ldrh	r3, [r4, #12]
 8004a90:	d106      	bne.n	8004aa0 <__sflush_r+0x60>
 8004a92:	6829      	ldr	r1, [r5, #0]
 8004a94:	291d      	cmp	r1, #29
 8004a96:	d82b      	bhi.n	8004af0 <__sflush_r+0xb0>
 8004a98:	4a28      	ldr	r2, [pc, #160]	@ (8004b3c <__sflush_r+0xfc>)
 8004a9a:	40ca      	lsrs	r2, r1
 8004a9c:	07d6      	lsls	r6, r2, #31
 8004a9e:	d527      	bpl.n	8004af0 <__sflush_r+0xb0>
 8004aa0:	2200      	movs	r2, #0
 8004aa2:	6062      	str	r2, [r4, #4]
 8004aa4:	6922      	ldr	r2, [r4, #16]
 8004aa6:	04d9      	lsls	r1, r3, #19
 8004aa8:	6022      	str	r2, [r4, #0]
 8004aaa:	d504      	bpl.n	8004ab6 <__sflush_r+0x76>
 8004aac:	1c42      	adds	r2, r0, #1
 8004aae:	d101      	bne.n	8004ab4 <__sflush_r+0x74>
 8004ab0:	682b      	ldr	r3, [r5, #0]
 8004ab2:	b903      	cbnz	r3, 8004ab6 <__sflush_r+0x76>
 8004ab4:	6560      	str	r0, [r4, #84]	@ 0x54
 8004ab6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004ab8:	602f      	str	r7, [r5, #0]
 8004aba:	b1b9      	cbz	r1, 8004aec <__sflush_r+0xac>
 8004abc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004ac0:	4299      	cmp	r1, r3
 8004ac2:	d002      	beq.n	8004aca <__sflush_r+0x8a>
 8004ac4:	4628      	mov	r0, r5
 8004ac6:	f7ff febd 	bl	8004844 <_free_r>
 8004aca:	2300      	movs	r3, #0
 8004acc:	6363      	str	r3, [r4, #52]	@ 0x34
 8004ace:	e00d      	b.n	8004aec <__sflush_r+0xac>
 8004ad0:	2301      	movs	r3, #1
 8004ad2:	4628      	mov	r0, r5
 8004ad4:	47b0      	blx	r6
 8004ad6:	4602      	mov	r2, r0
 8004ad8:	1c50      	adds	r0, r2, #1
 8004ada:	d1c9      	bne.n	8004a70 <__sflush_r+0x30>
 8004adc:	682b      	ldr	r3, [r5, #0]
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d0c6      	beq.n	8004a70 <__sflush_r+0x30>
 8004ae2:	2b1d      	cmp	r3, #29
 8004ae4:	d001      	beq.n	8004aea <__sflush_r+0xaa>
 8004ae6:	2b16      	cmp	r3, #22
 8004ae8:	d11d      	bne.n	8004b26 <__sflush_r+0xe6>
 8004aea:	602f      	str	r7, [r5, #0]
 8004aec:	2000      	movs	r0, #0
 8004aee:	e021      	b.n	8004b34 <__sflush_r+0xf4>
 8004af0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004af4:	b21b      	sxth	r3, r3
 8004af6:	e01a      	b.n	8004b2e <__sflush_r+0xee>
 8004af8:	690f      	ldr	r7, [r1, #16]
 8004afa:	2f00      	cmp	r7, #0
 8004afc:	d0f6      	beq.n	8004aec <__sflush_r+0xac>
 8004afe:	0793      	lsls	r3, r2, #30
 8004b00:	bf18      	it	ne
 8004b02:	2300      	movne	r3, #0
 8004b04:	680e      	ldr	r6, [r1, #0]
 8004b06:	bf08      	it	eq
 8004b08:	694b      	ldreq	r3, [r1, #20]
 8004b0a:	1bf6      	subs	r6, r6, r7
 8004b0c:	600f      	str	r7, [r1, #0]
 8004b0e:	608b      	str	r3, [r1, #8]
 8004b10:	2e00      	cmp	r6, #0
 8004b12:	ddeb      	ble.n	8004aec <__sflush_r+0xac>
 8004b14:	4633      	mov	r3, r6
 8004b16:	463a      	mov	r2, r7
 8004b18:	4628      	mov	r0, r5
 8004b1a:	6a21      	ldr	r1, [r4, #32]
 8004b1c:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8004b20:	47e0      	blx	ip
 8004b22:	2800      	cmp	r0, #0
 8004b24:	dc07      	bgt.n	8004b36 <__sflush_r+0xf6>
 8004b26:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004b2a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004b2e:	f04f 30ff 	mov.w	r0, #4294967295
 8004b32:	81a3      	strh	r3, [r4, #12]
 8004b34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004b36:	4407      	add	r7, r0
 8004b38:	1a36      	subs	r6, r6, r0
 8004b3a:	e7e9      	b.n	8004b10 <__sflush_r+0xd0>
 8004b3c:	20400001 	.word	0x20400001

08004b40 <_fflush_r>:
 8004b40:	b538      	push	{r3, r4, r5, lr}
 8004b42:	690b      	ldr	r3, [r1, #16]
 8004b44:	4605      	mov	r5, r0
 8004b46:	460c      	mov	r4, r1
 8004b48:	b913      	cbnz	r3, 8004b50 <_fflush_r+0x10>
 8004b4a:	2500      	movs	r5, #0
 8004b4c:	4628      	mov	r0, r5
 8004b4e:	bd38      	pop	{r3, r4, r5, pc}
 8004b50:	b118      	cbz	r0, 8004b5a <_fflush_r+0x1a>
 8004b52:	6a03      	ldr	r3, [r0, #32]
 8004b54:	b90b      	cbnz	r3, 8004b5a <_fflush_r+0x1a>
 8004b56:	f7ff fd61 	bl	800461c <__sinit>
 8004b5a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	d0f3      	beq.n	8004b4a <_fflush_r+0xa>
 8004b62:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004b64:	07d0      	lsls	r0, r2, #31
 8004b66:	d404      	bmi.n	8004b72 <_fflush_r+0x32>
 8004b68:	0599      	lsls	r1, r3, #22
 8004b6a:	d402      	bmi.n	8004b72 <_fflush_r+0x32>
 8004b6c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004b6e:	f7ff fe48 	bl	8004802 <__retarget_lock_acquire_recursive>
 8004b72:	4628      	mov	r0, r5
 8004b74:	4621      	mov	r1, r4
 8004b76:	f7ff ff63 	bl	8004a40 <__sflush_r>
 8004b7a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004b7c:	4605      	mov	r5, r0
 8004b7e:	07da      	lsls	r2, r3, #31
 8004b80:	d4e4      	bmi.n	8004b4c <_fflush_r+0xc>
 8004b82:	89a3      	ldrh	r3, [r4, #12]
 8004b84:	059b      	lsls	r3, r3, #22
 8004b86:	d4e1      	bmi.n	8004b4c <_fflush_r+0xc>
 8004b88:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004b8a:	f7ff fe3b 	bl	8004804 <__retarget_lock_release_recursive>
 8004b8e:	e7dd      	b.n	8004b4c <_fflush_r+0xc>

08004b90 <fiprintf>:
 8004b90:	b40e      	push	{r1, r2, r3}
 8004b92:	b503      	push	{r0, r1, lr}
 8004b94:	4601      	mov	r1, r0
 8004b96:	ab03      	add	r3, sp, #12
 8004b98:	4805      	ldr	r0, [pc, #20]	@ (8004bb0 <fiprintf+0x20>)
 8004b9a:	f853 2b04 	ldr.w	r2, [r3], #4
 8004b9e:	6800      	ldr	r0, [r0, #0]
 8004ba0:	9301      	str	r3, [sp, #4]
 8004ba2:	f000 f845 	bl	8004c30 <_vfiprintf_r>
 8004ba6:	b002      	add	sp, #8
 8004ba8:	f85d eb04 	ldr.w	lr, [sp], #4
 8004bac:	b003      	add	sp, #12
 8004bae:	4770      	bx	lr
 8004bb0:	20000220 	.word	0x20000220

08004bb4 <_sbrk_r>:
 8004bb4:	b538      	push	{r3, r4, r5, lr}
 8004bb6:	2300      	movs	r3, #0
 8004bb8:	4d05      	ldr	r5, [pc, #20]	@ (8004bd0 <_sbrk_r+0x1c>)
 8004bba:	4604      	mov	r4, r0
 8004bbc:	4608      	mov	r0, r1
 8004bbe:	602b      	str	r3, [r5, #0]
 8004bc0:	f7fd fcc4 	bl	800254c <_sbrk>
 8004bc4:	1c43      	adds	r3, r0, #1
 8004bc6:	d102      	bne.n	8004bce <_sbrk_r+0x1a>
 8004bc8:	682b      	ldr	r3, [r5, #0]
 8004bca:	b103      	cbz	r3, 8004bce <_sbrk_r+0x1a>
 8004bcc:	6023      	str	r3, [r4, #0]
 8004bce:	bd38      	pop	{r3, r4, r5, pc}
 8004bd0:	20000ac0 	.word	0x20000ac0

08004bd4 <abort>:
 8004bd4:	2006      	movs	r0, #6
 8004bd6:	b508      	push	{r3, lr}
 8004bd8:	f000 fb8e 	bl	80052f8 <raise>
 8004bdc:	2001      	movs	r0, #1
 8004bde:	f7fd fc40 	bl	8002462 <_exit>

08004be2 <__sfputc_r>:
 8004be2:	6893      	ldr	r3, [r2, #8]
 8004be4:	b410      	push	{r4}
 8004be6:	3b01      	subs	r3, #1
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	6093      	str	r3, [r2, #8]
 8004bec:	da07      	bge.n	8004bfe <__sfputc_r+0x1c>
 8004bee:	6994      	ldr	r4, [r2, #24]
 8004bf0:	42a3      	cmp	r3, r4
 8004bf2:	db01      	blt.n	8004bf8 <__sfputc_r+0x16>
 8004bf4:	290a      	cmp	r1, #10
 8004bf6:	d102      	bne.n	8004bfe <__sfputc_r+0x1c>
 8004bf8:	bc10      	pop	{r4}
 8004bfa:	f000 bac1 	b.w	8005180 <__swbuf_r>
 8004bfe:	6813      	ldr	r3, [r2, #0]
 8004c00:	1c58      	adds	r0, r3, #1
 8004c02:	6010      	str	r0, [r2, #0]
 8004c04:	7019      	strb	r1, [r3, #0]
 8004c06:	4608      	mov	r0, r1
 8004c08:	bc10      	pop	{r4}
 8004c0a:	4770      	bx	lr

08004c0c <__sfputs_r>:
 8004c0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c0e:	4606      	mov	r6, r0
 8004c10:	460f      	mov	r7, r1
 8004c12:	4614      	mov	r4, r2
 8004c14:	18d5      	adds	r5, r2, r3
 8004c16:	42ac      	cmp	r4, r5
 8004c18:	d101      	bne.n	8004c1e <__sfputs_r+0x12>
 8004c1a:	2000      	movs	r0, #0
 8004c1c:	e007      	b.n	8004c2e <__sfputs_r+0x22>
 8004c1e:	463a      	mov	r2, r7
 8004c20:	4630      	mov	r0, r6
 8004c22:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004c26:	f7ff ffdc 	bl	8004be2 <__sfputc_r>
 8004c2a:	1c43      	adds	r3, r0, #1
 8004c2c:	d1f3      	bne.n	8004c16 <__sfputs_r+0xa>
 8004c2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08004c30 <_vfiprintf_r>:
 8004c30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c34:	460d      	mov	r5, r1
 8004c36:	4614      	mov	r4, r2
 8004c38:	4698      	mov	r8, r3
 8004c3a:	4606      	mov	r6, r0
 8004c3c:	b09d      	sub	sp, #116	@ 0x74
 8004c3e:	b118      	cbz	r0, 8004c48 <_vfiprintf_r+0x18>
 8004c40:	6a03      	ldr	r3, [r0, #32]
 8004c42:	b90b      	cbnz	r3, 8004c48 <_vfiprintf_r+0x18>
 8004c44:	f7ff fcea 	bl	800461c <__sinit>
 8004c48:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004c4a:	07d9      	lsls	r1, r3, #31
 8004c4c:	d405      	bmi.n	8004c5a <_vfiprintf_r+0x2a>
 8004c4e:	89ab      	ldrh	r3, [r5, #12]
 8004c50:	059a      	lsls	r2, r3, #22
 8004c52:	d402      	bmi.n	8004c5a <_vfiprintf_r+0x2a>
 8004c54:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004c56:	f7ff fdd4 	bl	8004802 <__retarget_lock_acquire_recursive>
 8004c5a:	89ab      	ldrh	r3, [r5, #12]
 8004c5c:	071b      	lsls	r3, r3, #28
 8004c5e:	d501      	bpl.n	8004c64 <_vfiprintf_r+0x34>
 8004c60:	692b      	ldr	r3, [r5, #16]
 8004c62:	b99b      	cbnz	r3, 8004c8c <_vfiprintf_r+0x5c>
 8004c64:	4629      	mov	r1, r5
 8004c66:	4630      	mov	r0, r6
 8004c68:	f000 fac8 	bl	80051fc <__swsetup_r>
 8004c6c:	b170      	cbz	r0, 8004c8c <_vfiprintf_r+0x5c>
 8004c6e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004c70:	07dc      	lsls	r4, r3, #31
 8004c72:	d504      	bpl.n	8004c7e <_vfiprintf_r+0x4e>
 8004c74:	f04f 30ff 	mov.w	r0, #4294967295
 8004c78:	b01d      	add	sp, #116	@ 0x74
 8004c7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004c7e:	89ab      	ldrh	r3, [r5, #12]
 8004c80:	0598      	lsls	r0, r3, #22
 8004c82:	d4f7      	bmi.n	8004c74 <_vfiprintf_r+0x44>
 8004c84:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004c86:	f7ff fdbd 	bl	8004804 <__retarget_lock_release_recursive>
 8004c8a:	e7f3      	b.n	8004c74 <_vfiprintf_r+0x44>
 8004c8c:	2300      	movs	r3, #0
 8004c8e:	9309      	str	r3, [sp, #36]	@ 0x24
 8004c90:	2320      	movs	r3, #32
 8004c92:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004c96:	2330      	movs	r3, #48	@ 0x30
 8004c98:	f04f 0901 	mov.w	r9, #1
 8004c9c:	f8cd 800c 	str.w	r8, [sp, #12]
 8004ca0:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8004e4c <_vfiprintf_r+0x21c>
 8004ca4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004ca8:	4623      	mov	r3, r4
 8004caa:	469a      	mov	sl, r3
 8004cac:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004cb0:	b10a      	cbz	r2, 8004cb6 <_vfiprintf_r+0x86>
 8004cb2:	2a25      	cmp	r2, #37	@ 0x25
 8004cb4:	d1f9      	bne.n	8004caa <_vfiprintf_r+0x7a>
 8004cb6:	ebba 0b04 	subs.w	fp, sl, r4
 8004cba:	d00b      	beq.n	8004cd4 <_vfiprintf_r+0xa4>
 8004cbc:	465b      	mov	r3, fp
 8004cbe:	4622      	mov	r2, r4
 8004cc0:	4629      	mov	r1, r5
 8004cc2:	4630      	mov	r0, r6
 8004cc4:	f7ff ffa2 	bl	8004c0c <__sfputs_r>
 8004cc8:	3001      	adds	r0, #1
 8004cca:	f000 80a7 	beq.w	8004e1c <_vfiprintf_r+0x1ec>
 8004cce:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004cd0:	445a      	add	r2, fp
 8004cd2:	9209      	str	r2, [sp, #36]	@ 0x24
 8004cd4:	f89a 3000 	ldrb.w	r3, [sl]
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	f000 809f 	beq.w	8004e1c <_vfiprintf_r+0x1ec>
 8004cde:	2300      	movs	r3, #0
 8004ce0:	f04f 32ff 	mov.w	r2, #4294967295
 8004ce4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004ce8:	f10a 0a01 	add.w	sl, sl, #1
 8004cec:	9304      	str	r3, [sp, #16]
 8004cee:	9307      	str	r3, [sp, #28]
 8004cf0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8004cf4:	931a      	str	r3, [sp, #104]	@ 0x68
 8004cf6:	4654      	mov	r4, sl
 8004cf8:	2205      	movs	r2, #5
 8004cfa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004cfe:	4853      	ldr	r0, [pc, #332]	@ (8004e4c <_vfiprintf_r+0x21c>)
 8004d00:	f000 fb16 	bl	8005330 <memchr>
 8004d04:	9a04      	ldr	r2, [sp, #16]
 8004d06:	b9d8      	cbnz	r0, 8004d40 <_vfiprintf_r+0x110>
 8004d08:	06d1      	lsls	r1, r2, #27
 8004d0a:	bf44      	itt	mi
 8004d0c:	2320      	movmi	r3, #32
 8004d0e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004d12:	0713      	lsls	r3, r2, #28
 8004d14:	bf44      	itt	mi
 8004d16:	232b      	movmi	r3, #43	@ 0x2b
 8004d18:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004d1c:	f89a 3000 	ldrb.w	r3, [sl]
 8004d20:	2b2a      	cmp	r3, #42	@ 0x2a
 8004d22:	d015      	beq.n	8004d50 <_vfiprintf_r+0x120>
 8004d24:	4654      	mov	r4, sl
 8004d26:	2000      	movs	r0, #0
 8004d28:	f04f 0c0a 	mov.w	ip, #10
 8004d2c:	9a07      	ldr	r2, [sp, #28]
 8004d2e:	4621      	mov	r1, r4
 8004d30:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004d34:	3b30      	subs	r3, #48	@ 0x30
 8004d36:	2b09      	cmp	r3, #9
 8004d38:	d94b      	bls.n	8004dd2 <_vfiprintf_r+0x1a2>
 8004d3a:	b1b0      	cbz	r0, 8004d6a <_vfiprintf_r+0x13a>
 8004d3c:	9207      	str	r2, [sp, #28]
 8004d3e:	e014      	b.n	8004d6a <_vfiprintf_r+0x13a>
 8004d40:	eba0 0308 	sub.w	r3, r0, r8
 8004d44:	fa09 f303 	lsl.w	r3, r9, r3
 8004d48:	4313      	orrs	r3, r2
 8004d4a:	46a2      	mov	sl, r4
 8004d4c:	9304      	str	r3, [sp, #16]
 8004d4e:	e7d2      	b.n	8004cf6 <_vfiprintf_r+0xc6>
 8004d50:	9b03      	ldr	r3, [sp, #12]
 8004d52:	1d19      	adds	r1, r3, #4
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	9103      	str	r1, [sp, #12]
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	bfbb      	ittet	lt
 8004d5c:	425b      	neglt	r3, r3
 8004d5e:	f042 0202 	orrlt.w	r2, r2, #2
 8004d62:	9307      	strge	r3, [sp, #28]
 8004d64:	9307      	strlt	r3, [sp, #28]
 8004d66:	bfb8      	it	lt
 8004d68:	9204      	strlt	r2, [sp, #16]
 8004d6a:	7823      	ldrb	r3, [r4, #0]
 8004d6c:	2b2e      	cmp	r3, #46	@ 0x2e
 8004d6e:	d10a      	bne.n	8004d86 <_vfiprintf_r+0x156>
 8004d70:	7863      	ldrb	r3, [r4, #1]
 8004d72:	2b2a      	cmp	r3, #42	@ 0x2a
 8004d74:	d132      	bne.n	8004ddc <_vfiprintf_r+0x1ac>
 8004d76:	9b03      	ldr	r3, [sp, #12]
 8004d78:	3402      	adds	r4, #2
 8004d7a:	1d1a      	adds	r2, r3, #4
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	9203      	str	r2, [sp, #12]
 8004d80:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004d84:	9305      	str	r3, [sp, #20]
 8004d86:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8004e50 <_vfiprintf_r+0x220>
 8004d8a:	2203      	movs	r2, #3
 8004d8c:	4650      	mov	r0, sl
 8004d8e:	7821      	ldrb	r1, [r4, #0]
 8004d90:	f000 face 	bl	8005330 <memchr>
 8004d94:	b138      	cbz	r0, 8004da6 <_vfiprintf_r+0x176>
 8004d96:	2240      	movs	r2, #64	@ 0x40
 8004d98:	9b04      	ldr	r3, [sp, #16]
 8004d9a:	eba0 000a 	sub.w	r0, r0, sl
 8004d9e:	4082      	lsls	r2, r0
 8004da0:	4313      	orrs	r3, r2
 8004da2:	3401      	adds	r4, #1
 8004da4:	9304      	str	r3, [sp, #16]
 8004da6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004daa:	2206      	movs	r2, #6
 8004dac:	4829      	ldr	r0, [pc, #164]	@ (8004e54 <_vfiprintf_r+0x224>)
 8004dae:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004db2:	f000 fabd 	bl	8005330 <memchr>
 8004db6:	2800      	cmp	r0, #0
 8004db8:	d03f      	beq.n	8004e3a <_vfiprintf_r+0x20a>
 8004dba:	4b27      	ldr	r3, [pc, #156]	@ (8004e58 <_vfiprintf_r+0x228>)
 8004dbc:	bb1b      	cbnz	r3, 8004e06 <_vfiprintf_r+0x1d6>
 8004dbe:	9b03      	ldr	r3, [sp, #12]
 8004dc0:	3307      	adds	r3, #7
 8004dc2:	f023 0307 	bic.w	r3, r3, #7
 8004dc6:	3308      	adds	r3, #8
 8004dc8:	9303      	str	r3, [sp, #12]
 8004dca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004dcc:	443b      	add	r3, r7
 8004dce:	9309      	str	r3, [sp, #36]	@ 0x24
 8004dd0:	e76a      	b.n	8004ca8 <_vfiprintf_r+0x78>
 8004dd2:	460c      	mov	r4, r1
 8004dd4:	2001      	movs	r0, #1
 8004dd6:	fb0c 3202 	mla	r2, ip, r2, r3
 8004dda:	e7a8      	b.n	8004d2e <_vfiprintf_r+0xfe>
 8004ddc:	2300      	movs	r3, #0
 8004dde:	f04f 0c0a 	mov.w	ip, #10
 8004de2:	4619      	mov	r1, r3
 8004de4:	3401      	adds	r4, #1
 8004de6:	9305      	str	r3, [sp, #20]
 8004de8:	4620      	mov	r0, r4
 8004dea:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004dee:	3a30      	subs	r2, #48	@ 0x30
 8004df0:	2a09      	cmp	r2, #9
 8004df2:	d903      	bls.n	8004dfc <_vfiprintf_r+0x1cc>
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d0c6      	beq.n	8004d86 <_vfiprintf_r+0x156>
 8004df8:	9105      	str	r1, [sp, #20]
 8004dfa:	e7c4      	b.n	8004d86 <_vfiprintf_r+0x156>
 8004dfc:	4604      	mov	r4, r0
 8004dfe:	2301      	movs	r3, #1
 8004e00:	fb0c 2101 	mla	r1, ip, r1, r2
 8004e04:	e7f0      	b.n	8004de8 <_vfiprintf_r+0x1b8>
 8004e06:	ab03      	add	r3, sp, #12
 8004e08:	9300      	str	r3, [sp, #0]
 8004e0a:	462a      	mov	r2, r5
 8004e0c:	4630      	mov	r0, r6
 8004e0e:	4b13      	ldr	r3, [pc, #76]	@ (8004e5c <_vfiprintf_r+0x22c>)
 8004e10:	a904      	add	r1, sp, #16
 8004e12:	f3af 8000 	nop.w
 8004e16:	4607      	mov	r7, r0
 8004e18:	1c78      	adds	r0, r7, #1
 8004e1a:	d1d6      	bne.n	8004dca <_vfiprintf_r+0x19a>
 8004e1c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004e1e:	07d9      	lsls	r1, r3, #31
 8004e20:	d405      	bmi.n	8004e2e <_vfiprintf_r+0x1fe>
 8004e22:	89ab      	ldrh	r3, [r5, #12]
 8004e24:	059a      	lsls	r2, r3, #22
 8004e26:	d402      	bmi.n	8004e2e <_vfiprintf_r+0x1fe>
 8004e28:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004e2a:	f7ff fceb 	bl	8004804 <__retarget_lock_release_recursive>
 8004e2e:	89ab      	ldrh	r3, [r5, #12]
 8004e30:	065b      	lsls	r3, r3, #25
 8004e32:	f53f af1f 	bmi.w	8004c74 <_vfiprintf_r+0x44>
 8004e36:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004e38:	e71e      	b.n	8004c78 <_vfiprintf_r+0x48>
 8004e3a:	ab03      	add	r3, sp, #12
 8004e3c:	9300      	str	r3, [sp, #0]
 8004e3e:	462a      	mov	r2, r5
 8004e40:	4630      	mov	r0, r6
 8004e42:	4b06      	ldr	r3, [pc, #24]	@ (8004e5c <_vfiprintf_r+0x22c>)
 8004e44:	a904      	add	r1, sp, #16
 8004e46:	f000 f87d 	bl	8004f44 <_printf_i>
 8004e4a:	e7e4      	b.n	8004e16 <_vfiprintf_r+0x1e6>
 8004e4c:	08005655 	.word	0x08005655
 8004e50:	0800565b 	.word	0x0800565b
 8004e54:	0800565f 	.word	0x0800565f
 8004e58:	00000000 	.word	0x00000000
 8004e5c:	08004c0d 	.word	0x08004c0d

08004e60 <_printf_common>:
 8004e60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004e64:	4616      	mov	r6, r2
 8004e66:	4698      	mov	r8, r3
 8004e68:	688a      	ldr	r2, [r1, #8]
 8004e6a:	690b      	ldr	r3, [r1, #16]
 8004e6c:	4607      	mov	r7, r0
 8004e6e:	4293      	cmp	r3, r2
 8004e70:	bfb8      	it	lt
 8004e72:	4613      	movlt	r3, r2
 8004e74:	6033      	str	r3, [r6, #0]
 8004e76:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004e7a:	460c      	mov	r4, r1
 8004e7c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004e80:	b10a      	cbz	r2, 8004e86 <_printf_common+0x26>
 8004e82:	3301      	adds	r3, #1
 8004e84:	6033      	str	r3, [r6, #0]
 8004e86:	6823      	ldr	r3, [r4, #0]
 8004e88:	0699      	lsls	r1, r3, #26
 8004e8a:	bf42      	ittt	mi
 8004e8c:	6833      	ldrmi	r3, [r6, #0]
 8004e8e:	3302      	addmi	r3, #2
 8004e90:	6033      	strmi	r3, [r6, #0]
 8004e92:	6825      	ldr	r5, [r4, #0]
 8004e94:	f015 0506 	ands.w	r5, r5, #6
 8004e98:	d106      	bne.n	8004ea8 <_printf_common+0x48>
 8004e9a:	f104 0a19 	add.w	sl, r4, #25
 8004e9e:	68e3      	ldr	r3, [r4, #12]
 8004ea0:	6832      	ldr	r2, [r6, #0]
 8004ea2:	1a9b      	subs	r3, r3, r2
 8004ea4:	42ab      	cmp	r3, r5
 8004ea6:	dc2b      	bgt.n	8004f00 <_printf_common+0xa0>
 8004ea8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004eac:	6822      	ldr	r2, [r4, #0]
 8004eae:	3b00      	subs	r3, #0
 8004eb0:	bf18      	it	ne
 8004eb2:	2301      	movne	r3, #1
 8004eb4:	0692      	lsls	r2, r2, #26
 8004eb6:	d430      	bmi.n	8004f1a <_printf_common+0xba>
 8004eb8:	4641      	mov	r1, r8
 8004eba:	4638      	mov	r0, r7
 8004ebc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004ec0:	47c8      	blx	r9
 8004ec2:	3001      	adds	r0, #1
 8004ec4:	d023      	beq.n	8004f0e <_printf_common+0xae>
 8004ec6:	6823      	ldr	r3, [r4, #0]
 8004ec8:	6922      	ldr	r2, [r4, #16]
 8004eca:	f003 0306 	and.w	r3, r3, #6
 8004ece:	2b04      	cmp	r3, #4
 8004ed0:	bf14      	ite	ne
 8004ed2:	2500      	movne	r5, #0
 8004ed4:	6833      	ldreq	r3, [r6, #0]
 8004ed6:	f04f 0600 	mov.w	r6, #0
 8004eda:	bf08      	it	eq
 8004edc:	68e5      	ldreq	r5, [r4, #12]
 8004ede:	f104 041a 	add.w	r4, r4, #26
 8004ee2:	bf08      	it	eq
 8004ee4:	1aed      	subeq	r5, r5, r3
 8004ee6:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8004eea:	bf08      	it	eq
 8004eec:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004ef0:	4293      	cmp	r3, r2
 8004ef2:	bfc4      	itt	gt
 8004ef4:	1a9b      	subgt	r3, r3, r2
 8004ef6:	18ed      	addgt	r5, r5, r3
 8004ef8:	42b5      	cmp	r5, r6
 8004efa:	d11a      	bne.n	8004f32 <_printf_common+0xd2>
 8004efc:	2000      	movs	r0, #0
 8004efe:	e008      	b.n	8004f12 <_printf_common+0xb2>
 8004f00:	2301      	movs	r3, #1
 8004f02:	4652      	mov	r2, sl
 8004f04:	4641      	mov	r1, r8
 8004f06:	4638      	mov	r0, r7
 8004f08:	47c8      	blx	r9
 8004f0a:	3001      	adds	r0, #1
 8004f0c:	d103      	bne.n	8004f16 <_printf_common+0xb6>
 8004f0e:	f04f 30ff 	mov.w	r0, #4294967295
 8004f12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004f16:	3501      	adds	r5, #1
 8004f18:	e7c1      	b.n	8004e9e <_printf_common+0x3e>
 8004f1a:	2030      	movs	r0, #48	@ 0x30
 8004f1c:	18e1      	adds	r1, r4, r3
 8004f1e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004f22:	1c5a      	adds	r2, r3, #1
 8004f24:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004f28:	4422      	add	r2, r4
 8004f2a:	3302      	adds	r3, #2
 8004f2c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004f30:	e7c2      	b.n	8004eb8 <_printf_common+0x58>
 8004f32:	2301      	movs	r3, #1
 8004f34:	4622      	mov	r2, r4
 8004f36:	4641      	mov	r1, r8
 8004f38:	4638      	mov	r0, r7
 8004f3a:	47c8      	blx	r9
 8004f3c:	3001      	adds	r0, #1
 8004f3e:	d0e6      	beq.n	8004f0e <_printf_common+0xae>
 8004f40:	3601      	adds	r6, #1
 8004f42:	e7d9      	b.n	8004ef8 <_printf_common+0x98>

08004f44 <_printf_i>:
 8004f44:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004f48:	7e0f      	ldrb	r7, [r1, #24]
 8004f4a:	4691      	mov	r9, r2
 8004f4c:	2f78      	cmp	r7, #120	@ 0x78
 8004f4e:	4680      	mov	r8, r0
 8004f50:	460c      	mov	r4, r1
 8004f52:	469a      	mov	sl, r3
 8004f54:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004f56:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004f5a:	d807      	bhi.n	8004f6c <_printf_i+0x28>
 8004f5c:	2f62      	cmp	r7, #98	@ 0x62
 8004f5e:	d80a      	bhi.n	8004f76 <_printf_i+0x32>
 8004f60:	2f00      	cmp	r7, #0
 8004f62:	f000 80d1 	beq.w	8005108 <_printf_i+0x1c4>
 8004f66:	2f58      	cmp	r7, #88	@ 0x58
 8004f68:	f000 80b8 	beq.w	80050dc <_printf_i+0x198>
 8004f6c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004f70:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004f74:	e03a      	b.n	8004fec <_printf_i+0xa8>
 8004f76:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004f7a:	2b15      	cmp	r3, #21
 8004f7c:	d8f6      	bhi.n	8004f6c <_printf_i+0x28>
 8004f7e:	a101      	add	r1, pc, #4	@ (adr r1, 8004f84 <_printf_i+0x40>)
 8004f80:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004f84:	08004fdd 	.word	0x08004fdd
 8004f88:	08004ff1 	.word	0x08004ff1
 8004f8c:	08004f6d 	.word	0x08004f6d
 8004f90:	08004f6d 	.word	0x08004f6d
 8004f94:	08004f6d 	.word	0x08004f6d
 8004f98:	08004f6d 	.word	0x08004f6d
 8004f9c:	08004ff1 	.word	0x08004ff1
 8004fa0:	08004f6d 	.word	0x08004f6d
 8004fa4:	08004f6d 	.word	0x08004f6d
 8004fa8:	08004f6d 	.word	0x08004f6d
 8004fac:	08004f6d 	.word	0x08004f6d
 8004fb0:	080050ef 	.word	0x080050ef
 8004fb4:	0800501b 	.word	0x0800501b
 8004fb8:	080050a9 	.word	0x080050a9
 8004fbc:	08004f6d 	.word	0x08004f6d
 8004fc0:	08004f6d 	.word	0x08004f6d
 8004fc4:	08005111 	.word	0x08005111
 8004fc8:	08004f6d 	.word	0x08004f6d
 8004fcc:	0800501b 	.word	0x0800501b
 8004fd0:	08004f6d 	.word	0x08004f6d
 8004fd4:	08004f6d 	.word	0x08004f6d
 8004fd8:	080050b1 	.word	0x080050b1
 8004fdc:	6833      	ldr	r3, [r6, #0]
 8004fde:	1d1a      	adds	r2, r3, #4
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	6032      	str	r2, [r6, #0]
 8004fe4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004fe8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004fec:	2301      	movs	r3, #1
 8004fee:	e09c      	b.n	800512a <_printf_i+0x1e6>
 8004ff0:	6833      	ldr	r3, [r6, #0]
 8004ff2:	6820      	ldr	r0, [r4, #0]
 8004ff4:	1d19      	adds	r1, r3, #4
 8004ff6:	6031      	str	r1, [r6, #0]
 8004ff8:	0606      	lsls	r6, r0, #24
 8004ffa:	d501      	bpl.n	8005000 <_printf_i+0xbc>
 8004ffc:	681d      	ldr	r5, [r3, #0]
 8004ffe:	e003      	b.n	8005008 <_printf_i+0xc4>
 8005000:	0645      	lsls	r5, r0, #25
 8005002:	d5fb      	bpl.n	8004ffc <_printf_i+0xb8>
 8005004:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005008:	2d00      	cmp	r5, #0
 800500a:	da03      	bge.n	8005014 <_printf_i+0xd0>
 800500c:	232d      	movs	r3, #45	@ 0x2d
 800500e:	426d      	negs	r5, r5
 8005010:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005014:	230a      	movs	r3, #10
 8005016:	4858      	ldr	r0, [pc, #352]	@ (8005178 <_printf_i+0x234>)
 8005018:	e011      	b.n	800503e <_printf_i+0xfa>
 800501a:	6821      	ldr	r1, [r4, #0]
 800501c:	6833      	ldr	r3, [r6, #0]
 800501e:	0608      	lsls	r0, r1, #24
 8005020:	f853 5b04 	ldr.w	r5, [r3], #4
 8005024:	d402      	bmi.n	800502c <_printf_i+0xe8>
 8005026:	0649      	lsls	r1, r1, #25
 8005028:	bf48      	it	mi
 800502a:	b2ad      	uxthmi	r5, r5
 800502c:	2f6f      	cmp	r7, #111	@ 0x6f
 800502e:	6033      	str	r3, [r6, #0]
 8005030:	bf14      	ite	ne
 8005032:	230a      	movne	r3, #10
 8005034:	2308      	moveq	r3, #8
 8005036:	4850      	ldr	r0, [pc, #320]	@ (8005178 <_printf_i+0x234>)
 8005038:	2100      	movs	r1, #0
 800503a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800503e:	6866      	ldr	r6, [r4, #4]
 8005040:	2e00      	cmp	r6, #0
 8005042:	60a6      	str	r6, [r4, #8]
 8005044:	db05      	blt.n	8005052 <_printf_i+0x10e>
 8005046:	6821      	ldr	r1, [r4, #0]
 8005048:	432e      	orrs	r6, r5
 800504a:	f021 0104 	bic.w	r1, r1, #4
 800504e:	6021      	str	r1, [r4, #0]
 8005050:	d04b      	beq.n	80050ea <_printf_i+0x1a6>
 8005052:	4616      	mov	r6, r2
 8005054:	fbb5 f1f3 	udiv	r1, r5, r3
 8005058:	fb03 5711 	mls	r7, r3, r1, r5
 800505c:	5dc7      	ldrb	r7, [r0, r7]
 800505e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005062:	462f      	mov	r7, r5
 8005064:	42bb      	cmp	r3, r7
 8005066:	460d      	mov	r5, r1
 8005068:	d9f4      	bls.n	8005054 <_printf_i+0x110>
 800506a:	2b08      	cmp	r3, #8
 800506c:	d10b      	bne.n	8005086 <_printf_i+0x142>
 800506e:	6823      	ldr	r3, [r4, #0]
 8005070:	07df      	lsls	r7, r3, #31
 8005072:	d508      	bpl.n	8005086 <_printf_i+0x142>
 8005074:	6923      	ldr	r3, [r4, #16]
 8005076:	6861      	ldr	r1, [r4, #4]
 8005078:	4299      	cmp	r1, r3
 800507a:	bfde      	ittt	le
 800507c:	2330      	movle	r3, #48	@ 0x30
 800507e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005082:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005086:	1b92      	subs	r2, r2, r6
 8005088:	6122      	str	r2, [r4, #16]
 800508a:	464b      	mov	r3, r9
 800508c:	4621      	mov	r1, r4
 800508e:	4640      	mov	r0, r8
 8005090:	f8cd a000 	str.w	sl, [sp]
 8005094:	aa03      	add	r2, sp, #12
 8005096:	f7ff fee3 	bl	8004e60 <_printf_common>
 800509a:	3001      	adds	r0, #1
 800509c:	d14a      	bne.n	8005134 <_printf_i+0x1f0>
 800509e:	f04f 30ff 	mov.w	r0, #4294967295
 80050a2:	b004      	add	sp, #16
 80050a4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80050a8:	6823      	ldr	r3, [r4, #0]
 80050aa:	f043 0320 	orr.w	r3, r3, #32
 80050ae:	6023      	str	r3, [r4, #0]
 80050b0:	2778      	movs	r7, #120	@ 0x78
 80050b2:	4832      	ldr	r0, [pc, #200]	@ (800517c <_printf_i+0x238>)
 80050b4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80050b8:	6823      	ldr	r3, [r4, #0]
 80050ba:	6831      	ldr	r1, [r6, #0]
 80050bc:	061f      	lsls	r7, r3, #24
 80050be:	f851 5b04 	ldr.w	r5, [r1], #4
 80050c2:	d402      	bmi.n	80050ca <_printf_i+0x186>
 80050c4:	065f      	lsls	r7, r3, #25
 80050c6:	bf48      	it	mi
 80050c8:	b2ad      	uxthmi	r5, r5
 80050ca:	6031      	str	r1, [r6, #0]
 80050cc:	07d9      	lsls	r1, r3, #31
 80050ce:	bf44      	itt	mi
 80050d0:	f043 0320 	orrmi.w	r3, r3, #32
 80050d4:	6023      	strmi	r3, [r4, #0]
 80050d6:	b11d      	cbz	r5, 80050e0 <_printf_i+0x19c>
 80050d8:	2310      	movs	r3, #16
 80050da:	e7ad      	b.n	8005038 <_printf_i+0xf4>
 80050dc:	4826      	ldr	r0, [pc, #152]	@ (8005178 <_printf_i+0x234>)
 80050de:	e7e9      	b.n	80050b4 <_printf_i+0x170>
 80050e0:	6823      	ldr	r3, [r4, #0]
 80050e2:	f023 0320 	bic.w	r3, r3, #32
 80050e6:	6023      	str	r3, [r4, #0]
 80050e8:	e7f6      	b.n	80050d8 <_printf_i+0x194>
 80050ea:	4616      	mov	r6, r2
 80050ec:	e7bd      	b.n	800506a <_printf_i+0x126>
 80050ee:	6833      	ldr	r3, [r6, #0]
 80050f0:	6825      	ldr	r5, [r4, #0]
 80050f2:	1d18      	adds	r0, r3, #4
 80050f4:	6961      	ldr	r1, [r4, #20]
 80050f6:	6030      	str	r0, [r6, #0]
 80050f8:	062e      	lsls	r6, r5, #24
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	d501      	bpl.n	8005102 <_printf_i+0x1be>
 80050fe:	6019      	str	r1, [r3, #0]
 8005100:	e002      	b.n	8005108 <_printf_i+0x1c4>
 8005102:	0668      	lsls	r0, r5, #25
 8005104:	d5fb      	bpl.n	80050fe <_printf_i+0x1ba>
 8005106:	8019      	strh	r1, [r3, #0]
 8005108:	2300      	movs	r3, #0
 800510a:	4616      	mov	r6, r2
 800510c:	6123      	str	r3, [r4, #16]
 800510e:	e7bc      	b.n	800508a <_printf_i+0x146>
 8005110:	6833      	ldr	r3, [r6, #0]
 8005112:	2100      	movs	r1, #0
 8005114:	1d1a      	adds	r2, r3, #4
 8005116:	6032      	str	r2, [r6, #0]
 8005118:	681e      	ldr	r6, [r3, #0]
 800511a:	6862      	ldr	r2, [r4, #4]
 800511c:	4630      	mov	r0, r6
 800511e:	f000 f907 	bl	8005330 <memchr>
 8005122:	b108      	cbz	r0, 8005128 <_printf_i+0x1e4>
 8005124:	1b80      	subs	r0, r0, r6
 8005126:	6060      	str	r0, [r4, #4]
 8005128:	6863      	ldr	r3, [r4, #4]
 800512a:	6123      	str	r3, [r4, #16]
 800512c:	2300      	movs	r3, #0
 800512e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005132:	e7aa      	b.n	800508a <_printf_i+0x146>
 8005134:	4632      	mov	r2, r6
 8005136:	4649      	mov	r1, r9
 8005138:	4640      	mov	r0, r8
 800513a:	6923      	ldr	r3, [r4, #16]
 800513c:	47d0      	blx	sl
 800513e:	3001      	adds	r0, #1
 8005140:	d0ad      	beq.n	800509e <_printf_i+0x15a>
 8005142:	6823      	ldr	r3, [r4, #0]
 8005144:	079b      	lsls	r3, r3, #30
 8005146:	d413      	bmi.n	8005170 <_printf_i+0x22c>
 8005148:	68e0      	ldr	r0, [r4, #12]
 800514a:	9b03      	ldr	r3, [sp, #12]
 800514c:	4298      	cmp	r0, r3
 800514e:	bfb8      	it	lt
 8005150:	4618      	movlt	r0, r3
 8005152:	e7a6      	b.n	80050a2 <_printf_i+0x15e>
 8005154:	2301      	movs	r3, #1
 8005156:	4632      	mov	r2, r6
 8005158:	4649      	mov	r1, r9
 800515a:	4640      	mov	r0, r8
 800515c:	47d0      	blx	sl
 800515e:	3001      	adds	r0, #1
 8005160:	d09d      	beq.n	800509e <_printf_i+0x15a>
 8005162:	3501      	adds	r5, #1
 8005164:	68e3      	ldr	r3, [r4, #12]
 8005166:	9903      	ldr	r1, [sp, #12]
 8005168:	1a5b      	subs	r3, r3, r1
 800516a:	42ab      	cmp	r3, r5
 800516c:	dcf2      	bgt.n	8005154 <_printf_i+0x210>
 800516e:	e7eb      	b.n	8005148 <_printf_i+0x204>
 8005170:	2500      	movs	r5, #0
 8005172:	f104 0619 	add.w	r6, r4, #25
 8005176:	e7f5      	b.n	8005164 <_printf_i+0x220>
 8005178:	08005666 	.word	0x08005666
 800517c:	08005677 	.word	0x08005677

08005180 <__swbuf_r>:
 8005180:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005182:	460e      	mov	r6, r1
 8005184:	4614      	mov	r4, r2
 8005186:	4605      	mov	r5, r0
 8005188:	b118      	cbz	r0, 8005192 <__swbuf_r+0x12>
 800518a:	6a03      	ldr	r3, [r0, #32]
 800518c:	b90b      	cbnz	r3, 8005192 <__swbuf_r+0x12>
 800518e:	f7ff fa45 	bl	800461c <__sinit>
 8005192:	69a3      	ldr	r3, [r4, #24]
 8005194:	60a3      	str	r3, [r4, #8]
 8005196:	89a3      	ldrh	r3, [r4, #12]
 8005198:	071a      	lsls	r2, r3, #28
 800519a:	d501      	bpl.n	80051a0 <__swbuf_r+0x20>
 800519c:	6923      	ldr	r3, [r4, #16]
 800519e:	b943      	cbnz	r3, 80051b2 <__swbuf_r+0x32>
 80051a0:	4621      	mov	r1, r4
 80051a2:	4628      	mov	r0, r5
 80051a4:	f000 f82a 	bl	80051fc <__swsetup_r>
 80051a8:	b118      	cbz	r0, 80051b2 <__swbuf_r+0x32>
 80051aa:	f04f 37ff 	mov.w	r7, #4294967295
 80051ae:	4638      	mov	r0, r7
 80051b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80051b2:	6823      	ldr	r3, [r4, #0]
 80051b4:	6922      	ldr	r2, [r4, #16]
 80051b6:	b2f6      	uxtb	r6, r6
 80051b8:	1a98      	subs	r0, r3, r2
 80051ba:	6963      	ldr	r3, [r4, #20]
 80051bc:	4637      	mov	r7, r6
 80051be:	4283      	cmp	r3, r0
 80051c0:	dc05      	bgt.n	80051ce <__swbuf_r+0x4e>
 80051c2:	4621      	mov	r1, r4
 80051c4:	4628      	mov	r0, r5
 80051c6:	f7ff fcbb 	bl	8004b40 <_fflush_r>
 80051ca:	2800      	cmp	r0, #0
 80051cc:	d1ed      	bne.n	80051aa <__swbuf_r+0x2a>
 80051ce:	68a3      	ldr	r3, [r4, #8]
 80051d0:	3b01      	subs	r3, #1
 80051d2:	60a3      	str	r3, [r4, #8]
 80051d4:	6823      	ldr	r3, [r4, #0]
 80051d6:	1c5a      	adds	r2, r3, #1
 80051d8:	6022      	str	r2, [r4, #0]
 80051da:	701e      	strb	r6, [r3, #0]
 80051dc:	6962      	ldr	r2, [r4, #20]
 80051de:	1c43      	adds	r3, r0, #1
 80051e0:	429a      	cmp	r2, r3
 80051e2:	d004      	beq.n	80051ee <__swbuf_r+0x6e>
 80051e4:	89a3      	ldrh	r3, [r4, #12]
 80051e6:	07db      	lsls	r3, r3, #31
 80051e8:	d5e1      	bpl.n	80051ae <__swbuf_r+0x2e>
 80051ea:	2e0a      	cmp	r6, #10
 80051ec:	d1df      	bne.n	80051ae <__swbuf_r+0x2e>
 80051ee:	4621      	mov	r1, r4
 80051f0:	4628      	mov	r0, r5
 80051f2:	f7ff fca5 	bl	8004b40 <_fflush_r>
 80051f6:	2800      	cmp	r0, #0
 80051f8:	d0d9      	beq.n	80051ae <__swbuf_r+0x2e>
 80051fa:	e7d6      	b.n	80051aa <__swbuf_r+0x2a>

080051fc <__swsetup_r>:
 80051fc:	b538      	push	{r3, r4, r5, lr}
 80051fe:	4b29      	ldr	r3, [pc, #164]	@ (80052a4 <__swsetup_r+0xa8>)
 8005200:	4605      	mov	r5, r0
 8005202:	6818      	ldr	r0, [r3, #0]
 8005204:	460c      	mov	r4, r1
 8005206:	b118      	cbz	r0, 8005210 <__swsetup_r+0x14>
 8005208:	6a03      	ldr	r3, [r0, #32]
 800520a:	b90b      	cbnz	r3, 8005210 <__swsetup_r+0x14>
 800520c:	f7ff fa06 	bl	800461c <__sinit>
 8005210:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005214:	0719      	lsls	r1, r3, #28
 8005216:	d422      	bmi.n	800525e <__swsetup_r+0x62>
 8005218:	06da      	lsls	r2, r3, #27
 800521a:	d407      	bmi.n	800522c <__swsetup_r+0x30>
 800521c:	2209      	movs	r2, #9
 800521e:	602a      	str	r2, [r5, #0]
 8005220:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005224:	f04f 30ff 	mov.w	r0, #4294967295
 8005228:	81a3      	strh	r3, [r4, #12]
 800522a:	e033      	b.n	8005294 <__swsetup_r+0x98>
 800522c:	0758      	lsls	r0, r3, #29
 800522e:	d512      	bpl.n	8005256 <__swsetup_r+0x5a>
 8005230:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005232:	b141      	cbz	r1, 8005246 <__swsetup_r+0x4a>
 8005234:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005238:	4299      	cmp	r1, r3
 800523a:	d002      	beq.n	8005242 <__swsetup_r+0x46>
 800523c:	4628      	mov	r0, r5
 800523e:	f7ff fb01 	bl	8004844 <_free_r>
 8005242:	2300      	movs	r3, #0
 8005244:	6363      	str	r3, [r4, #52]	@ 0x34
 8005246:	89a3      	ldrh	r3, [r4, #12]
 8005248:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800524c:	81a3      	strh	r3, [r4, #12]
 800524e:	2300      	movs	r3, #0
 8005250:	6063      	str	r3, [r4, #4]
 8005252:	6923      	ldr	r3, [r4, #16]
 8005254:	6023      	str	r3, [r4, #0]
 8005256:	89a3      	ldrh	r3, [r4, #12]
 8005258:	f043 0308 	orr.w	r3, r3, #8
 800525c:	81a3      	strh	r3, [r4, #12]
 800525e:	6923      	ldr	r3, [r4, #16]
 8005260:	b94b      	cbnz	r3, 8005276 <__swsetup_r+0x7a>
 8005262:	89a3      	ldrh	r3, [r4, #12]
 8005264:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005268:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800526c:	d003      	beq.n	8005276 <__swsetup_r+0x7a>
 800526e:	4621      	mov	r1, r4
 8005270:	4628      	mov	r0, r5
 8005272:	f000 f890 	bl	8005396 <__smakebuf_r>
 8005276:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800527a:	f013 0201 	ands.w	r2, r3, #1
 800527e:	d00a      	beq.n	8005296 <__swsetup_r+0x9a>
 8005280:	2200      	movs	r2, #0
 8005282:	60a2      	str	r2, [r4, #8]
 8005284:	6962      	ldr	r2, [r4, #20]
 8005286:	4252      	negs	r2, r2
 8005288:	61a2      	str	r2, [r4, #24]
 800528a:	6922      	ldr	r2, [r4, #16]
 800528c:	b942      	cbnz	r2, 80052a0 <__swsetup_r+0xa4>
 800528e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8005292:	d1c5      	bne.n	8005220 <__swsetup_r+0x24>
 8005294:	bd38      	pop	{r3, r4, r5, pc}
 8005296:	0799      	lsls	r1, r3, #30
 8005298:	bf58      	it	pl
 800529a:	6962      	ldrpl	r2, [r4, #20]
 800529c:	60a2      	str	r2, [r4, #8]
 800529e:	e7f4      	b.n	800528a <__swsetup_r+0x8e>
 80052a0:	2000      	movs	r0, #0
 80052a2:	e7f7      	b.n	8005294 <__swsetup_r+0x98>
 80052a4:	20000220 	.word	0x20000220

080052a8 <_raise_r>:
 80052a8:	291f      	cmp	r1, #31
 80052aa:	b538      	push	{r3, r4, r5, lr}
 80052ac:	4605      	mov	r5, r0
 80052ae:	460c      	mov	r4, r1
 80052b0:	d904      	bls.n	80052bc <_raise_r+0x14>
 80052b2:	2316      	movs	r3, #22
 80052b4:	6003      	str	r3, [r0, #0]
 80052b6:	f04f 30ff 	mov.w	r0, #4294967295
 80052ba:	bd38      	pop	{r3, r4, r5, pc}
 80052bc:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80052be:	b112      	cbz	r2, 80052c6 <_raise_r+0x1e>
 80052c0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80052c4:	b94b      	cbnz	r3, 80052da <_raise_r+0x32>
 80052c6:	4628      	mov	r0, r5
 80052c8:	f000 f830 	bl	800532c <_getpid_r>
 80052cc:	4622      	mov	r2, r4
 80052ce:	4601      	mov	r1, r0
 80052d0:	4628      	mov	r0, r5
 80052d2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80052d6:	f000 b817 	b.w	8005308 <_kill_r>
 80052da:	2b01      	cmp	r3, #1
 80052dc:	d00a      	beq.n	80052f4 <_raise_r+0x4c>
 80052de:	1c59      	adds	r1, r3, #1
 80052e0:	d103      	bne.n	80052ea <_raise_r+0x42>
 80052e2:	2316      	movs	r3, #22
 80052e4:	6003      	str	r3, [r0, #0]
 80052e6:	2001      	movs	r0, #1
 80052e8:	e7e7      	b.n	80052ba <_raise_r+0x12>
 80052ea:	2100      	movs	r1, #0
 80052ec:	4620      	mov	r0, r4
 80052ee:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80052f2:	4798      	blx	r3
 80052f4:	2000      	movs	r0, #0
 80052f6:	e7e0      	b.n	80052ba <_raise_r+0x12>

080052f8 <raise>:
 80052f8:	4b02      	ldr	r3, [pc, #8]	@ (8005304 <raise+0xc>)
 80052fa:	4601      	mov	r1, r0
 80052fc:	6818      	ldr	r0, [r3, #0]
 80052fe:	f7ff bfd3 	b.w	80052a8 <_raise_r>
 8005302:	bf00      	nop
 8005304:	20000220 	.word	0x20000220

08005308 <_kill_r>:
 8005308:	b538      	push	{r3, r4, r5, lr}
 800530a:	2300      	movs	r3, #0
 800530c:	4d06      	ldr	r5, [pc, #24]	@ (8005328 <_kill_r+0x20>)
 800530e:	4604      	mov	r4, r0
 8005310:	4608      	mov	r0, r1
 8005312:	4611      	mov	r1, r2
 8005314:	602b      	str	r3, [r5, #0]
 8005316:	f7fd f894 	bl	8002442 <_kill>
 800531a:	1c43      	adds	r3, r0, #1
 800531c:	d102      	bne.n	8005324 <_kill_r+0x1c>
 800531e:	682b      	ldr	r3, [r5, #0]
 8005320:	b103      	cbz	r3, 8005324 <_kill_r+0x1c>
 8005322:	6023      	str	r3, [r4, #0]
 8005324:	bd38      	pop	{r3, r4, r5, pc}
 8005326:	bf00      	nop
 8005328:	20000ac0 	.word	0x20000ac0

0800532c <_getpid_r>:
 800532c:	f7fd b882 	b.w	8002434 <_getpid>

08005330 <memchr>:
 8005330:	4603      	mov	r3, r0
 8005332:	b510      	push	{r4, lr}
 8005334:	b2c9      	uxtb	r1, r1
 8005336:	4402      	add	r2, r0
 8005338:	4293      	cmp	r3, r2
 800533a:	4618      	mov	r0, r3
 800533c:	d101      	bne.n	8005342 <memchr+0x12>
 800533e:	2000      	movs	r0, #0
 8005340:	e003      	b.n	800534a <memchr+0x1a>
 8005342:	7804      	ldrb	r4, [r0, #0]
 8005344:	3301      	adds	r3, #1
 8005346:	428c      	cmp	r4, r1
 8005348:	d1f6      	bne.n	8005338 <memchr+0x8>
 800534a:	bd10      	pop	{r4, pc}

0800534c <__swhatbuf_r>:
 800534c:	b570      	push	{r4, r5, r6, lr}
 800534e:	460c      	mov	r4, r1
 8005350:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005354:	4615      	mov	r5, r2
 8005356:	2900      	cmp	r1, #0
 8005358:	461e      	mov	r6, r3
 800535a:	b096      	sub	sp, #88	@ 0x58
 800535c:	da0c      	bge.n	8005378 <__swhatbuf_r+0x2c>
 800535e:	89a3      	ldrh	r3, [r4, #12]
 8005360:	2100      	movs	r1, #0
 8005362:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8005366:	bf14      	ite	ne
 8005368:	2340      	movne	r3, #64	@ 0x40
 800536a:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800536e:	2000      	movs	r0, #0
 8005370:	6031      	str	r1, [r6, #0]
 8005372:	602b      	str	r3, [r5, #0]
 8005374:	b016      	add	sp, #88	@ 0x58
 8005376:	bd70      	pop	{r4, r5, r6, pc}
 8005378:	466a      	mov	r2, sp
 800537a:	f000 f849 	bl	8005410 <_fstat_r>
 800537e:	2800      	cmp	r0, #0
 8005380:	dbed      	blt.n	800535e <__swhatbuf_r+0x12>
 8005382:	9901      	ldr	r1, [sp, #4]
 8005384:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8005388:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800538c:	4259      	negs	r1, r3
 800538e:	4159      	adcs	r1, r3
 8005390:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005394:	e7eb      	b.n	800536e <__swhatbuf_r+0x22>

08005396 <__smakebuf_r>:
 8005396:	898b      	ldrh	r3, [r1, #12]
 8005398:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800539a:	079d      	lsls	r5, r3, #30
 800539c:	4606      	mov	r6, r0
 800539e:	460c      	mov	r4, r1
 80053a0:	d507      	bpl.n	80053b2 <__smakebuf_r+0x1c>
 80053a2:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80053a6:	6023      	str	r3, [r4, #0]
 80053a8:	6123      	str	r3, [r4, #16]
 80053aa:	2301      	movs	r3, #1
 80053ac:	6163      	str	r3, [r4, #20]
 80053ae:	b003      	add	sp, #12
 80053b0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80053b2:	466a      	mov	r2, sp
 80053b4:	ab01      	add	r3, sp, #4
 80053b6:	f7ff ffc9 	bl	800534c <__swhatbuf_r>
 80053ba:	9f00      	ldr	r7, [sp, #0]
 80053bc:	4605      	mov	r5, r0
 80053be:	4639      	mov	r1, r7
 80053c0:	4630      	mov	r0, r6
 80053c2:	f7ff fab1 	bl	8004928 <_malloc_r>
 80053c6:	b948      	cbnz	r0, 80053dc <__smakebuf_r+0x46>
 80053c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80053cc:	059a      	lsls	r2, r3, #22
 80053ce:	d4ee      	bmi.n	80053ae <__smakebuf_r+0x18>
 80053d0:	f023 0303 	bic.w	r3, r3, #3
 80053d4:	f043 0302 	orr.w	r3, r3, #2
 80053d8:	81a3      	strh	r3, [r4, #12]
 80053da:	e7e2      	b.n	80053a2 <__smakebuf_r+0xc>
 80053dc:	89a3      	ldrh	r3, [r4, #12]
 80053de:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80053e2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80053e6:	81a3      	strh	r3, [r4, #12]
 80053e8:	9b01      	ldr	r3, [sp, #4]
 80053ea:	6020      	str	r0, [r4, #0]
 80053ec:	b15b      	cbz	r3, 8005406 <__smakebuf_r+0x70>
 80053ee:	4630      	mov	r0, r6
 80053f0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80053f4:	f000 f81e 	bl	8005434 <_isatty_r>
 80053f8:	b128      	cbz	r0, 8005406 <__smakebuf_r+0x70>
 80053fa:	89a3      	ldrh	r3, [r4, #12]
 80053fc:	f023 0303 	bic.w	r3, r3, #3
 8005400:	f043 0301 	orr.w	r3, r3, #1
 8005404:	81a3      	strh	r3, [r4, #12]
 8005406:	89a3      	ldrh	r3, [r4, #12]
 8005408:	431d      	orrs	r5, r3
 800540a:	81a5      	strh	r5, [r4, #12]
 800540c:	e7cf      	b.n	80053ae <__smakebuf_r+0x18>
	...

08005410 <_fstat_r>:
 8005410:	b538      	push	{r3, r4, r5, lr}
 8005412:	2300      	movs	r3, #0
 8005414:	4d06      	ldr	r5, [pc, #24]	@ (8005430 <_fstat_r+0x20>)
 8005416:	4604      	mov	r4, r0
 8005418:	4608      	mov	r0, r1
 800541a:	4611      	mov	r1, r2
 800541c:	602b      	str	r3, [r5, #0]
 800541e:	f7fd f86f 	bl	8002500 <_fstat>
 8005422:	1c43      	adds	r3, r0, #1
 8005424:	d102      	bne.n	800542c <_fstat_r+0x1c>
 8005426:	682b      	ldr	r3, [r5, #0]
 8005428:	b103      	cbz	r3, 800542c <_fstat_r+0x1c>
 800542a:	6023      	str	r3, [r4, #0]
 800542c:	bd38      	pop	{r3, r4, r5, pc}
 800542e:	bf00      	nop
 8005430:	20000ac0 	.word	0x20000ac0

08005434 <_isatty_r>:
 8005434:	b538      	push	{r3, r4, r5, lr}
 8005436:	2300      	movs	r3, #0
 8005438:	4d05      	ldr	r5, [pc, #20]	@ (8005450 <_isatty_r+0x1c>)
 800543a:	4604      	mov	r4, r0
 800543c:	4608      	mov	r0, r1
 800543e:	602b      	str	r3, [r5, #0]
 8005440:	f7fd f86d 	bl	800251e <_isatty>
 8005444:	1c43      	adds	r3, r0, #1
 8005446:	d102      	bne.n	800544e <_isatty_r+0x1a>
 8005448:	682b      	ldr	r3, [r5, #0]
 800544a:	b103      	cbz	r3, 800544e <_isatty_r+0x1a>
 800544c:	6023      	str	r3, [r4, #0]
 800544e:	bd38      	pop	{r3, r4, r5, pc}
 8005450:	20000ac0 	.word	0x20000ac0

08005454 <sqrtf>:
 8005454:	b538      	push	{r3, r4, r5, lr}
 8005456:	4605      	mov	r5, r0
 8005458:	f000 f816 	bl	8005488 <__ieee754_sqrtf>
 800545c:	4629      	mov	r1, r5
 800545e:	4604      	mov	r4, r0
 8005460:	4628      	mov	r0, r5
 8005462:	f7fb fd67 	bl	8000f34 <__aeabi_fcmpun>
 8005466:	b968      	cbnz	r0, 8005484 <sqrtf+0x30>
 8005468:	2100      	movs	r1, #0
 800546a:	4628      	mov	r0, r5
 800546c:	f7fb fd3a 	bl	8000ee4 <__aeabi_fcmplt>
 8005470:	b140      	cbz	r0, 8005484 <sqrtf+0x30>
 8005472:	f7ff f99b 	bl	80047ac <__errno>
 8005476:	2321      	movs	r3, #33	@ 0x21
 8005478:	2100      	movs	r1, #0
 800547a:	6003      	str	r3, [r0, #0]
 800547c:	4608      	mov	r0, r1
 800547e:	f7fb fc47 	bl	8000d10 <__aeabi_fdiv>
 8005482:	4604      	mov	r4, r0
 8005484:	4620      	mov	r0, r4
 8005486:	bd38      	pop	{r3, r4, r5, pc}

08005488 <__ieee754_sqrtf>:
 8005488:	f020 4200 	bic.w	r2, r0, #2147483648	@ 0x80000000
 800548c:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8005490:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005494:	4603      	mov	r3, r0
 8005496:	4604      	mov	r4, r0
 8005498:	d30a      	bcc.n	80054b0 <__ieee754_sqrtf+0x28>
 800549a:	4601      	mov	r1, r0
 800549c:	f7fb fb84 	bl	8000ba8 <__aeabi_fmul>
 80054a0:	4601      	mov	r1, r0
 80054a2:	4620      	mov	r0, r4
 80054a4:	f7fb fa78 	bl	8000998 <__addsf3>
 80054a8:	4604      	mov	r4, r0
 80054aa:	4620      	mov	r0, r4
 80054ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80054b0:	2a00      	cmp	r2, #0
 80054b2:	d0fa      	beq.n	80054aa <__ieee754_sqrtf+0x22>
 80054b4:	2800      	cmp	r0, #0
 80054b6:	da06      	bge.n	80054c6 <__ieee754_sqrtf+0x3e>
 80054b8:	4601      	mov	r1, r0
 80054ba:	f7fb fa6b 	bl	8000994 <__aeabi_fsub>
 80054be:	4601      	mov	r1, r0
 80054c0:	f7fb fc26 	bl	8000d10 <__aeabi_fdiv>
 80054c4:	e7f0      	b.n	80054a8 <__ieee754_sqrtf+0x20>
 80054c6:	f010 41ff 	ands.w	r1, r0, #2139095040	@ 0x7f800000
 80054ca:	d03c      	beq.n	8005546 <__ieee754_sqrtf+0xbe>
 80054cc:	15c2      	asrs	r2, r0, #23
 80054ce:	2400      	movs	r4, #0
 80054d0:	2019      	movs	r0, #25
 80054d2:	4626      	mov	r6, r4
 80054d4:	f04f 7180 	mov.w	r1, #16777216	@ 0x1000000
 80054d8:	f3c3 0316 	ubfx	r3, r3, #0, #23
 80054dc:	f1a2 057f 	sub.w	r5, r2, #127	@ 0x7f
 80054e0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80054e4:	07d2      	lsls	r2, r2, #31
 80054e6:	bf58      	it	pl
 80054e8:	005b      	lslpl	r3, r3, #1
 80054ea:	106d      	asrs	r5, r5, #1
 80054ec:	005b      	lsls	r3, r3, #1
 80054ee:	1872      	adds	r2, r6, r1
 80054f0:	429a      	cmp	r2, r3
 80054f2:	bfcf      	iteee	gt
 80054f4:	461a      	movgt	r2, r3
 80054f6:	1856      	addle	r6, r2, r1
 80054f8:	1864      	addle	r4, r4, r1
 80054fa:	1a9a      	suble	r2, r3, r2
 80054fc:	3801      	subs	r0, #1
 80054fe:	ea4f 0342 	mov.w	r3, r2, lsl #1
 8005502:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8005506:	d1f2      	bne.n	80054ee <__ieee754_sqrtf+0x66>
 8005508:	b1ba      	cbz	r2, 800553a <__ieee754_sqrtf+0xb2>
 800550a:	4e15      	ldr	r6, [pc, #84]	@ (8005560 <__ieee754_sqrtf+0xd8>)
 800550c:	4f15      	ldr	r7, [pc, #84]	@ (8005564 <__ieee754_sqrtf+0xdc>)
 800550e:	6830      	ldr	r0, [r6, #0]
 8005510:	6839      	ldr	r1, [r7, #0]
 8005512:	f7fb fa3f 	bl	8000994 <__aeabi_fsub>
 8005516:	f8d6 8000 	ldr.w	r8, [r6]
 800551a:	4601      	mov	r1, r0
 800551c:	4640      	mov	r0, r8
 800551e:	f7fb fceb 	bl	8000ef8 <__aeabi_fcmple>
 8005522:	b150      	cbz	r0, 800553a <__ieee754_sqrtf+0xb2>
 8005524:	6830      	ldr	r0, [r6, #0]
 8005526:	6839      	ldr	r1, [r7, #0]
 8005528:	f7fb fa36 	bl	8000998 <__addsf3>
 800552c:	6836      	ldr	r6, [r6, #0]
 800552e:	4601      	mov	r1, r0
 8005530:	4630      	mov	r0, r6
 8005532:	f7fb fcd7 	bl	8000ee4 <__aeabi_fcmplt>
 8005536:	b170      	cbz	r0, 8005556 <__ieee754_sqrtf+0xce>
 8005538:	3402      	adds	r4, #2
 800553a:	1064      	asrs	r4, r4, #1
 800553c:	f104 547c 	add.w	r4, r4, #1056964608	@ 0x3f000000
 8005540:	eb04 54c5 	add.w	r4, r4, r5, lsl #23
 8005544:	e7b1      	b.n	80054aa <__ieee754_sqrtf+0x22>
 8005546:	005b      	lsls	r3, r3, #1
 8005548:	0218      	lsls	r0, r3, #8
 800554a:	460a      	mov	r2, r1
 800554c:	f101 0101 	add.w	r1, r1, #1
 8005550:	d5f9      	bpl.n	8005546 <__ieee754_sqrtf+0xbe>
 8005552:	4252      	negs	r2, r2
 8005554:	e7bb      	b.n	80054ce <__ieee754_sqrtf+0x46>
 8005556:	3401      	adds	r4, #1
 8005558:	f024 0401 	bic.w	r4, r4, #1
 800555c:	e7ed      	b.n	800553a <__ieee754_sqrtf+0xb2>
 800555e:	bf00      	nop
 8005560:	0800568c 	.word	0x0800568c
 8005564:	08005688 	.word	0x08005688

08005568 <_init>:
 8005568:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800556a:	bf00      	nop
 800556c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800556e:	bc08      	pop	{r3}
 8005570:	469e      	mov	lr, r3
 8005572:	4770      	bx	lr

08005574 <_fini>:
 8005574:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005576:	bf00      	nop
 8005578:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800557a:	bc08      	pop	{r3}
 800557c:	469e      	mov	lr, r3
 800557e:	4770      	bx	lr
