$date
	Sun Oct 23 09:10:02 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#214327
b1011 !
1"
#214330
b1011 &
b1011 %
1$
#214331
0"
#214334
b100010 &
b100010 %
#214338
b10001 &
b10001 %
#214342
b110100 &
b110100 %
#214346
b11010 &
b11010 %
#214350
b1101 &
b1101 %
#214354
b101000 &
b101000 %
#214358
b10100 &
b10100 %
#214362
b1010 &
b1010 %
#214366
b101 &
b101 %
#214370
b10000 &
b10000 %
#214374
b1000 &
b1000 %
#214378
b100 &
b100 %
#214382
b10 &
b10 %
#214386
b1 &
b1 %
1#
#214390
b0 &
0#
b0 %
0$
#1296322
b1101 &
b1101 %
1$
b1101 !
1"
#1296323
0"
#1296326
b101000 &
b101000 %
#1296330
b10100 &
b10100 %
#1296334
b1010 &
b1010 %
#1296338
b101 &
b101 %
#1296342
b10000 &
b10000 %
#1296346
b1000 &
b1000 %
#1296350
b100 &
b100 %
#1296354
b10 &
b10 %
#1296358
b1 &
1#
b1 %
#1296362
b0 &
b0 %
0#
0$
#2275418
b101 &
b101 %
1$
b101 !
1"
#2275419
0"
#2275422
b10000 &
b10000 %
#2275426
b1000 &
b1000 %
#2275430
b100 &
b100 %
#2275434
b10 &
b10 %
#2275438
b1 &
1#
b1 %
#2275442
b0 &
b0 %
0#
0$
#4500012
