Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Jun  4 20:57:38 2025
| Host         : Moss running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file wrapper_timing_summary_routed.rpt -pb wrapper_timing_summary_routed.pb -rpx wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : wrapper
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.343        0.000                      0                   28        0.252        0.000                      0                   28        3.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.343        0.000                      0                   28        0.252        0.000                      0                   28        3.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.343ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.343ns  (required time - arrival time)
  Source:                 input_counter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            input_counter/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.652ns  (logic 2.034ns (76.691%)  route 0.618ns (23.309%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.380ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.746     5.380    input_counter/clk
    SLICE_X43Y18         FDRE                                         r  input_counter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.456     5.836 r  input_counter/counter_reg[1]/Q
                         net (fo=1, routed)           0.618     6.454    input_counter/counter_reg_n_0_[1]
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.128 r  input_counter/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.128    input_counter/counter_reg[0]_i_1_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.242 r  input_counter/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.242    input_counter/counter_reg[4]_i_1_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.356 r  input_counter/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.356    input_counter/counter_reg[8]_i_1_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.470 r  input_counter/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.470    input_counter/counter_reg[12]_i_1_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.584 r  input_counter/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.584    input_counter/counter_reg[16]_i_1_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.698 r  input_counter/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.698    input_counter/counter_reg[20]_i_1_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.032 r  input_counter/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.032    input_counter/counter_reg[24]_i_1_n_6
    SLICE_X43Y24         FDRE                                         r  input_counter/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.562    14.920    input_counter/clk
    SLICE_X43Y24         FDRE                                         r  input_counter/counter_reg[25]/C
                         clock pessimism              0.429    15.349    
                         clock uncertainty           -0.035    15.314    
    SLICE_X43Y24         FDRE (Setup_fdre_C_D)        0.062    15.376    input_counter/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.376    
                         arrival time                          -8.032    
  -------------------------------------------------------------------
                         slack                                  7.343    

Slack (MET) :             7.364ns  (required time - arrival time)
  Source:                 input_counter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            input_counter/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.631ns  (logic 2.013ns (76.504%)  route 0.618ns (23.495%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.380ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.746     5.380    input_counter/clk
    SLICE_X43Y18         FDRE                                         r  input_counter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.456     5.836 r  input_counter/counter_reg[1]/Q
                         net (fo=1, routed)           0.618     6.454    input_counter/counter_reg_n_0_[1]
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.128 r  input_counter/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.128    input_counter/counter_reg[0]_i_1_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.242 r  input_counter/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.242    input_counter/counter_reg[4]_i_1_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.356 r  input_counter/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.356    input_counter/counter_reg[8]_i_1_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.470 r  input_counter/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.470    input_counter/counter_reg[12]_i_1_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.584 r  input_counter/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.584    input_counter/counter_reg[16]_i_1_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.698 r  input_counter/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.698    input_counter/counter_reg[20]_i_1_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.011 r  input_counter/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.011    input_counter/counter_reg[24]_i_1_n_4
    SLICE_X43Y24         FDRE                                         r  input_counter/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.562    14.920    input_counter/clk
    SLICE_X43Y24         FDRE                                         r  input_counter/counter_reg[27]/C
                         clock pessimism              0.429    15.349    
                         clock uncertainty           -0.035    15.314    
    SLICE_X43Y24         FDRE (Setup_fdre_C_D)        0.062    15.376    input_counter/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         15.376    
                         arrival time                          -8.011    
  -------------------------------------------------------------------
                         slack                                  7.364    

Slack (MET) :             7.438ns  (required time - arrival time)
  Source:                 input_counter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            input_counter/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.557ns  (logic 1.939ns (75.825%)  route 0.618ns (24.175%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.380ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.746     5.380    input_counter/clk
    SLICE_X43Y18         FDRE                                         r  input_counter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.456     5.836 r  input_counter/counter_reg[1]/Q
                         net (fo=1, routed)           0.618     6.454    input_counter/counter_reg_n_0_[1]
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.128 r  input_counter/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.128    input_counter/counter_reg[0]_i_1_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.242 r  input_counter/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.242    input_counter/counter_reg[4]_i_1_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.356 r  input_counter/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.356    input_counter/counter_reg[8]_i_1_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.470 r  input_counter/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.470    input_counter/counter_reg[12]_i_1_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.584 r  input_counter/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.584    input_counter/counter_reg[16]_i_1_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.698 r  input_counter/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.698    input_counter/counter_reg[20]_i_1_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.937 r  input_counter/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.937    input_counter/counter_reg[24]_i_1_n_5
    SLICE_X43Y24         FDRE                                         r  input_counter/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.562    14.920    input_counter/clk
    SLICE_X43Y24         FDRE                                         r  input_counter/counter_reg[26]/C
                         clock pessimism              0.429    15.349    
                         clock uncertainty           -0.035    15.314    
    SLICE_X43Y24         FDRE (Setup_fdre_C_D)        0.062    15.376    input_counter/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.376    
                         arrival time                          -7.937    
  -------------------------------------------------------------------
                         slack                                  7.438    

Slack (MET) :             7.454ns  (required time - arrival time)
  Source:                 input_counter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            input_counter/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.541ns  (logic 1.923ns (75.672%)  route 0.618ns (24.328%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.920ns = ( 14.920 - 10.000 ) 
    Source Clock Delay      (SCD):    5.380ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.746     5.380    input_counter/clk
    SLICE_X43Y18         FDRE                                         r  input_counter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.456     5.836 r  input_counter/counter_reg[1]/Q
                         net (fo=1, routed)           0.618     6.454    input_counter/counter_reg_n_0_[1]
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.128 r  input_counter/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.128    input_counter/counter_reg[0]_i_1_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.242 r  input_counter/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.242    input_counter/counter_reg[4]_i_1_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.356 r  input_counter/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.356    input_counter/counter_reg[8]_i_1_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.470 r  input_counter/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.470    input_counter/counter_reg[12]_i_1_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.584 r  input_counter/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.584    input_counter/counter_reg[16]_i_1_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.698 r  input_counter/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.698    input_counter/counter_reg[20]_i_1_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.921 r  input_counter/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.921    input_counter/counter_reg[24]_i_1_n_7
    SLICE_X43Y24         FDRE                                         r  input_counter/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.562    14.920    input_counter/clk
    SLICE_X43Y24         FDRE                                         r  input_counter/counter_reg[24]/C
                         clock pessimism              0.429    15.349    
                         clock uncertainty           -0.035    15.314    
    SLICE_X43Y24         FDRE (Setup_fdre_C_D)        0.062    15.376    input_counter/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.376    
                         arrival time                          -7.921    
  -------------------------------------------------------------------
                         slack                                  7.454    

Slack (MET) :             7.459ns  (required time - arrival time)
  Source:                 input_counter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            input_counter/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.538ns  (logic 1.920ns (75.644%)  route 0.618ns (24.356%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.380ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.746     5.380    input_counter/clk
    SLICE_X43Y18         FDRE                                         r  input_counter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.456     5.836 r  input_counter/counter_reg[1]/Q
                         net (fo=1, routed)           0.618     6.454    input_counter/counter_reg_n_0_[1]
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.128 r  input_counter/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.128    input_counter/counter_reg[0]_i_1_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.242 r  input_counter/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.242    input_counter/counter_reg[4]_i_1_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.356 r  input_counter/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.356    input_counter/counter_reg[8]_i_1_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.470 r  input_counter/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.470    input_counter/counter_reg[12]_i_1_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.584 r  input_counter/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.584    input_counter/counter_reg[16]_i_1_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.918 r  input_counter/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.918    input_counter/counter_reg[20]_i_1_n_6
    SLICE_X43Y23         FDRE                                         r  input_counter/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.564    14.922    input_counter/clk
    SLICE_X43Y23         FDRE                                         r  input_counter/counter_reg[21]/C
                         clock pessimism              0.429    15.351    
                         clock uncertainty           -0.035    15.316    
    SLICE_X43Y23         FDRE (Setup_fdre_C_D)        0.062    15.378    input_counter/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.378    
                         arrival time                          -7.918    
  -------------------------------------------------------------------
                         slack                                  7.459    

Slack (MET) :             7.480ns  (required time - arrival time)
  Source:                 input_counter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            input_counter/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.517ns  (logic 1.899ns (75.440%)  route 0.618ns (24.560%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.380ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.746     5.380    input_counter/clk
    SLICE_X43Y18         FDRE                                         r  input_counter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.456     5.836 r  input_counter/counter_reg[1]/Q
                         net (fo=1, routed)           0.618     6.454    input_counter/counter_reg_n_0_[1]
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.128 r  input_counter/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.128    input_counter/counter_reg[0]_i_1_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.242 r  input_counter/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.242    input_counter/counter_reg[4]_i_1_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.356 r  input_counter/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.356    input_counter/counter_reg[8]_i_1_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.470 r  input_counter/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.470    input_counter/counter_reg[12]_i_1_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.584 r  input_counter/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.584    input_counter/counter_reg[16]_i_1_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.897 r  input_counter/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.897    input_counter/counter_reg[20]_i_1_n_4
    SLICE_X43Y23         FDRE                                         r  input_counter/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.564    14.922    input_counter/clk
    SLICE_X43Y23         FDRE                                         r  input_counter/counter_reg[23]/C
                         clock pessimism              0.429    15.351    
                         clock uncertainty           -0.035    15.316    
    SLICE_X43Y23         FDRE (Setup_fdre_C_D)        0.062    15.378    input_counter/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.378    
                         arrival time                          -7.897    
  -------------------------------------------------------------------
                         slack                                  7.480    

Slack (MET) :             7.554ns  (required time - arrival time)
  Source:                 input_counter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            input_counter/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.443ns  (logic 1.825ns (74.697%)  route 0.618ns (25.303%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.380ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.746     5.380    input_counter/clk
    SLICE_X43Y18         FDRE                                         r  input_counter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.456     5.836 r  input_counter/counter_reg[1]/Q
                         net (fo=1, routed)           0.618     6.454    input_counter/counter_reg_n_0_[1]
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.128 r  input_counter/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.128    input_counter/counter_reg[0]_i_1_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.242 r  input_counter/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.242    input_counter/counter_reg[4]_i_1_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.356 r  input_counter/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.356    input_counter/counter_reg[8]_i_1_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.470 r  input_counter/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.470    input_counter/counter_reg[12]_i_1_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.584 r  input_counter/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.584    input_counter/counter_reg[16]_i_1_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.823 r  input_counter/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.823    input_counter/counter_reg[20]_i_1_n_5
    SLICE_X43Y23         FDRE                                         r  input_counter/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.564    14.922    input_counter/clk
    SLICE_X43Y23         FDRE                                         r  input_counter/counter_reg[22]/C
                         clock pessimism              0.429    15.351    
                         clock uncertainty           -0.035    15.316    
    SLICE_X43Y23         FDRE (Setup_fdre_C_D)        0.062    15.378    input_counter/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.378    
                         arrival time                          -7.823    
  -------------------------------------------------------------------
                         slack                                  7.554    

Slack (MET) :             7.570ns  (required time - arrival time)
  Source:                 input_counter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            input_counter/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.427ns  (logic 1.809ns (74.530%)  route 0.618ns (25.470%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 14.922 - 10.000 ) 
    Source Clock Delay      (SCD):    5.380ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.746     5.380    input_counter/clk
    SLICE_X43Y18         FDRE                                         r  input_counter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.456     5.836 r  input_counter/counter_reg[1]/Q
                         net (fo=1, routed)           0.618     6.454    input_counter/counter_reg_n_0_[1]
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.128 r  input_counter/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.128    input_counter/counter_reg[0]_i_1_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.242 r  input_counter/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.242    input_counter/counter_reg[4]_i_1_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.356 r  input_counter/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.356    input_counter/counter_reg[8]_i_1_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.470 r  input_counter/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.470    input_counter/counter_reg[12]_i_1_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.584 r  input_counter/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.584    input_counter/counter_reg[16]_i_1_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.807 r  input_counter/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.807    input_counter/counter_reg[20]_i_1_n_7
    SLICE_X43Y23         FDRE                                         r  input_counter/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.564    14.922    input_counter/clk
    SLICE_X43Y23         FDRE                                         r  input_counter/counter_reg[20]/C
                         clock pessimism              0.429    15.351    
                         clock uncertainty           -0.035    15.316    
    SLICE_X43Y23         FDRE (Setup_fdre_C_D)        0.062    15.378    input_counter/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.378    
                         arrival time                          -7.807    
  -------------------------------------------------------------------
                         slack                                  7.570    

Slack (MET) :             7.574ns  (required time - arrival time)
  Source:                 input_counter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            input_counter/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.424ns  (logic 1.806ns (74.498%)  route 0.618ns (25.502%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.380ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.746     5.380    input_counter/clk
    SLICE_X43Y18         FDRE                                         r  input_counter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.456     5.836 r  input_counter/counter_reg[1]/Q
                         net (fo=1, routed)           0.618     6.454    input_counter/counter_reg_n_0_[1]
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.128 r  input_counter/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.128    input_counter/counter_reg[0]_i_1_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.242 r  input_counter/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.242    input_counter/counter_reg[4]_i_1_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.356 r  input_counter/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.356    input_counter/counter_reg[8]_i_1_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.470 r  input_counter/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.470    input_counter/counter_reg[12]_i_1_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.804 r  input_counter/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.804    input_counter/counter_reg[16]_i_1_n_6
    SLICE_X43Y22         FDRE                                         r  input_counter/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.565    14.923    input_counter/clk
    SLICE_X43Y22         FDRE                                         r  input_counter/counter_reg[17]/C
                         clock pessimism              0.429    15.352    
                         clock uncertainty           -0.035    15.317    
    SLICE_X43Y22         FDRE (Setup_fdre_C_D)        0.062    15.379    input_counter/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.379    
                         arrival time                          -7.804    
  -------------------------------------------------------------------
                         slack                                  7.574    

Slack (MET) :             7.595ns  (required time - arrival time)
  Source:                 input_counter/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            input_counter/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.403ns  (logic 1.785ns (74.275%)  route 0.618ns (25.725%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.923ns = ( 14.923 - 10.000 ) 
    Source Clock Delay      (SCD):    5.380ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.746     5.380    input_counter/clk
    SLICE_X43Y18         FDRE                                         r  input_counter/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.456     5.836 r  input_counter/counter_reg[1]/Q
                         net (fo=1, routed)           0.618     6.454    input_counter/counter_reg_n_0_[1]
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.128 r  input_counter/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.128    input_counter/counter_reg[0]_i_1_n_0
    SLICE_X43Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.242 r  input_counter/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.242    input_counter/counter_reg[4]_i_1_n_0
    SLICE_X43Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.356 r  input_counter/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.356    input_counter/counter_reg[8]_i_1_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.470 r  input_counter/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.470    input_counter/counter_reg[12]_i_1_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.783 r  input_counter/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.783    input_counter/counter_reg[16]_i_1_n_4
    SLICE_X43Y22         FDRE                                         r  input_counter/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.565    14.923    input_counter/clk
    SLICE_X43Y22         FDRE                                         r  input_counter/counter_reg[19]/C
                         clock pessimism              0.429    15.352    
                         clock uncertainty           -0.035    15.317    
    SLICE_X43Y22         FDRE (Setup_fdre_C_D)        0.062    15.379    input_counter/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.379    
                         arrival time                          -7.783    
  -------------------------------------------------------------------
                         slack                                  7.595    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 input_counter/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            input_counter/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.585     1.463    input_counter/clk
    SLICE_X43Y20         FDRE                                         r  input_counter/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  input_counter/counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.712    input_counter/counter_reg_n_0_[11]
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.820 r  input_counter/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.820    input_counter/counter_reg[8]_i_1_n_4
    SLICE_X43Y20         FDRE                                         r  input_counter/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.852     1.977    input_counter/clk
    SLICE_X43Y20         FDRE                                         r  input_counter/counter_reg[11]/C
                         clock pessimism             -0.514     1.463    
    SLICE_X43Y20         FDRE (Hold_fdre_C_D)         0.105     1.568    input_counter/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 input_counter/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            input_counter/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.584     1.462    input_counter/clk
    SLICE_X43Y21         FDRE                                         r  input_counter/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  input_counter/counter_reg[15]/Q
                         net (fo=1, routed)           0.108     1.711    input_counter/counter_reg_n_0_[15]
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.819 r  input_counter/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.819    input_counter/counter_reg[12]_i_1_n_4
    SLICE_X43Y21         FDRE                                         r  input_counter/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.851     1.976    input_counter/clk
    SLICE_X43Y21         FDRE                                         r  input_counter/counter_reg[15]/C
                         clock pessimism             -0.514     1.462    
    SLICE_X43Y21         FDRE (Hold_fdre_C_D)         0.105     1.567    input_counter/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 input_counter/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            input_counter/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.587     1.465    input_counter/clk
    SLICE_X43Y18         FDRE                                         r  input_counter/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  input_counter/counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.714    input_counter/counter_reg_n_0_[3]
    SLICE_X43Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.822 r  input_counter/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.822    input_counter/counter_reg[0]_i_1_n_4
    SLICE_X43Y18         FDRE                                         r  input_counter/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.854     1.979    input_counter/clk
    SLICE_X43Y18         FDRE                                         r  input_counter/counter_reg[3]/C
                         clock pessimism             -0.514     1.465    
    SLICE_X43Y18         FDRE (Hold_fdre_C_D)         0.105     1.570    input_counter/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 input_counter/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            input_counter/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.584     1.462    input_counter/clk
    SLICE_X43Y22         FDRE                                         r  input_counter/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  input_counter/counter_reg[19]/Q
                         net (fo=1, routed)           0.108     1.711    input_counter/counter_reg_n_0_[19]
    SLICE_X43Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.819 r  input_counter/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.819    input_counter/counter_reg[16]_i_1_n_4
    SLICE_X43Y22         FDRE                                         r  input_counter/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.850     1.975    input_counter/clk
    SLICE_X43Y22         FDRE                                         r  input_counter/counter_reg[19]/C
                         clock pessimism             -0.513     1.462    
    SLICE_X43Y22         FDRE (Hold_fdre_C_D)         0.105     1.567    input_counter/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 input_counter/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            input_counter/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.582     1.460    input_counter/clk
    SLICE_X43Y23         FDRE                                         r  input_counter/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y23         FDRE (Prop_fdre_C_Q)         0.141     1.601 r  input_counter/counter_reg[23]/Q
                         net (fo=1, routed)           0.108     1.709    input_counter/counter_reg_n_0_[23]
    SLICE_X43Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.817 r  input_counter/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.817    input_counter/counter_reg[20]_i_1_n_4
    SLICE_X43Y23         FDRE                                         r  input_counter/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.848     1.973    input_counter/clk
    SLICE_X43Y23         FDRE                                         r  input_counter/counter_reg[23]/C
                         clock pessimism             -0.513     1.460    
    SLICE_X43Y23         FDRE (Hold_fdre_C_D)         0.105     1.565    input_counter/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 input_counter/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            input_counter/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.586     1.464    input_counter/clk
    SLICE_X43Y19         FDRE                                         r  input_counter/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y19         FDRE (Prop_fdre_C_Q)         0.141     1.605 r  input_counter/counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.713    input_counter/counter_reg_n_0_[7]
    SLICE_X43Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.821 r  input_counter/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.821    input_counter/counter_reg[4]_i_1_n_4
    SLICE_X43Y19         FDRE                                         r  input_counter/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.853     1.978    input_counter/clk
    SLICE_X43Y19         FDRE                                         r  input_counter/counter_reg[7]/C
                         clock pessimism             -0.514     1.464    
    SLICE_X43Y19         FDRE (Hold_fdre_C_D)         0.105     1.569    input_counter/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 input_counter/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            input_counter/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.585     1.463    input_counter/clk
    SLICE_X43Y20         FDRE                                         r  input_counter/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y20         FDRE (Prop_fdre_C_Q)         0.141     1.604 r  input_counter/counter_reg[8]/Q
                         net (fo=1, routed)           0.105     1.709    input_counter/counter_reg_n_0_[8]
    SLICE_X43Y20         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.824 r  input_counter/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.824    input_counter/counter_reg[8]_i_1_n_7
    SLICE_X43Y20         FDRE                                         r  input_counter/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.852     1.977    input_counter/clk
    SLICE_X43Y20         FDRE                                         r  input_counter/counter_reg[8]/C
                         clock pessimism             -0.514     1.463    
    SLICE_X43Y20         FDRE (Hold_fdre_C_D)         0.105     1.568    input_counter/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 input_counter/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            input_counter/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.584     1.462    input_counter/clk
    SLICE_X43Y21         FDRE                                         r  input_counter/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y21         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  input_counter/counter_reg[12]/Q
                         net (fo=1, routed)           0.105     1.708    input_counter/counter_reg_n_0_[12]
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.823 r  input_counter/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.823    input_counter/counter_reg[12]_i_1_n_7
    SLICE_X43Y21         FDRE                                         r  input_counter/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.851     1.976    input_counter/clk
    SLICE_X43Y21         FDRE                                         r  input_counter/counter_reg[12]/C
                         clock pessimism             -0.514     1.462    
    SLICE_X43Y21         FDRE (Hold_fdre_C_D)         0.105     1.567    input_counter/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 input_counter/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            input_counter/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.973ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.582     1.460    input_counter/clk
    SLICE_X43Y23         FDRE                                         r  input_counter/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y23         FDRE (Prop_fdre_C_Q)         0.141     1.601 r  input_counter/counter_reg[20]/Q
                         net (fo=1, routed)           0.105     1.706    input_counter/counter_reg_n_0_[20]
    SLICE_X43Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.821 r  input_counter/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.821    input_counter/counter_reg[20]_i_1_n_7
    SLICE_X43Y23         FDRE                                         r  input_counter/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.848     1.973    input_counter/clk
    SLICE_X43Y23         FDRE                                         r  input_counter/counter_reg[20]/C
                         clock pessimism             -0.513     1.460    
    SLICE_X43Y23         FDRE (Hold_fdre_C_D)         0.105     1.565    input_counter/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 input_counter/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            input_counter/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.972ns
    Source Clock Delay      (SCD):    1.459ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.581     1.459    input_counter/clk
    SLICE_X43Y24         FDRE                                         r  input_counter/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDRE (Prop_fdre_C_Q)         0.141     1.600 r  input_counter/counter_reg[24]/Q
                         net (fo=1, routed)           0.105     1.705    input_counter/counter_reg_n_0_[24]
    SLICE_X43Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.820 r  input_counter/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.820    input_counter/counter_reg[24]_i_1_n_7
    SLICE_X43Y24         FDRE                                         r  input_counter/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.847     1.972    input_counter/clk
    SLICE_X43Y24         FDRE                                         r  input_counter/counter_reg[24]/C
                         clock pessimism             -0.513     1.459    
    SLICE_X43Y24         FDRE (Hold_fdre_C_D)         0.105     1.564    input_counter/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y18    input_counter/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y20    input_counter/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y20    input_counter/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y21    input_counter/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y21    input_counter/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y21    input_counter/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y21    input_counter/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y22    input_counter/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y22    input_counter/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X43Y18    input_counter/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X43Y18    input_counter/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X43Y20    input_counter/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X43Y20    input_counter/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X43Y20    input_counter/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X43Y20    input_counter/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X43Y21    input_counter/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X43Y21    input_counter/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X43Y21    input_counter/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         6.000       5.500      SLICE_X43Y21    input_counter/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y18    input_counter/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y18    input_counter/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y20    input_counter/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y20    input_counter/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y20    input_counter/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y20    input_counter/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y21    input_counter/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y21    input_counter/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y21    input_counter/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X43Y21    input_counter/counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.573ns  (logic 5.466ns (57.096%)  route 4.107ns (42.904%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    P14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  sw_IBUF[5]_inst/O
                         net (fo=1, routed)           1.669     3.186    input_counter/sw_IBUF[5]
    SLICE_X42Y24         LUT4 (Prop_lut4_I1_O)        0.150     3.336 r  input_counter/led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.438     5.775    led_OBUF[5]
    U13                  OBUF (Prop_obuf_I_O)         3.798     9.573 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.573    led[5]
    U13                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.301ns  (logic 5.160ns (55.477%)  route 4.141ns (44.523%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L15                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    L15                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  sw_IBUF[6]_inst/O
                         net (fo=1, routed)           2.287     3.778    input_counter/sw_IBUF[6]
    SLICE_X42Y23         LUT4 (Prop_lut4_I1_O)        0.124     3.902 r  input_counter/led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.853     5.756    led_OBUF[6]
    V20                  OBUF (Prop_obuf_I_O)         3.545     9.301 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.301    led[6]
    V20                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.255ns  (logic 5.381ns (58.143%)  route 3.874ns (41.857%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    M15                  IBUF (Prop_ibuf_I_O)         1.484     1.484 r  sw_IBUF[7]_inst/O
                         net (fo=1, routed)           2.005     3.489    input_counter/sw_IBUF[7]
    SLICE_X42Y23         LUT4 (Prop_lut4_I1_O)        0.146     3.635 r  input_counter/led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.869     5.504    led_OBUF[7]
    W20                  OBUF (Prop_obuf_I_O)         3.751     9.255 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.255    led[7]
    W20                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.221ns  (logic 5.127ns (55.606%)  route 4.093ns (44.394%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sw_IBUF[2]_inst/O
                         net (fo=1, routed)           1.468     2.919    input_counter/sw_IBUF[2]
    SLICE_X42Y24         LUT4 (Prop_lut4_I1_O)        0.124     3.043 r  input_counter/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.625     5.668    led_OBUF[2]
    R19                  OBUF (Prop_obuf_I_O)         3.552     9.221 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.221    led[2]
    R19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.136ns  (logic 5.332ns (58.358%)  route 3.804ns (41.642%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    N16                  IBUF (Prop_ibuf_I_O)         1.474     1.474 r  sw_IBUF[3]_inst/O
                         net (fo=1, routed)           2.086     3.560    input_counter/sw_IBUF[3]
    SLICE_X42Y24         LUT4 (Prop_lut4_I1_O)        0.116     3.676 r  input_counter/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.718     5.395    led_OBUF[3]
    T20                  OBUF (Prop_obuf_I_O)         3.741     9.136 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.136    led[3]
    T20                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.961ns  (logic 5.156ns (57.538%)  route 3.805ns (42.462%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    R14                  IBUF (Prop_ibuf_I_O)         1.512     1.512 r  sw_IBUF[4]_inst/O
                         net (fo=1, routed)           1.460     2.973    input_counter/sw_IBUF[4]
    SLICE_X42Y24         LUT4 (Prop_lut4_I1_O)        0.124     3.097 r  input_counter/led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.345     5.441    led_OBUF[4]
    T19                  OBUF (Prop_obuf_I_O)         3.520     8.961 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.961    led[4]
    T19                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.642ns  (logic 5.346ns (61.857%)  route 3.296ns (38.143%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    R17                  IBUF (Prop_ibuf_I_O)         1.447     1.447 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           1.623     3.070    input_counter/sw_IBUF[0]
    SLICE_X42Y21         LUT4 (Prop_lut4_I1_O)        0.146     3.216 r  input_counter/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.674     4.889    led_OBUF[0]
    N20                  OBUF (Prop_obuf_I_O)         3.753     8.642 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.642    led[0]
    N20                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.812ns  (logic 5.152ns (65.944%)  route 2.661ns (34.056%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U20                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    U20                  IBUF (Prop_ibuf_I_O)         1.479     1.479 r  sw_IBUF[1]_inst/O
                         net (fo=1, routed)           0.995     2.474    input_counter/sw_IBUF[1]
    SLICE_X42Y21         LUT4 (Prop_lut4_I1_O)        0.124     2.598 r  input_counter/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.666     4.263    led_OBUF[1]
    P20                  OBUF (Prop_obuf_I_O)         3.549     7.812 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.812    led[1]
    P20                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.236ns  (logic 1.541ns (68.934%)  route 0.695ns (31.066%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U20                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    U20                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  sw_IBUF[1]_inst/O
                         net (fo=1, routed)           0.362     0.608    input_counter/sw_IBUF[1]
    SLICE_X42Y21         LUT4 (Prop_lut4_I1_O)        0.045     0.653 r  input_counter/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.333     0.986    led_OBUF[1]
    P20                  OBUF (Prop_obuf_I_O)         1.250     2.236 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.236    led[1]
    P20                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.534ns  (logic 1.575ns (62.139%)  route 0.959ns (37.861%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    R17                  IBUF (Prop_ibuf_I_O)         0.215     0.215 r  sw_IBUF[0]_inst/O
                         net (fo=1, routed)           0.632     0.847    input_counter/sw_IBUF[0]
    SLICE_X42Y21         LUT4 (Prop_lut4_I1_O)        0.044     0.891 r  input_counter/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.328     1.218    led_OBUF[0]
    N20                  OBUF (Prop_obuf_I_O)         1.316     2.534 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.534    led[0]
    N20                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.767ns  (logic 1.546ns (55.866%)  route 1.221ns (44.134%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    R14                  IBUF (Prop_ibuf_I_O)         0.280     0.280 r  sw_IBUF[4]_inst/O
                         net (fo=1, routed)           0.597     0.877    input_counter/sw_IBUF[4]
    SLICE_X42Y24         LUT4 (Prop_lut4_I1_O)        0.045     0.922 r  input_counter/led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.624     1.546    led_OBUF[4]
    T19                  OBUF (Prop_obuf_I_O)         1.221     2.767 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.767    led[4]
    T19                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.820ns  (logic 1.594ns (56.540%)  route 1.225ns (43.460%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    N16                  IBUF (Prop_ibuf_I_O)         0.242     0.242 r  sw_IBUF[3]_inst/O
                         net (fo=1, routed)           0.867     1.109    input_counter/sw_IBUF[3]
    SLICE_X42Y24         LUT4 (Prop_lut4_I1_O)        0.048     1.157 r  input_counter/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.358     1.516    led_OBUF[3]
    T20                  OBUF (Prop_obuf_I_O)         1.304     2.820 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.820    led[3]
    T20                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.826ns  (logic 1.609ns (56.950%)  route 1.217ns (43.050%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    M15                  IBUF (Prop_ibuf_I_O)         0.252     0.252 r  sw_IBUF[7]_inst/O
                         net (fo=1, routed)           0.795     1.047    input_counter/sw_IBUF[7]
    SLICE_X42Y23         LUT4 (Prop_lut4_I1_O)        0.044     1.091 r  input_counter/led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.422     1.513    led_OBUF[7]
    W20                  OBUF (Prop_obuf_I_O)         1.313     2.826 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.826    led[7]
    W20                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.842ns  (logic 1.517ns (53.370%)  route 1.325ns (46.630%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    R16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sw_IBUF[2]_inst/O
                         net (fo=1, routed)           0.565     0.784    input_counter/sw_IBUF[2]
    SLICE_X42Y24         LUT4 (Prop_lut4_I1_O)        0.045     0.829 r  input_counter/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.760     1.590    led_OBUF[2]
    R19                  OBUF (Prop_obuf_I_O)         1.253     2.842 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.842    led[2]
    R19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.880ns  (logic 1.549ns (53.790%)  route 1.331ns (46.210%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L15                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    L15                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  sw_IBUF[6]_inst/O
                         net (fo=1, routed)           0.922     1.181    input_counter/sw_IBUF[6]
    SLICE_X42Y23         LUT4 (Prop_lut4_I1_O)        0.045     1.226 r  input_counter/led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.408     1.635    led_OBUF[6]
    V20                  OBUF (Prop_obuf_I_O)         1.245     2.880 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.880    led[6]
    V20                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.013ns  (logic 1.676ns (55.617%)  route 1.337ns (44.383%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    P14                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  sw_IBUF[5]_inst/O
                         net (fo=1, routed)           0.663     0.948    input_counter/sw_IBUF[5]
    SLICE_X42Y24         LUT4 (Prop_lut4_I1_O)        0.043     0.991 r  input_counter/led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.674     1.665    led_OBUF[5]
    U13                  OBUF (Prop_obuf_I_O)         1.348     3.013 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.013    led[5]
    U13                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 input_counter/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.722ns  (logic 4.406ns (57.062%)  route 3.316ns (42.938%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.737     5.371    input_counter/clk
    SLICE_X43Y24         FDRE                                         r  input_counter/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDRE (Prop_fdre_C_Q)         0.456     5.827 f  input_counter/counter_reg[26]/Q
                         net (fo=9, routed)           0.877     6.705    input_counter/counter_reg[26]
    SLICE_X42Y24         LUT4 (Prop_lut4_I0_O)        0.152     6.857 r  input_counter/led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.438     9.295    led_OBUF[5]
    U13                  OBUF (Prop_obuf_I_O)         3.798    13.093 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.093    led[5]
    U13                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_counter/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.643ns  (logic 4.132ns (54.066%)  route 3.511ns (45.934%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.737     5.371    input_counter/clk
    SLICE_X43Y24         FDRE                                         r  input_counter/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDRE (Prop_fdre_C_Q)         0.456     5.827 r  input_counter/counter_reg[26]/Q
                         net (fo=9, routed)           0.885     6.713    input_counter/counter_reg[26]
    SLICE_X42Y24         LUT4 (Prop_lut4_I0_O)        0.124     6.837 r  input_counter/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.625     9.462    led_OBUF[2]
    R19                  OBUF (Prop_obuf_I_O)         3.552    13.014 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.014    led[2]
    R19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_counter/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.322ns  (logic 4.100ns (55.991%)  route 3.222ns (44.009%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.737     5.371    input_counter/clk
    SLICE_X43Y24         FDRE                                         r  input_counter/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDRE (Prop_fdre_C_Q)         0.456     5.827 f  input_counter/counter_reg[26]/Q
                         net (fo=9, routed)           0.877     6.705    input_counter/counter_reg[26]
    SLICE_X42Y24         LUT4 (Prop_lut4_I0_O)        0.124     6.829 r  input_counter/led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.345     9.174    led_OBUF[4]
    T19                  OBUF (Prop_obuf_I_O)         3.520    12.693 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.693    led[4]
    T19                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_counter/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.077ns  (logic 4.357ns (61.563%)  route 2.720ns (38.437%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.737     5.371    input_counter/clk
    SLICE_X43Y24         FDRE                                         r  input_counter/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDRE (Prop_fdre_C_Q)         0.456     5.827 r  input_counter/counter_reg[26]/Q
                         net (fo=9, routed)           0.851     6.678    input_counter/counter_reg[26]
    SLICE_X42Y23         LUT4 (Prop_lut4_I0_O)        0.150     6.828 r  input_counter/led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.869     8.697    led_OBUF[7]
    W20                  OBUF (Prop_obuf_I_O)         3.751    12.448 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    12.448    led[7]
    W20                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_counter/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.024ns  (logic 4.359ns (62.058%)  route 2.665ns (37.942%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.737     5.371    input_counter/clk
    SLICE_X43Y24         FDRE                                         r  input_counter/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDRE (Prop_fdre_C_Q)         0.456     5.827 f  input_counter/counter_reg[26]/Q
                         net (fo=9, routed)           0.991     6.818    input_counter/counter_reg[26]
    SLICE_X42Y21         LUT4 (Prop_lut4_I0_O)        0.150     6.968 r  input_counter/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.674     8.642    led_OBUF[0]
    N20                  OBUF (Prop_obuf_I_O)         3.753    12.395 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.395    led[0]
    N20                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_counter/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.947ns  (logic 4.343ns (62.520%)  route 2.604ns (37.480%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.737     5.371    input_counter/clk
    SLICE_X43Y24         FDRE                                         r  input_counter/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDRE (Prop_fdre_C_Q)         0.456     5.827 r  input_counter/counter_reg[26]/Q
                         net (fo=9, routed)           0.885     6.713    input_counter/counter_reg[26]
    SLICE_X42Y24         LUT4 (Prop_lut4_I0_O)        0.146     6.859 r  input_counter/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.718     8.577    led_OBUF[3]
    T20                  OBUF (Prop_obuf_I_O)         3.741    12.318 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.318    led[3]
    T20                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_counter/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.829ns  (logic 4.125ns (60.399%)  route 2.704ns (39.601%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.737     5.371    input_counter/clk
    SLICE_X43Y24         FDRE                                         r  input_counter/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDRE (Prop_fdre_C_Q)         0.456     5.827 r  input_counter/counter_reg[26]/Q
                         net (fo=9, routed)           0.851     6.678    input_counter/counter_reg[26]
    SLICE_X42Y23         LUT4 (Prop_lut4_I0_O)        0.124     6.802 r  input_counter/led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.853     8.656    led_OBUF[6]
    V20                  OBUF (Prop_obuf_I_O)         3.545    12.200 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.200    led[6]
    V20                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_counter/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.786ns  (logic 4.129ns (60.847%)  route 2.657ns (39.153%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.737     5.371    input_counter/clk
    SLICE_X43Y24         FDRE                                         r  input_counter/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDRE (Prop_fdre_C_Q)         0.456     5.827 f  input_counter/counter_reg[26]/Q
                         net (fo=9, routed)           0.991     6.818    input_counter/counter_reg[26]
    SLICE_X42Y21         LUT4 (Prop_lut4_I0_O)        0.124     6.942 r  input_counter/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.666     8.608    led_OBUF[1]
    P20                  OBUF (Prop_obuf_I_O)         3.549    12.157 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.157    led[1]
    P20                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 input_counter/counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.024ns  (logic 1.491ns (73.687%)  route 0.532ns (26.313%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.581     1.459    input_counter/clk
    SLICE_X43Y24         FDRE                                         r  input_counter/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDRE (Prop_fdre_C_Q)         0.141     1.600 r  input_counter/counter_reg[25]/Q
                         net (fo=9, routed)           0.174     1.774    input_counter/counter_reg[25]
    SLICE_X42Y24         LUT4 (Prop_lut4_I2_O)        0.046     1.820 r  input_counter/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.358     2.178    led_OBUF[3]
    T20                  OBUF (Prop_obuf_I_O)         1.304     3.483 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.483    led[3]
    T20                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_counter/counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.065ns  (logic 1.436ns (69.534%)  route 0.629ns (30.466%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.581     1.459    input_counter/clk
    SLICE_X43Y24         FDRE                                         r  input_counter/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDRE (Prop_fdre_C_Q)         0.141     1.600 r  input_counter/counter_reg[25]/Q
                         net (fo=9, routed)           0.296     1.896    input_counter/counter_reg[25]
    SLICE_X42Y21         LUT4 (Prop_lut4_I2_O)        0.045     1.941 r  input_counter/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.333     2.274    led_OBUF[1]
    P20                  OBUF (Prop_obuf_I_O)         1.250     3.524 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.524    led[1]
    P20                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_counter/counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.077ns  (logic 1.431ns (68.916%)  route 0.646ns (31.084%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.581     1.459    input_counter/clk
    SLICE_X43Y24         FDRE                                         r  input_counter/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDRE (Prop_fdre_C_Q)         0.141     1.600 f  input_counter/counter_reg[25]/Q
                         net (fo=9, routed)           0.237     1.837    input_counter/counter_reg[25]
    SLICE_X42Y23         LUT4 (Prop_lut4_I2_O)        0.045     1.882 r  input_counter/led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.408     2.291    led_OBUF[6]
    V20                  OBUF (Prop_obuf_I_O)         1.245     3.536 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.536    led[6]
    V20                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_counter/counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.127ns  (logic 1.503ns (70.652%)  route 0.624ns (29.348%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.581     1.459    input_counter/clk
    SLICE_X43Y24         FDRE                                         r  input_counter/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDRE (Prop_fdre_C_Q)         0.141     1.600 f  input_counter/counter_reg[25]/Q
                         net (fo=9, routed)           0.296     1.896    input_counter/counter_reg[25]
    SLICE_X42Y21         LUT4 (Prop_lut4_I2_O)        0.046     1.942 r  input_counter/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.328     2.270    led_OBUF[0]
    N20                  OBUF (Prop_obuf_I_O)         1.316     3.586 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.586    led[0]
    N20                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_counter/counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.160ns  (logic 1.500ns (69.473%)  route 0.659ns (30.527%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.581     1.459    input_counter/clk
    SLICE_X43Y24         FDRE                                         r  input_counter/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDRE (Prop_fdre_C_Q)         0.141     1.600 r  input_counter/counter_reg[25]/Q
                         net (fo=9, routed)           0.237     1.837    input_counter/counter_reg[25]
    SLICE_X42Y23         LUT4 (Prop_lut4_I2_O)        0.046     1.883 r  input_counter/led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.422     2.305    led_OBUF[7]
    W20                  OBUF (Prop_obuf_I_O)         1.313     3.619 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.619    led[7]
    W20                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_counter/counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.204ns  (logic 1.407ns (63.829%)  route 0.797ns (36.171%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.581     1.459    input_counter/clk
    SLICE_X43Y24         FDRE                                         r  input_counter/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDRE (Prop_fdre_C_Q)         0.141     1.600 f  input_counter/counter_reg[25]/Q
                         net (fo=9, routed)           0.173     1.773    input_counter/counter_reg[25]
    SLICE_X42Y24         LUT4 (Prop_lut4_I2_O)        0.045     1.818 r  input_counter/led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.624     2.442    led_OBUF[4]
    T19                  OBUF (Prop_obuf_I_O)         1.221     3.663 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.663    led[4]
    T19                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_counter/counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.373ns  (logic 1.439ns (60.626%)  route 0.935ns (39.374%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.581     1.459    input_counter/clk
    SLICE_X43Y24         FDRE                                         r  input_counter/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDRE (Prop_fdre_C_Q)         0.141     1.600 f  input_counter/counter_reg[25]/Q
                         net (fo=9, routed)           0.174     1.774    input_counter/counter_reg[25]
    SLICE_X42Y24         LUT4 (Prop_lut4_I2_O)        0.045     1.819 r  input_counter/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.760     2.579    led_OBUF[2]
    R19                  OBUF (Prop_obuf_I_O)         1.253     3.832 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.832    led[2]
    R19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 input_counter/counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.383ns  (logic 1.536ns (64.440%)  route 0.848ns (35.560%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.581     1.459    input_counter/clk
    SLICE_X43Y24         FDRE                                         r  input_counter/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDRE (Prop_fdre_C_Q)         0.141     1.600 r  input_counter/counter_reg[25]/Q
                         net (fo=9, routed)           0.173     1.773    input_counter/counter_reg[25]
    SLICE_X42Y24         LUT4 (Prop_lut4_I2_O)        0.047     1.820 r  input_counter/led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.674     2.495    led_OBUF[5]
    U13                  OBUF (Prop_obuf_I_O)         1.348     3.842 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.842    led[5]
    U13                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------





