INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Mustafa/Desktop/Verilog/ForLoop_and_WhileLoop_3/ForLoop_and_WhileLoop_3.srcs/sources_1/new/ForLoop_and_WhileLoop_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForLoop_and_WhileLoop_3
ERROR: [VRFC 10-4982] syntax error near 'while' [C:/Users/Mustafa/Desktop/Verilog/ForLoop_and_WhileLoop_3/ForLoop_and_WhileLoop_3.srcs/sources_1/new/ForLoop_and_WhileLoop_3.v:29]
ERROR: [VRFC 10-8549] Verilog 2000 keyword 'while' used in incorrect context [C:/Users/Mustafa/Desktop/Verilog/ForLoop_and_WhileLoop_3/ForLoop_and_WhileLoop_3.srcs/sources_1/new/ForLoop_and_WhileLoop_3.v:29]
ERROR: [VRFC 10-8530] module 'ForLoop_and_WhileLoop_3' is ignored due to previous errors [C:/Users/Mustafa/Desktop/Verilog/ForLoop_and_WhileLoop_3/ForLoop_and_WhileLoop_3.srcs/sources_1/new/ForLoop_and_WhileLoop_3.v:23]
