<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>BasicIO_Interface</name><vendor/><library/><version/><fileSets><fileSet fileSetId="ANY_SYNTHESIS_FILESET"><file fileid="0"><name>BasicIO_Interface_syn.v</name><fileType>verilogSource</fileType></file></fileSet><fileSet fileSetId="SYNPLIFY_SYNTHESIS_FILESET"><file fileid="1"><name>BasicIO_Interface_syn.v</name><fileType>verilogSource</fileType></file><file fileid="2"><name>BasicIO_Interface.sdc</name><userFileType>SDC</userFileType></file></fileSet><fileSet fileSetId="PRECISION_SYNTHESIS_FILESET"><file fileid="3"><name>BasicIO_Interface_syn.v</name><fileType>verilogSource</fileType></file></fileSet><fileSet fileSetId="ANY_HDL_SIMULATION_FILESET"><file fileid="4"><name>BasicIO_Interface_sim.v</name><fileType>verilogSource</fileType></file></fileSet><fileSet fileSetId="DESIGNER_FILESET"><file fileid="5"><name>BasicIO_Interface.cdb</name><userFileType>CDB</userFileType></file></fileSet><fileSet fileSetId="OTHER_FILESET"><file fileid="6"><name>header_report.log</name><userFileType>LOG</userFileType></file><file fileid="7"><name>BasicIO_Interface_maxdelay_timing_report.xml</name><userFileType>LOG</userFileType></file><file fileid="8"><name>BasicIO_Interface_mindelay_timing_report.xml</name><userFileType>LOG</userFileType></file><file fileid="9"><name>BasicIO_Interface_maxdelay_timing_violations_report.xml</name><userFileType>LOG</userFileType></file><file fileid="10"><name>BasicIO_Interface_mindelay_timing_violations_report.xml</name><userFileType>LOG</userFileType></file><file fileid="11"><name>rptstyle.xsl</name><userFileType>LOG</userFileType></file></fileSet></fileSets><hwModel><views><view><fileSetRef>ANY_SYNTHESIS_FILESET</fileSetRef><name>SYNTHESIS</name></view><view><fileSetRef>SYNPLIFY_SYNTHESIS_FILESET</fileSetRef><fileSetRef>PRECISION_SYNTHESIS_FILESET</fileSetRef><fileSetRef>DESIGNER_FILESET</fileSetRef><fileSetRef>OTHER_FILESET</fileSetRef><name>OTHER</name></view><view><fileSetRef>ANY_HDL_SIMULATION_FILESET</fileSetRef><name>SIMULATION</name></view></views></hwModel><vendorExtension><design><hdltype>VERILOG</hdltype><device family="IGLOO2"/></design></vendorExtension><vendorExtension><type>Block</type></vendorExtension><busInterfaces><busInterface><name>APB3_Slave</name><busType library="AMBA2" name="APB" vendor="AMBA" version="r0p0"/><slave/><vendorExtensions><used>true</used></vendorExtensions><signalMap><signal><componentSignalName>PADDR_in</componentSignalName><busSignalName>PADDR</busSignalName></signal><signal><componentSignalName>PSEL_in</componentSignalName><busSignalName>PSELx</busSignalName></signal><signal><componentSignalName>PENABLE_in</componentSignalName><busSignalName>PENABLE</busSignalName></signal><signal><componentSignalName>PWRITE_in</componentSignalName><busSignalName>PWRITE</busSignalName></signal><signal><componentSignalName>PRDATA_in</componentSignalName><busSignalName>PRDATA</busSignalName></signal><signal><componentSignalName>PWDATA_in</componentSignalName><busSignalName>PWDATA</busSignalName></signal><signal><componentSignalName>PREADY_in</componentSignalName><busSignalName>PREADY</busSignalName></signal><signal><componentSignalName>PSLVERR_in</componentSignalName><busSignalName>PSLVERR</busSignalName></signal></signalMap></busInterface></busInterfaces><model><signals><signal><name>FTDI_UART0_TXD</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PADDR_in</name><direction>in</direction><left>31</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PCLK</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PENABLE_in</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PRESETN</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PSEL_in</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PWDATA_in</name><direction>in</direction><left>31</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PWRITE_in</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>USER_BUTTON1</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>USER_BUTTON2</name><direction>in</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>FTDI_UART0_RXD</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>LED1_GREEN</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>LED1_RED</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>LED2_GREEN</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>LED2_RED</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PRDATA_in</name><direction>out</direction><left>31</left><right>0</right><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PREADY_in</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>PSLVERR_in</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>USER_PB1_IRQ</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal><signal><name>USER_PB2_IRQ</name><direction>out</direction><export>false</export><vendorExtensions><pad>false</pad><used>true</used></vendorExtensions></signal></signals></model></Component>