0.6
2018.1
Apr  4 2018
19:30:32
D:/OneDrive/Documents/Documents/computer organization/Lab4/Lab4.sim/sim_1/behav/xsim/glbl.v,1522801934,verilog,,,,glbl,,,,,,,,
D:/OneDrive/Documents/Documents/computer organization/Lab4/Lab4.srcs/sim_1/imports/computer organization/TestBench.v,1528880282,verilog,,,,TestBench,,,,,,,,
D:/OneDrive/Documents/Documents/computer organization/Lab4/Lab4.srcs/sources_1/imports/0416330_0416329/ALU.v,1527014584,verilog,,D:/OneDrive/Documents/Documents/computer organization/Lab4/Lab4.srcs/sources_1/imports/0416330_0416329/ALU_Ctrl.v,,ALU,,,,,,,,
D:/OneDrive/Documents/Documents/computer organization/Lab4/Lab4.srcs/sources_1/imports/0416330_0416329/ALU_Ctrl.v,1527075851,verilog,,D:/OneDrive/Documents/Documents/computer organization/Lab4/Lab4.srcs/sources_1/imports/0416330_0416329/Adder.v,,ALU_Ctrl,,,,,,,,
D:/OneDrive/Documents/Documents/computer organization/Lab4/Lab4.srcs/sources_1/imports/0416330_0416329/Adder.v,1525257126,verilog,,D:/OneDrive/Documents/Documents/computer organization/Lab4/Lab4.srcs/sources_1/imports/0416330_0416329/Data_Memory.v,,Adder,,,,,,,,
D:/OneDrive/Documents/Documents/computer organization/Lab4/Lab4.srcs/sources_1/imports/0416330_0416329/Data_Memory.v,1527053575,verilog,,D:/OneDrive/Documents/Documents/computer organization/Lab4/Lab4.srcs/sources_1/imports/0416330_0416329/Decoder.v,,Data_Memory,,,,,,,,
D:/OneDrive/Documents/Documents/computer organization/Lab4/Lab4.srcs/sources_1/imports/0416330_0416329/Decoder.v,1527150307,verilog,,D:/OneDrive/Documents/Documents/computer organization/Lab4/Lab4.srcs/sources_1/imports/computer organization/Instruction_Memory.v,,Decoder,,,,,,,,
D:/OneDrive/Documents/Documents/computer organization/Lab4/Lab4.srcs/sources_1/imports/0416330_0416329/MUX_2to1.v,1525257141,verilog,,D:/OneDrive/Documents/Documents/computer organization/Lab4/Lab4.srcs/sources_1/imports/0416330_0416329/ProgramCounter.v,,MUX_2to1,,,,,,,,
D:/OneDrive/Documents/Documents/computer organization/Lab4/Lab4.srcs/sources_1/imports/0416330_0416329/ProgramCounter.v,1525257120,verilog,,D:/OneDrive/Documents/Documents/computer organization/Lab4/Lab4.srcs/sources_1/imports/0416330_0416329/Reg_File.v,,ProgramCounter,,,,,,,,
D:/OneDrive/Documents/Documents/computer organization/Lab4/Lab4.srcs/sources_1/imports/0416330_0416329/Reg_File.v,1527150483,verilog,,D:/OneDrive/Documents/Documents/computer organization/Lab4/Lab4.srcs/sources_1/imports/0416330_0416329/Shift_Left_Two_32.v,,Reg_File,,,,,,,,
D:/OneDrive/Documents/Documents/computer organization/Lab4/Lab4.srcs/sources_1/imports/0416330_0416329/Shift_Left_Two_32.v,1525257193,verilog,,D:/OneDrive/Documents/Documents/computer organization/Lab4/Lab4.srcs/sources_1/imports/0416330_0416329/Sign_Extend.v,,Shift_Left_Two_32,,,,,,,,
D:/OneDrive/Documents/Documents/computer organization/Lab4/Lab4.srcs/sources_1/imports/0416330_0416329/Sign_Extend.v,1525257189,verilog,,D:/OneDrive/Documents/Documents/computer organization/Lab4/Lab4.srcs/sources_1/imports/0416330_0416329/Simple_Single_CPU.v,,Sign_Extend,,,,,,,,
D:/OneDrive/Documents/Documents/computer organization/Lab4/Lab4.srcs/sources_1/imports/0416330_0416329/Simple_Single_CPU.v,1528880434,verilog,,D:/OneDrive/Documents/Documents/computer organization/Lab4/Lab4.srcs/sources_1/imports/0416330_0416329/adv_instr.v,,Simple_Single_CPU,,,,,,,,
D:/OneDrive/Documents/Documents/computer organization/Lab4/Lab4.srcs/sources_1/imports/0416330_0416329/adv_instr.v,1525260698,verilog,,D:/OneDrive/Documents/Documents/computer organization/Lab4/Lab4.srcs/sources_1/imports/0416330_0416329/adv_instr_sel.v,,adv_instr,,,,,,,,
D:/OneDrive/Documents/Documents/computer organization/Lab4/Lab4.srcs/sources_1/imports/0416330_0416329/adv_instr_sel.v,1527013200,verilog,,D:/OneDrive/Documents/Documents/computer organization/Lab4/Lab4.srcs/sources_1/imports/0416330_0416329/branch_sel.v,,adv_instr_sel,,,,,,,,
D:/OneDrive/Documents/Documents/computer organization/Lab4/Lab4.srcs/sources_1/imports/0416330_0416329/branch_sel.v,1525257184,verilog,,D:/OneDrive/Documents/Documents/computer organization/Lab4/Lab4.srcs/sim_1/imports/computer organization/TestBench.v,,branch_sel,,,,,,,,
D:/OneDrive/Documents/Documents/computer organization/Lab4/Lab4.srcs/sources_1/imports/computer organization/Instruction_Memory.v,1528876892,verilog,,D:/OneDrive/Documents/Documents/computer organization/Lab4/Lab4.srcs/sources_1/imports/0416330_0416329/MUX_2to1.v,,Instruction_Memory,,,,,,,,
