Resource Usage Summary report for UART_APB_Interface
Sat Sep  6 16:10:35 2025
Quartus Prime Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Resource Usage Summary



----------------
; Legal Notice ;
----------------
Copyright (C) 2025  Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Altera and sold by Altera or its authorized distributors.  Please
refer to the Altera Software License Subscription Agreements 
on the Quartus Prime software download page.



+------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                            ;
+-------------------------------------------------------------+--------------------+-------+
; Resource                                                    ; Usage              ; %     ;
+-------------------------------------------------------------+--------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 126 / 9,430        ; 1 %   ;
; ALMs needed [=A-B+C]                                        ; 126                ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 158 / 9,430        ; 2 %   ;
;         [a] ALMs used for LUT logic and registers           ; 65                 ;       ;
;         [b] ALMs used for LUT logic                         ; 63                 ;       ;
;         [c] ALMs used for registers                         ; 30                 ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                  ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 32 / 9,430         ; < 1 % ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 0 / 9,430          ; 0 %   ;
;         [a] Due to location constrained logic               ; 0                  ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 0                  ;       ;
;         [c] Due to LAB input limits                         ; 0                  ;       ;
;         [d] Due to virtual I/Os                             ; 0                  ;       ;
;                                                             ;                    ;       ;
; Difficulty packing design                                   ; Low                ;       ;
;                                                             ;                    ;       ;
; Total LABs:  partially or completely used                   ; 24 / 943           ; 3 %   ;
;     -- Logic LABs                                           ; 24                 ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                  ;       ;
;                                                             ;                    ;       ;
; Combinational ALUT usage for logic                          ; 194                ;       ;
;     -- 7 input functions                                    ; 0                  ;       ;
;     -- 6 input functions                                    ; 71                 ;       ;
;     -- 5 input functions                                    ; 49                 ;       ;
;     -- 4 input functions                                    ; 23                 ;       ;
;     -- <=3 input functions                                  ; 51                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 19                 ;       ;
;                                                             ;                    ;       ;
; Dedicated logic registers                                   ; 199                ;       ;
;     -- By type:                                             ;                    ;       ;
;         -- Primary logic registers                          ; 190 / 18,860       ; 1 %   ;
;         -- Secondary logic registers                        ; 9 / 18,860         ; < 1 % ;
;     -- By function:                                         ;                    ;       ;
;         -- Design implementation registers                  ; 194                ;       ;
;         -- Routing optimization registers                   ; 5                  ;       ;
;                                                             ;                    ;       ;
; Virtual pins                                                ; 0                  ;       ;
; I/O pins                                                    ; 104 / 128          ; 81 %  ;
;     -- Clock pins                                           ; 4 / 5              ; 80 %  ;
;     -- Dedicated input pins                                 ; 0 / 11             ; 0 %   ;
;                                                             ;                    ;       ;
; M10K blocks                                                 ; 0 / 176            ; 0 %   ;
; Total MLAB memory bits                                      ; 0                  ;       ;
; Total block memory bits                                     ; 0 / 1,802,240      ; 0 %   ;
; Total block memory implementation bits                      ; 0 / 1,802,240      ; 0 %   ;
;                                                             ;                    ;       ;
; Total DSP Blocks                                            ; 0 / 25             ; 0 %   ;
;                                                             ;                    ;       ;
; Fractional PLLs                                             ; 0 / 4              ; 0 %   ;
; Global signals                                              ; 2                  ;       ;
;     -- Global clocks                                        ; 2 / 16             ; 13 %  ;
;     -- Quadrant clocks                                      ; 0 / 88             ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 68             ; 0 %   ;
; SERDES Receivers                                            ; 0 / 68             ; 0 %   ;
; JTAGs                                                       ; 0 / 1              ; 0 %   ;
; ASMI blocks                                                 ; 0 / 1              ; 0 %   ;
; CRC blocks                                                  ; 0 / 1              ; 0 %   ;
; Remote update blocks                                        ; 0 / 1              ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1              ; 0 %   ;
; Impedance control blocks                                    ; 0 / 3              ; 0 %   ;
; Average interconnect usage (total/H/V)                      ; 0.4% / 0.3% / 0.5% ;       ;
; Peak interconnect usage (total/H/V)                         ; 2.5% / 2.4% / 2.9% ;       ;
; Maximum fan-out                                             ; 199                ;       ;
; Highest non-global fan-out                                  ; 46                 ;       ;
; Total fan-out                                               ; 1784               ;       ;
; Average fan-out                                             ; 2.87               ;       ;
+-------------------------------------------------------------+--------------------+-------+


