
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.47+116 (git sha1 4b3c03dab, clang++ 18.1.8 -fPIC -O3)

-- Running command `tcl synth/icestorm_icebreaker/yosys.tcl' --

1. Executing Verilog-2005 frontend: synth/build/rtl.sv2v.v
Parsing Verilog input from `synth/build/rtl.sv2v.v' to AST representation.
Generating RTLIL representation for module `\top'.
Generating RTLIL representation for module `\uart_sort_bridge'.
Generating RTLIL representation for module `\radix_sorter'.
Generating RTLIL representation for module `\ram_1r1w_sync'.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
\ram_1r1w_sync: depth_p is        512, width_p is          8
\ram_1r1w_sync: depth_p is        512, width_p is          8
Generating RTLIL representation for module `\uart'.
Generating RTLIL representation for module `\uart_rx'.
Generating RTLIL representation for module `\uart_tx'.
Successfully finished Verilog frontend.

2. Executing SYNTH_ICE40 pass.

2.1. Executing Verilog-2005 frontend: /tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

2.2. Executing HIERARCHY pass (managing design hierarchy).

2.2.1. Analyzing design hierarchy..
Top module:  \top
Used module:     \uart_sort_bridge
Used module:         \radix_sorter
Used module:             \ram_1r1w_sync
Used module:     \uart
Used module:         \uart_rx
Used module:         \uart_tx
Parameter \VALUE_WIDTH = 10
Parameter \COUNT_WIDTH = 16

2.2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\uart_sort_bridge'.
Parameter \VALUE_WIDTH = 10
Parameter \COUNT_WIDTH = 16
Generating RTLIL representation for module `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge'.
Parameter \DATA_WIDTH = 8

2.2.3. Executing AST frontend in derive mode using pre-parsed AST for module `\uart_rx'.
Parameter \DATA_WIDTH = 8
Generating RTLIL representation for module `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000'.
Parameter \DATA_WIDTH = 8

2.2.4. Executing AST frontend in derive mode using pre-parsed AST for module `\uart_tx'.
Parameter \DATA_WIDTH = 8
Generating RTLIL representation for module `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000'.
Parameter \VALUE_WIDTH = 10
Parameter \COUNT_WIDTH = 16

2.2.5. Executing AST frontend in derive mode using pre-parsed AST for module `\radix_sorter'.
Parameter \VALUE_WIDTH = 10
Parameter \COUNT_WIDTH = 16
Generating RTLIL representation for module `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter'.
Parameter \width_p = 16
Parameter \depth_p = 1024
Parameter \filename_p = { }

2.2.6. Executing AST frontend in derive mode using pre-parsed AST for module `\ram_1r1w_sync'.
Parameter \width_p = 16
Parameter \depth_p = 1024
Parameter \filename_p = { }
Generating RTLIL representation for module `$paramod$07bcf1a2f0d4a845383b29b6971e77f690b70593\ram_1r1w_sync'.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
synth/build/rtl.sv2v.v:535: Warning: Ignoring call to system task $dumpvars.
$paramod$07bcf1a2f0d4a845383b29b6971e77f690b70593\ram_1r1w_sync: depth_p is       1024, width_p is         16
$paramod$07bcf1a2f0d4a845383b29b6971e77f690b70593\ram_1r1w_sync: depth_p is       1024, width_p is         16

2.2.7. Analyzing design hierarchy..
Top module:  \top
Used module:     $paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge
Used module:         \radix_sorter
Used module:             $paramod$07bcf1a2f0d4a845383b29b6971e77f690b70593\ram_1r1w_sync
Used module:     \uart
Used module:         $paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000
Used module:         $paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000
Parameter \VALUE_WIDTH = 10
Parameter \COUNT_WIDTH = 16
Found cached RTLIL representation for module `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter'.

2.2.8. Analyzing design hierarchy..
Top module:  \top
Used module:     $paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge
Used module:         $paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter
Used module:             \ram_1r1w_sync
Used module:     \uart
Used module:         $paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000
Used module:         $paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000
Parameter \width_p = 16
Parameter \depth_p = 1024
Parameter \filename_p = { }
Found cached RTLIL representation for module `$paramod$07bcf1a2f0d4a845383b29b6971e77f690b70593\ram_1r1w_sync'.

2.2.9. Analyzing design hierarchy..
Top module:  \top
Used module:     $paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge
Used module:         $paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter
Used module:             $paramod$07bcf1a2f0d4a845383b29b6971e77f690b70593\ram_1r1w_sync
Used module:     \uart
Used module:         $paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000
Used module:         $paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000

2.2.10. Analyzing design hierarchy..
Top module:  \top
Used module:     $paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge
Used module:         $paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter
Used module:             $paramod$07bcf1a2f0d4a845383b29b6971e77f690b70593\ram_1r1w_sync
Used module:     \uart
Used module:         $paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000
Used module:         $paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000
Removing unused module `\uart_tx'.
Removing unused module `\uart_rx'.
Removing unused module `\ram_1r1w_sync'.
Removing unused module `\radix_sorter'.
Removing unused module `\uart_sort_bridge'.
Removed 5 unused modules.
Module $paramod$07bcf1a2f0d4a845383b29b6971e77f690b70593\ram_1r1w_sync directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter directly or indirectly displays text -> setting "keep" attribute.
Module $paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge directly or indirectly displays text -> setting "keep" attribute.
Module top directly or indirectly displays text -> setting "keep" attribute.

2.3. Executing PROC pass (convert processes to netlists).

2.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter.$proc$synth/build/rtl.sv2v.v:369$839'.
Cleaned up 1 empty switch.

2.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$492 in module SB_DFFNES.
Marked 1 switch rules as full_case in process $proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1353$485 in module SB_DFFNESS.
Marked 1 switch rules as full_case in process $proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$481 in module SB_DFFNER.
Marked 1 switch rules as full_case in process $proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1212$474 in module SB_DFFNESR.
Marked 1 switch rules as full_case in process $proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1138$471 in module SB_DFFNS.
Marked 1 switch rules as full_case in process $proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088$468 in module SB_DFFNSS.
Marked 1 switch rules as full_case in process $proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1017$465 in module SB_DFFNR.
Marked 1 switch rules as full_case in process $proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:967$462 in module SB_DFFNSR.
Marked 1 switch rules as full_case in process $proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$454 in module SB_DFFES.
Marked 1 switch rules as full_case in process $proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:742$447 in module SB_DFFESS.
Marked 1 switch rules as full_case in process $proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$443 in module SB_DFFER.
Marked 1 switch rules as full_case in process $proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:601$436 in module SB_DFFESR.
Marked 1 switch rules as full_case in process $proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:527$433 in module SB_DFFS.
Marked 1 switch rules as full_case in process $proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:477$430 in module SB_DFFSS.
Marked 1 switch rules as full_case in process $proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:406$427 in module SB_DFFR.
Marked 1 switch rules as full_case in process $proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:356$424 in module SB_DFFSR.
Marked 2 switch rules as full_case in process $proc$synth/build/rtl.sv2v.v:521$866 in module $paramod$07bcf1a2f0d4a845383b29b6971e77f690b70593\ram_1r1w_sync.
Marked 4 switch rules as full_case in process $proc$synth/build/rtl.sv2v.v:437$851 in module $paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter.
Marked 12 switch rules as full_case in process $proc$synth/build/rtl.sv2v.v:369$839 in module $paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter.
Marked 1 switch rules as full_case in process $proc$synth/build/rtl.sv2v.v:360$838 in module $paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter.
Marked 4 switch rules as full_case in process $proc$synth/build/rtl.sv2v.v:717$805 in module $paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.
Marked 7 switch rules as full_case in process $proc$synth/build/rtl.sv2v.v:632$777 in module $paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.
Removed 1 dead cases from process $proc$synth/build/rtl.sv2v.v:172$662 in module $paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.
Marked 11 switch rules as full_case in process $proc$synth/build/rtl.sv2v.v:172$662 in module $paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.
Removed 1 dead cases from process $proc$synth/build/rtl.sv2v.v:141$650 in module $paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.
Marked 7 switch rules as full_case in process $proc$synth/build/rtl.sv2v.v:141$650 in module $paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.
Marked 1 switch rules as full_case in process $proc$synth/build/rtl.sv2v.v:12$2 in module top.
Removed a total of 2 dead cases.

2.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 20 redundant assignments.
Promoted 72 assignments to connections.

2.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\SB_DFFNES.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$495'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESS.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$491'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNER.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$484'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESR.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$480'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNS.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$473'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSS.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$470'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNR.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$467'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSR.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$464'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNE.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$461'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFN.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$459'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFES.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$457'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESS.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$453'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFER.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$446'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESR.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$442'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFS.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$435'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSS.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$432'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFR.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$429'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSR.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$426'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFE.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$423'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFF.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$421'.
  Set init value: \Q = 1'0
Found init rule in `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:713$824'.
  Set init value: \bit_cnt = 4'0000
Found init rule in `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:712$823'.
  Set init value: \prescale_reg = 19'0000000000000000000
Found init rule in `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:711$822'.
  Set init value: \data_reg = 9'000000000
Found init rule in `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:710$821'.
  Set init value: \busy_reg = 1'0
Found init rule in `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:709$820'.
  Set init value: \txd_reg = 1'1
Found init rule in `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:708$819'.
  Set init value: \s_axis_tready_reg = 1'0
Found init rule in `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:626$804'.
  Set init value: \bit_cnt = 4'0000
Found init rule in `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:625$803'.
  Set init value: \prescale_reg = 19'0000000000000000000
Found init rule in `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:624$802'.
  Set init value: \data_reg = 8'00000000
Found init rule in `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:623$801'.
  Set init value: \frame_error_reg = 1'0
Found init rule in `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:622$800'.
  Set init value: \overrun_error_reg = 1'0
Found init rule in `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:621$799'.
  Set init value: \busy_reg = 1'0
Found init rule in `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:620$798'.
  Set init value: \rxd_reg = 1'1
Found init rule in `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:619$797'.
  Set init value: \m_axis_tvalid_reg = 1'0
Found init rule in `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:618$796'.
  Set init value: \m_axis_tdata_reg = 8'00000000
Found init rule in `\top.$proc$synth/build/rtl.sv2v.v:10$7'.
  Set init value: \por_cnt = 4'0000

2.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \S in `\SB_DFFNES.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$492'.
Found async reset \R in `\SB_DFFNER.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$481'.
Found async reset \S in `\SB_DFFNS.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1138$471'.
Found async reset \R in `\SB_DFFNR.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1017$465'.
Found async reset \S in `\SB_DFFES.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$454'.
Found async reset \R in `\SB_DFFER.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$443'.
Found async reset \S in `\SB_DFFS.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:527$433'.
Found async reset \R in `\SB_DFFR.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:406$427'.

2.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~85 debug messages>

2.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\SB_DFFNES.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$495'.
Creating decoders for process `\SB_DFFNES.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$492'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESS.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$491'.
Creating decoders for process `\SB_DFFNESS.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1353$485'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNER.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$484'.
Creating decoders for process `\SB_DFFNER.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$481'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESR.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$480'.
Creating decoders for process `\SB_DFFNESR.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1212$474'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNS.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$473'.
Creating decoders for process `\SB_DFFNS.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1138$471'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSS.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$470'.
Creating decoders for process `\SB_DFFNSS.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088$468'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNR.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$467'.
Creating decoders for process `\SB_DFFNR.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1017$465'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSR.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$464'.
Creating decoders for process `\SB_DFFNSR.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:967$462'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNE.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$461'.
Creating decoders for process `\SB_DFFNE.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:922$460'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFN.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$459'.
Creating decoders for process `\SB_DFFN.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:882$458'.
Creating decoders for process `\SB_DFFES.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$457'.
Creating decoders for process `\SB_DFFES.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$454'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESS.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$453'.
Creating decoders for process `\SB_DFFESS.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:742$447'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFER.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$446'.
Creating decoders for process `\SB_DFFER.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$443'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESR.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$442'.
Creating decoders for process `\SB_DFFESR.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:601$436'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFS.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$435'.
Creating decoders for process `\SB_DFFS.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:527$433'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSS.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$432'.
Creating decoders for process `\SB_DFFSS.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:477$430'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFR.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$429'.
Creating decoders for process `\SB_DFFR.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:406$427'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSR.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$426'.
Creating decoders for process `\SB_DFFSR.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:356$424'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFE.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$423'.
Creating decoders for process `\SB_DFFE.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:311$422'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFF.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$421'.
Creating decoders for process `\SB_DFF.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$420'.
Creating decoders for process `$paramod$07bcf1a2f0d4a845383b29b6971e77f690b70593\ram_1r1w_sync.$proc$synth/build/rtl.sv2v.v:0$874'.
Creating decoders for process `$paramod$07bcf1a2f0d4a845383b29b6971e77f690b70593\ram_1r1w_sync.$proc$synth/build/rtl.sv2v.v:521$866'.
     1/4: $1$memwr$\ram$synth/build/rtl.sv2v.v:527$865_EN[15:0]$873
     2/4: $1$memwr$\ram$synth/build/rtl.sv2v.v:527$865_DATA[15:0]$872
     3/4: $1$memwr$\ram$synth/build/rtl.sv2v.v:527$865_ADDR[9:0]$871
     4/4: $0\rd_data_l[15:0]
Creating decoders for process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter.$proc$synth/build/rtl.sv2v.v:0$864'.
Creating decoders for process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter.$proc$synth/build/rtl.sv2v.v:437$851'.
     1/8: $0\state_r[3:0]
     2/8: $0\load_addr_r[9:0]
     3/8: $0\emit_value_r[9:0]
     4/8: $0\emit_remaining_r[15:0]
     5/8: $0\scan_addr_q[9:0]
     6/8: $0\scan_addr_r[9:0]
     7/8: $0\loaded_count_r[15:0]
     8/8: $0\clear_idx_r[9:0]
Creating decoders for process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter.$proc$synth/build/rtl.sv2v.v:369$839'.
     1/17: $12\state_n[3:0]
     2/17: $11\state_n[3:0]
     3/17: $10\state_n[3:0]
     4/17: $9\state_n[3:0]
     5/17: $8\state_n[3:0]
     6/17: $7\state_n[3:0]
     7/17: $6\state_n[3:0]
     8/17: $5\state_n[3:0]
     9/17: $4\state_n[3:0]
    10/17: $3\state_n[3:0]
    11/17: $2\state_n[3:0]
    12/17: $1\state_n[3:0]
    13/17: $1\rd_en[0:0]
    14/17: $1\ram_wr_en[0:0]
    15/17: $1\ram_waddr[9:0]
    16/17: $1\ram_raddr[9:0]
    17/17: $1\ram_wdata[15:0]
Creating decoders for process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter.$proc$synth/build/rtl.sv2v.v:360$838'.
     1/1: $0\ram_rdata_q[15:0]
Creating decoders for process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:713$824'.
Creating decoders for process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:712$823'.
Creating decoders for process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:711$822'.
Creating decoders for process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:710$821'.
Creating decoders for process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:709$820'.
Creating decoders for process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:708$819'.
Creating decoders for process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:717$805'.
     1/6: $0\data_reg[8:0]
     2/6: $0\s_axis_tready_reg[0:0]
     3/6: $0\bit_cnt[3:0]
     4/6: $0\prescale_reg[18:0]
     5/6: $0\txd_reg[0:0]
     6/6: $0\busy_reg[0:0]
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:626$804'.
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:625$803'.
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:624$802'.
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:623$801'.
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:622$800'.
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:621$799'.
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:620$798'.
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:619$797'.
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:618$796'.
Creating decoders for process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:632$777'.
     1/9: $0\frame_error_reg[0:0]
     2/9: $0\overrun_error_reg[0:0]
     3/9: $0\rxd_reg[0:0]
     4/9: $0\bit_cnt[3:0]
     5/9: $0\prescale_reg[18:0]
     6/9: $0\data_reg[7:0]
     7/9: $0\busy_reg[0:0]
     8/9: $0\m_axis_tvalid_reg[0:0]
     9/9: $0\m_axis_tdata_reg[7:0]
Creating decoders for process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.$proc$synth/build/rtl.sv2v.v:172$662'.
     1/104: $8\out_count_t[6:0]
     2/104: $7\out_count_t[6:0]
     3/104: $3\out_rd_ptr_t[5:0]
     4/104: $6\out_count_t[6:0]
     5/104: $2\out_rd_ptr_t[5:0]
     6/104: $5\out_count_t[6:0]
     7/104: $5\out_wr_ptr_t[5:0]
     8/104: $5\tmp_count[6:0]
     9/104: $5\tmp_wr_ptr[5:0]
    10/104: $3$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:261$636_EN[7:0]$759
    11/104: $3$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:261$636_DATA[7:0]$758
    12/104: $3$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:261$636_ADDR[5:0]$757
    13/104: $3$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:258$635_EN[7:0]$756
    14/104: $3$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:258$635_DATA[7:0]$755
    15/104: $3$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:258$635_ADDR[5:0]$754
    16/104: $5$memwr$\fifo_mem$synth/build/rtl.sv2v.v:249$634_EN[9:0]$749
    17/104: $5$memwr$\fifo_mem$synth/build/rtl.sv2v.v:249$634_DATA[9:0]$748
    18/104: $5$memwr$\fifo_mem$synth/build/rtl.sv2v.v:249$634_ADDR[3:0]$747
    19/104: $4$memwr$\fifo_mem$synth/build/rtl.sv2v.v:249$634_EN[9:0]$745
    20/104: $4$memwr$\fifo_mem$synth/build/rtl.sv2v.v:249$634_DATA[9:0]$744
    21/104: $4$memwr$\fifo_mem$synth/build/rtl.sv2v.v:249$634_ADDR[3:0]$743
    22/104: $3$memwr$\fifo_mem$synth/build/rtl.sv2v.v:249$634_EN[9:0]$740
    23/104: $3$memwr$\fifo_mem$synth/build/rtl.sv2v.v:249$634_DATA[9:0]$739
    24/104: $3$memwr$\fifo_mem$synth/build/rtl.sv2v.v:249$634_ADDR[3:0]$738
    25/104: $4\out_count_t[6:0]
    26/104: $4\out_wr_ptr_t[5:0]
    27/104: $4\tmp_count[6:0]
    28/104: $4\tmp_wr_ptr[5:0]
    29/104: $4$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:232$633_EN[7:0]$732
    30/104: $4$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:232$633_DATA[7:0]$731
    31/104: $4$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:232$633_ADDR[5:0]$730
    32/104: $4$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:229$632_EN[7:0]$729
    33/104: $4$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:229$632_DATA[7:0]$728
    34/104: $4$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:229$632_ADDR[5:0]$727
    35/104: $3$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:232$633_EN[7:0]$721
    36/104: $3$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:232$633_DATA[7:0]$720
    37/104: $3$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:232$633_ADDR[5:0]$719
    38/104: $3$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:229$632_EN[7:0]$718
    39/104: $3$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:229$632_DATA[7:0]$717
    40/104: $3$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:229$632_ADDR[5:0]$716
    41/104: $3\tmp_count[6:0]
    42/104: $3\tmp_wr_ptr[5:0]
    43/104: $3\out_count_t[6:0]
    44/104: $3\out_wr_ptr_t[5:0]
    45/104: $0\length_r[15:0] [15:8]
    46/104: $0\length_r[15:0] [7:0]
    47/104: $2$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:261$636_DATA[7:0]$708
    48/104: $2$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:261$636_ADDR[5:0]$707
    49/104: $2$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:258$635_EN[7:0]$706
    50/104: $2$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:258$635_DATA[7:0]$705
    51/104: $2$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:258$635_ADDR[5:0]$704
    52/104: $2$memwr$\fifo_mem$synth/build/rtl.sv2v.v:249$634_EN[9:0]$703
    53/104: $2$memwr$\fifo_mem$synth/build/rtl.sv2v.v:249$634_DATA[9:0]$702
    54/104: $2$memwr$\fifo_mem$synth/build/rtl.sv2v.v:249$634_ADDR[3:0]$701
    55/104: $2$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:232$633_EN[7:0]$700
    56/104: $2$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:232$633_DATA[7:0]$699
    57/104: $2$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:232$633_ADDR[5:0]$698
    58/104: $2$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:229$632_EN[7:0]$697
    59/104: $2$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:229$632_DATA[7:0]$696
    60/104: $2$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:229$632_ADDR[5:0]$695
    61/104: $2\tmp_count[6:0]
    62/104: $2\tmp_wr_ptr[5:0]
    63/104: $2\out_count_t[6:0]
    64/104: $2\out_wr_ptr_t[5:0]
    65/104: $0\out_count[6:0]
    66/104: $0\out_rd_ptr[5:0]
    67/104: $0\out_wr_ptr[5:0]
    68/104: $0\start_pulse_r[0:0]
    69/104: $0\state_r[1:0]
    70/104: $1$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:261$636_EN[7:0]$692
    71/104: $1$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:261$636_DATA[7:0]$691
    72/104: $1$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:261$636_ADDR[5:0]$690
    73/104: $1$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:258$635_EN[7:0]$689
    74/104: $1$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:258$635_DATA[7:0]$688
    75/104: $1$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:258$635_ADDR[5:0]$687
    76/104: $1$memwr$\fifo_mem$synth/build/rtl.sv2v.v:249$634_EN[9:0]$686
    77/104: $1$memwr$\fifo_mem$synth/build/rtl.sv2v.v:249$634_DATA[9:0]$685
    78/104: $1$memwr$\fifo_mem$synth/build/rtl.sv2v.v:249$634_ADDR[3:0]$684
    79/104: $1$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:232$633_EN[7:0]$683
    80/104: $1$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:232$633_DATA[7:0]$682
    81/104: $1$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:232$633_ADDR[5:0]$681
    82/104: $1$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:229$632_EN[7:0]$680
    83/104: $1$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:229$632_DATA[7:0]$679
    84/104: $1$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:229$632_ADDR[5:0]$678
    85/104: $1\tmp_count[6:0]
    86/104: $1\tmp_wr_ptr[5:0]
    87/104: $1\out_count_t[6:0]
    88/104: $1\out_rd_ptr_t[5:0]
    89/104: $1\out_wr_ptr_t[5:0]
    90/104: $0\fifo_count[4:0]
    91/104: $0\fifo_rd_ptr[3:0]
    92/104: $0\fifo_wr_ptr[3:0]
    93/104: $0\start_hold_r[3:0]
    94/104: $0\input_count_r[15:0]
    95/104: $0\input_low_byte_r[7:0]
    96/104: $0\header_queued_r[0:0]
    97/104: $0\header_done_r[0:0]
    98/104: $0\output_bytes_sent_r[17:0]
    99/104: $0\output_byte_count_r[17:0]
   100/104: $0\length_valid_r[0:0]
   101/104: $2$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:261$636_EN[7:0]$709
   102/104: $0\state_prev_r[1:0]
   103/104: $0\tx_valid_o[0:0]
   104/104: $0\tx_data_o[7:0]
Creating decoders for process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.$proc$synth/build/rtl.sv2v.v:141$650'.
     1/8: $7\state_n[1:0]
     2/8: $6\state_n[1:0]
     3/8: $5\state_n[1:0]
     4/8: $4\state_n[1:0]
     5/8: $3\state_n[1:0]
     6/8: $2\state_n[1:0]
     7/8: $1\state_n[1:0]
     8/8: $1\rx_ready_o[0:0]
Creating decoders for process `\top.$proc$synth/build/rtl.sv2v.v:10$7'.
Creating decoders for process `\top.$proc$synth/build/rtl.sv2v.v:12$2'.
     1/1: $0\por_cnt[3:0]

2.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$07bcf1a2f0d4a845383b29b6971e77f690b70593\ram_1r1w_sync.\sv2v_autoblock_1.i' from process `$paramod$07bcf1a2f0d4a845383b29b6971e77f690b70593\ram_1r1w_sync.$proc$synth/build/rtl.sv2v.v:0$874'.
No latch inferred for signal `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter.\_sv2v_0' from process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter.$proc$synth/build/rtl.sv2v.v:0$864'.
No latch inferred for signal `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter.\state_n' from process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter.$proc$synth/build/rtl.sv2v.v:369$839'.
No latch inferred for signal `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter.\ram_wdata' from process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter.$proc$synth/build/rtl.sv2v.v:369$839'.
No latch inferred for signal `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter.\ram_raddr' from process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter.$proc$synth/build/rtl.sv2v.v:369$839'.
No latch inferred for signal `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter.\ram_waddr' from process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter.$proc$synth/build/rtl.sv2v.v:369$839'.
No latch inferred for signal `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter.\ram_wr_en' from process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter.$proc$synth/build/rtl.sv2v.v:369$839'.
No latch inferred for signal `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter.\rd_en' from process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter.$proc$synth/build/rtl.sv2v.v:369$839'.
No latch inferred for signal `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.\rx_ready_o' from process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.$proc$synth/build/rtl.sv2v.v:141$650'.
No latch inferred for signal `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.\state_n' from process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.$proc$synth/build/rtl.sv2v.v:141$650'.

2.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\SB_DFFNES.\Q' using process `\SB_DFFNES.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$492'.
  created $adff cell `$procdff$2353' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESS.\Q' using process `\SB_DFFNESS.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1353$485'.
  created $dff cell `$procdff$2354' with negative edge clock.
Creating register for signal `\SB_DFFNER.\Q' using process `\SB_DFFNER.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$481'.
  created $adff cell `$procdff$2357' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESR.\Q' using process `\SB_DFFNESR.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1212$474'.
  created $dff cell `$procdff$2358' with negative edge clock.
Creating register for signal `\SB_DFFNS.\Q' using process `\SB_DFFNS.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1138$471'.
  created $adff cell `$procdff$2361' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSS.\Q' using process `\SB_DFFNSS.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088$468'.
  created $dff cell `$procdff$2362' with negative edge clock.
Creating register for signal `\SB_DFFNR.\Q' using process `\SB_DFFNR.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1017$465'.
  created $adff cell `$procdff$2365' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSR.\Q' using process `\SB_DFFNSR.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:967$462'.
  created $dff cell `$procdff$2366' with negative edge clock.
Creating register for signal `\SB_DFFNE.\Q' using process `\SB_DFFNE.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:922$460'.
  created $dff cell `$procdff$2367' with negative edge clock.
Creating register for signal `\SB_DFFN.\Q' using process `\SB_DFFN.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:882$458'.
  created $dff cell `$procdff$2368' with negative edge clock.
Creating register for signal `\SB_DFFES.\Q' using process `\SB_DFFES.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$454'.
  created $adff cell `$procdff$2371' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESS.\Q' using process `\SB_DFFESS.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:742$447'.
  created $dff cell `$procdff$2372' with positive edge clock.
Creating register for signal `\SB_DFFER.\Q' using process `\SB_DFFER.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$443'.
  created $adff cell `$procdff$2375' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESR.\Q' using process `\SB_DFFESR.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:601$436'.
  created $dff cell `$procdff$2376' with positive edge clock.
Creating register for signal `\SB_DFFS.\Q' using process `\SB_DFFS.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:527$433'.
  created $adff cell `$procdff$2379' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSS.\Q' using process `\SB_DFFSS.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:477$430'.
  created $dff cell `$procdff$2380' with positive edge clock.
Creating register for signal `\SB_DFFR.\Q' using process `\SB_DFFR.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:406$427'.
  created $adff cell `$procdff$2383' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSR.\Q' using process `\SB_DFFSR.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:356$424'.
  created $dff cell `$procdff$2384' with positive edge clock.
Creating register for signal `\SB_DFFE.\Q' using process `\SB_DFFE.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:311$422'.
  created $dff cell `$procdff$2385' with positive edge clock.
Creating register for signal `\SB_DFF.\Q' using process `\SB_DFF.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$420'.
  created $dff cell `$procdff$2386' with positive edge clock.
Creating register for signal `$paramod$07bcf1a2f0d4a845383b29b6971e77f690b70593\ram_1r1w_sync.\rd_data_l' using process `$paramod$07bcf1a2f0d4a845383b29b6971e77f690b70593\ram_1r1w_sync.$proc$synth/build/rtl.sv2v.v:521$866'.
  created $dff cell `$procdff$2387' with positive edge clock.
Creating register for signal `$paramod$07bcf1a2f0d4a845383b29b6971e77f690b70593\ram_1r1w_sync.$memwr$\ram$synth/build/rtl.sv2v.v:527$865_ADDR' using process `$paramod$07bcf1a2f0d4a845383b29b6971e77f690b70593\ram_1r1w_sync.$proc$synth/build/rtl.sv2v.v:521$866'.
  created $dff cell `$procdff$2388' with positive edge clock.
Creating register for signal `$paramod$07bcf1a2f0d4a845383b29b6971e77f690b70593\ram_1r1w_sync.$memwr$\ram$synth/build/rtl.sv2v.v:527$865_DATA' using process `$paramod$07bcf1a2f0d4a845383b29b6971e77f690b70593\ram_1r1w_sync.$proc$synth/build/rtl.sv2v.v:521$866'.
  created $dff cell `$procdff$2389' with positive edge clock.
Creating register for signal `$paramod$07bcf1a2f0d4a845383b29b6971e77f690b70593\ram_1r1w_sync.$memwr$\ram$synth/build/rtl.sv2v.v:527$865_EN' using process `$paramod$07bcf1a2f0d4a845383b29b6971e77f690b70593\ram_1r1w_sync.$proc$synth/build/rtl.sv2v.v:521$866'.
  created $dff cell `$procdff$2390' with positive edge clock.
Creating register for signal `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter.\state_r' using process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter.$proc$synth/build/rtl.sv2v.v:437$851'.
  created $dff cell `$procdff$2391' with positive edge clock.
Creating register for signal `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter.\clear_idx_r' using process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter.$proc$synth/build/rtl.sv2v.v:437$851'.
  created $dff cell `$procdff$2392' with positive edge clock.
Creating register for signal `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter.\loaded_count_r' using process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter.$proc$synth/build/rtl.sv2v.v:437$851'.
  created $dff cell `$procdff$2393' with positive edge clock.
Creating register for signal `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter.\scan_addr_r' using process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter.$proc$synth/build/rtl.sv2v.v:437$851'.
  created $dff cell `$procdff$2394' with positive edge clock.
Creating register for signal `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter.\scan_addr_q' using process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter.$proc$synth/build/rtl.sv2v.v:437$851'.
  created $dff cell `$procdff$2395' with positive edge clock.
Creating register for signal `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter.\emit_remaining_r' using process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter.$proc$synth/build/rtl.sv2v.v:437$851'.
  created $dff cell `$procdff$2396' with positive edge clock.
Creating register for signal `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter.\emit_value_r' using process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter.$proc$synth/build/rtl.sv2v.v:437$851'.
  created $dff cell `$procdff$2397' with positive edge clock.
Creating register for signal `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter.\load_addr_r' using process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter.$proc$synth/build/rtl.sv2v.v:437$851'.
  created $dff cell `$procdff$2398' with positive edge clock.
Creating register for signal `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter.\ram_rdata_q' using process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter.$proc$synth/build/rtl.sv2v.v:360$838'.
  created $dff cell `$procdff$2399' with positive edge clock.
Creating register for signal `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.\busy_reg' using process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:717$805'.
  created $dff cell `$procdff$2400' with positive edge clock.
Creating register for signal `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.\data_reg' using process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:717$805'.
  created $dff cell `$procdff$2401' with positive edge clock.
Creating register for signal `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.\prescale_reg' using process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:717$805'.
  created $dff cell `$procdff$2402' with positive edge clock.
Creating register for signal `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.\bit_cnt' using process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:717$805'.
  created $dff cell `$procdff$2403' with positive edge clock.
Creating register for signal `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.\s_axis_tready_reg' using process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:717$805'.
  created $dff cell `$procdff$2404' with positive edge clock.
Creating register for signal `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.\txd_reg' using process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:717$805'.
  created $dff cell `$procdff$2405' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.\m_axis_tdata_reg' using process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:632$777'.
  created $dff cell `$procdff$2406' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.\m_axis_tvalid_reg' using process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:632$777'.
  created $dff cell `$procdff$2407' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.\rxd_reg' using process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:632$777'.
  created $dff cell `$procdff$2408' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.\busy_reg' using process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:632$777'.
  created $dff cell `$procdff$2409' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.\overrun_error_reg' using process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:632$777'.
  created $dff cell `$procdff$2410' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.\frame_error_reg' using process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:632$777'.
  created $dff cell `$procdff$2411' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.\data_reg' using process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:632$777'.
  created $dff cell `$procdff$2412' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.\prescale_reg' using process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:632$777'.
  created $dff cell `$procdff$2413' with positive edge clock.
Creating register for signal `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.\bit_cnt' using process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:632$777'.
  created $dff cell `$procdff$2414' with positive edge clock.
Creating register for signal `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.\tx_data_o' using process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.$proc$synth/build/rtl.sv2v.v:172$662'.
  created $dff cell `$procdff$2415' with positive edge clock.
Creating register for signal `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.\tx_valid_o' using process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.$proc$synth/build/rtl.sv2v.v:172$662'.
  created $dff cell `$procdff$2416' with positive edge clock.
Creating register for signal `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.\state_r' using process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.$proc$synth/build/rtl.sv2v.v:172$662'.
  created $dff cell `$procdff$2417' with positive edge clock.
Creating register for signal `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.\state_prev_r' using process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.$proc$synth/build/rtl.sv2v.v:172$662'.
  created $dff cell `$procdff$2418' with positive edge clock.
Creating register for signal `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.\length_r' using process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.$proc$synth/build/rtl.sv2v.v:172$662'.
  created $dff cell `$procdff$2419' with positive edge clock.
Creating register for signal `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.\length_valid_r' using process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.$proc$synth/build/rtl.sv2v.v:172$662'.
  created $dff cell `$procdff$2420' with positive edge clock.
Creating register for signal `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.\output_byte_count_r' using process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.$proc$synth/build/rtl.sv2v.v:172$662'.
  created $dff cell `$procdff$2421' with positive edge clock.
Creating register for signal `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.\output_bytes_sent_r' using process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.$proc$synth/build/rtl.sv2v.v:172$662'.
  created $dff cell `$procdff$2422' with positive edge clock.
Creating register for signal `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.\header_done_r' using process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.$proc$synth/build/rtl.sv2v.v:172$662'.
  created $dff cell `$procdff$2423' with positive edge clock.
Creating register for signal `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.\header_queued_r' using process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.$proc$synth/build/rtl.sv2v.v:172$662'.
  created $dff cell `$procdff$2424' with positive edge clock.
Creating register for signal `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.\input_low_byte_r' using process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.$proc$synth/build/rtl.sv2v.v:172$662'.
  created $dff cell `$procdff$2425' with positive edge clock.
Creating register for signal `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.\input_count_r' using process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.$proc$synth/build/rtl.sv2v.v:172$662'.
  created $dff cell `$procdff$2426' with positive edge clock.
Creating register for signal `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.\start_pulse_r' using process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.$proc$synth/build/rtl.sv2v.v:172$662'.
  created $dff cell `$procdff$2427' with positive edge clock.
Creating register for signal `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.\start_hold_r' using process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.$proc$synth/build/rtl.sv2v.v:172$662'.
  created $dff cell `$procdff$2428' with positive edge clock.
Creating register for signal `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.\fifo_wr_ptr' using process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.$proc$synth/build/rtl.sv2v.v:172$662'.
  created $dff cell `$procdff$2429' with positive edge clock.
Creating register for signal `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.\fifo_rd_ptr' using process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.$proc$synth/build/rtl.sv2v.v:172$662'.
  created $dff cell `$procdff$2430' with positive edge clock.
Creating register for signal `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.\fifo_count' using process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.$proc$synth/build/rtl.sv2v.v:172$662'.
  created $dff cell `$procdff$2431' with positive edge clock.
Creating register for signal `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.\out_wr_ptr' using process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.$proc$synth/build/rtl.sv2v.v:172$662'.
  created $dff cell `$procdff$2432' with positive edge clock.
Creating register for signal `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.\out_rd_ptr' using process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.$proc$synth/build/rtl.sv2v.v:172$662'.
  created $dff cell `$procdff$2433' with positive edge clock.
Creating register for signal `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.\out_count' using process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.$proc$synth/build/rtl.sv2v.v:172$662'.
  created $dff cell `$procdff$2434' with positive edge clock.
Creating register for signal `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.\out_wr_ptr_t' using process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.$proc$synth/build/rtl.sv2v.v:172$662'.
  created $dff cell `$procdff$2435' with positive edge clock.
Creating register for signal `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.\out_rd_ptr_t' using process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.$proc$synth/build/rtl.sv2v.v:172$662'.
  created $dff cell `$procdff$2436' with positive edge clock.
Creating register for signal `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.\out_count_t' using process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.$proc$synth/build/rtl.sv2v.v:172$662'.
  created $dff cell `$procdff$2437' with positive edge clock.
Creating register for signal `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.\tmp_wr_ptr' using process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.$proc$synth/build/rtl.sv2v.v:172$662'.
  created $dff cell `$procdff$2438' with positive edge clock.
Creating register for signal `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.\tmp_count' using process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.$proc$synth/build/rtl.sv2v.v:172$662'.
  created $dff cell `$procdff$2439' with positive edge clock.
Creating register for signal `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:229$632_ADDR' using process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.$proc$synth/build/rtl.sv2v.v:172$662'.
  created $dff cell `$procdff$2440' with positive edge clock.
Creating register for signal `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:229$632_DATA' using process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.$proc$synth/build/rtl.sv2v.v:172$662'.
  created $dff cell `$procdff$2441' with positive edge clock.
Creating register for signal `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:229$632_EN' using process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.$proc$synth/build/rtl.sv2v.v:172$662'.
  created $dff cell `$procdff$2442' with positive edge clock.
Creating register for signal `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:232$633_ADDR' using process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.$proc$synth/build/rtl.sv2v.v:172$662'.
  created $dff cell `$procdff$2443' with positive edge clock.
Creating register for signal `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:232$633_DATA' using process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.$proc$synth/build/rtl.sv2v.v:172$662'.
  created $dff cell `$procdff$2444' with positive edge clock.
Creating register for signal `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:232$633_EN' using process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.$proc$synth/build/rtl.sv2v.v:172$662'.
  created $dff cell `$procdff$2445' with positive edge clock.
Creating register for signal `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.$memwr$\fifo_mem$synth/build/rtl.sv2v.v:249$634_ADDR' using process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.$proc$synth/build/rtl.sv2v.v:172$662'.
  created $dff cell `$procdff$2446' with positive edge clock.
Creating register for signal `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.$memwr$\fifo_mem$synth/build/rtl.sv2v.v:249$634_DATA' using process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.$proc$synth/build/rtl.sv2v.v:172$662'.
  created $dff cell `$procdff$2447' with positive edge clock.
Creating register for signal `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.$memwr$\fifo_mem$synth/build/rtl.sv2v.v:249$634_EN' using process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.$proc$synth/build/rtl.sv2v.v:172$662'.
  created $dff cell `$procdff$2448' with positive edge clock.
Creating register for signal `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:258$635_ADDR' using process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.$proc$synth/build/rtl.sv2v.v:172$662'.
  created $dff cell `$procdff$2449' with positive edge clock.
Creating register for signal `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:258$635_DATA' using process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.$proc$synth/build/rtl.sv2v.v:172$662'.
  created $dff cell `$procdff$2450' with positive edge clock.
Creating register for signal `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:258$635_EN' using process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.$proc$synth/build/rtl.sv2v.v:172$662'.
  created $dff cell `$procdff$2451' with positive edge clock.
Creating register for signal `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:261$636_ADDR' using process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.$proc$synth/build/rtl.sv2v.v:172$662'.
  created $dff cell `$procdff$2452' with positive edge clock.
Creating register for signal `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:261$636_DATA' using process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.$proc$synth/build/rtl.sv2v.v:172$662'.
  created $dff cell `$procdff$2453' with positive edge clock.
Creating register for signal `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:261$636_EN' using process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.$proc$synth/build/rtl.sv2v.v:172$662'.
  created $dff cell `$procdff$2454' with positive edge clock.
Creating register for signal `\top.\por_cnt' using process `\top.$proc$synth/build/rtl.sv2v.v:12$2'.
  created $dff cell `$procdff$2455' with positive edge clock.

2.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

2.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `SB_DFFNES.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$495'.
Found and cleaned up 1 empty switch in `\SB_DFFNES.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$492'.
Removing empty process `SB_DFFNES.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1414$492'.
Removing empty process `SB_DFFNESS.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$491'.
Found and cleaned up 2 empty switches in `\SB_DFFNESS.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1353$485'.
Removing empty process `SB_DFFNESS.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1353$485'.
Removing empty process `SB_DFFNER.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$484'.
Found and cleaned up 1 empty switch in `\SB_DFFNER.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$481'.
Removing empty process `SB_DFFNER.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1273$481'.
Removing empty process `SB_DFFNESR.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$480'.
Found and cleaned up 2 empty switches in `\SB_DFFNESR.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1212$474'.
Removing empty process `SB_DFFNESR.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1212$474'.
Removing empty process `SB_DFFNS.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$473'.
Removing empty process `SB_DFFNS.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1138$471'.
Removing empty process `SB_DFFNSS.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$470'.
Found and cleaned up 1 empty switch in `\SB_DFFNSS.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088$468'.
Removing empty process `SB_DFFNSS.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1088$468'.
Removing empty process `SB_DFFNR.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$467'.
Removing empty process `SB_DFFNR.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1017$465'.
Removing empty process `SB_DFFNSR.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$464'.
Found and cleaned up 1 empty switch in `\SB_DFFNSR.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:967$462'.
Removing empty process `SB_DFFNSR.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:967$462'.
Removing empty process `SB_DFFNE.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$461'.
Found and cleaned up 1 empty switch in `\SB_DFFNE.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:922$460'.
Removing empty process `SB_DFFNE.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:922$460'.
Removing empty process `SB_DFFN.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$459'.
Removing empty process `SB_DFFN.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:882$458'.
Removing empty process `SB_DFFES.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$457'.
Found and cleaned up 1 empty switch in `\SB_DFFES.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$454'.
Removing empty process `SB_DFFES.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:803$454'.
Removing empty process `SB_DFFESS.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$453'.
Found and cleaned up 2 empty switches in `\SB_DFFESS.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:742$447'.
Removing empty process `SB_DFFESS.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:742$447'.
Removing empty process `SB_DFFER.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$446'.
Found and cleaned up 1 empty switch in `\SB_DFFER.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$443'.
Removing empty process `SB_DFFER.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:662$443'.
Removing empty process `SB_DFFESR.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$442'.
Found and cleaned up 2 empty switches in `\SB_DFFESR.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:601$436'.
Removing empty process `SB_DFFESR.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:601$436'.
Removing empty process `SB_DFFS.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$435'.
Removing empty process `SB_DFFS.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:527$433'.
Removing empty process `SB_DFFSS.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$432'.
Found and cleaned up 1 empty switch in `\SB_DFFSS.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:477$430'.
Removing empty process `SB_DFFSS.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:477$430'.
Removing empty process `SB_DFFR.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$429'.
Removing empty process `SB_DFFR.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:406$427'.
Removing empty process `SB_DFFSR.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$426'.
Found and cleaned up 1 empty switch in `\SB_DFFSR.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:356$424'.
Removing empty process `SB_DFFSR.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:356$424'.
Removing empty process `SB_DFFE.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$423'.
Found and cleaned up 1 empty switch in `\SB_DFFE.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:311$422'.
Removing empty process `SB_DFFE.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:311$422'.
Removing empty process `SB_DFF.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:0$421'.
Removing empty process `SB_DFF.$proc$/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:271$420'.
Removing empty process `$paramod$07bcf1a2f0d4a845383b29b6971e77f690b70593\ram_1r1w_sync.$proc$synth/build/rtl.sv2v.v:0$874'.
Found and cleaned up 3 empty switches in `$paramod$07bcf1a2f0d4a845383b29b6971e77f690b70593\ram_1r1w_sync.$proc$synth/build/rtl.sv2v.v:521$866'.
Removing empty process `$paramod$07bcf1a2f0d4a845383b29b6971e77f690b70593\ram_1r1w_sync.$proc$synth/build/rtl.sv2v.v:521$866'.
Removing empty process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter.$proc$synth/build/rtl.sv2v.v:0$864'.
Found and cleaned up 11 empty switches in `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter.$proc$synth/build/rtl.sv2v.v:437$851'.
Removing empty process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter.$proc$synth/build/rtl.sv2v.v:437$851'.
Found and cleaned up 12 empty switches in `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter.$proc$synth/build/rtl.sv2v.v:369$839'.
Removing empty process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter.$proc$synth/build/rtl.sv2v.v:369$839'.
Found and cleaned up 1 empty switch in `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter.$proc$synth/build/rtl.sv2v.v:360$838'.
Removing empty process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter.$proc$synth/build/rtl.sv2v.v:360$838'.
Removing empty process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:713$824'.
Removing empty process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:712$823'.
Removing empty process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:711$822'.
Removing empty process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:710$821'.
Removing empty process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:709$820'.
Removing empty process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:708$819'.
Found and cleaned up 6 empty switches in `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:717$805'.
Removing empty process `$paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:717$805'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:626$804'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:625$803'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:624$802'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:623$801'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:622$800'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:621$799'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:620$798'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:619$797'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:618$796'.
Found and cleaned up 10 empty switches in `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:632$777'.
Removing empty process `$paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.$proc$synth/build/rtl.sv2v.v:632$777'.
Found and cleaned up 16 empty switches in `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.$proc$synth/build/rtl.sv2v.v:172$662'.
Removing empty process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.$proc$synth/build/rtl.sv2v.v:172$662'.
Found and cleaned up 7 empty switches in `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.$proc$synth/build/rtl.sv2v.v:141$650'.
Removing empty process `$paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.$proc$synth/build/rtl.sv2v.v:141$650'.
Removing empty process `top.$proc$synth/build/rtl.sv2v.v:10$7'.
Found and cleaned up 1 empty switch in `\top.$proc$synth/build/rtl.sv2v.v:12$2'.
Removing empty process `top.$proc$synth/build/rtl.sv2v.v:12$2'.
Cleaned up 85 empty switches.

2.3.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$07bcf1a2f0d4a845383b29b6971e77f690b70593\ram_1r1w_sync.
Optimizing module $paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter.
<suppressed ~11 debug messages>
Optimizing module uart.
Optimizing module $paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.
<suppressed ~4 debug messages>
Optimizing module $paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.
<suppressed ~9 debug messages>
Optimizing module $paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.
<suppressed ~44 debug messages>
Optimizing module top.

2.4. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod$07bcf1a2f0d4a845383b29b6971e77f690b70593\ram_1r1w_sync.
Deleting now unused module $paramod$db9c45e4277d1a51252f802674696ac2ab68e651\radix_sorter.
Deleting now unused module uart.
Deleting now unused module $paramod\uart_tx\DATA_WIDTH=s32'00000000000000000000000000001000.
Deleting now unused module $paramod\uart_rx\DATA_WIDTH=s32'00000000000000000000000000001000.
Deleting now unused module $paramod$db9c45e4277d1a51252f802674696ac2ab68e651\uart_sort_bridge.
<suppressed ~6 debug messages>

2.5. Executing TRIBUF pass.

2.6. Executing DEMINOUT pass (demote inout ports to input or output).

2.7. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~134 debug messages>

2.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 104 unused cells and 700 unused wires.
<suppressed ~127 debug messages>

2.9. Executing CHECK pass (checking for obvious problems).
Checking module top...
Found and reported 0 problems.

2.10. Executing OPT pass (performing simple optimizations).

2.10.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.10.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~492 debug messages>
Removed a total of 164 cells.

2.10.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1654.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1660.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1663.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1669.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1672.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1680.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1682.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1685.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1693.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1695.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1698.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1732.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1734.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1737.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1745.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1747.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1750.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1758.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1760.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1763.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1771.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1773.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1776.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1784.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1786.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1789.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1797.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1799.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1802.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1809.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1812.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1819.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1822.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1829.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1832.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1839.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1842.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1849.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1852.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1859.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1862.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1889.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1892.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1899.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1902.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1927.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1932.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1940.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1945.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1950.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1958.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1964.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1970.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1978.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1985.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1992.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$2000.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$2007.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$2014.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$2046.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1448.
    dead port 1/2 on $mux $flatten\sorter_bridge.$procmux$1451.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1454.
    dead port 1/2 on $mux $flatten\sorter_bridge.$procmux$1460.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1463.
    dead port 1/2 on $mux $flatten\sorter_bridge.$procmux$1469.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1472.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1478.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$2273.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$2296.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1484.
    dead port 1/2 on $mux $flatten\sorter_bridge.$procmux$2303.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$2305.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$2311.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1489.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$2319.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$2321.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$2328.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1492.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$2336.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1497.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1500.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1521.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1524.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1529.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1532.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1537.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1540.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1545.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1548.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1553.
    dead port 2/2 on $mux $flatten\sorter_bridge.\sorter.$procmux$1038.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1556.
    dead port 2/2 on $mux $flatten\sorter_bridge.\sorter.$procmux$1047.
    dead port 2/2 on $mux $flatten\sorter_bridge.\sorter.$procmux$1049.
    dead port 2/2 on $mux $flatten\sorter_bridge.\sorter.$procmux$1051.
    dead port 2/2 on $mux $flatten\sorter_bridge.\sorter.$procmux$1059.
    dead port 2/2 on $mux $flatten\sorter_bridge.\sorter.$procmux$1061.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1561.
    dead port 2/2 on $mux $flatten\sorter_bridge.\sorter.$procmux$1068.
    dead port 1/2 on $mux $flatten\sorter_bridge.\sorter.$procmux$1077.
    dead port 2/2 on $mux $flatten\sorter_bridge.\sorter.$procmux$1079.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1564.
    dead port 2/2 on $mux $flatten\sorter_bridge.\sorter.$procmux$1087.
    dead port 2/2 on $mux $flatten\sorter_bridge.\sorter.$procmux$1097.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1572.
    dead port 2/2 on $mux $flatten\sorter_bridge.\sorter.$procmux$1109.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1574.
    dead port 2/2 on $mux $flatten\sorter_bridge.\sorter.$procmux$1123.
    dead port 2/2 on $mux $flatten\sorter_bridge.\sorter.$procmux$1125.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1576.
    dead port 2/2 on $mux $flatten\sorter_bridge.\sorter.$procmux$1138.
    dead port 2/2 on $mux $flatten\sorter_bridge.\sorter.$procmux$1152.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1579.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1587.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1589.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1591.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1594.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1602.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1604.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1606.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1609.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1616.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1618.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1621.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1628.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1630.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1633.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1640.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1642.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1645.
    dead port 2/2 on $mux $flatten\sorter_bridge.$procmux$1651.
Removed 132 multiplexer ports.
<suppressed ~68 debug messages>

2.10.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New ctrl vector for $pmux cell $flatten\sorter_bridge.$procmux$2032: { $flatten\sorter_bridge.$procmux$1683_CMP $auto$opt_reduce.cc:137:opt_pmux$2469 $flatten\sorter_bridge.$eq$synth/build/rtl.sv2v.v:137$647_Y }
    New ctrl vector for $pmux cell $flatten\sorter_bridge.$procmux$2040: { $flatten\sorter_bridge.$procmux$1683_CMP $auto$opt_reduce.cc:137:opt_pmux$2471 $flatten\sorter_bridge.$eq$synth/build/rtl.sv2v.v:137$647_Y }
    New ctrl vector for $pmux cell $flatten\sorter_bridge.$procmux$2267: { $auto$opt_reduce.cc:137:opt_pmux$2473 $flatten\sorter_bridge.$eq$synth/build/rtl.sv2v.v:137$647_Y }
    New ctrl vector for $pmux cell $flatten\sorter_bridge.$procmux$2343: { $auto$opt_reduce.cc:137:opt_pmux$2475 $flatten\sorter_bridge.$procmux$1577_CMP $flatten\sorter_bridge.$eq$synth/build/rtl.sv2v.v:137$647_Y }
    New ctrl vector for $pmux cell $flatten\sorter_bridge.$procmux$1934: { $auto$opt_reduce.cc:137:opt_pmux$2477 $flatten\sorter_bridge.$eq$synth/build/rtl.sv2v.v:137$647_Y }
    New ctrl vector for $pmux cell $flatten\sorter_bridge.$procmux$1952: { $flatten\sorter_bridge.$procmux$1577_CMP $auto$opt_reduce.cc:137:opt_pmux$2479 }
    New ctrl vector for $pmux cell $flatten\sorter_bridge.\sorter.$procmux$1169: $auto$opt_reduce.cc:137:opt_pmux$2481
    New ctrl vector for $pmux cell $flatten\sorter_bridge.$procmux$1972: { $flatten\sorter_bridge.$procmux$1683_CMP $auto$opt_reduce.cc:137:opt_pmux$2483 }
    New ctrl vector for $pmux cell $flatten\sorter_bridge.\sorter.$procmux$1177: $auto$opt_reduce.cc:137:opt_pmux$2485
    Consolidated identical input bits for $mux cell $flatten\sorter_bridge.\sorter.\count_ram.$procmux$921:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$flatten\sorter_bridge.\sorter.\count_ram.$0$memwr$\ram$synth/build/rtl.sv2v.v:527$865_EN[15:0]$869
      New ports: A=1'0, B=1'1, Y=$flatten\sorter_bridge.\sorter.\count_ram.$0$memwr$\ram$synth/build/rtl.sv2v.v:527$865_EN[15:0]$869 [0]
      New connections: $flatten\sorter_bridge.\sorter.\count_ram.$0$memwr$\ram$synth/build/rtl.sv2v.v:527$865_EN[15:0]$869 [15:1] = { $flatten\sorter_bridge.\sorter.\count_ram.$0$memwr$\ram$synth/build/rtl.sv2v.v:527$865_EN[15:0]$869 [0] $flatten\sorter_bridge.\sorter.\count_ram.$0$memwr$\ram$synth/build/rtl.sv2v.v:527$865_EN[15:0]$869 [0] $flatten\sorter_bridge.\sorter.\count_ram.$0$memwr$\ram$synth/build/rtl.sv2v.v:527$865_EN[15:0]$869 [0] $flatten\sorter_bridge.\sorter.\count_ram.$0$memwr$\ram$synth/build/rtl.sv2v.v:527$865_EN[15:0]$869 [0] $flatten\sorter_bridge.\sorter.\count_ram.$0$memwr$\ram$synth/build/rtl.sv2v.v:527$865_EN[15:0]$869 [0] $flatten\sorter_bridge.\sorter.\count_ram.$0$memwr$\ram$synth/build/rtl.sv2v.v:527$865_EN[15:0]$869 [0] $flatten\sorter_bridge.\sorter.\count_ram.$0$memwr$\ram$synth/build/rtl.sv2v.v:527$865_EN[15:0]$869 [0] $flatten\sorter_bridge.\sorter.\count_ram.$0$memwr$\ram$synth/build/rtl.sv2v.v:527$865_EN[15:0]$869 [0] $flatten\sorter_bridge.\sorter.\count_ram.$0$memwr$\ram$synth/build/rtl.sv2v.v:527$865_EN[15:0]$869 [0] $flatten\sorter_bridge.\sorter.\count_ram.$0$memwr$\ram$synth/build/rtl.sv2v.v:527$865_EN[15:0]$869 [0] $flatten\sorter_bridge.\sorter.\count_ram.$0$memwr$\ram$synth/build/rtl.sv2v.v:527$865_EN[15:0]$869 [0] $flatten\sorter_bridge.\sorter.\count_ram.$0$memwr$\ram$synth/build/rtl.sv2v.v:527$865_EN[15:0]$869 [0] $flatten\sorter_bridge.\sorter.\count_ram.$0$memwr$\ram$synth/build/rtl.sv2v.v:527$865_EN[15:0]$869 [0] $flatten\sorter_bridge.\sorter.\count_ram.$0$memwr$\ram$synth/build/rtl.sv2v.v:527$865_EN[15:0]$869 [0] $flatten\sorter_bridge.\sorter.\count_ram.$0$memwr$\ram$synth/build/rtl.sv2v.v:527$865_EN[15:0]$869 [0] }
    New ctrl vector for $pmux cell $flatten\sorter_bridge.$procmux$1994: { $flatten\sorter_bridge.$procmux$1683_CMP $auto$opt_reduce.cc:137:opt_pmux$2487 }
  Optimizing cells in module \top.
Performed a total of 11 changes.

2.10.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~51 debug messages>
Removed a total of 17 cells.

2.10.6. Executing OPT_DFF pass (perform DFF optimizations).

2.10.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 320 unused wires.
<suppressed ~8 debug messages>

2.10.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.10.9. Rerunning OPT passes. (Maybe there is more to do..)

2.10.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~68 debug messages>

2.10.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New ctrl vector for $pmux cell $flatten\sorter_bridge.\sorter.$procmux$1011: { $flatten\sorter_bridge.\sorter.$procmux$1013_CMP $auto$opt_reduce.cc:137:opt_pmux$2489 }
    New ctrl vector for $pmux cell $flatten\sorter_bridge.\sorter.$procmux$1022: { $flatten\sorter_bridge.\sorter.$procmux$1027_CMP $auto$opt_reduce.cc:137:opt_pmux$2491 }
    New ctrl vector for $pmux cell $flatten\sorter_bridge.\sorter.$procmux$1155: { $flatten\sorter_bridge.\sorter.$procmux$1027_CMP \sorter_bridge.sorter.value_ready_o $flatten\sorter_bridge.\sorter.$procmux$1161_CMP $flatten\sorter_bridge.\sorter.$procmux$1013_CMP $flatten\sorter_bridge.\sorter.$procmux$1159_CMP $flatten\sorter_bridge.\sorter.$procmux$1002_CMP \sorter_bridge.sorter.sorted_valid_o $auto$opt_reduce.cc:137:opt_pmux$2493 }
    New ctrl vector for $pmux cell $flatten\sorter_bridge.\sorter.$procmux$976: { $flatten\sorter_bridge.\sorter.$procmux$1159_CMP $auto$opt_reduce.cc:137:opt_pmux$2495 }
    New ctrl vector for $pmux cell $flatten\sorter_bridge.\sorter.$procmux$987: { $flatten\sorter_bridge.\sorter.$procmux$1002_CMP \sorter_bridge.sorter.sorted_valid_o $auto$opt_reduce.cc:137:opt_pmux$2497 }
  Optimizing cells in module \top.
Performed a total of 5 changes.

2.10.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

2.10.13. Executing OPT_DFF pass (perform DFF optimizations).

2.10.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

2.10.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.10.16. Rerunning OPT passes. (Maybe there is more to do..)

2.10.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~68 debug messages>

2.10.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

2.10.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.10.20. Executing OPT_DFF pass (perform DFF optimizations).

2.10.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.10.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.10.23. Finished OPT passes. (There is nothing left to do.)

2.11. Executing FSM pass (extract and optimize FSM).

2.11.1. Executing FSM_DETECT pass (finding FSMs in design).
Found FSM state register top.sorter_bridge.sorter.state_r.
Found FSM state register top.sorter_bridge.state_r.

2.11.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\sorter_bridge.sorter.state_r' from module `\top'.
  found $dff cell for state register: $flatten\sorter_bridge.\sorter.$procdff$2391
  root of input selection tree: $flatten\sorter_bridge.\sorter.$0\state_r[3:0]
  found reset state: 4'0000 (guessed from mux tree)
  found ctrl input: $procmux$2350_CMP
  found state code: 4'0000
  found ctrl input: $auto$opt_reduce.cc:137:opt_pmux$2489
  found ctrl input: \sorter_bridge.sorter.sorted_valid_o
  found ctrl input: $flatten\sorter_bridge.\sorter.$procmux$1002_CMP
  found ctrl input: $flatten\sorter_bridge.\sorter.$procmux$1159_CMP
  found ctrl input: $flatten\sorter_bridge.\sorter.$procmux$1013_CMP
  found ctrl input: $flatten\sorter_bridge.\sorter.$procmux$1161_CMP
  found ctrl input: \sorter_bridge.sorter.value_ready_o
  found ctrl input: $flatten\sorter_bridge.\sorter.$procmux$1027_CMP
  found ctrl input: \sorter_bridge.sorter.start_pulse
  found state code: 4'0001
  found ctrl input: $flatten\sorter_bridge.\sorter.$logic_and$synth/build/rtl.sv2v.v:423$848_Y
  found ctrl input: $flatten\sorter_bridge.\sorter.$eq$synth/build/rtl.sv2v.v:424$849_Y
  found ctrl input: $flatten\sorter_bridge.\sorter.$eq$synth/build/rtl.sv2v.v:418$847_Y
  found state code: 4'0101
  found state code: 4'1000
  found ctrl input: $flatten\sorter_bridge.\sorter.$ne$synth/build/rtl.sv2v.v:416$846_Y
  found state code: 4'0111
  found state code: 4'0110
  found ctrl input: $flatten\sorter_bridge.\sorter.$ge$synth/build/rtl.sv2v.v:405$845_Y
  found state code: 4'0010
  found state code: 4'0100
  found ctrl input: $flatten\sorter_bridge.\sorter.$logic_and$synth/build/rtl.sv2v.v:394$842_Y
  found state code: 4'0011
  found ctrl input: $flatten\sorter_bridge.\sorter.$eq$synth/build/rtl.sv2v.v:386$840_Y
  found ctrl input: $flatten\sorter_bridge.$eq$synth/build/rtl.sv2v.v:153$652_Y
  found ctrl output: $flatten\sorter_bridge.\sorter.$eq$synth/build/rtl.sv2v.v:354$830_Y
  found ctrl output: $flatten\sorter_bridge.\sorter.$eq$synth/build/rtl.sv2v.v:354$831_Y
  found ctrl output: \sorter_bridge.sorter.value_ready_o
  found ctrl output: \sorter_bridge.sorter.sorted_valid_o
  found ctrl output: $flatten\sorter_bridge.\sorter.$procmux$1002_CMP
  found ctrl output: $flatten\sorter_bridge.\sorter.$procmux$1013_CMP
  found ctrl output: $flatten\sorter_bridge.\sorter.$procmux$1027_CMP
  found ctrl output: $flatten\sorter_bridge.\sorter.$procmux$1159_CMP
  found ctrl output: $flatten\sorter_bridge.\sorter.$procmux$1161_CMP
  ctrl inputs: { $flatten\sorter_bridge.$eq$synth/build/rtl.sv2v.v:153$652_Y $auto$opt_reduce.cc:137:opt_pmux$2489 $flatten\sorter_bridge.\sorter.$eq$synth/build/rtl.sv2v.v:424$849_Y $flatten\sorter_bridge.\sorter.$logic_and$synth/build/rtl.sv2v.v:423$848_Y $flatten\sorter_bridge.\sorter.$eq$synth/build/rtl.sv2v.v:418$847_Y $flatten\sorter_bridge.\sorter.$ne$synth/build/rtl.sv2v.v:416$846_Y $flatten\sorter_bridge.\sorter.$ge$synth/build/rtl.sv2v.v:405$845_Y $flatten\sorter_bridge.\sorter.$logic_and$synth/build/rtl.sv2v.v:394$842_Y $flatten\sorter_bridge.\sorter.$eq$synth/build/rtl.sv2v.v:386$840_Y \sorter_bridge.sorter.start_pulse $procmux$2350_CMP }
  ctrl outputs: { $flatten\sorter_bridge.\sorter.$procmux$1161_CMP $flatten\sorter_bridge.\sorter.$procmux$1159_CMP $flatten\sorter_bridge.\sorter.$procmux$1027_CMP $flatten\sorter_bridge.\sorter.$procmux$1013_CMP $flatten\sorter_bridge.\sorter.$procmux$1002_CMP $flatten\sorter_bridge.\sorter.$0\state_r[3:0] $flatten\sorter_bridge.\sorter.$eq$synth/build/rtl.sv2v.v:354$831_Y $flatten\sorter_bridge.\sorter.$eq$synth/build/rtl.sv2v.v:354$830_Y \sorter_bridge.sorter.value_ready_o \sorter_bridge.sorter.sorted_valid_o }
  transition:     4'0000 11'----------0 ->     4'0000 13'0000000000100
  transition:     4'0000 11'---------01 ->     4'0000 13'0000000000100
  transition:     4'0000 11'---------11 ->     4'0001 13'0000000010100
  transition:     4'1000 11'----------0 ->     4'0000 13'0000000001000
  transition:     4'1000 11'---------01 ->     4'1000 13'0000010001000
  transition:     4'1000 11'---------11 ->     4'0001 13'0000000011000
  transition:     4'0100 11'----------0 ->     4'0000 13'0001000000000
  transition:     4'0100 11'------0---1 ->     4'0010 13'0001000100000
  transition:     4'0100 11'------1---1 ->     4'0101 13'0001001010000
  transition:     4'0010 11'----------0 ->     4'0000 13'0000000000010
  transition:     4'0010 11'-------0--1 ->     4'0010 13'0000000100010
  transition:     4'0010 11'-------1--1 ->     4'0011 13'0000000110010
  transition:     4'0110 11'----------0 ->     4'0000 13'0000100000000
  transition:     4'0110 11'----00----1 ->     4'0101 13'0000101010000
  transition:     4'0110 11'----10----1 ->     4'1000 13'0000110000000
  transition:     4'0110 11'-----1----1 ->     4'0111 13'0000101110000
  transition:     4'0001 11'----------0 ->     4'0000 13'0010000000000
  transition:     4'0001 11'--------0-1 ->     4'0001 13'0010000010000
  transition:     4'0001 11'0-------1-1 ->     4'0010 13'0010000100000
  transition:     4'0001 11'1-------1-1 ->     4'1000 13'0010010000000
  transition:     4'0101 11'----------0 ->     4'0000 13'0100000000000
  transition:     4'0101 11'----------1 ->     4'0110 13'0100001100000
  transition:     4'0011 11'----------0 ->     4'0000 13'1000000000000
  transition:     4'0011 11'----------1 ->     4'0100 13'1000001000000
  transition:     4'0111 11'----------0 ->     4'0000 13'0000000000001
  transition:     4'0111 11'---0------1 ->     4'0111 13'0000001110001
  transition:     4'0111 11'--01------1 ->     4'0111 13'0000001110001
  transition:     4'0111 11'--110-----1 ->     4'0101 13'0000001010001
  transition:     4'0111 11'--111-----1 ->     4'1000 13'0000010000001
Extracting FSM `\sorter_bridge.state_r' from module `\top'.
  found $dff cell for state register: $flatten\sorter_bridge.$procdff$2417
  root of input selection tree: $flatten\sorter_bridge.$0\state_r[1:0]
  found reset state: 2'00 (guessed from mux tree)
  found ctrl input: $procmux$2350_CMP
  found state code: 2'00
  found ctrl input: $flatten\sorter_bridge.$eq$synth/build/rtl.sv2v.v:137$647_Y
  found ctrl input: $flatten\sorter_bridge.$procmux$1577_CMP
  found ctrl input: $flatten\sorter_bridge.$procmux$1683_CMP
  found ctrl input: $flatten\sorter_bridge.$procmux$1920_CMP
  found ctrl input: $flatten\sorter_bridge.$logic_and$synth/build/rtl.sv2v.v:167$661_Y
  found ctrl input: $flatten\sorter_bridge.$logic_and$synth/build/rtl.sv2v.v:161$655_Y
  found ctrl input: $flatten\sorter_bridge.$ge$synth/build/rtl.sv2v.v:163$657_Y
  found state code: 2'11
  found ctrl input: $flatten\sorter_bridge.$logic_and$synth/build/rtl.sv2v.v:152$651_Y
  found ctrl input: $flatten\sorter_bridge.$eq$synth/build/rtl.sv2v.v:153$652_Y
  found state code: 2'10
  found ctrl input: \uart_inst.uart_rx_inst.m_axis_tvalid_reg
  found state code: 2'01
  found ctrl output: $flatten\sorter_bridge.$procmux$1920_CMP
  found ctrl output: $flatten\sorter_bridge.$procmux$1683_CMP
  found ctrl output: $flatten\sorter_bridge.$procmux$1577_CMP
  found ctrl output: $flatten\sorter_bridge.$eq$synth/build/rtl.sv2v.v:137$647_Y
  ctrl inputs: { $flatten\sorter_bridge.$logic_and$synth/build/rtl.sv2v.v:152$651_Y $flatten\sorter_bridge.$eq$synth/build/rtl.sv2v.v:153$652_Y $flatten\sorter_bridge.$logic_and$synth/build/rtl.sv2v.v:161$655_Y $flatten\sorter_bridge.$ge$synth/build/rtl.sv2v.v:163$657_Y $flatten\sorter_bridge.$logic_and$synth/build/rtl.sv2v.v:167$661_Y \uart_inst.uart_rx_inst.m_axis_tvalid_reg $procmux$2350_CMP }
  ctrl outputs: { $flatten\sorter_bridge.$eq$synth/build/rtl.sv2v.v:137$647_Y $flatten\sorter_bridge.$0\state_r[1:0] $flatten\sorter_bridge.$procmux$1577_CMP $flatten\sorter_bridge.$procmux$1683_CMP $flatten\sorter_bridge.$procmux$1920_CMP }
  transition:       2'00 7'------0 ->       2'00 6'000001
  transition:       2'00 7'-----01 ->       2'00 6'000001
  transition:       2'00 7'-----11 ->       2'01 6'001001
  transition:       2'10 7'------0 ->       2'00 6'000100
  transition:       2'10 7'--00--1 ->       2'10 6'010100
  transition:       2'10 7'--01--1 ->       2'11 6'011100
  transition:       2'10 7'--1---1 ->       2'11 6'011100
  transition:       2'01 7'------0 ->       2'00 6'000010
  transition:       2'01 7'0-----1 ->       2'01 6'001010
  transition:       2'01 7'10----1 ->       2'10 6'010010
  transition:       2'01 7'11----1 ->       2'11 6'011010
  transition:       2'11 7'------0 ->       2'00 6'100000
  transition:       2'11 7'----0-1 ->       2'11 6'111000
  transition:       2'11 7'----1-1 ->       2'00 6'100000

2.11.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\sorter_bridge.state_r$2509' from module `\top'.
Optimizing FSM `$fsm$\sorter_bridge.sorter.state_r$2498' from module `\top'.
  Removing unused input signal $auto$opt_reduce.cc:137:opt_pmux$2489.

2.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 34 unused cells and 34 unused wires.
<suppressed ~37 debug messages>

2.11.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\sorter_bridge.sorter.state_r$2498' from module `\top'.
  Removing unused output signal $flatten\sorter_bridge.\sorter.$0\state_r[3:0] [0].
  Removing unused output signal $flatten\sorter_bridge.\sorter.$0\state_r[3:0] [1].
  Removing unused output signal $flatten\sorter_bridge.\sorter.$0\state_r[3:0] [2].
  Removing unused output signal $flatten\sorter_bridge.\sorter.$0\state_r[3:0] [3].
Optimizing FSM `$fsm$\sorter_bridge.state_r$2509' from module `\top'.
  Removing unused output signal $flatten\sorter_bridge.$0\state_r[1:0] [0].
  Removing unused output signal $flatten\sorter_bridge.$0\state_r[1:0] [1].

2.11.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\sorter_bridge.sorter.state_r$2498' from module `\top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  0000 -> --------1
  1000 -> -------1-
  0100 -> ------1--
  0010 -> -----1---
  0110 -> ----1----
  0001 -> ---1-----
  0101 -> --1------
  0011 -> -1-------
  0111 -> 1--------
Recoding FSM `$fsm$\sorter_bridge.state_r$2509' from module `\top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> ---1
  10 -> --1-
  01 -> -1--
  11 -> 1---

2.11.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\sorter_bridge.sorter.state_r$2498' from module `top':
-------------------------------------

  Information on FSM $fsm$\sorter_bridge.sorter.state_r$2498 (\sorter_bridge.sorter.state_r):

  Number of input signals:   10
  Number of output signals:   9
  Number of state bits:       9

  Input signals:
    0: $procmux$2350_CMP
    1: \sorter_bridge.sorter.start_pulse
    2: $flatten\sorter_bridge.\sorter.$eq$synth/build/rtl.sv2v.v:386$840_Y
    3: $flatten\sorter_bridge.\sorter.$logic_and$synth/build/rtl.sv2v.v:394$842_Y
    4: $flatten\sorter_bridge.\sorter.$ge$synth/build/rtl.sv2v.v:405$845_Y
    5: $flatten\sorter_bridge.\sorter.$ne$synth/build/rtl.sv2v.v:416$846_Y
    6: $flatten\sorter_bridge.\sorter.$eq$synth/build/rtl.sv2v.v:418$847_Y
    7: $flatten\sorter_bridge.\sorter.$logic_and$synth/build/rtl.sv2v.v:423$848_Y
    8: $flatten\sorter_bridge.\sorter.$eq$synth/build/rtl.sv2v.v:424$849_Y
    9: $flatten\sorter_bridge.$eq$synth/build/rtl.sv2v.v:153$652_Y

  Output signals:
    0: \sorter_bridge.sorter.sorted_valid_o
    1: \sorter_bridge.sorter.value_ready_o
    2: $flatten\sorter_bridge.\sorter.$eq$synth/build/rtl.sv2v.v:354$830_Y
    3: $flatten\sorter_bridge.\sorter.$eq$synth/build/rtl.sv2v.v:354$831_Y
    4: $flatten\sorter_bridge.\sorter.$procmux$1002_CMP
    5: $flatten\sorter_bridge.\sorter.$procmux$1013_CMP
    6: $flatten\sorter_bridge.\sorter.$procmux$1027_CMP
    7: $flatten\sorter_bridge.\sorter.$procmux$1159_CMP
    8: $flatten\sorter_bridge.\sorter.$procmux$1161_CMP

  State encoding:
    0: 9'--------1  <RESET STATE>
    1: 9'-------1-
    2: 9'------1--
    3: 9'-----1---
    4: 9'----1----
    5: 9'---1-----
    6: 9'--1------
    7: 9'-1-------
    8: 9'1--------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 10'---------0   ->     0 9'000000100
      1:     0 10'--------01   ->     0 9'000000100
      2:     0 10'--------11   ->     5 9'000000100
      3:     1 10'---------0   ->     0 9'000001000
      4:     1 10'--------01   ->     1 9'000001000
      5:     1 10'--------11   ->     5 9'000001000
      6:     2 10'---------0   ->     0 9'000100000
      7:     2 10'-----0---1   ->     3 9'000100000
      8:     2 10'-----1---1   ->     6 9'000100000
      9:     3 10'---------0   ->     0 9'000000010
     10:     3 10'------0--1   ->     3 9'000000010
     11:     3 10'------1--1   ->     7 9'000000010
     12:     4 10'---------0   ->     0 9'000010000
     13:     4 10'---10----1   ->     1 9'000010000
     14:     4 10'---00----1   ->     6 9'000010000
     15:     4 10'----1----1   ->     8 9'000010000
     16:     5 10'---------0   ->     0 9'001000000
     17:     5 10'1------1-1   ->     1 9'001000000
     18:     5 10'0------1-1   ->     3 9'001000000
     19:     5 10'-------0-1   ->     5 9'001000000
     20:     6 10'---------0   ->     0 9'010000000
     21:     6 10'---------1   ->     4 9'010000000
     22:     7 10'---------0   ->     0 9'100000000
     23:     7 10'---------1   ->     2 9'100000000
     24:     8 10'---------0   ->     0 9'000000001
     25:     8 10'-111-----1   ->     1 9'000000001
     26:     8 10'-110-----1   ->     6 9'000000001
     27:     8 10'--0------1   ->     8 9'000000001
     28:     8 10'-01------1   ->     8 9'000000001

-------------------------------------

FSM `$fsm$\sorter_bridge.state_r$2509' from module `top':
-------------------------------------

  Information on FSM $fsm$\sorter_bridge.state_r$2509 (\sorter_bridge.state_r):

  Number of input signals:    7
  Number of output signals:   4
  Number of state bits:       4

  Input signals:
    0: $procmux$2350_CMP
    1: \uart_inst.uart_rx_inst.m_axis_tvalid_reg
    2: $flatten\sorter_bridge.$logic_and$synth/build/rtl.sv2v.v:167$661_Y
    3: $flatten\sorter_bridge.$ge$synth/build/rtl.sv2v.v:163$657_Y
    4: $flatten\sorter_bridge.$logic_and$synth/build/rtl.sv2v.v:161$655_Y
    5: $flatten\sorter_bridge.$eq$synth/build/rtl.sv2v.v:153$652_Y
    6: $flatten\sorter_bridge.$logic_and$synth/build/rtl.sv2v.v:152$651_Y

  Output signals:
    0: $flatten\sorter_bridge.$procmux$1920_CMP
    1: $flatten\sorter_bridge.$procmux$1683_CMP
    2: $flatten\sorter_bridge.$procmux$1577_CMP
    3: $flatten\sorter_bridge.$eq$synth/build/rtl.sv2v.v:137$647_Y

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 7'------0   ->     0 4'0001
      1:     0 7'-----01   ->     0 4'0001
      2:     0 7'-----11   ->     2 4'0001
      3:     1 7'------0   ->     0 4'0100
      4:     1 7'--00--1   ->     1 4'0100
      5:     1 7'--01--1   ->     3 4'0100
      6:     1 7'--1---1   ->     3 4'0100
      7:     2 7'------0   ->     0 4'0010
      8:     2 7'10----1   ->     1 4'0010
      9:     2 7'0-----1   ->     2 4'0010
     10:     2 7'11----1   ->     3 4'0010
     11:     3 7'------0   ->     0 4'1000
     12:     3 7'----1-1   ->     0 4'1000
     13:     3 7'----0-1   ->     3 4'1000

-------------------------------------

2.11.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\sorter_bridge.sorter.state_r$2498' from module `\top'.
Mapping FSM `$fsm$\sorter_bridge.state_r$2509' from module `\top'.

2.12. Executing OPT pass (performing simple optimizations).

2.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~4 debug messages>

2.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

2.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~65 debug messages>

2.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

2.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.12.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$2455 ($dff) from module top (D = $add$synth/build/rtl.sv2v.v:16$4_Y, Q = \por_cnt).
Adding SRST signal on $flatten\uart_inst.\uart_tx_inst.$procdff$2405 ($dff) from module top (D = $flatten\uart_inst.\uart_tx_inst.$procmux$1273_Y, Q = \uart_inst.uart_tx_inst.txd_reg, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$2656 ($sdff) from module top (D = $flatten\uart_inst.\uart_tx_inst.$procmux$1270_Y, Q = \uart_inst.uart_tx_inst.txd_reg).
Adding SRST signal on $flatten\uart_inst.\uart_tx_inst.$procdff$2404 ($dff) from module top (D = $flatten\uart_inst.\uart_tx_inst.$procmux$1222_Y, Q = \uart_inst.uart_tx_inst.s_axis_tready_reg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$2666 ($sdff) from module top (D = $flatten\uart_inst.\uart_tx_inst.$procmux$1220_Y, Q = \uart_inst.uart_tx_inst.s_axis_tready_reg).
Adding SRST signal on $flatten\uart_inst.\uart_tx_inst.$procdff$2403 ($dff) from module top (D = $flatten\uart_inst.\uart_tx_inst.$procmux$1241_Y, Q = \uart_inst.uart_tx_inst.bit_cnt, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$2672 ($sdff) from module top (D = $flatten\uart_inst.\uart_tx_inst.$procmux$1238_Y, Q = \uart_inst.uart_tx_inst.bit_cnt).
Adding SRST signal on $flatten\uart_inst.\uart_tx_inst.$procdff$2402 ($dff) from module top (D = $flatten\uart_inst.\uart_tx_inst.$procmux$1257_Y, Q = \uart_inst.uart_tx_inst.prescale_reg, rval = 19'0000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$2682 ($sdff) from module top (D = $flatten\uart_inst.\uart_tx_inst.$procmux$1257_Y, Q = \uart_inst.uart_tx_inst.prescale_reg).
Adding EN signal on $flatten\uart_inst.\uart_tx_inst.$procdff$2401 ($dff) from module top (D = $flatten\uart_inst.\uart_tx_inst.$procmux$1211_Y, Q = \uart_inst.uart_tx_inst.data_reg).
Adding SRST signal on $flatten\uart_inst.\uart_rx_inst.$procdff$2414 ($dff) from module top (D = $flatten\uart_inst.\uart_rx_inst.$procmux$1349_Y, Q = \uart_inst.uart_rx_inst.bit_cnt, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$2699 ($sdff) from module top (D = $flatten\uart_inst.\uart_rx_inst.$procmux$1346_Y, Q = \uart_inst.uart_rx_inst.bit_cnt).
Adding SRST signal on $flatten\uart_inst.\uart_rx_inst.$procdff$2413 ($dff) from module top (D = $flatten\uart_inst.\uart_rx_inst.$procmux$1369_Y, Q = \uart_inst.uart_rx_inst.prescale_reg, rval = 19'0000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$2709 ($sdff) from module top (D = $flatten\uart_inst.\uart_rx_inst.$procmux$1369_Y, Q = \uart_inst.uart_rx_inst.prescale_reg).
Adding EN signal on $flatten\uart_inst.\uart_rx_inst.$procdff$2412 ($dff) from module top (D = $flatten\uart_inst.\uart_rx_inst.$procmux$1383_Y, Q = \uart_inst.uart_rx_inst.data_reg).
Adding SRST signal on $flatten\uart_inst.\uart_rx_inst.$procdff$2408 ($dff) from module top (D = \rxd, Q = \uart_inst.uart_rx_inst.rxd_reg, rval = 1'1).
Adding SRST signal on $flatten\uart_inst.\uart_rx_inst.$procdff$2407 ($dff) from module top (D = $flatten\uart_inst.\uart_rx_inst.$procmux$1419_Y, Q = \uart_inst.uart_rx_inst.m_axis_tvalid_reg, rval = 1'0).
Adding SRST signal on $flatten\uart_inst.\uart_rx_inst.$procdff$2406 ($dff) from module top (D = $flatten\uart_inst.\uart_rx_inst.$procmux$1439_Y, Q = \uart_inst.uart_rx_inst.m_axis_tdata_reg, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$2730 ($sdff) from module top (D = \uart_inst.uart_rx_inst.data_reg, Q = \uart_inst.uart_rx_inst.m_axis_tdata_reg).
Adding SRST signal on $flatten\sorter_bridge.\sorter.\count_ram.$procdff$2387 ($dff) from module top (D = $flatten\sorter_bridge.\sorter.\count_ram.$procmux$929_Y, Q = \sorter_bridge.sorter.count_ram.rd_data_l, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$2740 ($sdff) from module top (D = $flatten\sorter_bridge.\sorter.\count_ram.$memrd$\ram$synth/build/rtl.sv2v.v:525$870_DATA, Q = \sorter_bridge.sorter.count_ram.rd_data_l).
Adding SRST signal on $flatten\sorter_bridge.\sorter.$procdff$2398 ($dff) from module top (D = $flatten\sorter_bridge.\sorter.$procmux$944_Y, Q = \sorter_bridge.sorter.load_addr_r, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:266:slice$2742 ($sdff) from module top (D = \sorter_bridge.sorter.value_i, Q = \sorter_bridge.sorter.load_addr_r).
Adding SRST signal on $flatten\sorter_bridge.\sorter.$procdff$2397 ($dff) from module top (D = $flatten\sorter_bridge.\sorter.$procmux$954_Y, Q = \sorter_bridge.sorter.emit_value_r, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:266:slice$2746 ($sdff) from module top (D = \sorter_bridge.sorter.scan_addr_q, Q = \sorter_bridge.sorter.emit_value_r).
Adding SRST signal on $flatten\sorter_bridge.\sorter.$procdff$2396 ($dff) from module top (D = $flatten\sorter_bridge.\sorter.$procmux$965_Y, Q = \sorter_bridge.sorter.emit_remaining_r, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$2750 ($sdff) from module top (D = $flatten\sorter_bridge.\sorter.$procmux$965_Y, Q = \sorter_bridge.sorter.emit_remaining_r).
Adding SRST signal on $flatten\sorter_bridge.\sorter.$procdff$2395 ($dff) from module top (D = $flatten\sorter_bridge.\sorter.$procmux$976_Y, Q = \sorter_bridge.sorter.scan_addr_q, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:266:slice$2760 ($sdff) from module top (D = $flatten\sorter_bridge.\sorter.$procmux$976_Y, Q = \sorter_bridge.sorter.scan_addr_q).
Adding SRST signal on $flatten\sorter_bridge.\sorter.$procdff$2394 ($dff) from module top (D = $flatten\sorter_bridge.\sorter.$procmux$987_Y, Q = \sorter_bridge.sorter.scan_addr_r, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:266:slice$2768 ($sdff) from module top (D = $flatten\sorter_bridge.\sorter.$procmux$987_Y, Q = \sorter_bridge.sorter.scan_addr_r).
Adding SRST signal on $flatten\sorter_bridge.\sorter.$procdff$2393 ($dff) from module top (D = $flatten\sorter_bridge.\sorter.$procmux$1011_Y, Q = \sorter_bridge.sorter.loaded_count_r, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$2782 ($sdff) from module top (D = $flatten\sorter_bridge.\sorter.$procmux$1011_Y, Q = \sorter_bridge.sorter.loaded_count_r).
Adding SRST signal on $flatten\sorter_bridge.\sorter.$procdff$2392 ($dff) from module top (D = $flatten\sorter_bridge.\sorter.$procmux$1022_Y, Q = \sorter_bridge.sorter.clear_idx_r, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:266:slice$2790 ($sdff) from module top (D = $flatten\sorter_bridge.\sorter.$procmux$1022_Y, Q = \sorter_bridge.sorter.clear_idx_r).
Adding SRST signal on $flatten\sorter_bridge.$procdff$2434 ($dff) from module top (D = $flatten\sorter_bridge.$6\out_count_t[6:0], Q = \sorter_bridge.out_count, rval = 7'0000000).
Adding SRST signal on $flatten\sorter_bridge.$procdff$2433 ($dff) from module top (D = $flatten\sorter_bridge.$2\out_rd_ptr_t[5:0], Q = \sorter_bridge.out_rd_ptr, rval = 6'000000).
Adding EN signal on $auto$ff.cc:266:slice$2799 ($sdff) from module top (D = $flatten\sorter_bridge.$add$synth/build/rtl.sv2v.v:281$773_Y, Q = \sorter_bridge.out_rd_ptr).
Adding SRST signal on $flatten\sorter_bridge.$procdff$2432 ($dff) from module top (D = $flatten\sorter_bridge.$2\out_wr_ptr_t[5:0], Q = \sorter_bridge.out_wr_ptr, rval = 6'000000).
Adding EN signal on $auto$ff.cc:266:slice$2805 ($sdff) from module top (D = $flatten\sorter_bridge.$2\out_wr_ptr_t[5:0], Q = \sorter_bridge.out_wr_ptr).
Adding SRST signal on $flatten\sorter_bridge.$procdff$2431 ($dff) from module top (D = $flatten\sorter_bridge.$procmux$2143_Y, Q = \sorter_bridge.fifo_count, rval = 5'00000).
Adding SRST signal on $flatten\sorter_bridge.$procdff$2430 ($dff) from module top (D = $flatten\sorter_bridge.$procmux$2148_Y, Q = \sorter_bridge.fifo_rd_ptr, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$2818 ($sdff) from module top (D = $flatten\sorter_bridge.$add$synth/build/rtl.sv2v.v:271$765_Y, Q = \sorter_bridge.fifo_rd_ptr).
Adding SRST signal on $flatten\sorter_bridge.$procdff$2429 ($dff) from module top (D = $flatten\sorter_bridge.$procmux$2163_Y, Q = \sorter_bridge.fifo_wr_ptr, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$2820 ($sdff) from module top (D = $flatten\sorter_bridge.$add$synth/build/rtl.sv2v.v:250$750_Y, Q = \sorter_bridge.fifo_wr_ptr).
Adding SRST signal on $flatten\sorter_bridge.$procdff$2428 ($dff) from module top (D = $flatten\sorter_bridge.$procmux$2174_Y, Q = \sorter_bridge.start_hold_r, rval = 4'0000).
Adding SRST signal on $flatten\sorter_bridge.$procdff$2427 ($dff) from module top (D = $flatten\sorter_bridge.$procmux$2059_Y, Q = \sorter_bridge.start_pulse_r, rval = 1'0).
Adding SRST signal on $flatten\sorter_bridge.$procdff$2426 ($dff) from module top (D = $flatten\sorter_bridge.$procmux$2183_Y, Q = \sorter_bridge.input_count_r, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$2830 ($sdff) from module top (D = $flatten\sorter_bridge.$procmux$2183_Y, Q = \sorter_bridge.input_count_r).
Adding SRST signal on $flatten\sorter_bridge.$procdff$2425 ($dff) from module top (D = $flatten\sorter_bridge.$procmux$2196_Y, Q = \sorter_bridge.input_low_byte_r, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$2838 ($sdff) from module top (D = \uart_inst.uart_rx_inst.m_axis_tdata_reg, Q = \sorter_bridge.input_low_byte_r).
Adding SRST signal on $flatten\sorter_bridge.$procdff$2424 ($dff) from module top (D = $flatten\sorter_bridge.$procmux$2209_Y, Q = \sorter_bridge.header_queued_r, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$2844 ($sdff) from module top (D = $flatten\sorter_bridge.$procmux$2209_Y, Q = \sorter_bridge.header_queued_r).
Adding SRST signal on $flatten\sorter_bridge.$procdff$2423 ($dff) from module top (D = $flatten\sorter_bridge.$procmux$2223_Y, Q = \sorter_bridge.header_done_r, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$2854 ($sdff) from module top (D = $flatten\sorter_bridge.$procmux$2223_Y, Q = \sorter_bridge.header_done_r).
Adding SRST signal on $flatten\sorter_bridge.$procdff$2422 ($dff) from module top (D = $flatten\sorter_bridge.$procmux$2238_Y, Q = \sorter_bridge.output_bytes_sent_r, rval = 18'000000000000000000).
Adding SRST signal on $flatten\sorter_bridge.$procdff$2421 ($dff) from module top (D = $flatten\sorter_bridge.$procmux$2248_Y, Q = \sorter_bridge.output_byte_count_r, rval = 18'000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$2865 ($sdff) from module top (D = $flatten\sorter_bridge.$add$synth/build/rtl.sv2v.v:225$723_Y, Q = \sorter_bridge.output_byte_count_r).
Adding SRST signal on $flatten\sorter_bridge.$procdff$2420 ($dff) from module top (D = $flatten\sorter_bridge.$procmux$2261_Y, Q = \sorter_bridge.length_valid_r, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$2869 ($sdff) from module top (D = $flatten\sorter_bridge.$procmux$2261_Y, Q = \sorter_bridge.length_valid_r).
Adding SRST signal on $flatten\sorter_bridge.$procdff$2419 ($dff) from module top (D = { $flatten\sorter_bridge.$procmux$1909_Y $flatten\sorter_bridge.$procmux$1919_Y }, Q = \sorter_bridge.length_r, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$2879 ($sdff) from module top (D = \uart_inst.uart_rx_inst.m_axis_tdata_reg, Q = \sorter_bridge.length_r [7:0]).
Adding EN signal on $auto$ff.cc:266:slice$2879 ($sdff) from module top (D = \uart_inst.uart_rx_inst.m_axis_tdata_reg, Q = \sorter_bridge.length_r [15:8]).
Adding SRST signal on $flatten\sorter_bridge.$procdff$2416 ($dff) from module top (D = $flatten\sorter_bridge.$procmux$2282_Y, Q = \sorter_bridge.tx_valid_o, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$2886 ($sdff) from module top (D = $flatten\sorter_bridge.$procmux$2282_Y, Q = \sorter_bridge.tx_valid_o).
Adding SRST signal on $flatten\sorter_bridge.$procdff$2415 ($dff) from module top (D = $flatten\sorter_bridge.$procmux$2288_Y, Q = \sorter_bridge.tx_data_o, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$2890 ($sdff) from module top (D = $flatten\sorter_bridge.$memrd$\out_fifo_mem$synth/build/rtl.sv2v.v:276$771_DATA, Q = \sorter_bridge.tx_data_o).

2.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 75 unused cells and 96 unused wires.
<suppressed ~76 debug messages>

2.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~15 debug messages>

2.12.9. Rerunning OPT passes. (Maybe there is more to do..)

2.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~51 debug messages>

2.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New input vector for $reduce_and cell $auto$opt_dff.cc:254:combine_resets$2829: { \sorter_bridge.state_r [2] \por_cnt }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$2727: { $auto$opt_dff.cc:194:make_patterns_logic$2718 $auto$opt_dff.cc:194:make_patterns_logic$2720 $auto$opt_dff.cc:194:make_patterns_logic$2722 $auto$rtlil.cc:2724:Not$2725 \por_cnt }
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$2698: { $auto$opt_dff.cc:194:make_patterns_logic$2691 $auto$opt_dff.cc:194:make_patterns_logic$2693 $auto$rtlil.cc:2724:Not$2696 \por_cnt }
    New ctrl vector for $pmux cell $flatten\sorter_bridge.$procmux$2040: { \sorter_bridge.state_r [2] \sorter_bridge.state_r [3] }
  Optimizing cells in module \top.
Performed a total of 4 changes.

2.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~105 debug messages>
Removed a total of 35 cells.

2.12.13. Executing OPT_DFF pass (perform DFF optimizations).

2.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 33 unused wires.
<suppressed ~1 debug messages>

2.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~1 debug messages>

2.12.16. Rerunning OPT passes. (Maybe there is more to do..)

2.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~50 debug messages>

2.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

2.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.12.20. Executing OPT_DFF pass (perform DFF optimizations).

2.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

2.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.12.23. Rerunning OPT passes. (Maybe there is more to do..)

2.12.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~50 debug messages>

2.12.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

2.12.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.12.27. Executing OPT_DFF pass (perform DFF optimizations).

2.12.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.12.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.12.30. Finished OPT passes. (There is nothing left to do.)

2.13. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 2) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$2527 ($eq).
Removed top 31 bits (of 32) from port B of cell top.$flatten\uart_inst.\uart_rx_inst.$gt$synth/build/rtl.sv2v.v:649$779 ($gt).
Removed top 31 bits (of 32) from port B of cell top.$flatten\uart_inst.\uart_rx_inst.$sub$synth/build/rtl.sv2v.v:650$780 ($sub).
Removed top 13 bits (of 32) from port Y of cell top.$flatten\uart_inst.\uart_rx_inst.$sub$synth/build/rtl.sv2v.v:650$780 ($sub).
Removed top 31 bits (of 32) from port B of cell top.$flatten\uart_inst.\uart_rx_inst.$gt$synth/build/rtl.sv2v.v:651$781 ($gt).
Removed top 28 bits (of 32) from port B of cell top.$flatten\uart_inst.\uart_rx_inst.$gt$synth/build/rtl.sv2v.v:652$782 ($gt).
Removed top 31 bits (of 32) from port B of cell top.$flatten\uart_inst.\uart_rx_inst.$sub$synth/build/rtl.sv2v.v:654$784 ($sub).
Removed top 28 bits (of 32) from port Y of cell top.$flatten\uart_inst.\uart_rx_inst.$sub$synth/build/rtl.sv2v.v:654$784 ($sub).
Removed top 31 bits (of 32) from port B of cell top.$flatten\uart_inst.\uart_rx_inst.$gt$synth/build/rtl.sv2v.v:662$787 ($gt).
Removed top 3 bits (of 4) from port B of cell top.$flatten\uart_inst.\uart_rx_inst.$eq$synth/build/rtl.sv2v.v:667$791 ($eq).
Removed top 12 bits (of 19) from mux cell top.$flatten\uart_inst.\uart_rx_inst.$procmux$1362 ($mux).
Removed top 31 bits (of 32) from port B of cell top.$flatten\uart_inst.\uart_tx_inst.$sub$synth/build/rtl.sv2v.v:727$807 ($sub).
Removed top 13 bits (of 32) from port Y of cell top.$flatten\uart_inst.\uart_tx_inst.$sub$synth/build/rtl.sv2v.v:727$807 ($sub).
Removed top 31 bits (of 32) from port B of cell top.$flatten\uart_inst.\uart_tx_inst.$gt$synth/build/rtl.sv2v.v:741$812 ($gt).
Removed top 31 bits (of 32) from port B of cell top.$flatten\uart_inst.\uart_tx_inst.$sub$synth/build/rtl.sv2v.v:742$813 ($sub).
Removed top 28 bits (of 32) from port Y of cell top.$flatten\uart_inst.\uart_tx_inst.$sub$synth/build/rtl.sv2v.v:742$813 ($sub).
Removed top 3 bits (of 4) from port B of cell top.$flatten\uart_inst.\uart_tx_inst.$eq$synth/build/rtl.sv2v.v:746$816 ($eq).
Removed top 31 bits (of 32) from port B of cell top.$flatten\uart_inst.\uart_tx_inst.$gt$synth/build/rtl.sv2v.v:725$806 ($gt).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$2661 ($ne).
Removed top 2 bits (of 3) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$2721 ($ne).
Removed top 2 bits (of 4) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$2714 ($ne).
Removed top 2 bits (of 3) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$2712 ($ne).
Removed top 3 bits (of 4) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$2704 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$2702 ($ne).
Removed top 1 bits (of 3) from port B of cell top.$auto$opt_dff.cc:195:make_patterns_logic$2687 ($ne).
Removed top 1 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$2643 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$2639 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$2634 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$2621 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$2612 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$2601 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$2597 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$2580 ($eq).
Removed top 15 bits (of 16) from port B of cell top.$flatten\sorter_bridge.\sorter.$eq$synth/build/rtl.sv2v.v:424$849 ($eq).
Removed top 31 bits (of 32) from port B of cell top.$flatten\sorter_bridge.\sorter.$gt$synth/build/rtl.sv2v.v:477$860 ($gt).
Removed top 1 bits (of 2) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$2571 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$2556 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$2552 ($eq).
Removed top 16 bits (of 18) from port A of cell top.$flatten\sorter_bridge.$add$synth/build/rtl.sv2v.v:225$723 ($add).
Removed top 1 bits (of 18) from port B of cell top.$flatten\sorter_bridge.$add$synth/build/rtl.sv2v.v:225$723 ($add).
Removed top 26 bits (of 32) from port B of cell top.$flatten\sorter_bridge.$le$synth/build/rtl.sv2v.v:137$648 ($le).
Removed top 1 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$2548 ($eq).
Removed top 12 bits (of 19) from wire top.$flatten\uart_inst.\uart_rx_inst.$procmux$1362_Y.
Removed top 13 bits (of 32) from wire top.$flatten\uart_inst.\uart_rx_inst.$sub$synth/build/rtl.sv2v.v:650$780_Y.
Removed top 28 bits (of 32) from wire top.$flatten\uart_inst.\uart_rx_inst.$sub$synth/build/rtl.sv2v.v:654$784_Y.
Removed top 13 bits (of 32) from wire top.$flatten\uart_inst.\uart_tx_inst.$sub$synth/build/rtl.sv2v.v:727$807_Y.
Removed top 28 bits (of 32) from wire top.$flatten\uart_inst.\uart_tx_inst.$sub$synth/build/rtl.sv2v.v:742$813_Y.

2.14. Executing PEEPOPT pass (run peephole optimizers).

2.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 5 unused wires.
<suppressed ~1 debug messages>

2.16. Executing SHARE pass (SAT-based resource sharing).

2.17. Executing TECHMAP pass (map to technology primitives).

2.17.1. Executing Verilog-2005 frontend: /tools/oss-cad-suite/lib/../share/yosys/cmp2lut.v
Parsing Verilog input from `/tools/oss-cad-suite/lib/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

2.17.2. Continuing TECHMAP pass.
Using template $paramod$63c7f1a5c4d320eda7bf5de8a615386686b975ab\_90_lut_cmp_ for cells of type $gt.
Using template $paramod$e4c92889d88a2565010b877d9939a0ac6b8fc9a2\_90_lut_cmp_ for cells of type $gt.
Using template $paramod$106e7676feb63f00b8f79ebab3ff16b0f4c109cb\_90_lut_cmp_ for cells of type $gt.
No more expansions possible.
<suppressed ~257 debug messages>

2.18. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 12 unused wires.
<suppressed ~1 debug messages>

2.20. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module top:
  creating $macc model for $add$synth/build/rtl.sv2v.v:16$4 ($add).
  creating $macc model for $flatten\sorter_bridge.$add$synth/build/rtl.sv2v.v:225$723 ($add).
  creating $macc model for $flatten\sorter_bridge.$add$synth/build/rtl.sv2v.v:230$733 ($add).
  creating $macc model for $flatten\sorter_bridge.$add$synth/build/rtl.sv2v.v:231$734 ($add).
  creating $macc model for $flatten\sorter_bridge.$add$synth/build/rtl.sv2v.v:233$735 ($add).
  creating $macc model for $flatten\sorter_bridge.$add$synth/build/rtl.sv2v.v:234$736 ($add).
  creating $macc model for $flatten\sorter_bridge.$add$synth/build/rtl.sv2v.v:245$741 ($add).
  creating $macc model for $flatten\sorter_bridge.$add$synth/build/rtl.sv2v.v:250$750 ($add).
  creating $macc model for $flatten\sorter_bridge.$add$synth/build/rtl.sv2v.v:251$751 ($add).
  creating $macc model for $flatten\sorter_bridge.$add$synth/build/rtl.sv2v.v:271$765 ($add).
  creating $macc model for $flatten\sorter_bridge.$add$synth/build/rtl.sv2v.v:281$773 ($add).
  creating $macc model for $flatten\sorter_bridge.$add$synth/build/rtl.sv2v.v:284$776 ($add).
  creating $macc model for $flatten\sorter_bridge.$sub$synth/build/rtl.sv2v.v:204$694 ($sub).
  creating $macc model for $flatten\sorter_bridge.$sub$synth/build/rtl.sv2v.v:273$767 ($sub).
  creating $macc model for $flatten\sorter_bridge.$sub$synth/build/rtl.sv2v.v:283$775 ($sub).
  creating $macc model for $flatten\sorter_bridge.\sorter.$add$synth/build/rtl.sv2v.v:404$843 ($add).
  creating $macc model for $flatten\sorter_bridge.\sorter.$add$synth/build/rtl.sv2v.v:405$844 ($add).
  creating $macc model for $flatten\sorter_bridge.\sorter.$add$synth/build/rtl.sv2v.v:462$853 ($add).
  creating $macc model for $flatten\sorter_bridge.\sorter.$add$synth/build/rtl.sv2v.v:474$858 ($add).
  creating $macc model for $flatten\sorter_bridge.\sorter.$sub$synth/build/rtl.sv2v.v:478$861 ($sub).
  creating $macc model for $flatten\uart_inst.\uart_rx_inst.$sub$synth/build/rtl.sv2v.v:650$780 ($sub).
  creating $macc model for $flatten\uart_inst.\uart_rx_inst.$sub$synth/build/rtl.sv2v.v:654$784 ($sub).
  creating $macc model for $flatten\uart_inst.\uart_tx_inst.$sub$synth/build/rtl.sv2v.v:727$807 ($sub).
  creating $macc model for $flatten\uart_inst.\uart_tx_inst.$sub$synth/build/rtl.sv2v.v:742$813 ($sub).
  merging $macc model for $flatten\sorter_bridge.$add$synth/build/rtl.sv2v.v:231$734 into $flatten\sorter_bridge.$add$synth/build/rtl.sv2v.v:234$736.
  creating $alu model for $macc $flatten\uart_inst.\uart_tx_inst.$sub$synth/build/rtl.sv2v.v:727$807.
  creating $alu model for $macc $flatten\uart_inst.\uart_rx_inst.$sub$synth/build/rtl.sv2v.v:654$784.
  creating $alu model for $macc $flatten\uart_inst.\uart_rx_inst.$sub$synth/build/rtl.sv2v.v:650$780.
  creating $alu model for $macc $flatten\sorter_bridge.\sorter.$sub$synth/build/rtl.sv2v.v:478$861.
  creating $alu model for $macc $flatten\sorter_bridge.\sorter.$add$synth/build/rtl.sv2v.v:474$858.
  creating $alu model for $macc $flatten\sorter_bridge.\sorter.$add$synth/build/rtl.sv2v.v:462$853.
  creating $alu model for $macc $flatten\sorter_bridge.\sorter.$add$synth/build/rtl.sv2v.v:405$844.
  creating $alu model for $macc $flatten\sorter_bridge.\sorter.$add$synth/build/rtl.sv2v.v:404$843.
  creating $alu model for $macc $flatten\sorter_bridge.$sub$synth/build/rtl.sv2v.v:283$775.
  creating $alu model for $macc $flatten\sorter_bridge.$sub$synth/build/rtl.sv2v.v:273$767.
  creating $alu model for $macc $flatten\sorter_bridge.$sub$synth/build/rtl.sv2v.v:204$694.
  creating $alu model for $macc $flatten\sorter_bridge.$add$synth/build/rtl.sv2v.v:284$776.
  creating $alu model for $macc $flatten\sorter_bridge.$add$synth/build/rtl.sv2v.v:281$773.
  creating $alu model for $macc $flatten\sorter_bridge.$add$synth/build/rtl.sv2v.v:271$765.
  creating $alu model for $macc $flatten\sorter_bridge.$add$synth/build/rtl.sv2v.v:251$751.
  creating $alu model for $macc $flatten\sorter_bridge.$add$synth/build/rtl.sv2v.v:250$750.
  creating $alu model for $macc $flatten\sorter_bridge.$add$synth/build/rtl.sv2v.v:245$741.
  creating $alu model for $macc $flatten\sorter_bridge.$add$synth/build/rtl.sv2v.v:234$736.
  creating $alu model for $macc $flatten\sorter_bridge.$add$synth/build/rtl.sv2v.v:233$735.
  creating $alu model for $macc $flatten\uart_inst.\uart_tx_inst.$sub$synth/build/rtl.sv2v.v:742$813.
  creating $alu model for $macc $flatten\sorter_bridge.$add$synth/build/rtl.sv2v.v:230$733.
  creating $alu model for $macc $flatten\sorter_bridge.$add$synth/build/rtl.sv2v.v:225$723.
  creating $alu model for $macc $add$synth/build/rtl.sv2v.v:16$4.
  creating $alu model for $flatten\sorter_bridge.$ge$synth/build/rtl.sv2v.v:163$657 ($ge): new $alu
  creating $alu model for $flatten\sorter_bridge.$ge$synth/build/rtl.sv2v.v:167$658 ($ge): new $alu
  creating $alu model for $flatten\sorter_bridge.$le$synth/build/rtl.sv2v.v:137$648 ($le): new $alu
  creating $alu model for $flatten\sorter_bridge.\sorter.$ge$synth/build/rtl.sv2v.v:405$845 ($ge): new $alu
  creating $alu model for $flatten\sorter_bridge.\sorter.$gt$synth/build/rtl.sv2v.v:477$860 ($gt): new $alu
  creating $alu model for $flatten\uart_inst.\uart_rx_inst.$gt$synth/build/rtl.sv2v.v:649$779 ($gt): new $alu
  creating $alu model for $flatten\uart_inst.\uart_tx_inst.$gt$synth/build/rtl.sv2v.v:725$806 ($gt): new $alu
  creating $alu model for $flatten\sorter_bridge.\sorter.$eq$synth/build/rtl.sv2v.v:424$849 ($eq): merged with $flatten\sorter_bridge.\sorter.$gt$synth/build/rtl.sv2v.v:477$860.
  creating $alu cell for $flatten\uart_inst.\uart_tx_inst.$gt$synth/build/rtl.sv2v.v:725$806: $auto$alumacc.cc:485:replace_alu$2912
  creating $alu cell for $flatten\uart_inst.\uart_rx_inst.$gt$synth/build/rtl.sv2v.v:649$779: $auto$alumacc.cc:485:replace_alu$2917
  creating $alu cell for $flatten\sorter_bridge.\sorter.$gt$synth/build/rtl.sv2v.v:477$860, $flatten\sorter_bridge.\sorter.$eq$synth/build/rtl.sv2v.v:424$849: $auto$alumacc.cc:485:replace_alu$2922
  creating $alu cell for $flatten\sorter_bridge.\sorter.$ge$synth/build/rtl.sv2v.v:405$845: $auto$alumacc.cc:485:replace_alu$2929
  creating $alu cell for $flatten\sorter_bridge.$le$synth/build/rtl.sv2v.v:137$648: $auto$alumacc.cc:485:replace_alu$2938
  creating $alu cell for $flatten\sorter_bridge.$ge$synth/build/rtl.sv2v.v:167$658: $auto$alumacc.cc:485:replace_alu$2951
  creating $alu cell for $flatten\sorter_bridge.$ge$synth/build/rtl.sv2v.v:163$657: $auto$alumacc.cc:485:replace_alu$2964
  creating $alu cell for $add$synth/build/rtl.sv2v.v:16$4: $auto$alumacc.cc:485:replace_alu$2977
  creating $alu cell for $flatten\sorter_bridge.$add$synth/build/rtl.sv2v.v:225$723: $auto$alumacc.cc:485:replace_alu$2980
  creating $alu cell for $flatten\sorter_bridge.$add$synth/build/rtl.sv2v.v:230$733: $auto$alumacc.cc:485:replace_alu$2983
  creating $alu cell for $flatten\uart_inst.\uart_tx_inst.$sub$synth/build/rtl.sv2v.v:742$813: $auto$alumacc.cc:485:replace_alu$2986
  creating $alu cell for $flatten\sorter_bridge.$add$synth/build/rtl.sv2v.v:233$735: $auto$alumacc.cc:485:replace_alu$2989
  creating $alu cell for $flatten\sorter_bridge.$add$synth/build/rtl.sv2v.v:234$736: $auto$alumacc.cc:485:replace_alu$2992
  creating $alu cell for $flatten\sorter_bridge.$add$synth/build/rtl.sv2v.v:245$741: $auto$alumacc.cc:485:replace_alu$2995
  creating $alu cell for $flatten\sorter_bridge.$add$synth/build/rtl.sv2v.v:250$750: $auto$alumacc.cc:485:replace_alu$2998
  creating $alu cell for $flatten\sorter_bridge.$add$synth/build/rtl.sv2v.v:251$751: $auto$alumacc.cc:485:replace_alu$3001
  creating $alu cell for $flatten\sorter_bridge.$add$synth/build/rtl.sv2v.v:271$765: $auto$alumacc.cc:485:replace_alu$3004
  creating $alu cell for $flatten\sorter_bridge.$add$synth/build/rtl.sv2v.v:281$773: $auto$alumacc.cc:485:replace_alu$3007
  creating $alu cell for $flatten\sorter_bridge.$add$synth/build/rtl.sv2v.v:284$776: $auto$alumacc.cc:485:replace_alu$3010
  creating $alu cell for $flatten\sorter_bridge.$sub$synth/build/rtl.sv2v.v:204$694: $auto$alumacc.cc:485:replace_alu$3013
  creating $alu cell for $flatten\sorter_bridge.$sub$synth/build/rtl.sv2v.v:273$767: $auto$alumacc.cc:485:replace_alu$3016
  creating $alu cell for $flatten\sorter_bridge.$sub$synth/build/rtl.sv2v.v:283$775: $auto$alumacc.cc:485:replace_alu$3019
  creating $alu cell for $flatten\sorter_bridge.\sorter.$add$synth/build/rtl.sv2v.v:404$843: $auto$alumacc.cc:485:replace_alu$3022
  creating $alu cell for $flatten\sorter_bridge.\sorter.$add$synth/build/rtl.sv2v.v:405$844: $auto$alumacc.cc:485:replace_alu$3025
  creating $alu cell for $flatten\sorter_bridge.\sorter.$add$synth/build/rtl.sv2v.v:462$853: $auto$alumacc.cc:485:replace_alu$3028
  creating $alu cell for $flatten\sorter_bridge.\sorter.$add$synth/build/rtl.sv2v.v:474$858: $auto$alumacc.cc:485:replace_alu$3031
  creating $alu cell for $flatten\sorter_bridge.\sorter.$sub$synth/build/rtl.sv2v.v:478$861: $auto$alumacc.cc:485:replace_alu$3034
  creating $alu cell for $flatten\uart_inst.\uart_rx_inst.$sub$synth/build/rtl.sv2v.v:650$780: $auto$alumacc.cc:485:replace_alu$3037
  creating $alu cell for $flatten\uart_inst.\uart_rx_inst.$sub$synth/build/rtl.sv2v.v:654$784: $auto$alumacc.cc:485:replace_alu$3040
  creating $alu cell for $flatten\uart_inst.\uart_tx_inst.$sub$synth/build/rtl.sv2v.v:727$807: $auto$alumacc.cc:485:replace_alu$3043
  created 30 $alu and 0 $macc cells.

2.21. Executing OPT pass (performing simple optimizations).

2.21.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~7 debug messages>

2.21.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.21.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~50 debug messages>

2.21.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

2.21.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.21.6. Executing OPT_DFF pass (perform DFF optimizations).

2.21.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 1 unused cells and 11 unused wires.
<suppressed ~2 debug messages>

2.21.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.21.9. Rerunning OPT passes. (Maybe there is more to do..)

2.21.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~50 debug messages>

2.21.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

2.21.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.21.13. Executing OPT_DFF pass (perform DFF optimizations).

2.21.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.21.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.21.16. Finished OPT passes. (There is nothing left to do.)

2.22. Executing MEMORY pass.

2.22.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

2.22.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 2 transformations.

2.22.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing top.sorter_bridge.fifo_mem write port 0.
  Analyzing top.sorter_bridge.out_fifo_mem write port 0.
  Analyzing top.sorter_bridge.out_fifo_mem write port 1.
  Analyzing top.sorter_bridge.out_fifo_mem write port 2.
  Analyzing top.sorter_bridge.out_fifo_mem write port 3.
  Analyzing top.sorter_bridge.sorter.count_ram.ram write port 0.

2.22.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

2.22.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\sorter_bridge.fifo_mem'[0] in module `\top': merging output FF to cell.
    Write port 0: non-transparent.
Checking read port `\sorter_bridge.out_fifo_mem'[0] in module `\top': merging output FF to cell.
    Write port 0: non-transparent.
    Write port 1: non-transparent.
    Write port 2: non-transparent.
    Write port 3: non-transparent.
Checking read port `\sorter_bridge.sorter.count_ram.ram'[0] in module `\top': merging output FF to cell.
    Write port 0: don't care on collision.

2.22.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 3 unused cells and 39 unused wires.
<suppressed ~7 debug messages>

2.22.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating write ports of memory top.sorter_bridge.out_fifo_mem by address:
  Merging ports 0, 2 (address \sorter_bridge.out_wr_ptr).
  Merging ports 1, 3 (address $flatten\sorter_bridge.$add$synth/build/rtl.sv2v.v:230$733_Y).
Consolidating write ports of memory top.sorter_bridge.out_fifo_mem by address:
Consolidating write ports of memory top.sorter_bridge.out_fifo_mem using sat-based resource sharing:
  Checking group clocked with posedge \clk, width 8: ports 0, 1.
  Common input cone for all EN signals: 42 cells.
  Size of unconstrained SAT problem: 669 variables, 1795 clauses
  According to SAT solver sharing of port 0 with port 1 is not possible.

2.22.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

2.22.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 14 unused cells and 14 unused wires.
<suppressed ~15 debug messages>

2.22.10. Executing MEMORY_COLLECT pass (generating $mem cells).

2.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.24. Executing MEMORY_LIBMAP pass (mapping memories to cells).
mapping memory top.sorter_bridge.fifo_mem via $__ICE40_RAM4K_
using FF mapping for memory top.sorter_bridge.out_fifo_mem
mapping memory top.sorter_bridge.sorter.count_ram.ram via $__ICE40_RAM4K_
<suppressed ~153 debug messages>

2.25. Executing TECHMAP pass (map to technology primitives).

2.25.1. Executing Verilog-2005 frontend: /tools/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/tools/oss-cad-suite/lib/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K_'.
Successfully finished Verilog frontend.

2.25.2. Executing Verilog-2005 frontend: /tools/oss-cad-suite/lib/../share/yosys/ice40/spram_map.v
Parsing Verilog input from `/tools/oss-cad-suite/lib/../share/yosys/ice40/spram_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_SPRAM_'.
Successfully finished Verilog frontend.

2.25.3. Continuing TECHMAP pass.
Using template $paramod$152405ab8834e0c4f35bd7e4e60c34790a6f81fa\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
Using template $paramod$a1f6b5309207cf102bfb625dccbd224ad06df61d\$__ICE40_RAM4K_ for cells of type $__ICE40_RAM4K_.
No more expansions possible.
<suppressed ~53 debug messages>

2.26. Executing ICE40_BRAMINIT pass.

2.27. Executing OPT pass (performing simple optimizations).

2.27.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~115 debug messages>

2.27.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~33 debug messages>
Removed a total of 11 cells.

2.27.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$mem.cc:1625:emulate_read_first$3158 ($dff) from module top (D = $flatten\sorter_bridge.$5$memwr$\fifo_mem$synth/build/rtl.sv2v.v:249$634_EN[9:0]$749, Q = $auto$mem.cc:1622:emulate_read_first$3155, rval = 10'0000000000).
Adding SRST signal on $auto$ff.cc:266:slice$2717 ($dffe) from module top (D = $flatten\uart_inst.\uart_rx_inst.$procmux$1381_Y, Q = \uart_inst.uart_rx_inst.data_reg, rval = 8'00000000).

2.27.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 9 unused cells and 156 unused wires.
<suppressed ~10 debug messages>

2.27.5. Rerunning OPT passes. (Removed registers in this run.)

2.27.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~2 debug messages>

2.27.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

2.27.8. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:266:slice$2866 ($sdffe) from module top.

2.27.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

2.27.10. Rerunning OPT passes. (Removed registers in this run.)

2.27.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~1 debug messages>

2.27.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.27.13. Executing OPT_DFF pass (perform DFF optimizations).

2.27.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

2.27.15. Finished fast OPT passes.

2.28. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \sorter_bridge.out_fifo_mem in module \top:
  created 64 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of top.sorter_bridge.out_fifo_mem: $\sorter_bridge.out_fifo_mem$rdreg[0]
  read interface: 1 $dff and 63 $mux cells.
  write interface: 1024 write mux blocks.

2.29. Executing OPT pass (performing simple optimizations).

2.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~25 debug messages>

2.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.29.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~561 debug messages>

2.29.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New input vector for $reduce_or cell $auto$opt_dff.cc:254:combine_resets$3309: { \sorter_bridge.state_r [3:2] \sorter_bridge.state_r [0] $auto$fsm_map.cc:74:implement_pattern_cache$2519 $auto$alumacc.cc:501:replace_alu$2965 [0] $auto$rtlil.cc:2724:Not$3305 }
    Consolidated identical input bits for $mux cell $flatten\sorter_bridge.$procmux$1487:
      Old ports: A=\sorter_bridge.out_count, B={ $flatten\sorter_bridge.$add$synth/build/rtl.sv2v.v:234$736_Y [6:1] \sorter_bridge.out_count [0] }, Y=$flatten\sorter_bridge.$5\out_count_t[6:0]
      New ports: A=\sorter_bridge.out_count [6:1], B=$flatten\sorter_bridge.$add$synth/build/rtl.sv2v.v:234$736_Y [6:1], Y=$flatten\sorter_bridge.$5\out_count_t[6:0] [6:1]
      New connections: $flatten\sorter_bridge.$5\out_count_t[6:0] [0] = \sorter_bridge.out_count [0]
    Consolidated identical input bits for $mux cell $flatten\sorter_bridge.$procmux$1519:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\sorter_bridge.$3$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:258$635_EN[7:0]$756
      New ports: A=1'0, B=1'1, Y=$flatten\sorter_bridge.$3$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:258$635_EN[7:0]$756 [0]
      New connections: $flatten\sorter_bridge.$3$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:258$635_EN[7:0]$756 [7:1] = { $flatten\sorter_bridge.$3$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:258$635_EN[7:0]$756 [0] $flatten\sorter_bridge.$3$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:258$635_EN[7:0]$756 [0] $flatten\sorter_bridge.$3$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:258$635_EN[7:0]$756 [0] $flatten\sorter_bridge.$3$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:258$635_EN[7:0]$756 [0] $flatten\sorter_bridge.$3$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:258$635_EN[7:0]$756 [0] $flatten\sorter_bridge.$3$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:258$635_EN[7:0]$756 [0] $flatten\sorter_bridge.$3$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:258$635_EN[7:0]$756 [0] }
    Consolidated identical input bits for $mux cell $flatten\sorter_bridge.$procmux$1569:
      Old ports: A=10'1111111111, B=10'0000000000, Y=$flatten\sorter_bridge.$5$memwr$\fifo_mem$synth/build/rtl.sv2v.v:249$634_EN[9:0]$749
      New ports: A=1'1, B=1'0, Y=$flatten\sorter_bridge.$5$memwr$\fifo_mem$synth/build/rtl.sv2v.v:249$634_EN[9:0]$749 [0]
      New connections: $flatten\sorter_bridge.$5$memwr$\fifo_mem$synth/build/rtl.sv2v.v:249$634_EN[9:0]$749 [9:1] = { $flatten\sorter_bridge.$5$memwr$\fifo_mem$synth/build/rtl.sv2v.v:249$634_EN[9:0]$749 [0] $flatten\sorter_bridge.$5$memwr$\fifo_mem$synth/build/rtl.sv2v.v:249$634_EN[9:0]$749 [0] $flatten\sorter_bridge.$5$memwr$\fifo_mem$synth/build/rtl.sv2v.v:249$634_EN[9:0]$749 [0] $flatten\sorter_bridge.$5$memwr$\fifo_mem$synth/build/rtl.sv2v.v:249$634_EN[9:0]$749 [0] $flatten\sorter_bridge.$5$memwr$\fifo_mem$synth/build/rtl.sv2v.v:249$634_EN[9:0]$749 [0] $flatten\sorter_bridge.$5$memwr$\fifo_mem$synth/build/rtl.sv2v.v:249$634_EN[9:0]$749 [0] $flatten\sorter_bridge.$5$memwr$\fifo_mem$synth/build/rtl.sv2v.v:249$634_EN[9:0]$749 [0] $flatten\sorter_bridge.$5$memwr$\fifo_mem$synth/build/rtl.sv2v.v:249$634_EN[9:0]$749 [0] $flatten\sorter_bridge.$5$memwr$\fifo_mem$synth/build/rtl.sv2v.v:249$634_EN[9:0]$749 [0] }
    Consolidated identical input bits for $mux cell $flatten\sorter_bridge.$procmux$1678:
      Old ports: A=\sorter_bridge.out_count, B={ $flatten\sorter_bridge.$add$synth/build/rtl.sv2v.v:234$736_Y [6:1] \sorter_bridge.out_count [0] }, Y=$flatten\sorter_bridge.$4\out_count_t[6:0]
      New ports: A=\sorter_bridge.out_count [6:1], B=$flatten\sorter_bridge.$add$synth/build/rtl.sv2v.v:234$736_Y [6:1], Y=$flatten\sorter_bridge.$4\out_count_t[6:0] [6:1]
      New connections: $flatten\sorter_bridge.$4\out_count_t[6:0] [0] = \sorter_bridge.out_count [0]
    Consolidated identical input bits for $mux cell $flatten\sorter_bridge.$procmux$1730:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\sorter_bridge.$4$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:229$632_EN[7:0]$729
      New ports: A=1'0, B=1'1, Y=$flatten\sorter_bridge.$4$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:229$632_EN[7:0]$729 [0]
      New connections: $flatten\sorter_bridge.$4$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:229$632_EN[7:0]$729 [7:1] = { $flatten\sorter_bridge.$4$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:229$632_EN[7:0]$729 [0] $flatten\sorter_bridge.$4$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:229$632_EN[7:0]$729 [0] $flatten\sorter_bridge.$4$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:229$632_EN[7:0]$729 [0] $flatten\sorter_bridge.$4$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:229$632_EN[7:0]$729 [0] $flatten\sorter_bridge.$4$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:229$632_EN[7:0]$729 [0] $flatten\sorter_bridge.$4$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:229$632_EN[7:0]$729 [0] $flatten\sorter_bridge.$4$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:229$632_EN[7:0]$729 [0] }
    New ctrl vector for $pmux cell $flatten\sorter_bridge.\sorter.$procmux$987: $auto$fsm_map.cc:102:implement_pattern_cache$2566
    Consolidated identical input bits for $mux cell $flatten\uart_inst.\uart_rx_inst.$procmux$1362:
      Old ports: A=7'1100111, B=7'0000000, Y=$auto$wreduce.cc:461:run$2892 [6:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:461:run$2892 [0]
      New connections: $auto$wreduce.cc:461:run$2892 [6:1] = { $auto$wreduce.cc:461:run$2892 [0] $auto$wreduce.cc:461:run$2892 [0] 2'00 $auto$wreduce.cc:461:run$2892 [0] $auto$wreduce.cc:461:run$2892 [0] }
    Consolidated identical input bits for $mux cell $flatten\uart_inst.\uart_rx_inst.$procmux$1364:
      Old ports: A=19'0000000000001100111, B={ 12'000000000000 $auto$wreduce.cc:461:run$2892 [6:0] }, Y=$flatten\uart_inst.\uart_rx_inst.$procmux$1364_Y
      New ports: A=7'1100111, B=$auto$wreduce.cc:461:run$2892 [6:0], Y=$flatten\uart_inst.\uart_rx_inst.$procmux$1364_Y [6:0]
      New connections: $flatten\uart_inst.\uart_rx_inst.$procmux$1364_Y [18:7] = 12'000000000000
    Consolidated identical input bits for $mux cell $flatten\uart_inst.\uart_tx_inst.$procmux$1249:
      Old ports: A=19'0000000000001101000, B=19'0000000000001100111, Y=$flatten\uart_inst.\uart_tx_inst.$procmux$1249_Y
      New ports: A=2'10, B=2'01, Y={ $flatten\uart_inst.\uart_tx_inst.$procmux$1249_Y [3] $flatten\uart_inst.\uart_tx_inst.$procmux$1249_Y [0] }
      New connections: { $flatten\uart_inst.\uart_tx_inst.$procmux$1249_Y [18:4] $flatten\uart_inst.\uart_tx_inst.$procmux$1249_Y [2:1] } = { 15'000000000000110 $flatten\uart_inst.\uart_tx_inst.$procmux$1249_Y [0] $flatten\uart_inst.\uart_tx_inst.$procmux$1249_Y [0] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\sorter_bridge.$procmux$1837:
      Old ports: A=8'00000000, B=$flatten\sorter_bridge.$4$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:229$632_EN[7:0]$729, Y=$flatten\sorter_bridge.$3$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:229$632_EN[7:0]$718
      New ports: A=1'0, B=$flatten\sorter_bridge.$4$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:229$632_EN[7:0]$729 [0], Y=$flatten\sorter_bridge.$3$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:229$632_EN[7:0]$718 [0]
      New connections: $flatten\sorter_bridge.$3$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:229$632_EN[7:0]$718 [7:1] = { $flatten\sorter_bridge.$3$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:229$632_EN[7:0]$718 [0] $flatten\sorter_bridge.$3$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:229$632_EN[7:0]$718 [0] $flatten\sorter_bridge.$3$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:229$632_EN[7:0]$718 [0] $flatten\sorter_bridge.$3$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:229$632_EN[7:0]$718 [0] $flatten\sorter_bridge.$3$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:229$632_EN[7:0]$718 [0] $flatten\sorter_bridge.$3$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:229$632_EN[7:0]$718 [0] $flatten\sorter_bridge.$3$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:229$632_EN[7:0]$718 [0] }
    Consolidated identical input bits for $mux cell $flatten\sorter_bridge.$procmux$1887:
      Old ports: A=\sorter_bridge.out_count, B=$flatten\sorter_bridge.$4\out_count_t[6:0], Y=$flatten\sorter_bridge.$3\out_count_t[6:0]
      New ports: A=\sorter_bridge.out_count [6:1], B=$flatten\sorter_bridge.$4\out_count_t[6:0] [6:1], Y=$flatten\sorter_bridge.$3\out_count_t[6:0] [6:1]
      New connections: $flatten\sorter_bridge.$3\out_count_t[6:0] [0] = \sorter_bridge.out_count [0]
    Consolidated identical input bits for $mux cell $flatten\sorter_bridge.$procmux$2267:
      Old ports: A=8'00000000, B=$flatten\sorter_bridge.$3$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:258$635_EN[7:0]$756, Y=$flatten\sorter_bridge.$2$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:258$635_EN[7:0]$706
      New ports: A=1'0, B=$flatten\sorter_bridge.$3$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:258$635_EN[7:0]$756 [0], Y=$flatten\sorter_bridge.$2$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:258$635_EN[7:0]$706 [0]
      New connections: $flatten\sorter_bridge.$2$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:258$635_EN[7:0]$706 [7:1] = { $flatten\sorter_bridge.$2$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:258$635_EN[7:0]$706 [0] $flatten\sorter_bridge.$2$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:258$635_EN[7:0]$706 [0] $flatten\sorter_bridge.$2$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:258$635_EN[7:0]$706 [0] $flatten\sorter_bridge.$2$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:258$635_EN[7:0]$706 [0] $flatten\sorter_bridge.$2$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:258$635_EN[7:0]$706 [0] $flatten\sorter_bridge.$2$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:258$635_EN[7:0]$706 [0] $flatten\sorter_bridge.$2$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:258$635_EN[7:0]$706 [0] }
    Consolidated identical input bits for $mux cell $flatten\uart_inst.\uart_rx_inst.$procmux$1364:
      Old ports: A=7'1100111, B=$auto$wreduce.cc:461:run$2892 [6:0], Y=$flatten\uart_inst.\uart_rx_inst.$procmux$1364_Y [6:0]
      New ports: A=1'1, B=$auto$wreduce.cc:461:run$2892 [0], Y=$flatten\uart_inst.\uart_rx_inst.$procmux$1364_Y [0]
      New connections: $flatten\uart_inst.\uart_rx_inst.$procmux$1364_Y [6:1] = { $flatten\uart_inst.\uart_rx_inst.$procmux$1364_Y [0] $flatten\uart_inst.\uart_rx_inst.$procmux$1364_Y [0] 2'00 $flatten\uart_inst.\uart_rx_inst.$procmux$1364_Y [0] $flatten\uart_inst.\uart_rx_inst.$procmux$1364_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\uart_inst.\uart_rx_inst.$procmux$1366:
      Old ports: A=19'0000000000000110010, B=$flatten\uart_inst.\uart_rx_inst.$procmux$1364_Y, Y=$flatten\uart_inst.\uart_rx_inst.$procmux$1366_Y
      New ports: A=7'0110010, B=$flatten\uart_inst.\uart_rx_inst.$procmux$1364_Y [6:0], Y=$flatten\uart_inst.\uart_rx_inst.$procmux$1366_Y [6:0]
      New connections: $flatten\uart_inst.\uart_rx_inst.$procmux$1366_Y [18:7] = 12'000000000000
    Consolidated identical input bits for $mux cell $flatten\uart_inst.\uart_tx_inst.$procmux$1254:
      Old ports: A=$flatten\uart_inst.\uart_tx_inst.$procmux$1249_Y, B=19'0000000000001100111, Y=$flatten\uart_inst.\uart_tx_inst.$procmux$1254_Y
      New ports: A={ $flatten\uart_inst.\uart_tx_inst.$procmux$1249_Y [3] $flatten\uart_inst.\uart_tx_inst.$procmux$1249_Y [0] }, B=2'01, Y={ $flatten\uart_inst.\uart_tx_inst.$procmux$1254_Y [3] $flatten\uart_inst.\uart_tx_inst.$procmux$1254_Y [0] }
      New connections: { $flatten\uart_inst.\uart_tx_inst.$procmux$1254_Y [18:4] $flatten\uart_inst.\uart_tx_inst.$procmux$1254_Y [2:1] } = { 15'000000000000110 $flatten\uart_inst.\uart_tx_inst.$procmux$1254_Y [0] $flatten\uart_inst.\uart_tx_inst.$procmux$1254_Y [0] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\sorter_bridge.$procmux$1972:
      Old ports: A=$flatten\sorter_bridge.$3$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:229$632_EN[7:0]$718, B=8'00000000, Y=$flatten\sorter_bridge.$2$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:229$632_EN[7:0]$697
      New ports: A=$flatten\sorter_bridge.$3$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:229$632_EN[7:0]$718 [0], B=1'0, Y=$flatten\sorter_bridge.$2$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:229$632_EN[7:0]$697 [0]
      New connections: $flatten\sorter_bridge.$2$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:229$632_EN[7:0]$697 [7:1] = { $flatten\sorter_bridge.$2$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:229$632_EN[7:0]$697 [0] $flatten\sorter_bridge.$2$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:229$632_EN[7:0]$697 [0] $flatten\sorter_bridge.$2$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:229$632_EN[7:0]$697 [0] $flatten\sorter_bridge.$2$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:229$632_EN[7:0]$697 [0] $flatten\sorter_bridge.$2$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:229$632_EN[7:0]$697 [0] $flatten\sorter_bridge.$2$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:229$632_EN[7:0]$697 [0] $flatten\sorter_bridge.$2$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:229$632_EN[7:0]$697 [0] }
    Consolidated identical input bits for $pmux cell $flatten\sorter_bridge.$procmux$2032:
      Old ports: A=$flatten\sorter_bridge.$3\out_count_t[6:0], B={ \sorter_bridge.out_count $flatten\sorter_bridge.$5\out_count_t[6:0] }, Y=$flatten\sorter_bridge.$2\out_count_t[6:0]
      New ports: A=$flatten\sorter_bridge.$3\out_count_t[6:0] [6:1], B={ \sorter_bridge.out_count [6:1] $flatten\sorter_bridge.$5\out_count_t[6:0] [6:1] }, Y=$flatten\sorter_bridge.$2\out_count_t[6:0] [6:1]
      New connections: $flatten\sorter_bridge.$2\out_count_t[6:0] [0] = \sorter_bridge.out_count [0]
    Consolidated identical input bits for $mux cell $flatten\sorter_bridge.$procmux$2070:
      Old ports: A=8'00000000, B=$flatten\sorter_bridge.$2$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:258$635_EN[7:0]$706, Y=$flatten\sorter_bridge.$0$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:258$635_EN[7:0]$674
      New ports: A=1'0, B=$flatten\sorter_bridge.$2$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:258$635_EN[7:0]$706 [0], Y=$flatten\sorter_bridge.$0$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:258$635_EN[7:0]$674 [0]
      New connections: $flatten\sorter_bridge.$0$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:258$635_EN[7:0]$674 [7:1] = { $flatten\sorter_bridge.$0$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:258$635_EN[7:0]$674 [0] $flatten\sorter_bridge.$0$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:258$635_EN[7:0]$674 [0] $flatten\sorter_bridge.$0$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:258$635_EN[7:0]$674 [0] $flatten\sorter_bridge.$0$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:258$635_EN[7:0]$674 [0] $flatten\sorter_bridge.$0$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:258$635_EN[7:0]$674 [0] $flatten\sorter_bridge.$0$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:258$635_EN[7:0]$674 [0] $flatten\sorter_bridge.$0$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:258$635_EN[7:0]$674 [0] }
    Consolidated identical input bits for $mux cell $flatten\uart_inst.\uart_rx_inst.$procmux$1366:
      Old ports: A=7'0110010, B=$flatten\uart_inst.\uart_rx_inst.$procmux$1364_Y [6:0], Y=$flatten\uart_inst.\uart_rx_inst.$procmux$1366_Y [6:0]
      New ports: A=3'110, B={ 1'0 $flatten\uart_inst.\uart_rx_inst.$procmux$1364_Y [0] $flatten\uart_inst.\uart_rx_inst.$procmux$1364_Y [0] }, Y={ $flatten\uart_inst.\uart_rx_inst.$procmux$1366_Y [4] $flatten\uart_inst.\uart_rx_inst.$procmux$1366_Y [1:0] }
      New connections: { $flatten\uart_inst.\uart_rx_inst.$procmux$1366_Y [6:5] $flatten\uart_inst.\uart_rx_inst.$procmux$1366_Y [3:2] } = { $flatten\uart_inst.\uart_rx_inst.$procmux$1366_Y [0] $flatten\uart_inst.\uart_rx_inst.$procmux$1366_Y [1] 1'0 $flatten\uart_inst.\uart_rx_inst.$procmux$1366_Y [0] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\sorter_bridge.$procmux$2097:
      Old ports: A=8'00000000, B=$flatten\sorter_bridge.$2$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:229$632_EN[7:0]$697, Y=$flatten\sorter_bridge.$0$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:229$632_EN[7:0]$665
      New ports: A=1'0, B=$flatten\sorter_bridge.$2$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:229$632_EN[7:0]$697 [0], Y=$flatten\sorter_bridge.$0$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:229$632_EN[7:0]$665 [0]
      New connections: $flatten\sorter_bridge.$0$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:229$632_EN[7:0]$665 [7:1] = { $flatten\sorter_bridge.$0$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:229$632_EN[7:0]$665 [0] $flatten\sorter_bridge.$0$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:229$632_EN[7:0]$665 [0] $flatten\sorter_bridge.$0$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:229$632_EN[7:0]$665 [0] $flatten\sorter_bridge.$0$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:229$632_EN[7:0]$665 [0] $flatten\sorter_bridge.$0$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:229$632_EN[7:0]$665 [0] $flatten\sorter_bridge.$0$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:229$632_EN[7:0]$665 [0] $flatten\sorter_bridge.$0$memwr$\out_fifo_mem$synth/build/rtl.sv2v.v:229$632_EN[7:0]$665 [0] }
  Optimizing cells in module \top.
Performed a total of 21 changes.

2.29.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~2709 debug messages>
Removed a total of 903 cells.

2.29.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$ff.cc:266:slice$2798 ($sdff) from module top (D = $flatten\sorter_bridge.$6\out_count_t[6:0] [0], Q = \sorter_bridge.out_count [0]).
Adding EN signal on $auto$ff.cc:266:slice$2769 ($sdffe) from module top (D = $flatten\sorter_bridge.\sorter.$procmux$987_Y, Q = \sorter_bridge.sorter.scan_addr_r).

2.29.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 2 unused cells and 1040 unused wires.
<suppressed ~3 debug messages>

2.29.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~3 debug messages>

2.29.9. Rerunning OPT passes. (Maybe there is more to do..)

2.29.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~561 debug messages>

2.29.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New input vector for $reduce_and cell $auto$opt_dff.cc:220:make_patterns_logic$8141: { $auto$opt_dff.cc:194:make_patterns_logic$8138 $auto$opt_dff.cc:194:make_patterns_logic$2754 $auto$opt_dff.cc:194:make_patterns_logic$2762 $auto$opt_dff.cc:194:make_patterns_logic$2772 $auto$opt_dff.cc:194:make_patterns_logic$2776 $auto$opt_dff.cc:194:make_patterns_logic$2778 }
  Optimizing cells in module \top.
Performed a total of 1 changes.

2.29.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

2.29.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $memory\sorter_bridge.out_fifo_mem[9]$3332 ($dff) from module top (D = { $memory\sorter_bridge.out_fifo_mem$wrmux[9][1][7]$y$4410 $memory\sorter_bridge.out_fifo_mem$wrmux[9][1][6]$y$4406 $memory\sorter_bridge.out_fifo_mem$wrmux[9][1][5]$y$4402 $memory\sorter_bridge.out_fifo_mem$wrmux[9][1][4]$y$4398 $memory\sorter_bridge.out_fifo_mem$wrmux[9][1][3]$y$4394 $memory\sorter_bridge.out_fifo_mem$wrmux[9][1][2]$y$4390 $memory\sorter_bridge.out_fifo_mem$wrmux[9][1][1]$y$4386 $memory\sorter_bridge.out_fifo_mem$wrmux[9][1][0]$y$4382 }, Q = \sorter_bridge.out_fifo_mem[9]).
Adding EN signal on $memory\sorter_bridge.out_fifo_mem[8]$3330 ($dff) from module top (D = { $memory\sorter_bridge.out_fifo_mem$wrmux[8][1][7]$y$4342 $memory\sorter_bridge.out_fifo_mem$wrmux[8][1][6]$y$4338 $memory\sorter_bridge.out_fifo_mem$wrmux[8][1][5]$y$4334 $memory\sorter_bridge.out_fifo_mem$wrmux[8][1][4]$y$4330 $memory\sorter_bridge.out_fifo_mem$wrmux[8][1][3]$y$4326 $memory\sorter_bridge.out_fifo_mem$wrmux[8][1][2]$y$4322 $memory\sorter_bridge.out_fifo_mem$wrmux[8][1][1]$y$4318 $memory\sorter_bridge.out_fifo_mem$wrmux[8][1][0]$y$4314 }, Q = \sorter_bridge.out_fifo_mem[8]).
Adding EN signal on $memory\sorter_bridge.out_fifo_mem[7]$3328 ($dff) from module top (D = { $memory\sorter_bridge.out_fifo_mem$wrmux[7][1][7]$y$4266 $memory\sorter_bridge.out_fifo_mem$wrmux[7][1][6]$y$4262 $memory\sorter_bridge.out_fifo_mem$wrmux[7][1][5]$y$4258 $memory\sorter_bridge.out_fifo_mem$wrmux[7][1][4]$y$4254 $memory\sorter_bridge.out_fifo_mem$wrmux[7][1][3]$y$4250 $memory\sorter_bridge.out_fifo_mem$wrmux[7][1][2]$y$4246 $memory\sorter_bridge.out_fifo_mem$wrmux[7][1][1]$y$4242 $memory\sorter_bridge.out_fifo_mem$wrmux[7][1][0]$y$4238 }, Q = \sorter_bridge.out_fifo_mem[7]).
Adding EN signal on $memory\sorter_bridge.out_fifo_mem[6]$3326 ($dff) from module top (D = { $memory\sorter_bridge.out_fifo_mem$wrmux[6][1][7]$y$4194 $memory\sorter_bridge.out_fifo_mem$wrmux[6][1][6]$y$4190 $memory\sorter_bridge.out_fifo_mem$wrmux[6][1][5]$y$4186 $memory\sorter_bridge.out_fifo_mem$wrmux[6][1][4]$y$4182 $memory\sorter_bridge.out_fifo_mem$wrmux[6][1][3]$y$4178 $memory\sorter_bridge.out_fifo_mem$wrmux[6][1][2]$y$4174 $memory\sorter_bridge.out_fifo_mem$wrmux[6][1][1]$y$4170 $memory\sorter_bridge.out_fifo_mem$wrmux[6][1][0]$y$4166 }, Q = \sorter_bridge.out_fifo_mem[6]).
Adding EN signal on $memory\sorter_bridge.out_fifo_mem[63]$3440 ($dff) from module top (D = { $memory\sorter_bridge.out_fifo_mem$wrmux[63][1][7]$y$8126 $memory\sorter_bridge.out_fifo_mem$wrmux[63][1][6]$y$8122 $memory\sorter_bridge.out_fifo_mem$wrmux[63][1][5]$y$8118 $memory\sorter_bridge.out_fifo_mem$wrmux[63][1][4]$y$8114 $memory\sorter_bridge.out_fifo_mem$wrmux[63][1][3]$y$8110 $memory\sorter_bridge.out_fifo_mem$wrmux[63][1][2]$y$8106 $memory\sorter_bridge.out_fifo_mem$wrmux[63][1][1]$y$8102 $memory\sorter_bridge.out_fifo_mem$wrmux[63][1][0]$y$8098 }, Q = \sorter_bridge.out_fifo_mem[63]).
Adding EN signal on $memory\sorter_bridge.out_fifo_mem[62]$3438 ($dff) from module top (D = { $memory\sorter_bridge.out_fifo_mem$wrmux[62][1][7]$y$8058 $memory\sorter_bridge.out_fifo_mem$wrmux[62][1][6]$y$8054 $memory\sorter_bridge.out_fifo_mem$wrmux[62][1][5]$y$8050 $memory\sorter_bridge.out_fifo_mem$wrmux[62][1][4]$y$8046 $memory\sorter_bridge.out_fifo_mem$wrmux[62][1][3]$y$8042 $memory\sorter_bridge.out_fifo_mem$wrmux[62][1][2]$y$8038 $memory\sorter_bridge.out_fifo_mem$wrmux[62][1][1]$y$8034 $memory\sorter_bridge.out_fifo_mem$wrmux[62][1][0]$y$8030 }, Q = \sorter_bridge.out_fifo_mem[62]).
Adding EN signal on $memory\sorter_bridge.out_fifo_mem[61]$3436 ($dff) from module top (D = { $memory\sorter_bridge.out_fifo_mem$wrmux[61][1][7]$y$7990 $memory\sorter_bridge.out_fifo_mem$wrmux[61][1][6]$y$7986 $memory\sorter_bridge.out_fifo_mem$wrmux[61][1][5]$y$7982 $memory\sorter_bridge.out_fifo_mem$wrmux[61][1][4]$y$7978 $memory\sorter_bridge.out_fifo_mem$wrmux[61][1][3]$y$7974 $memory\sorter_bridge.out_fifo_mem$wrmux[61][1][2]$y$7970 $memory\sorter_bridge.out_fifo_mem$wrmux[61][1][1]$y$7966 $memory\sorter_bridge.out_fifo_mem$wrmux[61][1][0]$y$7962 }, Q = \sorter_bridge.out_fifo_mem[61]).
Adding EN signal on $memory\sorter_bridge.out_fifo_mem[60]$3434 ($dff) from module top (D = { $memory\sorter_bridge.out_fifo_mem$wrmux[60][1][7]$y$7922 $memory\sorter_bridge.out_fifo_mem$wrmux[60][1][6]$y$7918 $memory\sorter_bridge.out_fifo_mem$wrmux[60][1][5]$y$7914 $memory\sorter_bridge.out_fifo_mem$wrmux[60][1][4]$y$7910 $memory\sorter_bridge.out_fifo_mem$wrmux[60][1][3]$y$7906 $memory\sorter_bridge.out_fifo_mem$wrmux[60][1][2]$y$7902 $memory\sorter_bridge.out_fifo_mem$wrmux[60][1][1]$y$7898 $memory\sorter_bridge.out_fifo_mem$wrmux[60][1][0]$y$7894 }, Q = \sorter_bridge.out_fifo_mem[60]).
Adding EN signal on $memory\sorter_bridge.out_fifo_mem[5]$3324 ($dff) from module top (D = { $memory\sorter_bridge.out_fifo_mem$wrmux[5][1][7]$y$4118 $memory\sorter_bridge.out_fifo_mem$wrmux[5][1][6]$y$4114 $memory\sorter_bridge.out_fifo_mem$wrmux[5][1][5]$y$4110 $memory\sorter_bridge.out_fifo_mem$wrmux[5][1][4]$y$4106 $memory\sorter_bridge.out_fifo_mem$wrmux[5][1][3]$y$4102 $memory\sorter_bridge.out_fifo_mem$wrmux[5][1][2]$y$4098 $memory\sorter_bridge.out_fifo_mem$wrmux[5][1][1]$y$4094 $memory\sorter_bridge.out_fifo_mem$wrmux[5][1][0]$y$4090 }, Q = \sorter_bridge.out_fifo_mem[5]).
Adding EN signal on $memory\sorter_bridge.out_fifo_mem[59]$3432 ($dff) from module top (D = { $memory\sorter_bridge.out_fifo_mem$wrmux[59][1][7]$y$7854 $memory\sorter_bridge.out_fifo_mem$wrmux[59][1][6]$y$7850 $memory\sorter_bridge.out_fifo_mem$wrmux[59][1][5]$y$7846 $memory\sorter_bridge.out_fifo_mem$wrmux[59][1][4]$y$7842 $memory\sorter_bridge.out_fifo_mem$wrmux[59][1][3]$y$7838 $memory\sorter_bridge.out_fifo_mem$wrmux[59][1][2]$y$7834 $memory\sorter_bridge.out_fifo_mem$wrmux[59][1][1]$y$7830 $memory\sorter_bridge.out_fifo_mem$wrmux[59][1][0]$y$7826 }, Q = \sorter_bridge.out_fifo_mem[59]).
Adding EN signal on $memory\sorter_bridge.out_fifo_mem[58]$3430 ($dff) from module top (D = { $memory\sorter_bridge.out_fifo_mem$wrmux[58][1][7]$y$7786 $memory\sorter_bridge.out_fifo_mem$wrmux[58][1][6]$y$7782 $memory\sorter_bridge.out_fifo_mem$wrmux[58][1][5]$y$7778 $memory\sorter_bridge.out_fifo_mem$wrmux[58][1][4]$y$7774 $memory\sorter_bridge.out_fifo_mem$wrmux[58][1][3]$y$7770 $memory\sorter_bridge.out_fifo_mem$wrmux[58][1][2]$y$7766 $memory\sorter_bridge.out_fifo_mem$wrmux[58][1][1]$y$7762 $memory\sorter_bridge.out_fifo_mem$wrmux[58][1][0]$y$7758 }, Q = \sorter_bridge.out_fifo_mem[58]).
Adding EN signal on $memory\sorter_bridge.out_fifo_mem[57]$3428 ($dff) from module top (D = { $memory\sorter_bridge.out_fifo_mem$wrmux[57][1][7]$y$7718 $memory\sorter_bridge.out_fifo_mem$wrmux[57][1][6]$y$7714 $memory\sorter_bridge.out_fifo_mem$wrmux[57][1][5]$y$7710 $memory\sorter_bridge.out_fifo_mem$wrmux[57][1][4]$y$7706 $memory\sorter_bridge.out_fifo_mem$wrmux[57][1][3]$y$7702 $memory\sorter_bridge.out_fifo_mem$wrmux[57][1][2]$y$7698 $memory\sorter_bridge.out_fifo_mem$wrmux[57][1][1]$y$7694 $memory\sorter_bridge.out_fifo_mem$wrmux[57][1][0]$y$7690 }, Q = \sorter_bridge.out_fifo_mem[57]).
Adding EN signal on $memory\sorter_bridge.out_fifo_mem[56]$3426 ($dff) from module top (D = { $memory\sorter_bridge.out_fifo_mem$wrmux[56][1][7]$y$7650 $memory\sorter_bridge.out_fifo_mem$wrmux[56][1][6]$y$7646 $memory\sorter_bridge.out_fifo_mem$wrmux[56][1][5]$y$7642 $memory\sorter_bridge.out_fifo_mem$wrmux[56][1][4]$y$7638 $memory\sorter_bridge.out_fifo_mem$wrmux[56][1][3]$y$7634 $memory\sorter_bridge.out_fifo_mem$wrmux[56][1][2]$y$7630 $memory\sorter_bridge.out_fifo_mem$wrmux[56][1][1]$y$7626 $memory\sorter_bridge.out_fifo_mem$wrmux[56][1][0]$y$7622 }, Q = \sorter_bridge.out_fifo_mem[56]).
Adding EN signal on $memory\sorter_bridge.out_fifo_mem[55]$3424 ($dff) from module top (D = { $memory\sorter_bridge.out_fifo_mem$wrmux[55][1][7]$y$7578 $memory\sorter_bridge.out_fifo_mem$wrmux[55][1][6]$y$7574 $memory\sorter_bridge.out_fifo_mem$wrmux[55][1][5]$y$7570 $memory\sorter_bridge.out_fifo_mem$wrmux[55][1][4]$y$7566 $memory\sorter_bridge.out_fifo_mem$wrmux[55][1][3]$y$7562 $memory\sorter_bridge.out_fifo_mem$wrmux[55][1][2]$y$7558 $memory\sorter_bridge.out_fifo_mem$wrmux[55][1][1]$y$7554 $memory\sorter_bridge.out_fifo_mem$wrmux[55][1][0]$y$7550 }, Q = \sorter_bridge.out_fifo_mem[55]).
Adding EN signal on $memory\sorter_bridge.out_fifo_mem[54]$3422 ($dff) from module top (D = { $memory\sorter_bridge.out_fifo_mem$wrmux[54][1][7]$y$7510 $memory\sorter_bridge.out_fifo_mem$wrmux[54][1][6]$y$7506 $memory\sorter_bridge.out_fifo_mem$wrmux[54][1][5]$y$7502 $memory\sorter_bridge.out_fifo_mem$wrmux[54][1][4]$y$7498 $memory\sorter_bridge.out_fifo_mem$wrmux[54][1][3]$y$7494 $memory\sorter_bridge.out_fifo_mem$wrmux[54][1][2]$y$7490 $memory\sorter_bridge.out_fifo_mem$wrmux[54][1][1]$y$7486 $memory\sorter_bridge.out_fifo_mem$wrmux[54][1][0]$y$7482 }, Q = \sorter_bridge.out_fifo_mem[54]).
Adding EN signal on $memory\sorter_bridge.out_fifo_mem[53]$3420 ($dff) from module top (D = { $memory\sorter_bridge.out_fifo_mem$wrmux[53][1][7]$y$7442 $memory\sorter_bridge.out_fifo_mem$wrmux[53][1][6]$y$7438 $memory\sorter_bridge.out_fifo_mem$wrmux[53][1][5]$y$7434 $memory\sorter_bridge.out_fifo_mem$wrmux[53][1][4]$y$7430 $memory\sorter_bridge.out_fifo_mem$wrmux[53][1][3]$y$7426 $memory\sorter_bridge.out_fifo_mem$wrmux[53][1][2]$y$7422 $memory\sorter_bridge.out_fifo_mem$wrmux[53][1][1]$y$7418 $memory\sorter_bridge.out_fifo_mem$wrmux[53][1][0]$y$7414 }, Q = \sorter_bridge.out_fifo_mem[53]).
Adding EN signal on $memory\sorter_bridge.out_fifo_mem[52]$3418 ($dff) from module top (D = { $memory\sorter_bridge.out_fifo_mem$wrmux[52][1][7]$y$7374 $memory\sorter_bridge.out_fifo_mem$wrmux[52][1][6]$y$7370 $memory\sorter_bridge.out_fifo_mem$wrmux[52][1][5]$y$7366 $memory\sorter_bridge.out_fifo_mem$wrmux[52][1][4]$y$7362 $memory\sorter_bridge.out_fifo_mem$wrmux[52][1][3]$y$7358 $memory\sorter_bridge.out_fifo_mem$wrmux[52][1][2]$y$7354 $memory\sorter_bridge.out_fifo_mem$wrmux[52][1][1]$y$7350 $memory\sorter_bridge.out_fifo_mem$wrmux[52][1][0]$y$7346 }, Q = \sorter_bridge.out_fifo_mem[52]).
Adding EN signal on $memory\sorter_bridge.out_fifo_mem[51]$3416 ($dff) from module top (D = { $memory\sorter_bridge.out_fifo_mem$wrmux[51][1][7]$y$7306 $memory\sorter_bridge.out_fifo_mem$wrmux[51][1][6]$y$7302 $memory\sorter_bridge.out_fifo_mem$wrmux[51][1][5]$y$7298 $memory\sorter_bridge.out_fifo_mem$wrmux[51][1][4]$y$7294 $memory\sorter_bridge.out_fifo_mem$wrmux[51][1][3]$y$7290 $memory\sorter_bridge.out_fifo_mem$wrmux[51][1][2]$y$7286 $memory\sorter_bridge.out_fifo_mem$wrmux[51][1][1]$y$7282 $memory\sorter_bridge.out_fifo_mem$wrmux[51][1][0]$y$7278 }, Q = \sorter_bridge.out_fifo_mem[51]).
Adding EN signal on $memory\sorter_bridge.out_fifo_mem[50]$3414 ($dff) from module top (D = { $memory\sorter_bridge.out_fifo_mem$wrmux[50][1][7]$y$7238 $memory\sorter_bridge.out_fifo_mem$wrmux[50][1][6]$y$7234 $memory\sorter_bridge.out_fifo_mem$wrmux[50][1][5]$y$7230 $memory\sorter_bridge.out_fifo_mem$wrmux[50][1][4]$y$7226 $memory\sorter_bridge.out_fifo_mem$wrmux[50][1][3]$y$7222 $memory\sorter_bridge.out_fifo_mem$wrmux[50][1][2]$y$7218 $memory\sorter_bridge.out_fifo_mem$wrmux[50][1][1]$y$7214 $memory\sorter_bridge.out_fifo_mem$wrmux[50][1][0]$y$7210 }, Q = \sorter_bridge.out_fifo_mem[50]).
Adding EN signal on $memory\sorter_bridge.out_fifo_mem[4]$3322 ($dff) from module top (D = { $memory\sorter_bridge.out_fifo_mem$wrmux[4][1][7]$y$4046 $memory\sorter_bridge.out_fifo_mem$wrmux[4][1][6]$y$4042 $memory\sorter_bridge.out_fifo_mem$wrmux[4][1][5]$y$4038 $memory\sorter_bridge.out_fifo_mem$wrmux[4][1][4]$y$4034 $memory\sorter_bridge.out_fifo_mem$wrmux[4][1][3]$y$4030 $memory\sorter_bridge.out_fifo_mem$wrmux[4][1][2]$y$4026 $memory\sorter_bridge.out_fifo_mem$wrmux[4][1][1]$y$4022 $memory\sorter_bridge.out_fifo_mem$wrmux[4][1][0]$y$4018 }, Q = \sorter_bridge.out_fifo_mem[4]).
Adding EN signal on $memory\sorter_bridge.out_fifo_mem[49]$3412 ($dff) from module top (D = { $memory\sorter_bridge.out_fifo_mem$wrmux[49][1][7]$y$7170 $memory\sorter_bridge.out_fifo_mem$wrmux[49][1][6]$y$7166 $memory\sorter_bridge.out_fifo_mem$wrmux[49][1][5]$y$7162 $memory\sorter_bridge.out_fifo_mem$wrmux[49][1][4]$y$7158 $memory\sorter_bridge.out_fifo_mem$wrmux[49][1][3]$y$7154 $memory\sorter_bridge.out_fifo_mem$wrmux[49][1][2]$y$7150 $memory\sorter_bridge.out_fifo_mem$wrmux[49][1][1]$y$7146 $memory\sorter_bridge.out_fifo_mem$wrmux[49][1][0]$y$7142 }, Q = \sorter_bridge.out_fifo_mem[49]).
Adding EN signal on $memory\sorter_bridge.out_fifo_mem[48]$3410 ($dff) from module top (D = { $memory\sorter_bridge.out_fifo_mem$wrmux[48][1][7]$y$7102 $memory\sorter_bridge.out_fifo_mem$wrmux[48][1][6]$y$7098 $memory\sorter_bridge.out_fifo_mem$wrmux[48][1][5]$y$7094 $memory\sorter_bridge.out_fifo_mem$wrmux[48][1][4]$y$7090 $memory\sorter_bridge.out_fifo_mem$wrmux[48][1][3]$y$7086 $memory\sorter_bridge.out_fifo_mem$wrmux[48][1][2]$y$7082 $memory\sorter_bridge.out_fifo_mem$wrmux[48][1][1]$y$7078 $memory\sorter_bridge.out_fifo_mem$wrmux[48][1][0]$y$7074 }, Q = \sorter_bridge.out_fifo_mem[48]).
Adding EN signal on $memory\sorter_bridge.out_fifo_mem[47]$3408 ($dff) from module top (D = { $memory\sorter_bridge.out_fifo_mem$wrmux[47][1][7]$y$7026 $memory\sorter_bridge.out_fifo_mem$wrmux[47][1][6]$y$7022 $memory\sorter_bridge.out_fifo_mem$wrmux[47][1][5]$y$7018 $memory\sorter_bridge.out_fifo_mem$wrmux[47][1][4]$y$7014 $memory\sorter_bridge.out_fifo_mem$wrmux[47][1][3]$y$7010 $memory\sorter_bridge.out_fifo_mem$wrmux[47][1][2]$y$7006 $memory\sorter_bridge.out_fifo_mem$wrmux[47][1][1]$y$7002 $memory\sorter_bridge.out_fifo_mem$wrmux[47][1][0]$y$6998 }, Q = \sorter_bridge.out_fifo_mem[47]).
Adding EN signal on $memory\sorter_bridge.out_fifo_mem[46]$3406 ($dff) from module top (D = { $memory\sorter_bridge.out_fifo_mem$wrmux[46][1][7]$y$6958 $memory\sorter_bridge.out_fifo_mem$wrmux[46][1][6]$y$6954 $memory\sorter_bridge.out_fifo_mem$wrmux[46][1][5]$y$6950 $memory\sorter_bridge.out_fifo_mem$wrmux[46][1][4]$y$6946 $memory\sorter_bridge.out_fifo_mem$wrmux[46][1][3]$y$6942 $memory\sorter_bridge.out_fifo_mem$wrmux[46][1][2]$y$6938 $memory\sorter_bridge.out_fifo_mem$wrmux[46][1][1]$y$6934 $memory\sorter_bridge.out_fifo_mem$wrmux[46][1][0]$y$6930 }, Q = \sorter_bridge.out_fifo_mem[46]).
Adding EN signal on $memory\sorter_bridge.out_fifo_mem[45]$3404 ($dff) from module top (D = { $memory\sorter_bridge.out_fifo_mem$wrmux[45][1][7]$y$6890 $memory\sorter_bridge.out_fifo_mem$wrmux[45][1][6]$y$6886 $memory\sorter_bridge.out_fifo_mem$wrmux[45][1][5]$y$6882 $memory\sorter_bridge.out_fifo_mem$wrmux[45][1][4]$y$6878 $memory\sorter_bridge.out_fifo_mem$wrmux[45][1][3]$y$6874 $memory\sorter_bridge.out_fifo_mem$wrmux[45][1][2]$y$6870 $memory\sorter_bridge.out_fifo_mem$wrmux[45][1][1]$y$6866 $memory\sorter_bridge.out_fifo_mem$wrmux[45][1][0]$y$6862 }, Q = \sorter_bridge.out_fifo_mem[45]).
Adding EN signal on $memory\sorter_bridge.out_fifo_mem[44]$3402 ($dff) from module top (D = { $memory\sorter_bridge.out_fifo_mem$wrmux[44][1][7]$y$6822 $memory\sorter_bridge.out_fifo_mem$wrmux[44][1][6]$y$6818 $memory\sorter_bridge.out_fifo_mem$wrmux[44][1][5]$y$6814 $memory\sorter_bridge.out_fifo_mem$wrmux[44][1][4]$y$6810 $memory\sorter_bridge.out_fifo_mem$wrmux[44][1][3]$y$6806 $memory\sorter_bridge.out_fifo_mem$wrmux[44][1][2]$y$6802 $memory\sorter_bridge.out_fifo_mem$wrmux[44][1][1]$y$6798 $memory\sorter_bridge.out_fifo_mem$wrmux[44][1][0]$y$6794 }, Q = \sorter_bridge.out_fifo_mem[44]).
Adding EN signal on $memory\sorter_bridge.out_fifo_mem[43]$3400 ($dff) from module top (D = { $memory\sorter_bridge.out_fifo_mem$wrmux[43][1][7]$y$6754 $memory\sorter_bridge.out_fifo_mem$wrmux[43][1][6]$y$6750 $memory\sorter_bridge.out_fifo_mem$wrmux[43][1][5]$y$6746 $memory\sorter_bridge.out_fifo_mem$wrmux[43][1][4]$y$6742 $memory\sorter_bridge.out_fifo_mem$wrmux[43][1][3]$y$6738 $memory\sorter_bridge.out_fifo_mem$wrmux[43][1][2]$y$6734 $memory\sorter_bridge.out_fifo_mem$wrmux[43][1][1]$y$6730 $memory\sorter_bridge.out_fifo_mem$wrmux[43][1][0]$y$6726 }, Q = \sorter_bridge.out_fifo_mem[43]).
Adding EN signal on $memory\sorter_bridge.out_fifo_mem[42]$3398 ($dff) from module top (D = { $memory\sorter_bridge.out_fifo_mem$wrmux[42][1][7]$y$6686 $memory\sorter_bridge.out_fifo_mem$wrmux[42][1][6]$y$6682 $memory\sorter_bridge.out_fifo_mem$wrmux[42][1][5]$y$6678 $memory\sorter_bridge.out_fifo_mem$wrmux[42][1][4]$y$6674 $memory\sorter_bridge.out_fifo_mem$wrmux[42][1][3]$y$6670 $memory\sorter_bridge.out_fifo_mem$wrmux[42][1][2]$y$6666 $memory\sorter_bridge.out_fifo_mem$wrmux[42][1][1]$y$6662 $memory\sorter_bridge.out_fifo_mem$wrmux[42][1][0]$y$6658 }, Q = \sorter_bridge.out_fifo_mem[42]).
Adding EN signal on $memory\sorter_bridge.out_fifo_mem[41]$3396 ($dff) from module top (D = { $memory\sorter_bridge.out_fifo_mem$wrmux[41][1][7]$y$6618 $memory\sorter_bridge.out_fifo_mem$wrmux[41][1][6]$y$6614 $memory\sorter_bridge.out_fifo_mem$wrmux[41][1][5]$y$6610 $memory\sorter_bridge.out_fifo_mem$wrmux[41][1][4]$y$6606 $memory\sorter_bridge.out_fifo_mem$wrmux[41][1][3]$y$6602 $memory\sorter_bridge.out_fifo_mem$wrmux[41][1][2]$y$6598 $memory\sorter_bridge.out_fifo_mem$wrmux[41][1][1]$y$6594 $memory\sorter_bridge.out_fifo_mem$wrmux[41][1][0]$y$6590 }, Q = \sorter_bridge.out_fifo_mem[41]).
Adding EN signal on $memory\sorter_bridge.out_fifo_mem[40]$3394 ($dff) from module top (D = { $memory\sorter_bridge.out_fifo_mem$wrmux[40][1][7]$y$6550 $memory\sorter_bridge.out_fifo_mem$wrmux[40][1][6]$y$6546 $memory\sorter_bridge.out_fifo_mem$wrmux[40][1][5]$y$6542 $memory\sorter_bridge.out_fifo_mem$wrmux[40][1][4]$y$6538 $memory\sorter_bridge.out_fifo_mem$wrmux[40][1][3]$y$6534 $memory\sorter_bridge.out_fifo_mem$wrmux[40][1][2]$y$6530 $memory\sorter_bridge.out_fifo_mem$wrmux[40][1][1]$y$6526 $memory\sorter_bridge.out_fifo_mem$wrmux[40][1][0]$y$6522 }, Q = \sorter_bridge.out_fifo_mem[40]).
Adding EN signal on $memory\sorter_bridge.out_fifo_mem[3]$3320 ($dff) from module top (D = { $memory\sorter_bridge.out_fifo_mem$wrmux[3][1][7]$y$3966 $memory\sorter_bridge.out_fifo_mem$wrmux[3][1][6]$y$3962 $memory\sorter_bridge.out_fifo_mem$wrmux[3][1][5]$y$3958 $memory\sorter_bridge.out_fifo_mem$wrmux[3][1][4]$y$3954 $memory\sorter_bridge.out_fifo_mem$wrmux[3][1][3]$y$3950 $memory\sorter_bridge.out_fifo_mem$wrmux[3][1][2]$y$3946 $memory\sorter_bridge.out_fifo_mem$wrmux[3][1][1]$y$3942 $memory\sorter_bridge.out_fifo_mem$wrmux[3][1][0]$y$3938 }, Q = \sorter_bridge.out_fifo_mem[3]).
Adding EN signal on $memory\sorter_bridge.out_fifo_mem[39]$3392 ($dff) from module top (D = { $memory\sorter_bridge.out_fifo_mem$wrmux[39][1][7]$y$6478 $memory\sorter_bridge.out_fifo_mem$wrmux[39][1][6]$y$6474 $memory\sorter_bridge.out_fifo_mem$wrmux[39][1][5]$y$6470 $memory\sorter_bridge.out_fifo_mem$wrmux[39][1][4]$y$6466 $memory\sorter_bridge.out_fifo_mem$wrmux[39][1][3]$y$6462 $memory\sorter_bridge.out_fifo_mem$wrmux[39][1][2]$y$6458 $memory\sorter_bridge.out_fifo_mem$wrmux[39][1][1]$y$6454 $memory\sorter_bridge.out_fifo_mem$wrmux[39][1][0]$y$6450 }, Q = \sorter_bridge.out_fifo_mem[39]).
Adding EN signal on $memory\sorter_bridge.out_fifo_mem[38]$3390 ($dff) from module top (D = { $memory\sorter_bridge.out_fifo_mem$wrmux[38][1][7]$y$6410 $memory\sorter_bridge.out_fifo_mem$wrmux[38][1][6]$y$6406 $memory\sorter_bridge.out_fifo_mem$wrmux[38][1][5]$y$6402 $memory\sorter_bridge.out_fifo_mem$wrmux[38][1][4]$y$6398 $memory\sorter_bridge.out_fifo_mem$wrmux[38][1][3]$y$6394 $memory\sorter_bridge.out_fifo_mem$wrmux[38][1][2]$y$6390 $memory\sorter_bridge.out_fifo_mem$wrmux[38][1][1]$y$6386 $memory\sorter_bridge.out_fifo_mem$wrmux[38][1][0]$y$6382 }, Q = \sorter_bridge.out_fifo_mem[38]).
Adding EN signal on $memory\sorter_bridge.out_fifo_mem[37]$3388 ($dff) from module top (D = { $memory\sorter_bridge.out_fifo_mem$wrmux[37][1][7]$y$6342 $memory\sorter_bridge.out_fifo_mem$wrmux[37][1][6]$y$6338 $memory\sorter_bridge.out_fifo_mem$wrmux[37][1][5]$y$6334 $memory\sorter_bridge.out_fifo_mem$wrmux[37][1][4]$y$6330 $memory\sorter_bridge.out_fifo_mem$wrmux[37][1][3]$y$6326 $memory\sorter_bridge.out_fifo_mem$wrmux[37][1][2]$y$6322 $memory\sorter_bridge.out_fifo_mem$wrmux[37][1][1]$y$6318 $memory\sorter_bridge.out_fifo_mem$wrmux[37][1][0]$y$6314 }, Q = \sorter_bridge.out_fifo_mem[37]).
Adding EN signal on $memory\sorter_bridge.out_fifo_mem[36]$3386 ($dff) from module top (D = { $memory\sorter_bridge.out_fifo_mem$wrmux[36][1][7]$y$6274 $memory\sorter_bridge.out_fifo_mem$wrmux[36][1][6]$y$6270 $memory\sorter_bridge.out_fifo_mem$wrmux[36][1][5]$y$6266 $memory\sorter_bridge.out_fifo_mem$wrmux[36][1][4]$y$6262 $memory\sorter_bridge.out_fifo_mem$wrmux[36][1][3]$y$6258 $memory\sorter_bridge.out_fifo_mem$wrmux[36][1][2]$y$6254 $memory\sorter_bridge.out_fifo_mem$wrmux[36][1][1]$y$6250 $memory\sorter_bridge.out_fifo_mem$wrmux[36][1][0]$y$6246 }, Q = \sorter_bridge.out_fifo_mem[36]).
Adding EN signal on $memory\sorter_bridge.out_fifo_mem[35]$3384 ($dff) from module top (D = { $memory\sorter_bridge.out_fifo_mem$wrmux[35][1][7]$y$6206 $memory\sorter_bridge.out_fifo_mem$wrmux[35][1][6]$y$6202 $memory\sorter_bridge.out_fifo_mem$wrmux[35][1][5]$y$6198 $memory\sorter_bridge.out_fifo_mem$wrmux[35][1][4]$y$6194 $memory\sorter_bridge.out_fifo_mem$wrmux[35][1][3]$y$6190 $memory\sorter_bridge.out_fifo_mem$wrmux[35][1][2]$y$6186 $memory\sorter_bridge.out_fifo_mem$wrmux[35][1][1]$y$6182 $memory\sorter_bridge.out_fifo_mem$wrmux[35][1][0]$y$6178 }, Q = \sorter_bridge.out_fifo_mem[35]).
Adding EN signal on $memory\sorter_bridge.out_fifo_mem[34]$3382 ($dff) from module top (D = { $memory\sorter_bridge.out_fifo_mem$wrmux[34][1][7]$y$6138 $memory\sorter_bridge.out_fifo_mem$wrmux[34][1][6]$y$6134 $memory\sorter_bridge.out_fifo_mem$wrmux[34][1][5]$y$6130 $memory\sorter_bridge.out_fifo_mem$wrmux[34][1][4]$y$6126 $memory\sorter_bridge.out_fifo_mem$wrmux[34][1][3]$y$6122 $memory\sorter_bridge.out_fifo_mem$wrmux[34][1][2]$y$6118 $memory\sorter_bridge.out_fifo_mem$wrmux[34][1][1]$y$6114 $memory\sorter_bridge.out_fifo_mem$wrmux[34][1][0]$y$6110 }, Q = \sorter_bridge.out_fifo_mem[34]).
Adding EN signal on $memory\sorter_bridge.out_fifo_mem[33]$3380 ($dff) from module top (D = { $memory\sorter_bridge.out_fifo_mem$wrmux[33][1][7]$y$6070 $memory\sorter_bridge.out_fifo_mem$wrmux[33][1][6]$y$6066 $memory\sorter_bridge.out_fifo_mem$wrmux[33][1][5]$y$6062 $memory\sorter_bridge.out_fifo_mem$wrmux[33][1][4]$y$6058 $memory\sorter_bridge.out_fifo_mem$wrmux[33][1][3]$y$6054 $memory\sorter_bridge.out_fifo_mem$wrmux[33][1][2]$y$6050 $memory\sorter_bridge.out_fifo_mem$wrmux[33][1][1]$y$6046 $memory\sorter_bridge.out_fifo_mem$wrmux[33][1][0]$y$6042 }, Q = \sorter_bridge.out_fifo_mem[33]).
Adding EN signal on $memory\sorter_bridge.out_fifo_mem[32]$3378 ($dff) from module top (D = { $memory\sorter_bridge.out_fifo_mem$wrmux[32][1][7]$y$6002 $memory\sorter_bridge.out_fifo_mem$wrmux[32][1][6]$y$5998 $memory\sorter_bridge.out_fifo_mem$wrmux[32][1][5]$y$5994 $memory\sorter_bridge.out_fifo_mem$wrmux[32][1][4]$y$5990 $memory\sorter_bridge.out_fifo_mem$wrmux[32][1][3]$y$5986 $memory\sorter_bridge.out_fifo_mem$wrmux[32][1][2]$y$5982 $memory\sorter_bridge.out_fifo_mem$wrmux[32][1][1]$y$5978 $memory\sorter_bridge.out_fifo_mem$wrmux[32][1][0]$y$5974 }, Q = \sorter_bridge.out_fifo_mem[32]).
Adding EN signal on $memory\sorter_bridge.out_fifo_mem[31]$3376 ($dff) from module top (D = { $memory\sorter_bridge.out_fifo_mem$wrmux[31][1][7]$y$5922 $memory\sorter_bridge.out_fifo_mem$wrmux[31][1][6]$y$5918 $memory\sorter_bridge.out_fifo_mem$wrmux[31][1][5]$y$5914 $memory\sorter_bridge.out_fifo_mem$wrmux[31][1][4]$y$5910 $memory\sorter_bridge.out_fifo_mem$wrmux[31][1][3]$y$5906 $memory\sorter_bridge.out_fifo_mem$wrmux[31][1][2]$y$5902 $memory\sorter_bridge.out_fifo_mem$wrmux[31][1][1]$y$5898 $memory\sorter_bridge.out_fifo_mem$wrmux[31][1][0]$y$5894 }, Q = \sorter_bridge.out_fifo_mem[31]).
Adding EN signal on $memory\sorter_bridge.out_fifo_mem[30]$3374 ($dff) from module top (D = { $memory\sorter_bridge.out_fifo_mem$wrmux[30][1][7]$y$5854 $memory\sorter_bridge.out_fifo_mem$wrmux[30][1][6]$y$5850 $memory\sorter_bridge.out_fifo_mem$wrmux[30][1][5]$y$5846 $memory\sorter_bridge.out_fifo_mem$wrmux[30][1][4]$y$5842 $memory\sorter_bridge.out_fifo_mem$wrmux[30][1][3]$y$5838 $memory\sorter_bridge.out_fifo_mem$wrmux[30][1][2]$y$5834 $memory\sorter_bridge.out_fifo_mem$wrmux[30][1][1]$y$5830 $memory\sorter_bridge.out_fifo_mem$wrmux[30][1][0]$y$5826 }, Q = \sorter_bridge.out_fifo_mem[30]).
Adding EN signal on $memory\sorter_bridge.out_fifo_mem[2]$3318 ($dff) from module top (D = { $memory\sorter_bridge.out_fifo_mem$wrmux[2][1][7]$y$3894 $memory\sorter_bridge.out_fifo_mem$wrmux[2][1][6]$y$3890 $memory\sorter_bridge.out_fifo_mem$wrmux[2][1][5]$y$3886 $memory\sorter_bridge.out_fifo_mem$wrmux[2][1][4]$y$3882 $memory\sorter_bridge.out_fifo_mem$wrmux[2][1][3]$y$3878 $memory\sorter_bridge.out_fifo_mem$wrmux[2][1][2]$y$3874 $memory\sorter_bridge.out_fifo_mem$wrmux[2][1][1]$y$3870 $memory\sorter_bridge.out_fifo_mem$wrmux[2][1][0]$y$3866 }, Q = \sorter_bridge.out_fifo_mem[2]).
Adding EN signal on $memory\sorter_bridge.out_fifo_mem[29]$3372 ($dff) from module top (D = { $memory\sorter_bridge.out_fifo_mem$wrmux[29][1][7]$y$5786 $memory\sorter_bridge.out_fifo_mem$wrmux[29][1][6]$y$5782 $memory\sorter_bridge.out_fifo_mem$wrmux[29][1][5]$y$5778 $memory\sorter_bridge.out_fifo_mem$wrmux[29][1][4]$y$5774 $memory\sorter_bridge.out_fifo_mem$wrmux[29][1][3]$y$5770 $memory\sorter_bridge.out_fifo_mem$wrmux[29][1][2]$y$5766 $memory\sorter_bridge.out_fifo_mem$wrmux[29][1][1]$y$5762 $memory\sorter_bridge.out_fifo_mem$wrmux[29][1][0]$y$5758 }, Q = \sorter_bridge.out_fifo_mem[29]).
Adding EN signal on $memory\sorter_bridge.out_fifo_mem[28]$3370 ($dff) from module top (D = { $memory\sorter_bridge.out_fifo_mem$wrmux[28][1][7]$y$5718 $memory\sorter_bridge.out_fifo_mem$wrmux[28][1][6]$y$5714 $memory\sorter_bridge.out_fifo_mem$wrmux[28][1][5]$y$5710 $memory\sorter_bridge.out_fifo_mem$wrmux[28][1][4]$y$5706 $memory\sorter_bridge.out_fifo_mem$wrmux[28][1][3]$y$5702 $memory\sorter_bridge.out_fifo_mem$wrmux[28][1][2]$y$5698 $memory\sorter_bridge.out_fifo_mem$wrmux[28][1][1]$y$5694 $memory\sorter_bridge.out_fifo_mem$wrmux[28][1][0]$y$5690 }, Q = \sorter_bridge.out_fifo_mem[28]).
Adding EN signal on $memory\sorter_bridge.out_fifo_mem[27]$3368 ($dff) from module top (D = { $memory\sorter_bridge.out_fifo_mem$wrmux[27][1][7]$y$5650 $memory\sorter_bridge.out_fifo_mem$wrmux[27][1][6]$y$5646 $memory\sorter_bridge.out_fifo_mem$wrmux[27][1][5]$y$5642 $memory\sorter_bridge.out_fifo_mem$wrmux[27][1][4]$y$5638 $memory\sorter_bridge.out_fifo_mem$wrmux[27][1][3]$y$5634 $memory\sorter_bridge.out_fifo_mem$wrmux[27][1][2]$y$5630 $memory\sorter_bridge.out_fifo_mem$wrmux[27][1][1]$y$5626 $memory\sorter_bridge.out_fifo_mem$wrmux[27][1][0]$y$5622 }, Q = \sorter_bridge.out_fifo_mem[27]).
Adding EN signal on $memory\sorter_bridge.out_fifo_mem[26]$3366 ($dff) from module top (D = { $memory\sorter_bridge.out_fifo_mem$wrmux[26][1][7]$y$5582 $memory\sorter_bridge.out_fifo_mem$wrmux[26][1][6]$y$5578 $memory\sorter_bridge.out_fifo_mem$wrmux[26][1][5]$y$5574 $memory\sorter_bridge.out_fifo_mem$wrmux[26][1][4]$y$5570 $memory\sorter_bridge.out_fifo_mem$wrmux[26][1][3]$y$5566 $memory\sorter_bridge.out_fifo_mem$wrmux[26][1][2]$y$5562 $memory\sorter_bridge.out_fifo_mem$wrmux[26][1][1]$y$5558 $memory\sorter_bridge.out_fifo_mem$wrmux[26][1][0]$y$5554 }, Q = \sorter_bridge.out_fifo_mem[26]).
Adding EN signal on $memory\sorter_bridge.out_fifo_mem[25]$3364 ($dff) from module top (D = { $memory\sorter_bridge.out_fifo_mem$wrmux[25][1][7]$y$5514 $memory\sorter_bridge.out_fifo_mem$wrmux[25][1][6]$y$5510 $memory\sorter_bridge.out_fifo_mem$wrmux[25][1][5]$y$5506 $memory\sorter_bridge.out_fifo_mem$wrmux[25][1][4]$y$5502 $memory\sorter_bridge.out_fifo_mem$wrmux[25][1][3]$y$5498 $memory\sorter_bridge.out_fifo_mem$wrmux[25][1][2]$y$5494 $memory\sorter_bridge.out_fifo_mem$wrmux[25][1][1]$y$5490 $memory\sorter_bridge.out_fifo_mem$wrmux[25][1][0]$y$5486 }, Q = \sorter_bridge.out_fifo_mem[25]).
Adding EN signal on $memory\sorter_bridge.out_fifo_mem[24]$3362 ($dff) from module top (D = { $memory\sorter_bridge.out_fifo_mem$wrmux[24][1][7]$y$5446 $memory\sorter_bridge.out_fifo_mem$wrmux[24][1][6]$y$5442 $memory\sorter_bridge.out_fifo_mem$wrmux[24][1][5]$y$5438 $memory\sorter_bridge.out_fifo_mem$wrmux[24][1][4]$y$5434 $memory\sorter_bridge.out_fifo_mem$wrmux[24][1][3]$y$5430 $memory\sorter_bridge.out_fifo_mem$wrmux[24][1][2]$y$5426 $memory\sorter_bridge.out_fifo_mem$wrmux[24][1][1]$y$5422 $memory\sorter_bridge.out_fifo_mem$wrmux[24][1][0]$y$5418 }, Q = \sorter_bridge.out_fifo_mem[24]).
Adding EN signal on $memory\sorter_bridge.out_fifo_mem[23]$3360 ($dff) from module top (D = { $memory\sorter_bridge.out_fifo_mem$wrmux[23][1][7]$y$5374 $memory\sorter_bridge.out_fifo_mem$wrmux[23][1][6]$y$5370 $memory\sorter_bridge.out_fifo_mem$wrmux[23][1][5]$y$5366 $memory\sorter_bridge.out_fifo_mem$wrmux[23][1][4]$y$5362 $memory\sorter_bridge.out_fifo_mem$wrmux[23][1][3]$y$5358 $memory\sorter_bridge.out_fifo_mem$wrmux[23][1][2]$y$5354 $memory\sorter_bridge.out_fifo_mem$wrmux[23][1][1]$y$5350 $memory\sorter_bridge.out_fifo_mem$wrmux[23][1][0]$y$5346 }, Q = \sorter_bridge.out_fifo_mem[23]).
Adding EN signal on $memory\sorter_bridge.out_fifo_mem[22]$3358 ($dff) from module top (D = { $memory\sorter_bridge.out_fifo_mem$wrmux[22][1][7]$y$5306 $memory\sorter_bridge.out_fifo_mem$wrmux[22][1][6]$y$5302 $memory\sorter_bridge.out_fifo_mem$wrmux[22][1][5]$y$5298 $memory\sorter_bridge.out_fifo_mem$wrmux[22][1][4]$y$5294 $memory\sorter_bridge.out_fifo_mem$wrmux[22][1][3]$y$5290 $memory\sorter_bridge.out_fifo_mem$wrmux[22][1][2]$y$5286 $memory\sorter_bridge.out_fifo_mem$wrmux[22][1][1]$y$5282 $memory\sorter_bridge.out_fifo_mem$wrmux[22][1][0]$y$5278 }, Q = \sorter_bridge.out_fifo_mem[22]).
Adding EN signal on $memory\sorter_bridge.out_fifo_mem[21]$3356 ($dff) from module top (D = { $memory\sorter_bridge.out_fifo_mem$wrmux[21][1][7]$y$5238 $memory\sorter_bridge.out_fifo_mem$wrmux[21][1][6]$y$5234 $memory\sorter_bridge.out_fifo_mem$wrmux[21][1][5]$y$5230 $memory\sorter_bridge.out_fifo_mem$wrmux[21][1][4]$y$5226 $memory\sorter_bridge.out_fifo_mem$wrmux[21][1][3]$y$5222 $memory\sorter_bridge.out_fifo_mem$wrmux[21][1][2]$y$5218 $memory\sorter_bridge.out_fifo_mem$wrmux[21][1][1]$y$5214 $memory\sorter_bridge.out_fifo_mem$wrmux[21][1][0]$y$5210 }, Q = \sorter_bridge.out_fifo_mem[21]).
Adding EN signal on $memory\sorter_bridge.out_fifo_mem[20]$3354 ($dff) from module top (D = { $memory\sorter_bridge.out_fifo_mem$wrmux[20][1][7]$y$5170 $memory\sorter_bridge.out_fifo_mem$wrmux[20][1][6]$y$5166 $memory\sorter_bridge.out_fifo_mem$wrmux[20][1][5]$y$5162 $memory\sorter_bridge.out_fifo_mem$wrmux[20][1][4]$y$5158 $memory\sorter_bridge.out_fifo_mem$wrmux[20][1][3]$y$5154 $memory\sorter_bridge.out_fifo_mem$wrmux[20][1][2]$y$5150 $memory\sorter_bridge.out_fifo_mem$wrmux[20][1][1]$y$5146 $memory\sorter_bridge.out_fifo_mem$wrmux[20][1][0]$y$5142 }, Q = \sorter_bridge.out_fifo_mem[20]).
Adding EN signal on $memory\sorter_bridge.out_fifo_mem[1]$3316 ($dff) from module top (D = { $memory\sorter_bridge.out_fifo_mem$wrmux[1][1][7]$y$3814 $memory\sorter_bridge.out_fifo_mem$wrmux[1][1][6]$y$3810 $memory\sorter_bridge.out_fifo_mem$wrmux[1][1][5]$y$3806 $memory\sorter_bridge.out_fifo_mem$wrmux[1][1][4]$y$3802 $memory\sorter_bridge.out_fifo_mem$wrmux[1][1][3]$y$3798 $memory\sorter_bridge.out_fifo_mem$wrmux[1][1][2]$y$3794 $memory\sorter_bridge.out_fifo_mem$wrmux[1][1][1]$y$3790 $memory\sorter_bridge.out_fifo_mem$wrmux[1][1][0]$y$3786 }, Q = \sorter_bridge.out_fifo_mem[1]).
Adding EN signal on $memory\sorter_bridge.out_fifo_mem[19]$3352 ($dff) from module top (D = { $memory\sorter_bridge.out_fifo_mem$wrmux[19][1][7]$y$5102 $memory\sorter_bridge.out_fifo_mem$wrmux[19][1][6]$y$5098 $memory\sorter_bridge.out_fifo_mem$wrmux[19][1][5]$y$5094 $memory\sorter_bridge.out_fifo_mem$wrmux[19][1][4]$y$5090 $memory\sorter_bridge.out_fifo_mem$wrmux[19][1][3]$y$5086 $memory\sorter_bridge.out_fifo_mem$wrmux[19][1][2]$y$5082 $memory\sorter_bridge.out_fifo_mem$wrmux[19][1][1]$y$5078 $memory\sorter_bridge.out_fifo_mem$wrmux[19][1][0]$y$5074 }, Q = \sorter_bridge.out_fifo_mem[19]).
Adding EN signal on $memory\sorter_bridge.out_fifo_mem[18]$3350 ($dff) from module top (D = { $memory\sorter_bridge.out_fifo_mem$wrmux[18][1][7]$y$5034 $memory\sorter_bridge.out_fifo_mem$wrmux[18][1][6]$y$5030 $memory\sorter_bridge.out_fifo_mem$wrmux[18][1][5]$y$5026 $memory\sorter_bridge.out_fifo_mem$wrmux[18][1][4]$y$5022 $memory\sorter_bridge.out_fifo_mem$wrmux[18][1][3]$y$5018 $memory\sorter_bridge.out_fifo_mem$wrmux[18][1][2]$y$5014 $memory\sorter_bridge.out_fifo_mem$wrmux[18][1][1]$y$5010 $memory\sorter_bridge.out_fifo_mem$wrmux[18][1][0]$y$5006 }, Q = \sorter_bridge.out_fifo_mem[18]).
Adding EN signal on $memory\sorter_bridge.out_fifo_mem[17]$3348 ($dff) from module top (D = { $memory\sorter_bridge.out_fifo_mem$wrmux[17][1][7]$y$4966 $memory\sorter_bridge.out_fifo_mem$wrmux[17][1][6]$y$4962 $memory\sorter_bridge.out_fifo_mem$wrmux[17][1][5]$y$4958 $memory\sorter_bridge.out_fifo_mem$wrmux[17][1][4]$y$4954 $memory\sorter_bridge.out_fifo_mem$wrmux[17][1][3]$y$4950 $memory\sorter_bridge.out_fifo_mem$wrmux[17][1][2]$y$4946 $memory\sorter_bridge.out_fifo_mem$wrmux[17][1][1]$y$4942 $memory\sorter_bridge.out_fifo_mem$wrmux[17][1][0]$y$4938 }, Q = \sorter_bridge.out_fifo_mem[17]).
Adding EN signal on $memory\sorter_bridge.out_fifo_mem[16]$3346 ($dff) from module top (D = { $memory\sorter_bridge.out_fifo_mem$wrmux[16][1][7]$y$4898 $memory\sorter_bridge.out_fifo_mem$wrmux[16][1][6]$y$4894 $memory\sorter_bridge.out_fifo_mem$wrmux[16][1][5]$y$4890 $memory\sorter_bridge.out_fifo_mem$wrmux[16][1][4]$y$4886 $memory\sorter_bridge.out_fifo_mem$wrmux[16][1][3]$y$4882 $memory\sorter_bridge.out_fifo_mem$wrmux[16][1][2]$y$4878 $memory\sorter_bridge.out_fifo_mem$wrmux[16][1][1]$y$4874 $memory\sorter_bridge.out_fifo_mem$wrmux[16][1][0]$y$4870 }, Q = \sorter_bridge.out_fifo_mem[16]).
Adding EN signal on $memory\sorter_bridge.out_fifo_mem[15]$3344 ($dff) from module top (D = { $memory\sorter_bridge.out_fifo_mem$wrmux[15][1][7]$y$4818 $memory\sorter_bridge.out_fifo_mem$wrmux[15][1][6]$y$4814 $memory\sorter_bridge.out_fifo_mem$wrmux[15][1][5]$y$4810 $memory\sorter_bridge.out_fifo_mem$wrmux[15][1][4]$y$4806 $memory\sorter_bridge.out_fifo_mem$wrmux[15][1][3]$y$4802 $memory\sorter_bridge.out_fifo_mem$wrmux[15][1][2]$y$4798 $memory\sorter_bridge.out_fifo_mem$wrmux[15][1][1]$y$4794 $memory\sorter_bridge.out_fifo_mem$wrmux[15][1][0]$y$4790 }, Q = \sorter_bridge.out_fifo_mem[15]).
Adding EN signal on $memory\sorter_bridge.out_fifo_mem[14]$3342 ($dff) from module top (D = { $memory\sorter_bridge.out_fifo_mem$wrmux[14][1][7]$y$4750 $memory\sorter_bridge.out_fifo_mem$wrmux[14][1][6]$y$4746 $memory\sorter_bridge.out_fifo_mem$wrmux[14][1][5]$y$4742 $memory\sorter_bridge.out_fifo_mem$wrmux[14][1][4]$y$4738 $memory\sorter_bridge.out_fifo_mem$wrmux[14][1][3]$y$4734 $memory\sorter_bridge.out_fifo_mem$wrmux[14][1][2]$y$4730 $memory\sorter_bridge.out_fifo_mem$wrmux[14][1][1]$y$4726 $memory\sorter_bridge.out_fifo_mem$wrmux[14][1][0]$y$4722 }, Q = \sorter_bridge.out_fifo_mem[14]).
Adding EN signal on $memory\sorter_bridge.out_fifo_mem[13]$3340 ($dff) from module top (D = { $memory\sorter_bridge.out_fifo_mem$wrmux[13][1][7]$y$4682 $memory\sorter_bridge.out_fifo_mem$wrmux[13][1][6]$y$4678 $memory\sorter_bridge.out_fifo_mem$wrmux[13][1][5]$y$4674 $memory\sorter_bridge.out_fifo_mem$wrmux[13][1][4]$y$4670 $memory\sorter_bridge.out_fifo_mem$wrmux[13][1][3]$y$4666 $memory\sorter_bridge.out_fifo_mem$wrmux[13][1][2]$y$4662 $memory\sorter_bridge.out_fifo_mem$wrmux[13][1][1]$y$4658 $memory\sorter_bridge.out_fifo_mem$wrmux[13][1][0]$y$4654 }, Q = \sorter_bridge.out_fifo_mem[13]).
Adding EN signal on $memory\sorter_bridge.out_fifo_mem[12]$3338 ($dff) from module top (D = { $memory\sorter_bridge.out_fifo_mem$wrmux[12][1][7]$y$4614 $memory\sorter_bridge.out_fifo_mem$wrmux[12][1][6]$y$4610 $memory\sorter_bridge.out_fifo_mem$wrmux[12][1][5]$y$4606 $memory\sorter_bridge.out_fifo_mem$wrmux[12][1][4]$y$4602 $memory\sorter_bridge.out_fifo_mem$wrmux[12][1][3]$y$4598 $memory\sorter_bridge.out_fifo_mem$wrmux[12][1][2]$y$4594 $memory\sorter_bridge.out_fifo_mem$wrmux[12][1][1]$y$4590 $memory\sorter_bridge.out_fifo_mem$wrmux[12][1][0]$y$4586 }, Q = \sorter_bridge.out_fifo_mem[12]).
Adding EN signal on $memory\sorter_bridge.out_fifo_mem[11]$3336 ($dff) from module top (D = { $memory\sorter_bridge.out_fifo_mem$wrmux[11][1][7]$y$4546 $memory\sorter_bridge.out_fifo_mem$wrmux[11][1][6]$y$4542 $memory\sorter_bridge.out_fifo_mem$wrmux[11][1][5]$y$4538 $memory\sorter_bridge.out_fifo_mem$wrmux[11][1][4]$y$4534 $memory\sorter_bridge.out_fifo_mem$wrmux[11][1][3]$y$4530 $memory\sorter_bridge.out_fifo_mem$wrmux[11][1][2]$y$4526 $memory\sorter_bridge.out_fifo_mem$wrmux[11][1][1]$y$4522 $memory\sorter_bridge.out_fifo_mem$wrmux[11][1][0]$y$4518 }, Q = \sorter_bridge.out_fifo_mem[11]).
Adding EN signal on $memory\sorter_bridge.out_fifo_mem[10]$3334 ($dff) from module top (D = { $memory\sorter_bridge.out_fifo_mem$wrmux[10][1][7]$y$4478 $memory\sorter_bridge.out_fifo_mem$wrmux[10][1][6]$y$4474 $memory\sorter_bridge.out_fifo_mem$wrmux[10][1][5]$y$4470 $memory\sorter_bridge.out_fifo_mem$wrmux[10][1][4]$y$4466 $memory\sorter_bridge.out_fifo_mem$wrmux[10][1][3]$y$4462 $memory\sorter_bridge.out_fifo_mem$wrmux[10][1][2]$y$4458 $memory\sorter_bridge.out_fifo_mem$wrmux[10][1][1]$y$4454 $memory\sorter_bridge.out_fifo_mem$wrmux[10][1][0]$y$4450 }, Q = \sorter_bridge.out_fifo_mem[10]).
Adding EN signal on $memory\sorter_bridge.out_fifo_mem[0]$3314 ($dff) from module top (D = { $memory\sorter_bridge.out_fifo_mem$wrmux[0][1][7]$y$3738 $memory\sorter_bridge.out_fifo_mem$wrmux[0][1][6]$y$3734 $memory\sorter_bridge.out_fifo_mem$wrmux[0][1][5]$y$3730 $memory\sorter_bridge.out_fifo_mem$wrmux[0][1][4]$y$3726 $memory\sorter_bridge.out_fifo_mem$wrmux[0][1][3]$y$3722 $memory\sorter_bridge.out_fifo_mem$wrmux[0][1][2]$y$3718 $memory\sorter_bridge.out_fifo_mem$wrmux[0][1][1]$y$3714 $memory\sorter_bridge.out_fifo_mem$wrmux[0][1][0]$y$3710 }, Q = \sorter_bridge.out_fifo_mem[0]).

2.29.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 1 unused cells and 3 unused wires.
<suppressed ~2 debug messages>

2.29.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~64 debug messages>

2.29.16. Rerunning OPT passes. (Maybe there is more to do..)

2.29.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~561 debug messages>

2.29.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

2.29.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.29.20. Executing OPT_DFF pass (perform DFF optimizations).

2.29.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.29.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.29.23. Finished OPT passes. (There is nothing left to do.)

2.30. Executing ICE40_WRAPCARRY pass (wrap carries).

2.31. Executing TECHMAP pass (map to technology primitives).

2.31.1. Executing Verilog-2005 frontend: /tools/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/tools/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

2.31.2. Executing Verilog-2005 frontend: /tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/tools/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

2.31.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $reduce_and.
Using template $paramod$f30f8fc2e30bd83d28cb1ad43b9d9ec083109075\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$aa43f2dbffadf36a7e9a5a6a61a7417f2989191d\_80_ice40_alu for cells of type $alu.
Using template $paramod$8742280fdebca84e1c87f2a86ed84f62d558f4cc\_80_ice40_alu for cells of type $alu.
Using template $paramod$3826c06832e910ed7e3a5e37dc9a6adea7917f5a\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$32efbfac1c4dc57230cf86180788fdfd12e3b511\_80_ice40_alu for cells of type $alu.
Using template $paramod$20b1d0597707d55efcb9664e40f63985956d7680\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $lut.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $sdffce.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod$2af30114e9bd4ccb04dad757b3f0a8f6bf0615b0\_80_ice40_alu for cells of type $alu.
Using template $paramod$754650b284649a026620fc6856e5b6886cbfe794\_80_ice40_alu for cells of type $alu.
Using template $paramod$c4905825bb8ecc38b98eb4167e8b007447af7884\_80_ice40_alu for cells of type $alu.
Using template $paramod$6df0329addda9228fcc2546de2aaf14ad26c98e1\_80_ice40_alu for cells of type $alu.
Using template $paramod$a1665ef28c749ebcdbe9aecd466e644647b56463\_80_ice40_alu for cells of type $alu.
Using template $paramod$5fa769bd6f6ca230a24c9bbc0e120f15bcfea838\_90_pmux for cells of type $pmux.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$ed0bb9616228df1e6c226f91f8133e751815f1b1\_90_pmux for cells of type $pmux.
Using template $paramod$ea402187f386206c0840504755479bf827f47707\_80_ice40_alu for cells of type $alu.
Using template $paramod$10ed987432f06055e5279101f9ec60a49861b43c\_80_ice40_alu for cells of type $alu.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_80_ice40_alu for cells of type $alu.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_80_ice40_alu for cells of type $alu.
Using template $paramod$821d2886e47353e724eaca46af4992e9c3e6ac1d\_80_ice40_alu for cells of type $alu.
Using template $paramod$dc04b7d98e503a7bab16fce2df70e6e2c5ca34d6\_80_ice40_alu for cells of type $alu.
Using template $paramod$67e8f4b8dba01cd3d8fc718acd02276257d102de\_80_ice40_alu for cells of type $alu.
Using template $paramod$3bb72ad0665cdca279bbc49ed6a39f403f16497f\_80_ice40_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $pos.
No more expansions possible.
<suppressed ~2589 debug messages>

2.32. Executing OPT pass (performing simple optimizations).

2.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~962 debug messages>

2.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~792 debug messages>
Removed a total of 264 cells.

2.32.3. Executing OPT_DFF pass (perform DFF optimizations).

2.32.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 113 unused cells and 1044 unused wires.
<suppressed ~117 debug messages>

2.32.5. Finished fast OPT passes.

2.33. Executing ICE40_OPT pass (performing simple optimizations).

2.33.1. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$2912.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$2912.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$2917.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$2917.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$2922.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$2922.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$2938.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$2938.BB [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$2977.slice[0].carry: CO=\por_cnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$2980.slice[0].carry: CO=\sorter_bridge.length_r [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$2980.slice[16].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$2983.slice[0].carry: CO=\sorter_bridge.out_wr_ptr [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$2986.slice[0].carry: CO=\uart_inst.uart_tx_inst.bit_cnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$2989.slice[0].carry: CO=$auto$alumacc.cc:485:replace_alu$2983.Y [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$2992.slice[0].carry: CO=\sorter_bridge.out_count [1]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$2995.slice[0].carry: CO=\sorter_bridge.input_count_r [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$2998.slice[0].carry: CO=\sorter_bridge.fifo_wr_ptr [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$3001.slice[0].carry: CO=\sorter_bridge.fifo_count [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$3004.slice[0].carry: CO=\sorter_bridge.fifo_rd_ptr [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$3007.slice[0].carry: CO=\sorter_bridge.out_rd_ptr [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$3010.slice[0].carry: CO=\sorter_bridge.output_bytes_sent_r [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$3013.slice[0].carry: CO=\sorter_bridge.start_hold_r [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$3016.slice[0].carry: CO=\sorter_bridge.fifo_count [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$3019.slice[0].carry: CO=\sorter_bridge.out_count [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$3022.slice[0].carry: CO=\sorter_bridge.sorter.count_ram.rd_data_l [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$3025.slice[0].carry: CO=\sorter_bridge.sorter.loaded_count_r [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$3028.slice[0].carry: CO=\sorter_bridge.sorter.clear_idx_r [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$3031.slice[0].carry: CO=\sorter_bridge.sorter.scan_addr_r [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$3034.slice[0].carry: CO=\sorter_bridge.sorter.emit_remaining_r [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$3037.slice[0].carry: CO=\uart_inst.uart_rx_inst.prescale_reg [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$3040.slice[0].carry: CO=\uart_inst.uart_rx_inst.bit_cnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) top.$auto$alumacc.cc:485:replace_alu$3043.slice[0].carry: CO=\uart_inst.uart_tx_inst.prescale_reg [0]

2.33.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~529 debug messages>

2.33.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.33.4. Executing OPT_DFF pass (perform DFF optimizations).

2.33.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 4 unused cells and 518 unused wires.
<suppressed ~5 debug messages>

2.33.6. Rerunning OPT passes. (Removed registers in this run.)

2.33.7. Running ICE40 specific optimizations.

2.33.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.33.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.33.10. Executing OPT_DFF pass (perform DFF optimizations).

2.33.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.33.12. Finished OPT passes. (There is nothing left to do.)

2.34. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

2.35. Executing TECHMAP pass (map to technology primitives).

2.35.1. Executing Verilog-2005 frontend: /tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

2.35.2. Continuing TECHMAP pass.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
Using template \$_SDFFCE_PP0P_ for cells of type $_SDFFCE_PP0P_.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
No more expansions possible.
<suppressed ~848 debug messages>

2.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~6 debug messages>

2.37. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping top.$auto$alumacc.cc:485:replace_alu$2977.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$2980.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$2980.slice[16].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$2983.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$2986.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$2989.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$2992.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$2995.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$2998.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$3001.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$3004.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$3007.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$3010.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$3013.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$3016.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$3019.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$3022.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$3025.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$3028.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$3031.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$3034.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$3037.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$3040.slice[0].carry ($lut).
Mapping top.$auto$alumacc.cc:485:replace_alu$3043.slice[0].carry ($lut).

2.38. Executing ICE40_OPT pass (performing simple optimizations).

2.38.1. Running ICE40 specific optimizations.

2.38.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~447 debug messages>

2.38.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~1431 debug messages>
Removed a total of 477 cells.

2.38.4. Executing OPT_DFF pass (perform DFF optimizations).

2.38.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 4885 unused wires.
<suppressed ~1 debug messages>

2.38.6. Rerunning OPT passes. (Removed registers in this run.)

2.38.7. Running ICE40 specific optimizations.

2.38.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.38.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.38.10. Executing OPT_DFF pass (perform DFF optimizations).

2.38.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.38.12. Finished OPT passes. (There is nothing left to do.)

2.39. Executing TECHMAP pass (map to technology primitives).

2.39.1. Executing Verilog-2005 frontend: /tools/oss-cad-suite/lib/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/tools/oss-cad-suite/lib/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

2.39.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

2.40. Executing Verilog-2005 frontend: /tools/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v
Parsing Verilog input from `/tools/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__ICE40_CARRY_WRAPPER'.
Successfully finished Verilog frontend.

2.41. Executing ABC9 pass.

2.41.1. Executing ABC9_OPS pass (helper functions for ABC9).

2.41.2. Executing ABC9_OPS pass (helper functions for ABC9).

2.41.3. Executing SCC pass (detecting logic loops).
Found 0 SCCs in module top.
Found 0 SCCs.

2.41.4. Executing ABC9_OPS pass (helper functions for ABC9).

2.41.5. Executing PROC pass (convert processes to netlists).

2.41.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.41.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

2.41.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

2.41.5.4. Executing PROC_INIT pass (extract init attributes).

2.41.5.5. Executing PROC_ARST pass (detect async resets in processes).

2.41.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

2.41.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

2.41.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).

2.41.5.9. Executing PROC_DFF pass (convert process syncs to FFs).

2.41.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

2.41.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

2.41.5.12. Executing OPT_EXPR pass (perform const folding).

2.41.6. Executing TECHMAP pass (map to technology primitives).

2.41.6.1. Executing Verilog-2005 frontend: /tools/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/tools/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

2.41.6.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~128 debug messages>

2.41.7. Executing OPT pass (performing simple optimizations).

2.41.7.1. Executing OPT_EXPR pass (perform const folding).

2.41.7.2. Executing OPT_MERGE pass (detect identical cells).
Removed a total of 0 cells.

2.41.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Removed 0 multiplexer ports.

2.41.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
Performed a total of 0 changes.

2.41.7.5. Executing OPT_MERGE pass (detect identical cells).
Removed a total of 0 cells.

2.41.7.6. Executing OPT_DFF pass (perform DFF optimizations).

2.41.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).

2.41.7.8. Executing OPT_EXPR pass (perform const folding).

2.41.7.9. Finished OPT passes. (There is nothing left to do.)

2.41.8. Executing TECHMAP pass (map to technology primitives).

2.41.8.1. Executing Verilog-2005 frontend: /tools/oss-cad-suite/lib/../share/yosys/abc9_map.v
Parsing Verilog input from `/tools/oss-cad-suite/lib/../share/yosys/abc9_map.v' to AST representation.
Successfully finished Verilog frontend.

2.41.8.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~2 debug messages>

2.41.9. Executing Verilog-2005 frontend: /tools/oss-cad-suite/lib/../share/yosys/abc9_model.v
Parsing Verilog input from `/tools/oss-cad-suite/lib/../share/yosys/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__ABC9_DELAY'.
Generating RTLIL representation for module `$__ABC9_SCC_BREAKER'.
Generating RTLIL representation for module `$__DFF_N__$abc9_flop'.
Generating RTLIL representation for module `$__DFF_P__$abc9_flop'.
Successfully finished Verilog frontend.

2.41.10. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~1381 debug messages>

2.41.11. Executing ABC9_OPS pass (helper functions for ABC9).

2.41.12. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

2.41.13. Executing TECHMAP pass (map to technology primitives).

2.41.13.1. Executing Verilog-2005 frontend: /tools/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/tools/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

2.41.13.2. Continuing TECHMAP pass.
Using template $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1 for cells of type $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1.
Using template $paramod\SB_LUT4\LUT_INIT=16'0110100110010110 for cells of type SB_LUT4.
Using template SB_CARRY for cells of type SB_CARRY.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $logic_or.
No more expansions possible.
<suppressed ~155 debug messages>

2.41.14. Executing OPT pass (performing simple optimizations).

2.41.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~4 debug messages>

2.41.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~29 debug messages>
Removed a total of 12 cells.

2.41.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

2.41.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

2.41.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.41.14.6. Executing OPT_DFF pass (perform DFF optimizations).

2.41.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 24 unused wires.
<suppressed ~1 debug messages>

2.41.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.41.14.9. Rerunning OPT passes. (Maybe there is more to do..)

2.41.14.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

2.41.14.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

2.41.14.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

2.41.14.13. Executing OPT_DFF pass (perform DFF optimizations).

2.41.14.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

2.41.14.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

2.41.14.16. Finished OPT passes. (There is nothing left to do.)

2.41.15. Executing AIGMAP pass (map logic to AIG).
Module top: replaced 7 cells with 43 new cells, skipped 11 cells.
  replaced 2 cell types:
       2 $_OR_
       5 $_MUX_
  not replaced 3 cell types:
       8 $specify2
       1 $_NOT_
       2 $_AND_

2.41.16. Executing AIGMAP pass (map logic to AIG).
Module top: replaced 1697 cells with 10883 new cells, skipped 3375 cells.
  replaced 5 cell types:
     297 $_OR_
      52 $_XOR_
       1 $_ANDNOT_
      25 $_ORNOT_
    1322 $_MUX_
  not replaced 19 cell types:
       1 $print
       6 $scopeinfo
     232 $_NOT_
     624 $_AND_
       5 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000010000101
      27 SB_DFF
     536 SB_DFFE
      37 SB_DFFSR
     226 SB_DFFESR
      10 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000100001011
      80 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000010100001
       5 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000001100010
      55 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000011100000
      80 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000100010010
     302 $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1
     318 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000011001011
     826 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000000010101
       4 $paramod$85a472072107804a1e6bedb8b52fb3de6104e462\SB_RAM40_4K
       1 $paramod$65b9e5893759870fd62e6b87dc6ba151fdc97e95\SB_RAM40_4K

2.41.16.1. Executing ABC9_OPS pass (helper functions for ABC9).

2.41.16.2. Executing ABC9_OPS pass (helper functions for ABC9).

2.41.16.3. Executing XAIGER backend.
<suppressed ~917 debug messages>
Extracted 5069 AND gates and 15424 wires from module `top' to a netlist network with 854 inputs and 1474 outputs.

2.41.16.4. Executing ABC9_EXE pass (technology mapping using ABC9).

2.41.16.5. Executing ABC9.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_lut <abc-temp-dir>/input.lut 
ABC: + read_box <abc-temp-dir>/input.box 
ABC: + &read <abc-temp-dir>/input.xaig 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =    854/   1474  and =    4818  lev =   21 (2.37)  mem = 0.17 MB  box = 1681  bb = 1379
ABC: + &scorr 
ABC: Warning: The network is combinational.
ABC: + &sweep 
ABC: + &dc2 
ABC: + &dch -f 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =    854/   1474  and =    9525  lev =   31 (2.55)  mem = 0.22 MB  ch = 1973  box = 1681  bb = 1379
ABC: + &if -W 250 -v 
ABC: K = 4. Memory (bytes): Truth =    0. Cut =   52. Obj =  136. Set =  564. CutMin = no
ABC: Node =    9525.  Ch =  1439.  Total mem =    2.42 MB. Peak cut mem =    0.09 MB.
ABC: P:  Del = 5624.00.  Ar =    1626.0.  Edge =     5654.  Cut =    67769.  T =     0.01 sec
ABC: P:  Del = 5624.00.  Ar =    1519.0.  Edge =     5657.  Cut =    63490.  T =     0.01 sec
ABC: P:  Del = 5624.00.  Ar =    1529.0.  Edge =     5196.  Cut =    63297.  T =     0.01 sec
ABC: F:  Del = 5624.00.  Ar =    1521.0.  Edge =     5199.  Cut =    63650.  T =     0.01 sec
ABC: A:  Del = 5624.00.  Ar =    1473.0.  Edge =     4916.  Cut =    64171.  T =     0.01 sec
ABC: A:  Del = 5624.00.  Ar =    1473.0.  Edge =     4912.  Cut =    64369.  T =     0.01 sec
ABC: Total time =     0.07 sec
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + &mfs 
ABC: + &ps -l 
ABC: <abc-temp-dir>/input : i/o =    854/   1474  and =    4666  lev =   17 (2.21)  mem = 0.16 MB  box = 1681  bb = 1379
ABC: Mapping (K=4)  :  lut =   1464  edge =    4869  lev =    8 (1.28)  Boxes are not in a topological order. Switching to level computation without boxes.
ABC: levB =   17  mem = 0.08 MB
ABC: LUT = 1464 : 2=291 19.9 %  3=405 27.7 %  4=768 52.5 %  Ave = 3.33
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + time 
ABC: elapse: 0.86 seconds, total: 0.86 seconds

2.41.16.6. Executing AIGER frontend.
<suppressed ~4668 debug messages>
Removed 6908 unused cells and 14159 unused wires.

2.41.16.7. Executing ABC9_OPS pass (helper functions for ABC9).
ABC RESULTS:              $lut cells:     1582
ABC RESULTS:   $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1 cells:      302
ABC RESULTS:           input signals:      113
ABC RESULTS:          output signals:     1474
Removing temp directory.

2.41.17. Executing TECHMAP pass (map to technology primitives).

2.41.17.1. Executing Verilog-2005 frontend: /tools/oss-cad-suite/lib/../share/yosys/abc9_unmap.v
Parsing Verilog input from `/tools/oss-cad-suite/lib/../share/yosys/abc9_unmap.v' to AST representation.
Generating RTLIL representation for module `\$__DFF_x__$abc9_flop'.
Generating RTLIL representation for module `\$__ABC9_SCC_BREAKER'.
Successfully finished Verilog frontend.

2.41.17.2. Continuing TECHMAP pass.
Using template $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1 for cells of type $paramod$__ICE40_CARRY_WRAPPER\LUT=16'0110100110010110\I3_IS_CI=1'1.
Using template $paramod$85a472072107804a1e6bedb8b52fb3de6104e462\SB_RAM40_4K for cells of type $paramod$85a472072107804a1e6bedb8b52fb3de6104e462\SB_RAM40_4K.
Using template $paramod$65b9e5893759870fd62e6b87dc6ba151fdc97e95\SB_RAM40_4K for cells of type $paramod$65b9e5893759870fd62e6b87dc6ba151fdc97e95\SB_RAM40_4K.
No more expansions possible.
<suppressed ~315 debug messages>

2.42. Executing ICE40_WRAPCARRY pass (wrap carries).

2.43. Executing TECHMAP pass (map to technology primitives).

2.43.1. Executing Verilog-2005 frontend: /tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/tools/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

2.43.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~22 debug messages>
Removed 341 unused cells and 18572 unused wires.

2.44. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:     1775
  1-LUT              118
  2-LUT              313
  3-LUT              576
  4-LUT              768
  with \SB_CARRY    (#0)  171
  with \SB_CARRY    (#1)  184

Eliminating LUTs.
Number of LUTs:     1775
  1-LUT              118
  2-LUT              313
  3-LUT              576
  4-LUT              768
  with \SB_CARRY    (#0)  171
  with \SB_CARRY    (#1)  184

Combining LUTs.
Number of LUTs:     1691
  1-LUT              118
  2-LUT              221
  3-LUT              511
  4-LUT              841
  with \SB_CARRY    (#0)  171
  with \SB_CARRY    (#1)  184

Eliminated 0 LUTs.
Combined 84 LUTs.
<suppressed ~9363 debug messages>

2.45. Executing TECHMAP pass (map to technology primitives).

2.45.1. Executing Verilog-2005 frontend: /tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/tools/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

2.45.2. Continuing TECHMAP pass.
Using template $paramod$fd904e9e35cfd343a9df248824bd3f1408724879\$lut for cells of type $lut.
Using template $paramod$5766b753e513aa2393ffc25ef94ebc79dc098484\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod$a15fd389a2f54cb7b94707b25934d226e68d9e2e\$lut for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod$18d2377a6a7837c0a6abcd7b1e1a4fb15bec9b82\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010011 for cells of type $lut.
Using template $paramod$1be3a10aca64bc8b3d140a9dcfb9bac7a6744be9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod$47a8214374025465e226fa66bee690ff33268a25\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$2922b72eb0c07574383d229ffca16454360ebdb2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod$da0bf9959d41c330fce02de597edb21f8940225f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000100 for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110010 for cells of type $lut.
Using template $paramod$9d707d218adbd63b6f9a0c79d7ee037306fb6296\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110001 for cells of type $lut.
Using template $paramod$4c47c3f7568faf7a053ada99bc8eb8be63eaeb46\$lut for cells of type $lut.
Using template $paramod$bdaa814d09a7b8cba8342b165755fec98ff7df27\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001010 for cells of type $lut.
Using template $paramod$973818279bc95792902f3c09371fd2407d04a2a5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111000 for cells of type $lut.
Using template $paramod$a59b6c8d81194b59764286a4118e90f9abac65dc\$lut for cells of type $lut.
Using template $paramod$52acd744af558b1acd7f06b0e1d721506b042b9b\$lut for cells of type $lut.
Using template $paramod$6d473153bc0717e92e23b21a92c71fa7e337bf4b\$lut for cells of type $lut.
Using template $paramod$a59507d273cd827eb6c46c37820d50a1b717efdf\$lut for cells of type $lut.
Using template $paramod$b12c06dcea4e94212d81ae51560e40391ac83400\$lut for cells of type $lut.
Using template $paramod$65851e0770612ef6071cb38c17069ba899bca12f\$lut for cells of type $lut.
Using template $paramod$db04987bcea6aa5f721a8ab040635c70547b39a8\$lut for cells of type $lut.
Using template $paramod$4b2a1902c641c58ef495ef7a3710a2e3e76c2d9c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011011 for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod$468a70be730014d0c6e821be1fc5e5264e8b9a73\$lut for cells of type $lut.
Using template $paramod$08376f7fae321567207e85bf6db3a9f247ca9620\$lut for cells of type $lut.
Using template $paramod$5a9cfef8e3a24e14f83e5f897a385b9c78b81e61\$lut for cells of type $lut.
Using template $paramod$19457468c03b53ec09024ada785c6816b7d0407d\$lut for cells of type $lut.
Using template $paramod$fa19cc41652af82990288e2743fe6239cdab2658\$lut for cells of type $lut.
Using template $paramod$2494e552391e30609bac397e1ba8dc2b6a4ba659\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101111 for cells of type $lut.
Using template $paramod$46654478f15cf9dcb3f92426e419e9c9f11a784e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100000 for cells of type $lut.
Using template $paramod$21f957a7073b1ba634cad0df400394ca323de2fc\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod$f840a6057f1d372c3e6a8a9fa5382749feb221f5\$lut for cells of type $lut.
Using template $paramod$27331a24b2c1dcbe1b3eefac456a3f892f3b23d2\$lut for cells of type $lut.
Using template $paramod$5dc745bb48e2cf535179547ba13f0fe5364d6d54\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod$2220b73b6ddcf12e26857a54add8fe4996179457\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000010 for cells of type $lut.
Using template $paramod$64f2612bc37eb7807a046ebdebafb40850300871\$lut for cells of type $lut.
Using template $paramod$2719b0ae78c86214396743dd52bee922fa96f88b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001111 for cells of type $lut.
Using template $paramod$4271c884288d563736df66475c334040d1cdc6e5\$lut for cells of type $lut.
Using template $paramod$88f0794a6a7d0205ab638822d510d6c8df7db2c6\$lut for cells of type $lut.
Using template $paramod$c84fab5e7b37c95087ffba9e140088af3811754c\$lut for cells of type $lut.
Using template $paramod$a1d323730045824cfc84bb9f4ee8031f1c4dcc9e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101000 for cells of type $lut.
Using template $paramod$19451f719aa4a75f15cb977ed4212a1c1a1550e9\$lut for cells of type $lut.
Using template $paramod$7ffc04c088a4897014506d1e561a14b627924059\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod$703a13a751e631ef123f38f7d2125aeabec0f94c\$lut for cells of type $lut.
Using template $paramod$8fd8efe0a495790cc9ddc97266933ea8a8cd7b45\$lut for cells of type $lut.
Using template $paramod$8b24407096beec47292ddeb1567a058197a320b9\$lut for cells of type $lut.
Using template $paramod$38f9bf4dd2329347b8471f0a98443dd323386889\$lut for cells of type $lut.
Using template $paramod$891d17c049ef97ffbed57a5d4edf3f9e83d4f776\$lut for cells of type $lut.
Using template $paramod$a197ef6f3b51d411ae3e5b42b5d77a606c4fb11a\$lut for cells of type $lut.
Using template $paramod$e5e9da8fed769f971686eed8c5eea50e61f73aaa\$lut for cells of type $lut.
Using template $paramod$e6a488add0b5a2d742e2ae29f62ce7616e04271d\$lut for cells of type $lut.
Using template $paramod$b2192df6f90569fea4015d0a6658bdc192199f95\$lut for cells of type $lut.
Using template $paramod$3702268f692b8bf258e428f65d3bca4e1f76d98b\$lut for cells of type $lut.
Using template $paramod$b682259fa0961f799c70a383f9c1110fa25ca5c9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod$5c6bc258377827df3257d2ecbf87d53a2377fcda\$lut for cells of type $lut.
Using template $paramod$068092ddede495d8462ffe530e6d91711913edbc\$lut for cells of type $lut.
Using template $paramod$c8f16510db975553c8b0be1064e8f5234175f8a8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100100 for cells of type $lut.
Using template $paramod$62e34d236b5cf9e50e7481784c0097067a15fba4\$lut for cells of type $lut.
Using template $paramod$0d3ac82cf5b8a192d5ff4c23e3143360366ae882\$lut for cells of type $lut.
Using template $paramod$5f892cbccc8e0b846db30004f6a576906c92120c\$lut for cells of type $lut.
Using template $paramod$c0db8f8b81aa2496df7fc609f2c3005b47ee2ccd\$lut for cells of type $lut.
Using template $paramod$58df2c605746858c7e53492c8f57d6f1fafa12d2\$lut for cells of type $lut.
Using template $paramod$ee04a7397c7e60ad1a187fa314ed449c24407f97\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100010 for cells of type $lut.
Using template $paramod$7c085cdbf0919cd3ad402d9495d97f0d71e4db93\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11011000 for cells of type $lut.
Using template $paramod$77268019239d7d46332da9cb6aa01cbf3ba29ee3\$lut for cells of type $lut.
Using template $paramod$efc60783c939ae41b2f3555af407b17c007b27f8\$lut for cells of type $lut.
Using template $paramod$cbea2d4d520f64cae694e02ff7f67ddafd2047d5\$lut for cells of type $lut.
Using template $paramod$1c8aea8d15a8caa53bcd106d813c48ea86657836\$lut for cells of type $lut.
Using template $paramod$b04f0510561c4bbb703d2e39c6eca682b920366b\$lut for cells of type $lut.
Using template $paramod$0acc8d601702e9b60288baa3d5cf1d38d4f22457\$lut for cells of type $lut.
Using template $paramod$bacdb2105cbfbe75cfbcc2fb021fd3aba864526b\$lut for cells of type $lut.
Using template $paramod$d74f27ecdfbf562ce0161f824cec9778b19ee549\$lut for cells of type $lut.
Using template $paramod$0c5a54c406cdb1ed108583f5d43071050a5e4d5c\$lut for cells of type $lut.
Using template $paramod$086937f2e69afb7c662e45e33f5a7616aa818da8\$lut for cells of type $lut.
Using template $paramod$0425f46a1444788a7d60572c26dbde5e7cb29de0\$lut for cells of type $lut.
Using template $paramod$c7754eeb17b54dfe53ea4a973db3714d78ced2f9\$lut for cells of type $lut.
Using template $paramod$adced61c8bdf2f99ab21927eac5130f60c85f86f\$lut for cells of type $lut.
Using template $paramod$07d604fa63557df73201af3ab3c9bef4e6969c47\$lut for cells of type $lut.
Using template $paramod$712505941a295086314c22735153725461a87f4a\$lut for cells of type $lut.
Using template $paramod$e2d96f36ef28053ecd27167cd95b944485ac3146\$lut for cells of type $lut.
Using template $paramod$ba7f31f246a278c41fa0648a6e0512f63185dec0\$lut for cells of type $lut.
Using template $paramod$2ec6422db00d358fc7469efce6208bffbc8521cd\$lut for cells of type $lut.
Using template $paramod$baa9d2fb2d21010939721b85aa9f11effe0b53c4\$lut for cells of type $lut.
Using template $paramod$4b9b235bc4444ff899bef0c648e4109b26737f1a\$lut for cells of type $lut.
Using template $paramod$fcff9a7b1687e357a40264efcefe8443c8b2971a\$lut for cells of type $lut.
Using template $paramod$728e616c918eb05878d70b2bb240e381ea2847b9\$lut for cells of type $lut.
Using template $paramod$165be24785e4097ccfb74473951770165dd92dfc\$lut for cells of type $lut.
Using template $paramod$626c926c090c24ceb89df275614206a0a54168a8\$lut for cells of type $lut.
Using template $paramod$22dec7e8c4f4b1c3e62879fa2207e0c39047bbd3\$lut for cells of type $lut.
Using template $paramod$4045162732ff1ef3063f7c74bcf446c45645f6c6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010011 for cells of type $lut.
Using template $paramod$bde5e24f87fb3cd331e2c44c409e3e09c230cbf4\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111111 for cells of type $lut.
Using template $paramod$b4f15f202f50520dbc381cd0880ac94f830f05a8\$lut for cells of type $lut.
Using template $paramod$338ce46cf7ff44b9974887dd2adee6c4e0530bed\$lut for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod$965f8f2fa1a796a6c51222eabb50fbd26e97d98b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001110 for cells of type $lut.
Using template $paramod$beae4210b922fc9ba2fcc4008a7474b475e38c50\$lut for cells of type $lut.
Using template $paramod$873c285bdccf0ac2b60d2304ea5cd14bf211d2a6\$lut for cells of type $lut.
Using template $paramod$a0a2272986bd691eac9ac1747888ac47dc277dbe\$lut for cells of type $lut.
Using template $paramod$027b71830bd0fbfb04ad11206c5a0de76ed9d3f5\$lut for cells of type $lut.
Using template $paramod$5a3b726670ce434c27ab6d39e16edfbe9baa03b2\$lut for cells of type $lut.
Using template $paramod$8512f4fb47fa9596f76cdbe5b407a5b54df368e7\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod$66caeb00a39d236782a97659e3bd99621b74681b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110011 for cells of type $lut.
Using template $paramod$f8f63b209b7230e81958663ff24fef1613156af7\$lut for cells of type $lut.
Using template $paramod$c1e4179198d86bbaf8ac5c0cd5967e4052e49ffe\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod$850f48dac4014f6ce06187aa7664648cd494a38b\$lut for cells of type $lut.
Using template $paramod$f13b7bd4effc9b6d1cf804b8e5f87138a5b1c1f4\$lut for cells of type $lut.
Using template $paramod$9bbf2c2a3a7947971717aa26fdd7fe24c11cf659\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010110 for cells of type $lut.
Using template $paramod$b86b68a00733dbecb31d58a14a13683475a2002a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
Using template $paramod$43779580bfffd5d5a9f321249a174febf1dac288\$lut for cells of type $lut.
Using template $paramod$b40080b643baa8bb528ec249e10d82b2d80dfed9\$lut for cells of type $lut.
Using template $paramod$df196ed0a1da5c4a58c5e08a1dac304fd3fccaab\$lut for cells of type $lut.
Using template $paramod$529baf23c57d5ed871d62e547aaaa8bb53e364ce\$lut for cells of type $lut.
Using template $paramod$b1680225cc6a5792caa95f54b8b3218fae21705d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111010 for cells of type $lut.
Using template $paramod$23da582b86241546eace0c8bedadb42614eea4c1\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001100 for cells of type $lut.
Using template $paramod$6375ab94b303a3f3c8d7ca6946328cb3c0b443a7\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~3852 debug messages>
Removed 0 unused cells and 3796 unused wires.

2.46. Executing AUTONAME pass.
Renamed 57940 objects in module top (112 iterations).
<suppressed ~4465 debug messages>

2.47. Executing HIERARCHY pass (managing design hierarchy).

2.47.1. Analyzing design hierarchy..
Top module:  \top

2.47.2. Analyzing design hierarchy..
Top module:  \top
Removed 0 unused modules.
Module top directly or indirectly displays text -> setting "keep" attribute.

2.48. Printing statistics.

=== top ===

   Number of wires:               1812
   Number of wire bits:           3631
   Number of public wires:        1812
   Number of public wire bits:    3631
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2809
     $print                          1
     $scopeinfo                      6
     SB_CARRY                      280
     SB_DFF                         27
     SB_DFFE                       536
     SB_DFFESR                     226
     SB_DFFSR                       37
     SB_LUT4                      1691
     SB_RAM40_4K                     5

2.49. Executing CHECK pass (checking for obvious problems).
Checking module top...
Found and reported 0 problems.

2.50. Executing JSON backend.

Warnings: 1 unique messages, 1536 total
End of script. Logfile hash: 649df804d8, CPU: user 3.92s system 0.12s, MEM: 70.70 MB peak
Yosys 0.47+116 (git sha1 4b3c03dab, clang++ 18.1.8 -fPIC -O3)
Time spent: 20% 11x techmap (1 sec), 17% 1x abc9_exe (0 sec), ...
