<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>USBDM: TPIU_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">USBDM
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="struct_t_p_i_u___type-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">TPIU_Type Struct Reference<div class="ingroups"><a class="el" href="group___peripheral__access__layer___g_r_o_u_p.html">Device Peripheral Access Layer</a> &raquo; <a class="el" href="group___t_p_i_u___peripheral__access__layer___g_r_o_u_p.html">TPIU Peripheral Access Layer</a> &raquo; <a class="el" href="group___t_p_i_u__structs___g_r_o_u_p.html">TPIU struct</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="_f_r_d_m___k20_d50_m_8h_source.html">FRDM_K20D50M.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:aeddfa2accc809795c43c986c5b46e15e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_p_i_u___type.html#aeddfa2accc809795c43c986c5b46e15e">SSPSR</a></td></tr>
<tr class="memdesc:aeddfa2accc809795c43c986c5b46e15e"><td class="mdescLeft">&#160;</td><td class="mdescRight">0000: Supported Parallel Port Size Register  <a href="#aeddfa2accc809795c43c986c5b46e15e">More...</a><br /></td></tr>
<tr class="separator:aeddfa2accc809795c43c986c5b46e15e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a319ebc0506cb17ad483beb11c69de71f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_p_i_u___type.html#a319ebc0506cb17ad483beb11c69de71f">CSPSR</a></td></tr>
<tr class="memdesc:a319ebc0506cb17ad483beb11c69de71f"><td class="mdescLeft">&#160;</td><td class="mdescRight">0004: Current Parallel Port Size Register  <a href="#a319ebc0506cb17ad483beb11c69de71f">More...</a><br /></td></tr>
<tr class="separator:a319ebc0506cb17ad483beb11c69de71f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4ab5b747b117ab0aa24881af5386eb5"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_p_i_u___type.html#ad4ab5b747b117ab0aa24881af5386eb5">RESERVED_0</a> [8]</td></tr>
<tr class="separator:ad4ab5b747b117ab0aa24881af5386eb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41c2f97f119eb1dd547798cc9feae387"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_p_i_u___type.html#a41c2f97f119eb1dd547798cc9feae387">ACPR</a></td></tr>
<tr class="memdesc:a41c2f97f119eb1dd547798cc9feae387"><td class="mdescLeft">&#160;</td><td class="mdescRight">0010: Asynchronous Clock Prescaler Register  <a href="#a41c2f97f119eb1dd547798cc9feae387">More...</a><br /></td></tr>
<tr class="separator:a41c2f97f119eb1dd547798cc9feae387"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad13f9ce6b2666e78a7bd771804107532"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_p_i_u___type.html#ad13f9ce6b2666e78a7bd771804107532">RESERVED_1</a> [220]</td></tr>
<tr class="separator:ad13f9ce6b2666e78a7bd771804107532"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a863e75206259977ca0eac767e6ecc59e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_p_i_u___type.html#a863e75206259977ca0eac767e6ecc59e">SPPR</a></td></tr>
<tr class="memdesc:a863e75206259977ca0eac767e6ecc59e"><td class="mdescLeft">&#160;</td><td class="mdescRight">00F0: Selected Pin Protocol Register  <a href="#a863e75206259977ca0eac767e6ecc59e">More...</a><br /></td></tr>
<tr class="separator:a863e75206259977ca0eac767e6ecc59e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb027492be3781fd4cab01577f07f723"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_p_i_u___type.html#aeb027492be3781fd4cab01577f07f723">RESERVED_2</a> [524]</td></tr>
<tr class="separator:aeb027492be3781fd4cab01577f07f723"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b7926ad16d8ed8755d9d88105902803"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_p_i_u___type.html#a1b7926ad16d8ed8755d9d88105902803">FFSR</a></td></tr>
<tr class="memdesc:a1b7926ad16d8ed8755d9d88105902803"><td class="mdescLeft">&#160;</td><td class="mdescRight">0300: Formatter and Flush Status Register  <a href="#a1b7926ad16d8ed8755d9d88105902803">More...</a><br /></td></tr>
<tr class="separator:a1b7926ad16d8ed8755d9d88105902803"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2faa1a941df29a62e9288aceefa22c4a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_p_i_u___type.html#a2faa1a941df29a62e9288aceefa22c4a">FFCR</a></td></tr>
<tr class="memdesc:a2faa1a941df29a62e9288aceefa22c4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">0304: Formatter and Flush Control Register  <a href="#a2faa1a941df29a62e9288aceefa22c4a">More...</a><br /></td></tr>
<tr class="separator:a2faa1a941df29a62e9288aceefa22c4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab52b4c51c30f025b643d1ae4dce82f7f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_p_i_u___type.html#ab52b4c51c30f025b643d1ae4dce82f7f">FSCR</a></td></tr>
<tr class="memdesc:ab52b4c51c30f025b643d1ae4dce82f7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">0308: Formatter Synchronization Counter Register  <a href="#ab52b4c51c30f025b643d1ae4dce82f7f">More...</a><br /></td></tr>
<tr class="separator:ab52b4c51c30f025b643d1ae4dce82f7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad031d7f864e96a4a6b23f7e9b70a4700"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_p_i_u___type.html#ad031d7f864e96a4a6b23f7e9b70a4700">RESERVED_3</a> [3036]</td></tr>
<tr class="separator:ad031d7f864e96a4a6b23f7e9b70a4700"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adabb3da86203da482a4f2e0b4e96588c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_p_i_u___type.html#adabb3da86203da482a4f2e0b4e96588c">TRIGGER</a></td></tr>
<tr class="memdesc:adabb3da86203da482a4f2e0b4e96588c"><td class="mdescLeft">&#160;</td><td class="mdescRight">0EE8: Trigger Register  <a href="#adabb3da86203da482a4f2e0b4e96588c">More...</a><br /></td></tr>
<tr class="separator:adabb3da86203da482a4f2e0b4e96588c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a024168ca8b56ff3449f3ae442d0c55e4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_p_i_u___type.html#a024168ca8b56ff3449f3ae442d0c55e4">FIFODATA0</a></td></tr>
<tr class="memdesc:a024168ca8b56ff3449f3ae442d0c55e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">0EEC: FIFODATA0 Register  <a href="#a024168ca8b56ff3449f3ae442d0c55e4">More...</a><br /></td></tr>
<tr class="separator:a024168ca8b56ff3449f3ae442d0c55e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e0ac615032865d6af6311800e3ba33b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_p_i_u___type.html#a4e0ac615032865d6af6311800e3ba33b">ITATBCTR2</a></td></tr>
<tr class="memdesc:a4e0ac615032865d6af6311800e3ba33b"><td class="mdescLeft">&#160;</td><td class="mdescRight">0EF0: Integration Test ATB Control 2 Register  <a href="#a4e0ac615032865d6af6311800e3ba33b">More...</a><br /></td></tr>
<tr class="separator:a4e0ac615032865d6af6311800e3ba33b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a787fd19d4bf7a13d87f64e9edcf9f597"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_p_i_u___type.html#a787fd19d4bf7a13d87f64e9edcf9f597">RESERVED_4</a> [4]</td></tr>
<tr class="separator:a787fd19d4bf7a13d87f64e9edcf9f597"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3646c45993838988256a45f33ef0e1c8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_p_i_u___type.html#a3646c45993838988256a45f33ef0e1c8">ITATBCTR0</a></td></tr>
<tr class="memdesc:a3646c45993838988256a45f33ef0e1c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">0EF8: Integration Test ATB Control 0 Register  <a href="#a3646c45993838988256a45f33ef0e1c8">More...</a><br /></td></tr>
<tr class="separator:a3646c45993838988256a45f33ef0e1c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2888973d6a493c466a71a84dd2bc7f4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_p_i_u___type.html#ac2888973d6a493c466a71a84dd2bc7f4">FIFODATA1</a></td></tr>
<tr class="memdesc:ac2888973d6a493c466a71a84dd2bc7f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">0EFC: FIFODATA1 Register  <a href="#ac2888973d6a493c466a71a84dd2bc7f4">More...</a><br /></td></tr>
<tr class="separator:ac2888973d6a493c466a71a84dd2bc7f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c22baf33a9eb3c7f6b1862013ed1c62"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_p_i_u___type.html#a7c22baf33a9eb3c7f6b1862013ed1c62">ITCTRL</a></td></tr>
<tr class="memdesc:a7c22baf33a9eb3c7f6b1862013ed1c62"><td class="mdescLeft">&#160;</td><td class="mdescRight">0F00: Integration Mode Control Register  <a href="#a7c22baf33a9eb3c7f6b1862013ed1c62">More...</a><br /></td></tr>
<tr class="separator:a7c22baf33a9eb3c7f6b1862013ed1c62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34946958cb210cf7dda6a7c14e2133e1"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_p_i_u___type.html#a34946958cb210cf7dda6a7c14e2133e1">RESERVED_5</a> [156]</td></tr>
<tr class="separator:a34946958cb210cf7dda6a7c14e2133e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e2c37c0787cfa1ca6294b08a8072d32"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_p_i_u___type.html#a8e2c37c0787cfa1ca6294b08a8072d32">CLAIMSET</a></td></tr>
<tr class="memdesc:a8e2c37c0787cfa1ca6294b08a8072d32"><td class="mdescLeft">&#160;</td><td class="mdescRight">0FA0: Claim Tag Set Register  <a href="#a8e2c37c0787cfa1ca6294b08a8072d32">More...</a><br /></td></tr>
<tr class="separator:a8e2c37c0787cfa1ca6294b08a8072d32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a125b7b0836d09c6dc4382b1e5376fa5d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_p_i_u___type.html#a125b7b0836d09c6dc4382b1e5376fa5d">CLAIMCLR</a></td></tr>
<tr class="memdesc:a125b7b0836d09c6dc4382b1e5376fa5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">0FA4: Claim Tag Clear Register  <a href="#a125b7b0836d09c6dc4382b1e5376fa5d">More...</a><br /></td></tr>
<tr class="separator:a125b7b0836d09c6dc4382b1e5376fa5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10b49c10d4f411b9df983da76851d7ef"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_p_i_u___type.html#a10b49c10d4f411b9df983da76851d7ef">RESERVED_6</a> [32]</td></tr>
<tr class="separator:a10b49c10d4f411b9df983da76851d7ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68de61da3c04bd88a968d748710a6594"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_p_i_u___type.html#a68de61da3c04bd88a968d748710a6594">DEVID</a></td></tr>
<tr class="memdesc:a68de61da3c04bd88a968d748710a6594"><td class="mdescLeft">&#160;</td><td class="mdescRight">0FC8: TPIU_DEVID Register  <a href="#a68de61da3c04bd88a968d748710a6594">More...</a><br /></td></tr>
<tr class="separator:a68de61da3c04bd88a968d748710a6594"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47c127641b327a7a62104e7ee0ec3815"><td class="memItemLeft" align="right" valign="top">uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_p_i_u___type.html#a47c127641b327a7a62104e7ee0ec3815">RESERVED_7</a> [4]</td></tr>
<tr class="separator:a47c127641b327a7a62104e7ee0ec3815"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa401f4bdb375776df6e98852a90235fa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_p_i_u___type.html#aa401f4bdb375776df6e98852a90235fa">PID4</a></td></tr>
<tr class="memdesc:aa401f4bdb375776df6e98852a90235fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">0FD0: Peripheral Identification Register 4  <a href="#aa401f4bdb375776df6e98852a90235fa">More...</a><br /></td></tr>
<tr class="separator:aa401f4bdb375776df6e98852a90235fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a186b707313415a5ec8de12b64ee84e5e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_p_i_u___type.html#a186b707313415a5ec8de12b64ee84e5e">PID5</a></td></tr>
<tr class="memdesc:a186b707313415a5ec8de12b64ee84e5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">0FD4: Peripheral Identification Register 5  <a href="#a186b707313415a5ec8de12b64ee84e5e">More...</a><br /></td></tr>
<tr class="separator:a186b707313415a5ec8de12b64ee84e5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6104d5cb2cfdbb50d0dd70b870b1a993"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_p_i_u___type.html#a6104d5cb2cfdbb50d0dd70b870b1a993">PID6</a></td></tr>
<tr class="memdesc:a6104d5cb2cfdbb50d0dd70b870b1a993"><td class="mdescLeft">&#160;</td><td class="mdescRight">0FD8: Peripheral Identification Register 6  <a href="#a6104d5cb2cfdbb50d0dd70b870b1a993">More...</a><br /></td></tr>
<tr class="separator:a6104d5cb2cfdbb50d0dd70b870b1a993"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8928df0740235e76a4d6f2c687ed73cf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_p_i_u___type.html#a8928df0740235e76a4d6f2c687ed73cf">PID7</a></td></tr>
<tr class="memdesc:a8928df0740235e76a4d6f2c687ed73cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">0FDC: Peripheral Identification Register 7  <a href="#a8928df0740235e76a4d6f2c687ed73cf">More...</a><br /></td></tr>
<tr class="separator:a8928df0740235e76a4d6f2c687ed73cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c3c6e62246f061380ad156a72e6d1f6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_p_i_u___type.html#a7c3c6e62246f061380ad156a72e6d1f6">PID0</a></td></tr>
<tr class="memdesc:a7c3c6e62246f061380ad156a72e6d1f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">0FE0: Peripheral Identification Register 0  <a href="#a7c3c6e62246f061380ad156a72e6d1f6">More...</a><br /></td></tr>
<tr class="separator:a7c3c6e62246f061380ad156a72e6d1f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57a559a019c3ca8235fcd2a25da6f95a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_p_i_u___type.html#a57a559a019c3ca8235fcd2a25da6f95a">PID1</a></td></tr>
<tr class="memdesc:a57a559a019c3ca8235fcd2a25da6f95a"><td class="mdescLeft">&#160;</td><td class="mdescRight">0FE4: Peripheral Identification Register 1  <a href="#a57a559a019c3ca8235fcd2a25da6f95a">More...</a><br /></td></tr>
<tr class="separator:a57a559a019c3ca8235fcd2a25da6f95a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14c6a2f459fc20c01ce6d9064c4aa107"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_p_i_u___type.html#a14c6a2f459fc20c01ce6d9064c4aa107">PID2</a></td></tr>
<tr class="memdesc:a14c6a2f459fc20c01ce6d9064c4aa107"><td class="mdescLeft">&#160;</td><td class="mdescRight">0FE8: Peripheral Identification Register 2  <a href="#a14c6a2f459fc20c01ce6d9064c4aa107">More...</a><br /></td></tr>
<tr class="separator:a14c6a2f459fc20c01ce6d9064c4aa107"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1a322de9da79f49942eb9f2f3f7c65a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_p_i_u___type.html#ab1a322de9da79f49942eb9f2f3f7c65a">PID3</a></td></tr>
<tr class="memdesc:ab1a322de9da79f49942eb9f2f3f7c65a"><td class="mdescLeft">&#160;</td><td class="mdescRight">0FEC: Peripheral Identification Register 3  <a href="#ab1a322de9da79f49942eb9f2f3f7c65a">More...</a><br /></td></tr>
<tr class="separator:ab1a322de9da79f49942eb9f2f3f7c65a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac943f684085800f000c144c963af9fdf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_p_i_u___type.html#ac943f684085800f000c144c963af9fdf">CID0</a></td></tr>
<tr class="memdesc:ac943f684085800f000c144c963af9fdf"><td class="mdescLeft">&#160;</td><td class="mdescRight">0FF0: Component Identification Register 0  <a href="#ac943f684085800f000c144c963af9fdf">More...</a><br /></td></tr>
<tr class="separator:ac943f684085800f000c144c963af9fdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75585e058ea7e2429ac11b11f8ba6b02"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_p_i_u___type.html#a75585e058ea7e2429ac11b11f8ba6b02">CID1</a></td></tr>
<tr class="memdesc:a75585e058ea7e2429ac11b11f8ba6b02"><td class="mdescLeft">&#160;</td><td class="mdescRight">0FF4: Component Identification Register 1  <a href="#a75585e058ea7e2429ac11b11f8ba6b02">More...</a><br /></td></tr>
<tr class="separator:a75585e058ea7e2429ac11b11f8ba6b02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac49800cd3a99b8e03102edc1193d79d0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_p_i_u___type.html#ac49800cd3a99b8e03102edc1193d79d0">CID2</a></td></tr>
<tr class="memdesc:ac49800cd3a99b8e03102edc1193d79d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">0FF8: Component Identification Register 2  <a href="#ac49800cd3a99b8e03102edc1193d79d0">More...</a><br /></td></tr>
<tr class="separator:ac49800cd3a99b8e03102edc1193d79d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c64d6c24126910ec03c3646c8dd074d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_t_p_i_u___type.html#a9c64d6c24126910ec03c3646c8dd074d">CID3</a></td></tr>
<tr class="memdesc:a9c64d6c24126910ec03c3646c8dd074d"><td class="mdescLeft">&#160;</td><td class="mdescRight">0FFC: Component Identification Register 3  <a href="#a9c64d6c24126910ec03c3646c8dd074d">More...</a><br /></td></tr>
<tr class="separator:a9c64d6c24126910ec03c3646c8dd074d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="a41c2f97f119eb1dd547798cc9feae387"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41c2f97f119eb1dd547798cc9feae387">&#9670;&nbsp;</a></span>ACPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TPIU_Type::ACPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0010: Asynchronous Clock Prescaler Register </p>

</div>
</div>
<a id="ac943f684085800f000c144c963af9fdf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac943f684085800f000c144c963af9fdf">&#9670;&nbsp;</a></span>CID0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t TPIU_Type::CID0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0FF0: Component Identification Register 0 </p>

</div>
</div>
<a id="a75585e058ea7e2429ac11b11f8ba6b02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75585e058ea7e2429ac11b11f8ba6b02">&#9670;&nbsp;</a></span>CID1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t TPIU_Type::CID1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0FF4: Component Identification Register 1 </p>

</div>
</div>
<a id="ac49800cd3a99b8e03102edc1193d79d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac49800cd3a99b8e03102edc1193d79d0">&#9670;&nbsp;</a></span>CID2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t TPIU_Type::CID2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0FF8: Component Identification Register 2 </p>

</div>
</div>
<a id="a9c64d6c24126910ec03c3646c8dd074d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c64d6c24126910ec03c3646c8dd074d">&#9670;&nbsp;</a></span>CID3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t TPIU_Type::CID3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0FFC: Component Identification Register 3 </p>

</div>
</div>
<a id="a125b7b0836d09c6dc4382b1e5376fa5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a125b7b0836d09c6dc4382b1e5376fa5d">&#9670;&nbsp;</a></span>CLAIMCLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TPIU_Type::CLAIMCLR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0FA4: Claim Tag Clear Register </p>

</div>
</div>
<a id="a8e2c37c0787cfa1ca6294b08a8072d32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e2c37c0787cfa1ca6294b08a8072d32">&#9670;&nbsp;</a></span>CLAIMSET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TPIU_Type::CLAIMSET</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0FA0: Claim Tag Set Register </p>

</div>
</div>
<a id="a319ebc0506cb17ad483beb11c69de71f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a319ebc0506cb17ad483beb11c69de71f">&#9670;&nbsp;</a></span>CSPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TPIU_Type::CSPSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0004: Current Parallel Port Size Register </p>

</div>
</div>
<a id="a68de61da3c04bd88a968d748710a6594"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68de61da3c04bd88a968d748710a6594">&#9670;&nbsp;</a></span>DEVID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t TPIU_Type::DEVID</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0FC8: TPIU_DEVID Register </p>

</div>
</div>
<a id="a2faa1a941df29a62e9288aceefa22c4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2faa1a941df29a62e9288aceefa22c4a">&#9670;&nbsp;</a></span>FFCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TPIU_Type::FFCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0304: Formatter and Flush Control Register </p>

</div>
</div>
<a id="a1b7926ad16d8ed8755d9d88105902803"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b7926ad16d8ed8755d9d88105902803">&#9670;&nbsp;</a></span>FFSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t TPIU_Type::FFSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0300: Formatter and Flush Status Register </p>

</div>
</div>
<a id="a024168ca8b56ff3449f3ae442d0c55e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a024168ca8b56ff3449f3ae442d0c55e4">&#9670;&nbsp;</a></span>FIFODATA0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t TPIU_Type::FIFODATA0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0EEC: FIFODATA0 Register </p>

</div>
</div>
<a id="ac2888973d6a493c466a71a84dd2bc7f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2888973d6a493c466a71a84dd2bc7f4">&#9670;&nbsp;</a></span>FIFODATA1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t TPIU_Type::FIFODATA1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0EFC: FIFODATA1 Register </p>

</div>
</div>
<a id="ab52b4c51c30f025b643d1ae4dce82f7f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab52b4c51c30f025b643d1ae4dce82f7f">&#9670;&nbsp;</a></span>FSCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TPIU_Type::FSCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0308: Formatter Synchronization Counter Register </p>

</div>
</div>
<a id="a3646c45993838988256a45f33ef0e1c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3646c45993838988256a45f33ef0e1c8">&#9670;&nbsp;</a></span>ITATBCTR0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t TPIU_Type::ITATBCTR0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0EF8: Integration Test ATB Control 0 Register </p>

</div>
</div>
<a id="a4e0ac615032865d6af6311800e3ba33b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4e0ac615032865d6af6311800e3ba33b">&#9670;&nbsp;</a></span>ITATBCTR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t TPIU_Type::ITATBCTR2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0EF0: Integration Test ATB Control 2 Register </p>

</div>
</div>
<a id="a7c22baf33a9eb3c7f6b1862013ed1c62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c22baf33a9eb3c7f6b1862013ed1c62">&#9670;&nbsp;</a></span>ITCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TPIU_Type::ITCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0F00: Integration Mode Control Register </p>

</div>
</div>
<a id="a7c3c6e62246f061380ad156a72e6d1f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c3c6e62246f061380ad156a72e6d1f6">&#9670;&nbsp;</a></span>PID0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t TPIU_Type::PID0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0FE0: Peripheral Identification Register 0 </p>

</div>
</div>
<a id="a57a559a019c3ca8235fcd2a25da6f95a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57a559a019c3ca8235fcd2a25da6f95a">&#9670;&nbsp;</a></span>PID1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t TPIU_Type::PID1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0FE4: Peripheral Identification Register 1 </p>

</div>
</div>
<a id="a14c6a2f459fc20c01ce6d9064c4aa107"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a14c6a2f459fc20c01ce6d9064c4aa107">&#9670;&nbsp;</a></span>PID2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t TPIU_Type::PID2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0FE8: Peripheral Identification Register 2 </p>

</div>
</div>
<a id="ab1a322de9da79f49942eb9f2f3f7c65a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1a322de9da79f49942eb9f2f3f7c65a">&#9670;&nbsp;</a></span>PID3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t TPIU_Type::PID3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0FEC: Peripheral Identification Register 3 </p>

</div>
</div>
<a id="aa401f4bdb375776df6e98852a90235fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa401f4bdb375776df6e98852a90235fa">&#9670;&nbsp;</a></span>PID4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t TPIU_Type::PID4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0FD0: Peripheral Identification Register 4 </p>

</div>
</div>
<a id="a186b707313415a5ec8de12b64ee84e5e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a186b707313415a5ec8de12b64ee84e5e">&#9670;&nbsp;</a></span>PID5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t TPIU_Type::PID5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0FD4: Peripheral Identification Register 5 </p>

</div>
</div>
<a id="a6104d5cb2cfdbb50d0dd70b870b1a993"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6104d5cb2cfdbb50d0dd70b870b1a993">&#9670;&nbsp;</a></span>PID6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t TPIU_Type::PID6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0FD8: Peripheral Identification Register 6 </p>

</div>
</div>
<a id="a8928df0740235e76a4d6f2c687ed73cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8928df0740235e76a4d6f2c687ed73cf">&#9670;&nbsp;</a></span>PID7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t TPIU_Type::PID7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0FDC: Peripheral Identification Register 7 </p>

</div>
</div>
<a id="ad4ab5b747b117ab0aa24881af5386eb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4ab5b747b117ab0aa24881af5386eb5">&#9670;&nbsp;</a></span>RESERVED_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t TPIU_Type::RESERVED_0[8]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad13f9ce6b2666e78a7bd771804107532"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad13f9ce6b2666e78a7bd771804107532">&#9670;&nbsp;</a></span>RESERVED_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t TPIU_Type::RESERVED_1[220]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aeb027492be3781fd4cab01577f07f723"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeb027492be3781fd4cab01577f07f723">&#9670;&nbsp;</a></span>RESERVED_2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t TPIU_Type::RESERVED_2[524]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad031d7f864e96a4a6b23f7e9b70a4700"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad031d7f864e96a4a6b23f7e9b70a4700">&#9670;&nbsp;</a></span>RESERVED_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t TPIU_Type::RESERVED_3[3036]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a787fd19d4bf7a13d87f64e9edcf9f597"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a787fd19d4bf7a13d87f64e9edcf9f597">&#9670;&nbsp;</a></span>RESERVED_4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t TPIU_Type::RESERVED_4[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a34946958cb210cf7dda6a7c14e2133e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34946958cb210cf7dda6a7c14e2133e1">&#9670;&nbsp;</a></span>RESERVED_5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t TPIU_Type::RESERVED_5[156]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a10b49c10d4f411b9df983da76851d7ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10b49c10d4f411b9df983da76851d7ef">&#9670;&nbsp;</a></span>RESERVED_6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t TPIU_Type::RESERVED_6[32]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a47c127641b327a7a62104e7ee0ec3815"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47c127641b327a7a62104e7ee0ec3815">&#9670;&nbsp;</a></span>RESERVED_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint8_t TPIU_Type::RESERVED_7[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a863e75206259977ca0eac767e6ecc59e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a863e75206259977ca0eac767e6ecc59e">&#9670;&nbsp;</a></span>SPPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t TPIU_Type::SPPR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>00F0: Selected Pin Protocol Register </p>

</div>
</div>
<a id="aeddfa2accc809795c43c986c5b46e15e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeddfa2accc809795c43c986c5b46e15e">&#9670;&nbsp;</a></span>SSPSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t TPIU_Type::SSPSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0000: Supported Parallel Port Size Register </p>

</div>
</div>
<a id="adabb3da86203da482a4f2e0b4e96588c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adabb3da86203da482a4f2e0b4e96588c">&#9670;&nbsp;</a></span>TRIGGER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t TPIU_Type::TRIGGER</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>0EE8: Trigger Register </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Project_Headers/<a class="el" href="_f_r_d_m___k20_d50_m_8h_source.html">FRDM_K20D50M.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sat Aug 12 2017 08:54:40 for USBDM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
