//<MStar Software>
//******************************************************************************
// MStar Software
// Copyright (c) 2010 - 2012 MStar Semiconductor, Inc. All rights reserved.
// All software, firmware and related documentation herein ("MStar Software") are
// intellectual property of MStar Semiconductor, Inc. ("MStar") and protected by
// law, including, but not limited to, copyright law and international treaties.
// Any use, modification, reproduction, retransmission, or republication of all
// or part of MStar Software is expressly prohibited, unless prior written
// permission has been granted by MStar.
//
// By accessing, browsing and/or using MStar Software, you acknowledge that you
// have read, understood, and agree, to be bound by below terms ("Terms") and to
// comply with all applicable laws and regulations:
//
// 1. MStar shall retain any and all right, ownership and interest to MStar
//    Software and any modification/derivatives thereof.
//    No right, ownership, or interest to MStar Software and any
//    modification/derivatives thereof is transferred to you under Terms.
//
// 2. You understand that MStar Software might include, incorporate or be
//    supplied together with third party`s software and the use of MStar
//    Software may require additional licenses from third parties.
//    Therefore, you hereby agree it is your sole responsibility to separately
//    obtain any and all third party right and license necessary for your use of
//    such third party`s software.
//
// 3. MStar Software and any modification/derivatives thereof shall be deemed as
//    MStar`s confidential information and you agree to keep MStar`s
//    confidential information in strictest confidence and not disclose to any
//    third party.
//
// 4. MStar Software is provided on an "AS IS" basis without warranties of any
//    kind. Any warranties are hereby expressly disclaimed by MStar, including
//    without limitation, any warranties of merchantability, non-infringement of
//    intellectual property rights, fitness for a particular purpose, error free
//    and in conformity with any international standard.  You agree to waive any
//    claim against MStar for any loss, damage, cost or expense that you may
//    incur related to your use of MStar Software.
//    In no event shall MStar be liable for any direct, indirect, incidental or
//    consequential damages, including without limitation, lost of profit or
//    revenues, lost or damage of data, and unauthorized system use.
//    You agree that this Section 4 shall still apply without being affected
//    even if MStar Software has been modified by MStar in accordance with your
//    request or instruction for your use, except otherwise agreed by both
//    parties in writing.
//
// 5. If requested, MStar may from time to time provide technical supports or
//    services in relation with MStar Software to you for your use of
//    MStar Software in conjunction with your or your customer`s product
//    ("Services").
//    You understand and agree that, except otherwise agreed by both parties in
//    writing, Services are provided on an "AS IS" basis and the warranty
//    disclaimer set forth in Section 4 above shall apply.
//
// 6. Nothing contained herein shall be construed as by implication, estoppels
//    or otherwise:
//    (a) conferring any license or right to use MStar name, trademark, service
//        mark, symbol or any other identification;
//    (b) obligating MStar or any of its affiliates to furnish any person,
//        including without limitation, you and your customers, any assistance
//        of any kind whatsoever, or any information; or
//    (c) conferring any license or right under any intellectual property right.
//
// 7. These terms shall be governed by and construed in accordance with the laws
//    of Taiwan, R.O.C., excluding its conflict of law rules.
//    Any and all dispute arising out hereof or related hereto shall be finally
//    settled by arbitration referred to the Chinese Arbitration Association,
//    Taipei in accordance with the ROC Arbitration Law and the Arbitration
//    Rules of the Association by three (3) arbitrators appointed in accordance
//    with the said Rules.
//    The place of arbitration shall be in Taipei, Taiwan and the language shall
//    be English.
//    The arbitration award shall be final and binding to both parties.
//
//******************************************************************************
//<MStar Software>
////////////////////////////////////////////////////////////////////////////////
//
// Copyright (c) 2008-2009 MStar Semiconductor, Inc.
// All rights reserved.
//
// Unless otherwise stipulated in writing, any and all information contained
// herein regardless in any format shall remain the sole proprietary of
// MStar Semiconductor Inc. and be kept in strict confidence
// ("; MStar; Confidential; Information;") by the recipient.
// Any unauthorized act including without limitation unauthorized disclosure,
// copying, use, reproduction, sale, distribution, modification, disassembling,
// reverse engineering and compiling of the contents of MStar Confidential
// Information is unlawful and strictly prohibited. MStar hereby reserves the
// rights to any and all damages, losses, costs and expenses resulting therefrom.
//
////////////////////////////////////////////////////////////////////////////////

//****************************************************
// TCON Drive Chip           : Panasonic_TCON_Driver
// TCON Excel CodeGen Version: 1.06
// TCON Excel SW      Version: 1.00
// TCON Excel update date    : 2011/11/3 23:45
//****************************************************

#ifndef _DRVTCON_TBL_C_
#define _DRVTCON_TBL_C_

//****************************************************
// Init T420HW08
//****************************************************
U8 MST_TCON_Init_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TCON_TAB_Init_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TCON_REG(REG_TC_CLK_GEN_53_L), 0xFF, 0x1C/*ALL*/, },
 { DRV_TCON_REG(REG_TC_CLK_GEN_53_H), 0xFF, 0x1C/*ALL*/, },
 { DRV_TCON_REG(REG_TC_CLK_GEN_57_L), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_CLK_GEN_57_H), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_CLK_GEN_7E_H), 0x03, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_00_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_00_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_01_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_01_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_02_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_02_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_03_L), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_03_H), 0xFF, 0xC0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_04_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_04_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_05_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_05_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_06_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_06_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_07_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_07_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_08_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_08_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_09_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_09_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0A_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0A_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0B_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0B_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0C_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0C_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0D_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0D_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0E_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0E_H), 0xFF, 0x1F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0F_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0F_H), 0xFF, 0x05/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_10_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_10_H), 0xFF, 0x05/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_11_L), 0xFF, 0x09/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_11_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_12_L), 0xFF, 0x0A/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_12_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_13_L), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_13_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_14_L), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_14_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_15_L), 0xFF, 0x0A/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_15_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_16_L), 0xFF, 0x43/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_16_H), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_17_L), 0xFF, 0xD0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_17_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_18_L), 0xFF, 0x80/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_18_H), 0xFF, 0x05/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_19_L), 0xFF, 0x0A/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_19_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1A_L), 0xFF, 0x44/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1A_H), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1B_L), 0xFF, 0x50/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1B_H), 0xFF, 0x05/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1C_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1C_H), 0xFF, 0x07/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1D_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1D_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1E_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1E_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1F_L), 0xFF, 0xD0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1F_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_20_L), 0xFF, 0x07/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_20_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_21_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_21_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_22_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_22_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_23_L), 0xFF, 0x25/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_23_H), 0xFF, 0x07/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_24_L), 0xFF, 0xF7/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_24_H), 0xFF, 0x07/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_25_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_25_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_26_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_26_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_27_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_27_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_28_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_28_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_29_L), 0xFF, 0x0A/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_29_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2A_L), 0xFF, 0x43/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2A_H), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2B_L), 0xFF, 0xD0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2B_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2C_L), 0xFF, 0x80/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2C_H), 0xFF, 0x05/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2D_L), 0xFF, 0x09/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2D_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2E_L), 0xFF, 0x0B/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2E_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2F_L), 0xFF, 0x75/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2F_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_30_L), 0xFF, 0xD5/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_30_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_31_L), 0xFF, 0x0B/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_31_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_32_L), 0xFF, 0x0B/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_32_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_33_L), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_33_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_34_L), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_34_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_35_L), 0xFF, 0x05/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_35_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_36_L), 0xFF, 0x3D/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_36_H), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_37_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_37_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_38_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_38_H), 0xFF, 0x26/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_39_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_39_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3A_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3A_H), 0xFF, 0x80/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3B_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3B_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3C_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3C_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3D_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3D_H), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3E_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3E_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3F_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3F_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_40_L), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_40_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_41_L), 0xFF, 0x3E/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_41_H), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_42_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_42_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_43_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_43_H), 0xFF, 0x26/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_44_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_44_H), 0xFF, 0xF0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_45_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_45_H), 0xFF, 0xD0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_46_L), 0xFF, 0x70/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_46_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_47_L), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_47_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_48_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_48_H), 0xFF, 0xF0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_49_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_49_H), 0xFF, 0xD0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4A_L), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4A_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4B_L), 0xFF, 0x70/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4B_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4C_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4C_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4D_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4D_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4E_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4E_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4F_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4F_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_50_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_50_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_51_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_51_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_52_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_52_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_53_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_53_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_54_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_54_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_55_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_55_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_56_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_56_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_57_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_57_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_58_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_58_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_59_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_59_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5A_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5A_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5B_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5B_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5C_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5C_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5D_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5D_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5E_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5E_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5F_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5F_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_60_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_60_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_61_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_61_H), 0xFF, 0x3D/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_62_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_62_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_63_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_63_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_64_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_64_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_65_L), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_65_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_66_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_66_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_67_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_67_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_68_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_68_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_69_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_69_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6A_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6A_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6B_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6B_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6C_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6C_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6D_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6D_H), 0xFF, 0xC0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6E_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6E_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6F_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6F_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_70_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_70_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_71_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_71_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_72_L), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_72_H), 0xFF, 0x02/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_73_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_73_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_74_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_74_H), 0xFF, 0x3F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_75_L), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_75_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_76_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_76_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_77_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_77_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_78_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_78_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_79_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_79_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7A_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7A_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7B_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7B_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7C_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7C_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7D_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7D_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7E_L), 0xFF, 0xE4/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7E_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7F_L), 0xFF, 0xFE/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7F_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_00_L), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_00_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_01_L), 0xFF, 0x14/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_01_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_02_L), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_02_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_03_L), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_03_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_04_L), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_04_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_05_L), 0xFF, 0x80/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_05_H), 0xFF, 0x07/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_06_L), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_06_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_07_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_07_H), 0xFF, 0x02/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_08_L), 0xFF, 0xE0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_08_H), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_09_L), 0xFF, 0xC2/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_09_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0D_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0D_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0E_L), 0xFF, 0xC0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0E_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0F_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0F_H), 0xFF, 0xC3/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_10_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_10_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_11_L), 0xFF, 0x14/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_11_H), 0xFF, 0xC8/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_12_L), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_12_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_13_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_13_H), 0xFF, 0x20/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_14_L), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_14_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_15_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_15_H), 0xFF, 0x20/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_16_L), 0xFF, 0x20/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_16_H), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_17_L), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_17_H), 0xFF, 0x12/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_18_L), 0xFF, 0x12/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_18_H), 0xFF, 0x20/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_19_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_19_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1A_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1A_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1B_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1B_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1E_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1E_H), 0xFF, 0x80/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1F_L), 0xFF, 0x4D/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1F_H), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_20_L), 0xFF, 0x0B/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_20_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_21_L), 0xFF, 0x7F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_21_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_26_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_26_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_27_L), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_27_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_28_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_28_H), 0xFF, 0x60/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_29_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_29_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_00_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_00_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_LPLL_04_L), 0x1F, 0x0C/*ALL*/, },
 { DRV_TCON_REG(REG_TC_LPLL_04_H), 0x1F, 0x0C/*ALL*/, },
 { DRV_TCON_REG(REG_TABLE_END)   , 0x00, 0x00,  }
};

//****************************************************
// Init_GPIO  T420HW08
//****************************************************
U8 MST_TCON_Init_GPIO_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TCON_TAB_Init_GPIO_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TCON_REG(REG_TC_CHIP_TOP_79_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_CHIP_TOP_79_H), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_CHIP_TOP_7A_L), 0xFF, 0x02/*ALL*/, },
 { DRV_TCON_REG(REG_TC_CHIP_TOP_7A_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TABLE_END)   , 0x00, 0x00,  }
};

//****************************************************
// Init_SC  T420HW08
//****************************************************
U8 MST_TCON_Init_SC_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TCON_TAB_Init_SC_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TCON_REG(REG_TC_SC_BK10_21_L), 0x01, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_21_H), 0x01, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_10_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_10_H), 0xFF, 0xC0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_02_L), 0xFF, 0x57/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_02_H), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_03_L), 0xFF, 0x59/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_03_H), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_06_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_06_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_07_L), 0xFF, 0x37/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_07_H), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_0A_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_0A_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_0B_L), 0xFF, 0x37/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_0B_H), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_0C_L), 0xFF, 0x97/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_0C_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_0D_L), 0xFF, 0x69/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_0D_H), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TABLE_END)      , 0x00, 0x00 }
};

//****************************************************
// Init_MOD  T420HW08
//****************************************************
U8 MST_TCON_Init_MOD_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TCON_TAB_Init_MOD_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TCON_REG(REG_TC_MOD_BK00_00_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_00_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_29_L), 0xFF, 0x70/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_29_H), 0xFF, 0x5D/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_2A_L), 0xFF, 0xD7/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_2A_H), 0xFF, 0x75/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_2B_L), 0xFF, 0x5D/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_2B_H), 0xFF, 0xD7/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_2C_L), 0xFF, 0x75/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_2C_H), 0xFF, 0x5D/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_2D_L), 0xFF, 0xD7/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_2D_H), 0xFF, 0x75/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_2E_L), 0xFF, 0x5D/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_2E_H), 0xFF, 0xD7/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_2F_L), 0xFF, 0x75/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_2F_H), 0xFF, 0x5D/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_30_L), 0xFF, 0xD7/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_30_H), 0xFF, 0x75/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_31_L), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_31_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_32_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_32_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_33_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_33_H), 0xFF, 0xC0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_34_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_34_H), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_37_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_37_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_3E_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_3E_H), 0xFF, 0x60/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_42_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_42_H), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_45_L), 0xFF, 0x3F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_45_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_49_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_49_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_4A_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_4A_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_6D_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_6D_H), 0xFF, 0x25/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_6E_L), 0xFF, 0x50/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_6E_H), 0xFF, 0x09/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_73_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_73_H), 0xFF, 0x3F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_77_L), 0xFF, 0x1F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_77_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_78_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_78_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TABLE_END) , 0x00, 0x00 }
};

//****************************************************
// Gamma  T420HW08
//****************************************************
U8 MST_TCON_Gamma_TBL[][4] =
{               // Reg           Value  Value
 { DRV_TCON_REG(REG_TC_GAMMA_00), 0xCF, 0x83, },
 { DRV_TCON_REG(REG_TC_GAMMA_01), 0xB6, 0x83, },
 { DRV_TCON_REG(REG_TC_GAMMA_02), 0x2F, 0x83, },
 { DRV_TCON_REG(REG_TC_GAMMA_03), 0xC3, 0x82, },
 { DRV_TCON_REG(REG_TC_GAMMA_04), 0x86, 0x82, },
 { DRV_TCON_REG(REG_TC_GAMMA_05), 0x24, 0x82, },
 { DRV_TCON_REG(REG_TC_GAMMA_06), 0x23, 0x82, },
 { DRV_TCON_REG(REG_TC_GAMMA_07), 0xF4, 0x81, },
 { DRV_TCON_REG(REG_TC_GAMMA_08), 0xF6, 0x81, },
 { DRV_TCON_REG(REG_TC_GAMMA_09), 0x50, 0x81, },
 { DRV_TCON_REG(REG_TC_GAMMA_0A), 0x14, 0x81, },
 { DRV_TCON_REG(REG_TC_GAMMA_0B), 0xBA, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_0C), 0x2D, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_0D), 0x13, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_0E), 0x28, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_0F), 0x0E, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_10), 0x00, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_11), 0x00, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_12), 0xB1, 0x81, },
 { DRV_TCON_REG(REG_TC_GAMMA_13), 0xB1, 0x81, },
 { DRV_TCON_REG(REG_TC_GAMMA_14), 0x00, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_15), 0x00, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_16), 0x00, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_17), 0x00, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_18), 0x00, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_19), 0x00, 0x80, },
 { DRV_TCON_REG(REG_TABLE_END) , 0x00, 0x00  }
};

//****************************************************
// Power_Sequence_On  T420HW08
//****************************************************
U8 MST_TCON_Power_Sequence_On_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TCON_TAB_Power_Sequence_On_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TCON_REG(REG_TC_TCON_61_L), 0x33, 0x00/*ALL*/,
                                         1/*Delay_Ready*/,
                                         5/*Delay_Time*/,
                                         TCON_SIGNAL_POL_YOE_OE2_YCLK_STB/*Signal_Type*/, },
 { DRV_TCON_REG(REG_TC_TCON_61_L), 0x08, 0x00/*ALL*/,
                                         0/*Delay_Ready*/,
                                         0/*Delay_Time*/,
                                         TCON_SIGNAL_YDIO1/*Signal_Type*/, },
 { DRV_TCON_REG(REG_TABLE_END) , 0x00, 0x00, TCON_SIGNAL_NUMS }
};

//****************************************************
// Power_Sequence_Off  T420HW08
//****************************************************
U8 MST_TCON_Power_Sequence_Off_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TCON_TAB_Power_Sequence_Off_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TCON_REG(REG_TC_TCON_61_L), 0x08, 0x08/*ALL*/,
                                         0/*Delay_Ready*/,
                                         0/*Delay_Time*/,
                                         TCON_SIGNAL_YDIO1/*Signal_Type*/, },
 { DRV_TCON_REG(REG_TC_TCON_61_L), 0x33, 0x33/*ALL*/,
                                         0/*Delay_Ready*/,
                                         0/*Delay_Time*/,
                                         TCON_SIGNAL_POL_YOE_OE2_YCLK_STB/*Signal_Type*/, },
 { DRV_TCON_REG(REG_TABLE_END) , 0x00, 0x00, TCON_SIGNAL_NUMS }
};

//****************************************************
// Init  M10_Panasonic_AX080A076G
//****************************************************
U8 MST_TCON_Panasonic_AX080A076G_Init_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TCON_TAB_Panasonic_AX080A076G_Init_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TCON_REG(REG_TC_CLK_GEN_53_L), 0xFF, 0x1C/*ALL*/, },
 { DRV_TCON_REG(REG_TC_CLK_GEN_53_H), 0xFF, 0x1C/*ALL*/, },
 { DRV_TCON_REG(REG_TC_CLK_GEN_57_L), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_CLK_GEN_57_H), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_00_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_00_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_01_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_01_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_02_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_02_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_03_L), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_03_H), 0xFF, 0xC0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_04_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_04_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_05_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_05_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_06_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_06_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_07_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_07_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_08_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_08_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_09_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_09_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0A_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0A_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0B_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0B_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0C_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0C_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0D_L), 0xFF, 0x02/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0D_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0E_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0E_H), 0xFF, 0x1F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0F_L), 0xFF, 0x30/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0F_H), 0xFF, 0x05/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_10_L), 0xFF, 0x30/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_10_H), 0xFF, 0x15/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_11_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_11_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_12_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_12_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_13_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_13_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_14_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_14_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_15_L), 0xFF, 0x0B/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_15_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_16_L), 0xFF, 0x0C/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_16_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_17_L), 0xFF, 0x75/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_17_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_18_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_18_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_19_L), 0xFF, 0x09/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_19_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1A_L), 0xFF, 0x0E/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1A_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1B_L), 0xFF, 0x75/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1B_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1C_L), 0xFF, 0xD5/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1C_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1D_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1D_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1E_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1E_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1F_L), 0xFF, 0xAE/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1F_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_20_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_20_H), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_21_L), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_21_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_22_L), 0xFF, 0x09/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_22_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_23_L), 0xFF, 0xA0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_23_H), 0xFF, 0x05/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_24_L), 0xFF, 0x19/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_24_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_25_L), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_25_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_26_L), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_26_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_27_L), 0xFF, 0xA0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_27_H), 0xFF, 0x05/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_28_L), 0xFF, 0x19/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_28_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_29_L), 0xFF, 0x09/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_29_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2A_L), 0xFF, 0x0A/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2A_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2B_L), 0xFF, 0x75/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2B_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2C_L), 0xFF, 0x75/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2C_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2D_L), 0xFF, 0x09/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2D_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2E_L), 0xFF, 0x0C/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2E_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2F_L), 0xFF, 0x75/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2F_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_30_L), 0xFF, 0xD5/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_30_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_31_L), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_31_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_32_L), 0xFF, 0x3C/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_32_H), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_33_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_33_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_34_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_34_H), 0xFF, 0x26/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_35_L), 0xFF, 0x05/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_35_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_36_L), 0xFF, 0x3D/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_36_H), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_37_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_37_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_38_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_38_H), 0xFF, 0x26/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_39_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_39_H), 0xFF, 0xC4/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3A_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3A_H), 0xFF, 0x1A/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3B_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3B_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3C_L), 0xFF, 0x18/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3C_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3D_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3D_H), 0xFF, 0x02/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3E_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3E_H), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3F_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3F_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_40_L), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_40_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_41_L), 0xFF, 0x3E/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_41_H), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_42_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_42_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_43_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_43_H), 0xFF, 0x26/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_44_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_44_H), 0xFF, 0xF0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_45_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_45_H), 0xFF, 0xD0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_46_L), 0xFF, 0x70/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_46_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_47_L), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_47_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_48_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_48_H), 0xFF, 0xF0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_49_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_49_H), 0xFF, 0xD0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4A_L), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4A_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4B_L), 0xFF, 0x70/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4B_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4C_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4C_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4D_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4D_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4E_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4E_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4F_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4F_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_50_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_50_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_51_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_51_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_52_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_52_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_53_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_53_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_54_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_54_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_55_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_55_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_56_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_56_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_57_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_57_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_58_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_58_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_59_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_59_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5A_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5A_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5B_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5B_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5C_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5C_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5D_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5D_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5E_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5E_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5F_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5F_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_60_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_60_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_61_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_61_H), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_62_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_62_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_63_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_63_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_64_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_64_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_65_L), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_65_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_66_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_66_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_67_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_67_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_68_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_68_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_69_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_69_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6A_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6A_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6B_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6B_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6C_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6C_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6D_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6D_H), 0xFF, 0xC0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6E_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6E_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6F_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6F_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_70_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_70_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_71_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_71_H), 0xFF, 0x30/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_72_L), 0xFF, 0x1C/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_72_H), 0xFF, 0x0E/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_73_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_73_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_74_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_74_H), 0xFF, 0x3F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_75_L), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_75_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_76_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_76_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_77_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_77_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_78_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_78_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_79_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_79_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7A_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7A_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7B_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7B_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7C_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7C_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7D_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7D_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7E_L), 0xFF, 0xE4/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7E_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7F_L), 0xFF, 0xFE/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7F_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_00_L), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_00_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_01_L), 0xFF, 0x15/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_01_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_02_L), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_02_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_03_L), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_03_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_04_L), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_04_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_05_L), 0xFF, 0x58/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_05_H), 0xFF, 0x05/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_06_L), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_06_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_07_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_07_H), 0xFF, 0x82/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_08_L), 0xFF, 0xAC/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_08_H), 0xFF, 0x02/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_09_L), 0xFF, 0xAC/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_09_H), 0xFF, 0x02/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0D_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0D_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0E_L), 0xFF, 0x58/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0E_H), 0xFF, 0x05/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0F_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0F_H), 0xFF, 0xC6/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_10_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_10_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_11_L), 0xFF, 0x17/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_11_H), 0xFF, 0xC8/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_12_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_12_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_13_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_13_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_14_L), 0xFF, 0x32/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_14_H), 0xFF, 0x54/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_15_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_15_H), 0xFF, 0x15/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_16_L), 0xFF, 0x29/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_16_H), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_17_L), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_17_H), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_18_L), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_18_H), 0xFF, 0x29/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_19_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_19_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1A_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1A_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1B_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1B_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1E_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1E_H), 0xFF, 0x80/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1F_L), 0xFF, 0x15/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1F_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_20_L), 0xFF, 0x0C/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_20_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_21_L), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_21_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_26_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_26_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_27_L), 0xFF, 0x02/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_27_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_28_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_28_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_29_L), 0xFF, 0xAB/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_29_H), 0xFF, 0x82/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_00_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_00_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TABLE_END)   , 0x00, 0x00,  }
};

//****************************************************
// Init_GPIO  M10_Panasonic_AX080A076G
//****************************************************
U8 MST_TCON_Panasonic_AX080A076G_Init_GPIO_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TCON_TAB_Panasonic_AX080A076G_Init_GPIO_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TCON_REG(REG_TC_CHIP_TOP_79_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_CHIP_TOP_79_H), 0xFF, 0xE9/*ALL*/, },
 { DRV_TCON_REG(REG_TC_CHIP_TOP_7A_L), 0xFF, 0x1F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_CHIP_TOP_7A_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TABLE_END)   , 0x00, 0x00,  }
};

//****************************************************
// Init_SC  M10_Panasonic_AX080A076G
//****************************************************
U8 MST_TCON_Panasonic_AX080A076G_Init_SC_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TCON_TAB_Panasonic_AX080A076G_Init_SC_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TCON_REG(REG_TC_SC_BK10_21_L), 0x01, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_21_H), 0x01, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_10_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_10_H), 0xFF, 0xC0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_02_L), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_02_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_03_L), 0xFF, 0x05/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_03_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_06_L), 0xFF, 0x15/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_06_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_07_L), 0xFF, 0x14/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_07_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_0A_L), 0xFF, 0x15/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_0A_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_0B_L), 0xFF, 0x14/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_0B_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_0C_L), 0xFF, 0x27/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_0C_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_0D_L), 0xFF, 0x39/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_0D_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TABLE_END) , 0x00, 0x00 }
};

//****************************************************
// Init_MOD  M10_Panasonic_AX080A076G
//****************************************************
U8 MST_TCON_Panasonic_AX080A076G_Init_MOD_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TCON_TAB_Panasonic_AX080A076G_Init_MOD_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TCON_REG(REG_TC_MOD_BK00_2B_L), 0xFF, 0x28/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_2B_H), 0xFF, 0x28/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_2C_L), 0xFF, 0x28/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_2C_H), 0xFF, 0x28/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_32_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_32_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_33_L), 0xFF, 0x11/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_33_H), 0xFF, 0x02/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_34_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_34_H), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_37_L), 0xFF, 0x60/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_37_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_42_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_42_H), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_45_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_45_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_49_L), 0xFF, 0x02/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_49_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_4A_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_4A_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_6D_L), 0xFF, 0x95/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_6D_H), 0xFF, 0x55/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_6E_L), 0xFF, 0x65/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_6E_H), 0xFF, 0x05/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_73_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_73_H), 0xFF, 0x3F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_77_L), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_77_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_78_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_78_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_42_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_42_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_42_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_42_H), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TABLE_END) , 0x00, 0x00 }
};

//****************************************************
// Gamma  M10_Panasonic_AX080A076G
//****************************************************
U8 MST_TCON_Panasonic_AX080A076G_Gamma_TBL[][4] =
{               // Reg           Value  Value
 { DRV_TCON_REG(REG_TC_GAMMA_00), 0xE6, 0x82, },
 { DRV_TCON_REG(REG_TC_GAMMA_01), 0x94, 0x82, },
 { DRV_TCON_REG(REG_TC_GAMMA_02), 0x41, 0x82, },
 { DRV_TCON_REG(REG_TC_GAMMA_03), 0x19, 0x82, },
 { DRV_TCON_REG(REG_TC_GAMMA_04), 0xF9, 0x81, },
 { DRV_TCON_REG(REG_TC_GAMMA_05), 0x87, 0x81, },
 { DRV_TCON_REG(REG_TC_GAMMA_06), 0x18, 0x81, },
 { DRV_TCON_REG(REG_TC_GAMMA_07), 0xF3, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_08), 0x56, 0x81, },
 { DRV_TCON_REG(REG_TC_GAMMA_09), 0x00, 0x82, },
 { DRV_TCON_REG(REG_TC_GAMMA_0A), 0xE4, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_0B), 0x00, 0x82, },
 { DRV_TCON_REG(REG_TC_GAMMA_0C), 0x00, 0x82, },
 { DRV_TCON_REG(REG_TC_GAMMA_0D), 0xCA, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_0E), 0x77, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_0F), 0x28, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_10), 0xFF, 0x83, },
 { DRV_TCON_REG(REG_TC_GAMMA_11), 0xFF, 0x83, },
 { DRV_TCON_REG(REG_TC_GAMMA_12), 0x51, 0x81, },
 { DRV_TCON_REG(REG_TC_GAMMA_13), 0xFF, 0x83, },
 { DRV_TCON_REG(REG_TC_GAMMA_14), 0x00, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_15), 0x00, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_16), 0x00, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_17), 0x00, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_18), 0x11, 0x81, },
 { DRV_TCON_REG(REG_TC_GAMMA_19), 0x91, 0x81, },
 {  DRV_TCON_REG(REG_TABLE_END) , 0x00, 0x00  }
};

//****************************************************
// Power_Sequence_On  M10_Panasonic_AX080A076G
//****************************************************
U8 MST_TCON_Panasonic_AX080A076G_Power_Sequence_On_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TCON_TAB_Panasonic_AX080A076G_Power_Sequence_On_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TCON_REG(REG_TC_TCON_61_L), 0x33, 0x00/*ALL*/,
                                         1/*Delay_Ready*/,
                                         5/*Delay_Time*/,
                                         TCON_SIGNAL_Panasonic_AX080A076G_POLL_POLR_CPV_LP/*Signal_Type*/, },
 { DRV_TCON_REG(REG_TC_TCON_61_L), 0x08, 0x00/*ALL*/,
                                         0/*Delay_Ready*/,
                                         0/*Delay_Time*/,
                                         TCON_SIGNAL_Panasonic_AX080A076G_DATA1/*Signal_Type*/, },
 { DRV_TCON_REG(REG_TC_TCON_61_H), 0x01, 0x00/*ALL*/,
                                         0/*Delay_Ready*/,
                                         0/*Delay_Time*/,
                                         TCON_SIGNAL_Panasonic_AX080A076G_DATA2/*Signal_Type*/, },
 { DRV_TCON_REG(REG_TABLE_END) , 0x00, 0x00, TCON_SIGNAL_Panasonic_AX080A076G_NUMS }
};

//****************************************************
// Power_Sequence_Off  M10_Panasonic_AX080A076G
//****************************************************
U8 MST_TCON_Panasonic_AX080A076G_Power_Sequence_Off_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TCON_TAB_Panasonic_AX080A076G_Power_Sequence_Off_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TCON_REG(REG_TC_MOD_BK00_78_L), 0xC0, 0xC0/*ALL*/,
                                         0/*Delay_Ready*/,
                                         0/*Delay_Time*/,
                                         TCON_SIGNAL_Panasonic_AX080A076G_DATA2/*Signal_Type*/, },
 { DRV_TCON_REG(REG_TC_TCON_61_H), 0x01, 0x01/*ALL*/,
                                         0/*Delay_Ready*/,
                                         0/*Delay_Time*/,
                                         TCON_SIGNAL_Panasonic_AX080A076G_DATA2/*Signal_Type*/, },
 { DRV_TCON_REG(REG_TC_TCON_61_L), 0x08, 0x08/*ALL*/,
                                         0/*Delay_Ready*/,
                                         0/*Delay_Time*/,
                                         TCON_SIGNAL_Panasonic_AX080A076G_DATA1/*Signal_Type*/, },
 { DRV_TCON_REG(REG_TC_TCON_61_L), 0x33, 0x33/*ALL*/,
                                         0/*Delay_Ready*/,
                                         0/*Delay_Time*/,
                                         TCON_SIGNAL_Panasonic_AX080A076G_POLL_POLR_CPV_LP/*Signal_Type*/, },
 { DRV_TCON_REG(REG_TABLE_END) , 0x00, 0x00, TCON_SIGNAL_Panasonic_AX080A076G_NUMS }
};

//****************************************************
// Init  M10_Hisense_AH080A016G
//****************************************************
U8 MST_TCON_Hisense_AH080A016G_Init_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TCON_TAB_Hisense_AH080A016G_Init_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TCON_REG(REG_TC_CLK_GEN_53_L), 0xFF, 0x1C/*ALL*/, },
 { DRV_TCON_REG(REG_TC_CLK_GEN_53_H), 0xFF, 0x1C/*ALL*/, },
 { DRV_TCON_REG(REG_TC_CLK_GEN_57_L), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_CLK_GEN_57_H), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_CLK_GEN_7E_H), 0x03, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_00_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_00_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_01_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_01_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_02_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_02_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_03_L), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_03_H), 0xFF, 0xC0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_04_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_04_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_05_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_05_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_06_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_06_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_07_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_07_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_08_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_08_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_09_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_09_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0A_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0A_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0B_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0B_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0C_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0C_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0D_L), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0D_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0E_L), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0E_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0F_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0F_H), 0xFF, 0x05/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_10_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_10_H), 0xFF, 0x05/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_11_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_11_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_12_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_12_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_13_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_13_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_14_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_14_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_15_L), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_15_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_16_L), 0xFF, 0x0A/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_16_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_17_L), 0xFF, 0x75/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_17_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_18_L), 0xFF, 0xD5/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_18_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_19_L), 0xFF, 0x09/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_19_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1A_L), 0xFF, 0x0A/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1A_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1B_L), 0xFF, 0x50/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1B_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1C_L), 0xFF, 0x50/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1C_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1D_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1D_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1E_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1E_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1F_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1F_H), 0xFF, 0x05/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_20_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_20_H), 0xFF, 0x02/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_21_L), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_21_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_22_L), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_22_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_23_L), 0xFF, 0xA0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_23_H), 0xFF, 0x05/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_24_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_24_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_25_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_25_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_26_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_26_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_27_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_27_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_28_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_28_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_29_L), 0xFF, 0x09/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_29_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2A_L), 0xFF, 0x0A/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2A_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2B_L), 0xFF, 0x75/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2B_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2C_L), 0xFF, 0x75/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2C_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2D_L), 0xFF, 0x09/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2D_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2E_L), 0xFF, 0x0B/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2E_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2F_L), 0xFF, 0x75/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2F_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_30_L), 0xFF, 0xD5/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_30_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_31_L), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_31_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_32_L), 0xFF, 0x3C/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_32_H), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_33_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_33_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_34_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_34_H), 0xFF, 0x26/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_35_L), 0xFF, 0x05/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_35_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_36_L), 0xFF, 0x3D/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_36_H), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_37_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_37_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_38_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_38_H), 0xFF, 0x26/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_39_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_39_H), 0xFF, 0xC4/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3A_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3A_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3B_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3B_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3C_L), 0xFF, 0x18/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3C_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3D_L), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3D_H), 0xFF, 0x02/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3E_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3E_H), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3F_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3F_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_40_L), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_40_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_41_L), 0xFF, 0x3E/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_41_H), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_42_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_42_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_43_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_43_H), 0xFF, 0x26/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_44_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_44_H), 0xFF, 0xF0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_45_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_45_H), 0xFF, 0xD0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_46_L), 0xFF, 0x70/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_46_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_47_L), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_47_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_48_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_48_H), 0xFF, 0xF0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_49_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_49_H), 0xFF, 0xD0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4A_L), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4A_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4B_L), 0xFF, 0x70/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4B_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4C_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4C_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4D_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4D_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4E_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4E_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4F_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4F_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_50_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_50_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_51_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_51_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_52_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_52_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_53_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_53_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_54_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_54_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_55_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_55_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_56_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_56_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_57_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_57_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_58_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_58_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_59_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_59_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5A_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5A_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5B_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5B_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5C_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5C_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5D_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5D_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5E_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5E_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5F_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5F_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_60_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_60_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_61_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_61_H), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_62_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_62_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_63_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_63_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_64_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_64_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_65_L), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_65_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_66_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_66_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_67_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_67_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_68_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_68_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_69_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_69_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6A_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6A_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6B_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6B_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6C_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6C_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6D_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6D_H), 0xFF, 0xC0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6E_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6E_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6F_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6F_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_70_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_70_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_71_L), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_71_H), 0xFF, 0x30/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_72_L), 0xFF, 0x1C/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_72_H), 0xFF, 0x0E/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_73_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_73_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_74_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_74_H), 0xFF, 0x3F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_75_L), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_75_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_76_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_76_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_77_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_77_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_78_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_78_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_79_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_79_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7A_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7A_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7B_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7B_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7C_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7C_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7D_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7D_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7E_L), 0xFF, 0xE4/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7E_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7F_L), 0xFF, 0xFE/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7F_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_00_L), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_00_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_01_L), 0xFF, 0x25/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_01_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_02_L), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_02_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_03_L), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_03_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_04_L), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_04_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_05_L), 0xFF, 0x58/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_05_H), 0xFF, 0x05/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_06_L), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_06_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_07_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_07_H), 0xFF, 0x02/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_08_L), 0xFF, 0x56/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_08_H), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_09_L), 0xFF, 0xAC/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_09_H), 0xFF, 0x02/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0D_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0D_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0E_L), 0xFF, 0xAC/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0E_H), 0xFF, 0x02/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0F_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0F_H), 0xFF, 0x83/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_10_L), 0xFF, 0x3F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_10_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_11_L), 0xFF, 0x14/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_11_H), 0xFF, 0xC8/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_12_L), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_12_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_13_L), 0xFF, 0x20/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_13_H), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_14_L), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_14_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_15_L), 0xFF, 0x20/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_15_H), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_16_L), 0xFF, 0x29/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_16_H), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_17_L), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_17_H), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_18_L), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_18_H), 0xFF, 0x29/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_19_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_19_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1A_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1A_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1B_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1B_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1E_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1E_H), 0xFF, 0x80/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1F_L), 0xFF, 0x25/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1F_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_20_L), 0xFF, 0x1C/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_20_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_21_L), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_21_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_26_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_26_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_27_L), 0xFF, 0x02/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_27_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_28_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_28_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_29_L), 0xFF, 0xAB/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_29_H), 0xFF, 0x82/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_00_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_00_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TABLE_END)   , 0x00, 0x00,  }
};

//****************************************************
// Init_GPIO  M10_Hisense_AH080A016G
//****************************************************
U8 MST_TCON_Hisense_AH080A016G_Init_GPIO_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TCON_TAB_Hisense_AH080A016G_Init_GPIO_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TCON_REG(REG_TC_CHIP_TOP_79_L), 0xFF, 0x3B/*ALL*/, },
 { DRV_TCON_REG(REG_TC_CHIP_TOP_79_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_CHIP_TOP_7A_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_CHIP_TOP_7A_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TABLE_END)   , 0x00, 0x00,  }
};

//****************************************************
// Init_SC  M10_Hisense_AH080A016G
//****************************************************
U8 MST_TCON_Hisense_AH080A016G_Init_SC_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TCON_TAB_Hisense_AH080A016G_Init_SC_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TCON_REG(REG_TC_SC_BK10_21_L), 0x01, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_21_H), 0x01, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_10_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_10_H), 0xFF, 0xC0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_02_L), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_02_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_03_L), 0xFF, 0x05/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_03_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_06_L), 0xFF, 0x25/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_06_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_07_L), 0xFF, 0x24/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_07_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_0A_L), 0xFF, 0x25/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_0A_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_0B_L), 0xFF, 0x24/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_0B_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_0C_L), 0xFF, 0x17/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_0C_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_0D_L), 0xFF, 0x25/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_0D_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TABLE_END) , 0x00, 0x00 }
};

//****************************************************
// Init_MOD  M10_Hisense_AH080A016G
//****************************************************
U8 MST_TCON_Hisense_AH080A016G_Init_MOD_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TCON_TAB_Hisense_AH080A016G_Init_MOD_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TCON_REG(REG_TC_MOD_BK00_2B_L), 0xFF, 0x28/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_2B_H), 0xFF, 0x28/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_2C_L), 0xFF, 0x28/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_2C_H), 0xFF, 0x28/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_32_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_32_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_33_L), 0xFF, 0x11/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_33_H), 0xFF, 0x02/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_34_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_34_H), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_37_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_37_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_42_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_42_H), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_45_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_45_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_49_L), 0xFF, 0x02/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_49_H), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_4A_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_4A_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_6D_L), 0xFF, 0x60/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_6D_H), 0xFF, 0x05/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_6E_L), 0xFF, 0x58/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_6E_H), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_73_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_73_H), 0xFF, 0x3F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_77_L), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_77_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_78_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_78_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_42_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_42_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_42_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_42_H), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TABLE_END) , 0x00, 0x00 }
};

//****************************************************
// Gamma  M10_Hisense_AH080A016G
//****************************************************
U8 MST_TCON_Hisense_AH080A016G_Gamma_TBL[][4] =
{               // Reg           Value  Value
 { DRV_TCON_REG(REG_TC_GAMMA_00), 0xA8, 0x83, },
 { DRV_TCON_REG(REG_TC_GAMMA_01), 0x6D, 0x83, },
 { DRV_TCON_REG(REG_TC_GAMMA_02), 0xFF, 0x82, },
 { DRV_TCON_REG(REG_TC_GAMMA_03), 0xCA, 0x82, },
 { DRV_TCON_REG(REG_TC_GAMMA_04), 0x98, 0x82, },
 { DRV_TCON_REG(REG_TC_GAMMA_05), 0x0E, 0x82, },
 { DRV_TCON_REG(REG_TC_GAMMA_06), 0x00, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_07), 0xFA, 0x81, },
 { DRV_TCON_REG(REG_TC_GAMMA_08), 0xA9, 0x81, },
 { DRV_TCON_REG(REG_TC_GAMMA_09), 0x27, 0x81, },
 { DRV_TCON_REG(REG_TC_GAMMA_0A), 0xF0, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_0B), 0xAD, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_0C), 0x00, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_0D), 0x42, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_0E), 0xD6, 0x81, },
 { DRV_TCON_REG(REG_TC_GAMMA_0F), 0xFF, 0x83, },
 { DRV_TCON_REG(REG_TC_GAMMA_10), 0x00, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_11), 0x00, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_12), 0x82, 0x81, },
 { DRV_TCON_REG(REG_TC_GAMMA_13), 0x82, 0x81, },
 { DRV_TCON_REG(REG_TC_GAMMA_14), 0x00, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_15), 0x00, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_16), 0x00, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_17), 0x00, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_18), 0x00, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_19), 0x00, 0x80, },
 {  DRV_TCON_REG(REG_TABLE_END) , 0x00, 0x00  }
};

//****************************************************
// Power_Sequence_On  M10_Hisense_AH080A016G
//****************************************************
U8 MST_TCON_Hisense_AH080A016G_Power_Sequence_On_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TCON_TAB_Hisense_AH080A016G_Power_Sequence_On_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TCON_REG(REG_TC_TCON_61_L), 0x33, 0x00/*ALL*/,
                                         1/*Delay_Ready*/,
                                         5/*Delay_Time*/,
                                         TCON_SIGNAL_Hisense_AH080A016G_POLL_POLR_CPV_TP1/*Signal_Type*/, },
 { DRV_TCON_REG(REG_TC_TCON_61_L), 0x08, 0x00/*ALL*/,
                                         0/*Delay_Ready*/,
                                         0/*Delay_Time*/,
                                         TCON_SIGNAL_Hisense_AH080A016G_STV/*Signal_Type*/, },
 { DRV_TCON_REG(REG_TABLE_END) , 0x00, 0x00, TCON_SIGNAL_Hisense_AH080A016G_NUMS }
};

//****************************************************
// Power_Sequence_Off  M10_Hisense_AH080A016G
//****************************************************
U8 MST_TCON_Hisense_AH080A016G_Power_Sequence_Off_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TCON_TAB_Hisense_AH080A016G_Power_Sequence_Off_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TCON_REG(REG_TC_TCON_61_L), 0x08, 0x08/*ALL*/,
                                         0/*Delay_Ready*/,
                                         0/*Delay_Time*/,
                                         TCON_SIGNAL_Hisense_AH080A016G_STV/*Signal_Type*/, },
 { DRV_TCON_REG(REG_TC_TCON_61_L), 0x33, 0x33/*ALL*/,
                                         0/*Delay_Ready*/,
                                         0/*Delay_Time*/,
                                         TCON_SIGNAL_Hisense_AH080A016G_POLL_POLR_CPV_TP1/*Signal_Type*/, },
 { DRV_TCON_REG(REG_TABLE_END) , 0x00, 0x00, TCON_SIGNAL_Hisense_AH080A016G_NUMS }
};

//****************************************************
// Init  M10_PVI058OX1
//****************************************************
U8 MST_TCON_PVI058OX1_Init_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TCON_TAB_PVI058OX1_Init_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TCON_REG(REG_TC_CLK_GEN_53_L), 0xFF, 0x1C/*ALL*/, },
 { DRV_TCON_REG(REG_TC_CLK_GEN_53_H), 0xFF, 0x1C/*ALL*/, },
 { DRV_TCON_REG(REG_TC_CLK_GEN_57_L), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_CLK_GEN_57_H), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_CLK_GEN_7E_L), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_CLK_GEN_7E_H), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_00_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_00_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_01_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_01_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_02_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_02_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_03_L), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_03_H), 0xFF, 0xC0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_04_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_04_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_05_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_05_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_06_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_06_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_07_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_07_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_08_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_08_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_09_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_09_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0A_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0A_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0B_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0B_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0C_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0C_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0D_L), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0D_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0E_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0E_H), 0xFF, 0x1F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0F_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0F_H), 0xFF, 0x02/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_10_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_10_H), 0xFF, 0x02/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_11_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_11_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_12_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_12_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_13_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_13_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_14_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_14_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_15_L), 0xFF, 0x13/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_15_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_16_L), 0xFF, 0x14/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_16_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_17_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_17_H), 0xFF, 0x02/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_18_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_18_H), 0xFF, 0x02/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_19_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_19_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1A_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1A_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1B_L), 0xFF, 0x60/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1B_H), 0xFF, 0x05/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1C_L), 0xFF, 0x49/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1C_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1D_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1D_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1E_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1E_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1F_L), 0xFF, 0x80/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1F_H), 0xFF, 0x05/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_20_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_20_H), 0xFF, 0x02/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_21_L), 0xFF, 0x12/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_21_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_22_L), 0xFF, 0x13/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_22_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_23_L), 0xFF, 0xA0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_23_H), 0xFF, 0x05/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_24_L), 0xFF, 0x19/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_24_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_25_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_25_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_26_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_26_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_27_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_27_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_28_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_28_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_29_L), 0xFF, 0x13/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_29_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2A_L), 0xFF, 0x14/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2A_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2B_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2B_H), 0xFF, 0x02/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2C_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2C_H), 0xFF, 0x02/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2D_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2D_H), 0xFF, 0x09/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2E_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2E_H), 0xFF, 0x0B/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2F_L), 0xFF, 0x75/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2F_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_30_L), 0xFF, 0xD5/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_30_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_31_L), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_31_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_32_L), 0xFF, 0x3C/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_32_H), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_33_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_33_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_34_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_34_H), 0xFF, 0x26/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_35_L), 0xFF, 0x05/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_35_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_36_L), 0xFF, 0x3D/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_36_H), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_37_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_37_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_38_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_38_H), 0xFF, 0x26/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_39_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_39_H), 0xFF, 0x80/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3A_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3A_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3B_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3B_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3C_L), 0xFF, 0x80/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3C_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3D_L), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3D_H), 0xFF, 0x02/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3E_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3E_H), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3F_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3F_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_40_L), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_40_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_41_L), 0xFF, 0x3E/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_41_H), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_42_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_42_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_43_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_43_H), 0xFF, 0x26/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_44_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_44_H), 0xFF, 0xF0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_45_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_45_H), 0xFF, 0xD0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_46_L), 0xFF, 0x70/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_46_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_47_L), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_47_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_48_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_48_H), 0xFF, 0xF0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_49_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_49_H), 0xFF, 0xD0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4A_L), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4A_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4B_L), 0xFF, 0x70/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4B_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4C_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4C_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4D_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4D_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4E_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4E_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4F_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4F_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_50_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_50_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_51_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_51_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_52_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_52_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_53_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_53_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_54_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_54_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_55_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_55_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_56_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_56_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_57_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_57_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_58_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_58_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_59_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_59_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5A_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5A_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5B_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5B_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5C_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5C_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5D_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5D_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5E_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5E_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5F_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5F_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_60_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_60_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_61_L), 0xFF, 0x44/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_61_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_62_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_62_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_63_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_63_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_64_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_64_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_65_L), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_65_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_66_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_66_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_67_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_67_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_68_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_68_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_69_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_69_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6A_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6A_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6B_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6B_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6C_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6C_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6D_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6D_H), 0xFF, 0xC0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6E_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6E_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6F_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6F_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_70_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_70_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_71_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_71_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_72_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_72_H), 0xFF, 0x3F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_73_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_73_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_74_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_74_H), 0xFF, 0x3F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_75_L), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_75_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_76_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_76_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_77_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_77_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_78_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_78_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_79_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_79_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7A_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7A_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7B_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7B_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7C_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7C_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7D_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7D_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7E_L), 0xFF, 0xE4/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7E_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7F_L), 0xFF, 0xFE/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7F_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_00_L), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_00_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_01_L), 0xFF, 0x14/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_01_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_02_L), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_02_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_03_L), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_03_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_04_L), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_04_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_05_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_05_H), 0xFF, 0x05/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_06_L), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_06_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_07_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_07_H), 0xFF, 0x82/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_08_L), 0xFF, 0x80/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_08_H), 0xFF, 0x02/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_09_L), 0xFF, 0x80/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_09_H), 0xFF, 0x02/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0D_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0D_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0E_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0E_H), 0xFF, 0x05/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0F_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0F_H), 0xFF, 0x86/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_10_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_10_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_11_L), 0xFF, 0x14/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_11_H), 0xFF, 0xC8/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_16_L), 0xFF, 0x20/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_16_H), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_17_L), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_17_H), 0xFF, 0x12/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_18_L), 0xFF, 0x12/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_18_H), 0xFF, 0x20/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1E_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1E_H), 0xFF, 0x80/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1F_L), 0xFF, 0x14/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1F_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_20_L), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_20_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_21_L), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_21_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_26_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_26_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_00_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_00_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TABLE_END)   , 0x00, 0x00,  }
};

//****************************************************
// Init_GPIO  M10_PVI058OX1
//****************************************************
U8 MST_TCON_PVI058OX1_Init_GPIO_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TCON_TAB_PVI058OX1_Init_GPIO_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TCON_REG(REG_TC_CHIP_TOP_79_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_CHIP_TOP_79_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_CHIP_TOP_7A_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_CHIP_TOP_7A_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TABLE_END)   , 0x00, 0x00,  }
};

//****************************************************
// Init_SC  M10_PVI058OX1
//****************************************************
U8 MST_TCON_PVI058OX1_Init_SC_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TCON_TAB_PVI058OX1_Init_SC_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TCON_REG(REG_TC_SC_BK10_21_H), 0x01, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_10_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_10_H), 0xFF, 0xC0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_02_L), 0xFF, 0x09/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_02_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_03_L), 0xFF, 0x0C/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_03_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_06_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_06_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_07_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_07_H), 0xFF, 0x02/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_0A_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_0A_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_0B_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_0B_H), 0xFF, 0x02/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_0C_L), 0xFF, 0xC7/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_0C_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_0D_L), 0xFF, 0x2C/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_0D_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TABLE_END) , 0x00, 0x00 }
};

//****************************************************
// Init_MOD  M10_PVI058OX1
//****************************************************
U8 MST_TCON_PVI058OX1_Init_MOD_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TCON_TAB_PVI058OX1_Init_MOD_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TCON_REG(REG_TC_MOD_BK00_1C_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_1C_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_2B_L), 0xFF, 0x28/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_2B_H), 0xFF, 0x28/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_2C_L), 0xFF, 0x28/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_2C_H), 0xFF, 0x28/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_33_L), 0xFF, 0x11/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_33_H), 0xFF, 0x02/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_34_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_34_H), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_35_L), 0xFF, 0x07/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_35_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_3A_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_3A_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_40_L), 0xFF, 0x0C/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_40_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_42_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_42_H), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_45_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_45_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_46_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_46_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_47_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_47_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_48_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_48_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_49_L), 0xFF, 0x02/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_49_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_4A_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_4A_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_4B_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_4B_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_55_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_55_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_59_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_59_H), 0xFF, 0x30/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_6D_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_6D_H), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_6E_L), 0xFF, 0x65/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_6E_H), 0xFF, 0x05/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_6F_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_6F_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_77_L), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_77_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_42_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_42_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_42_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_42_H), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TABLE_END) , 0x00, 0x00 }
};

//****************************************************
// Gamma  M10_PVI058OX1
//****************************************************
U8 MST_TCON_PVI058OX1_Gamma_TBL[][4] =
{               // Reg           Value  Value
 { DRV_TCON_REG(REG_TC_GAMMA_00), 0xE6, 0x82, },
 { DRV_TCON_REG(REG_TC_GAMMA_01), 0x94, 0x82, },
 { DRV_TCON_REG(REG_TC_GAMMA_02), 0x41, 0x82, },
 { DRV_TCON_REG(REG_TC_GAMMA_03), 0x19, 0x82, },
 { DRV_TCON_REG(REG_TC_GAMMA_04), 0xF9, 0x81, },
 { DRV_TCON_REG(REG_TC_GAMMA_05), 0x87, 0x81, },
 { DRV_TCON_REG(REG_TC_GAMMA_06), 0x18, 0x81, },
 { DRV_TCON_REG(REG_TC_GAMMA_07), 0xF3, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_08), 0x56, 0x81, },
 { DRV_TCON_REG(REG_TC_GAMMA_09), 0x00, 0x82, },
 { DRV_TCON_REG(REG_TC_GAMMA_0A), 0xE4, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_0B), 0x00, 0x82, },
 { DRV_TCON_REG(REG_TC_GAMMA_0C), 0x00, 0x82, },
 { DRV_TCON_REG(REG_TC_GAMMA_0D), 0xCA, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_0E), 0x77, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_0F), 0x28, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_10), 0xFF, 0x83, },
 { DRV_TCON_REG(REG_TC_GAMMA_11), 0xFF, 0x83, },
 { DRV_TCON_REG(REG_TC_GAMMA_12), 0x51, 0x81, },
 { DRV_TCON_REG(REG_TC_GAMMA_13), 0xFF, 0x83, },
 { DRV_TCON_REG(REG_TC_GAMMA_14), 0x00, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_15), 0x00, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_16), 0x00, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_17), 0x00, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_18), 0x11, 0x81, },
 { DRV_TCON_REG(REG_TC_GAMMA_19), 0x91, 0x81, },
 {  DRV_TCON_REG(REG_TABLE_END) , 0x00, 0x00  }
};

//****************************************************
// Power_Sequence_On  M10_PVI058OX1
//****************************************************
U8 MST_TCON_PVI058OX1_Power_Sequence_On_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TCON_TAB_PVI058OX1_Power_Sequence_On_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TCON_REG(REG_TC_TCON_61_L), 0x3B, 0x00/*ALL*/,
                                         1/*Delay_Ready*/,
                                         5/*Delay_Time*/,
                                         TCON_SIGNAL_PVI058OX1_OTHERS/*Signal_Type*/, },
 { DRV_TCON_REG(REG_TC_TCON_61_L), 0x80, 0x00/*ALL*/,
                                         0/*Delay_Ready*/,
                                         0/*Delay_Time*/,
                                         TCON_SIGNAL_PVI058OX1_STV/*Signal_Type*/, },
 { DRV_TCON_REG(REG_TC_CHIP_TOP_30_H), 0x03, 0x00/*ALL*/,
                                         0/*Delay_Ready*/,
                                         0/*Delay_Time*/,
                                         TCON_SIGNAL_PVI058OX1_OEN/*Signal_Type*/, },
 { DRV_TCON_REG(REG_TC_CHIP_TOP_2F_H), 0x03, 0x03/*ALL*/,
                                         0/*Delay_Ready*/,
                                         0/*Delay_Time*/,
                                         TCON_SIGNAL_PVI058OX1_DEFAULT_DIRECTION/*Signal_Type*/, },
 { DRV_TCON_REG(REG_TABLE_END) , 0x00, 0x00, TCON_SIGNAL_PVI058OX1_NUMS }
};

//****************************************************
// Power_Sequence_Off  M10_PVI058OX1
//****************************************************
U8 MST_TCON_PVI058OX1_Power_Sequence_Off_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TCON_TAB_PVI058OX1_Power_Sequence_Off_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TCON_REG(REG_TC_TCON_61_L), 0x3B, 0x3B/*ALL*/,
                                         0/*Delay_Ready*/,
                                         0/*Delay_Time*/,
                                         TCON_SIGNAL_PVI058OX1_STV/*Signal_Type*/, },
 { DRV_TCON_REG(REG_TC_TCON_61_L), 0x80, 0x80/*ALL*/,
                                         0/*Delay_Ready*/,
                                         0/*Delay_Time*/,
                                         TCON_SIGNAL_PVI058OX1_OTHERS/*Signal_Type*/, },
 { DRV_TCON_REG(REG_TABLE_END) , 0x00, 0x00, TCON_SIGNAL_PVI058OX1_NUMS }
};


//****************************************************
// Init  M10_PVI050VX1
//****************************************************
U8 MST_TCON_PVI050VX1_Init_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TCON_TAB_PVI050VX1_Init_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TCON_REG(REG_TC_CLK_GEN_53_L), 0xFF, 0x1C/*ALL*/, },
 { DRV_TCON_REG(REG_TC_CLK_GEN_53_H), 0xFF, 0x1C/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_00_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_00_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_01_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_01_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_02_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_02_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_03_L), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_03_H), 0xFF, 0xC0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_04_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_04_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_05_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_05_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_06_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_06_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_07_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_07_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_08_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_08_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_09_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_09_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0A_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0A_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0B_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0B_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0C_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0C_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0D_L), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0D_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0E_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0E_H), 0xFF, 0x1F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0F_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0F_H), 0xFF, 0x02/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_10_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_10_H), 0xFF, 0x02/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_11_L), 0xFF, 0x12/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_11_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_12_L), 0xFF, 0x6A/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_12_H), 0xFF, 0x02/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_13_L), 0xFF, 0x33/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_13_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_14_L), 0xFF, 0x34/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_14_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_15_L), 0xFF, 0x12/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_15_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_16_L), 0xFF, 0x13/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_16_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_17_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_17_H), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_18_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_18_H), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_19_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_19_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1A_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1A_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1B_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1B_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1C_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1C_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1D_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1D_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1E_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1E_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1F_L), 0xFF, 0x50/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1F_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_20_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_20_H), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_21_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_21_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_22_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_22_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_23_L), 0xFF, 0x60/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_23_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_24_L), 0xFF, 0x80/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_24_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_25_L), 0xFF, 0x12/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_25_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_26_L), 0xFF, 0x6A/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_26_H), 0xFF, 0x02/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_27_L), 0xFF, 0x33/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_27_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_28_L), 0xFF, 0x34/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_28_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_29_L), 0xFF, 0x12/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_29_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2A_L), 0xFF, 0x13/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2A_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2B_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2B_H), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2C_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2C_H), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2D_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2D_H), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2E_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2E_H), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2F_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2F_H), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_30_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_30_H), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_31_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_31_H), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_32_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_32_H), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_33_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_33_H), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_34_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_34_H), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_35_L), 0xFF, 0x05/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_35_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_36_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_36_H), 0xFF, 0x3D/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_37_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_37_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_38_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_38_H), 0xFF, 0x26/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_39_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_39_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3A_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3A_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3B_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3B_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3C_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3C_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3D_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3D_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3E_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3E_H), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3F_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3F_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_40_L), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_40_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_41_L), 0xFF, 0x3E/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_41_H), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_42_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_42_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_43_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_43_H), 0xFF, 0x26/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_44_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_44_H), 0xFF, 0xF0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_45_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_45_H), 0xFF, 0xD0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_46_L), 0xFF, 0x70/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_46_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_47_L), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_47_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_48_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_48_H), 0xFF, 0xF0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_49_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_49_H), 0xFF, 0xD0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4A_L), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4A_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4B_L), 0xFF, 0x70/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4B_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4C_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4C_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4D_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4D_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4E_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4E_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4F_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4F_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_50_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_50_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_51_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_51_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_52_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_52_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_53_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_53_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_54_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_54_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_55_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_55_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_56_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_56_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_57_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_57_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_58_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_58_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_59_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_59_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5A_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5A_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5B_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5B_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5C_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5C_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5D_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5D_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5E_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5E_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5F_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5F_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_60_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_60_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_61_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_61_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_62_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_62_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_63_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_63_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_64_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_64_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_65_L), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_65_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_66_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_66_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_67_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_67_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_68_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_68_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_69_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_69_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6A_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6A_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6B_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6B_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6C_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6C_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6D_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6D_H), 0xFF, 0xC0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6E_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6E_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6F_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6F_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_70_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_70_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_71_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_71_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_72_L), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_72_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_73_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_73_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_74_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_74_H), 0xFF, 0x3F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_75_L), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_75_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_76_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_76_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_77_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_77_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_78_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_78_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_79_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_79_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7A_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7A_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7B_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7B_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7C_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7C_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7D_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7D_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7E_L), 0xFF, 0xE4/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7E_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7F_L), 0xFF, 0xFE/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7F_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_00_L), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_00_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_11_L), 0xFF, 0x17/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_11_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_20_L), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_20_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_21_L), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_21_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_00_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_00_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TABLE_END)   , 0x00, 0x00,  }
};

//****************************************************
// Init_GPIO  M10_PVI050VX1
//****************************************************
U8 MST_TCON_PVI050VX1_Init_GPIO_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TCON_TAB_PVI050VX1_Init_GPIO_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TCON_REG(REG_TC_CHIP_TOP_79_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_CHIP_TOP_79_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_CHIP_TOP_7A_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_CHIP_TOP_7A_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TABLE_END)   , 0x00, 0x00,  }
};

//****************************************************
// Init_SC  M10_PVI050VX1
//****************************************************
U8 MST_TCON_PVI050VX1_Init_SC_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TCON_TAB_PVI050VX1_Init_SC_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TCON_REG(REG_TC_SC_BK10_21_H), 0x01, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_10_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_10_H), 0xFF, 0xC0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_02_L), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_02_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_03_L), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_03_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_06_L), 0xFF, 0x14/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_06_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_07_L), 0xFF, 0x6B/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_07_H), 0xFF, 0x02/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_0A_L), 0xFF, 0x14/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_0A_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_0B_L), 0xFF, 0x6B/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_0B_H), 0xFF, 0x02/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_0C_L), 0xFF, 0x1F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_0C_H), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_0D_L), 0xFF, 0xF2/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_0D_H), 0xFF, 0x02/*ALL*/, },
 { DRV_TCON_REG(REG_TABLE_END) , 0x00, 0x00 }
};

//****************************************************
// Init_MOD  M10_PVI050VX1
//****************************************************
U8 MST_TCON_PVI050VX1_Init_MOD_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TCON_TAB_PVI050VX1_Init_MOD_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TCON_REG(REG_TC_MOD_BK00_1C_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_1C_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_3A_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_3A_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_42_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_42_H), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_45_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_45_H), 0xFF, 0x02/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_46_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_46_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_47_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_47_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_48_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_48_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_49_L), 0xFF, 0x02/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_49_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_4A_L), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_4A_H), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_59_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_59_H), 0xFF, 0x30/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_6D_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_6D_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_6E_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_6E_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_6F_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_6F_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_42_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_42_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_42_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_42_H), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TABLE_END) , 0x00, 0x00 }
};

//****************************************************
// Gamma  M10_PVI050VX1
//****************************************************
U8 MST_TCON_PVI050VX1_Gamma_TBL[][4] =
{               // Reg           Value  Value
 { DRV_TCON_REG(REG_TC_GAMMA_00), 0xE6, 0x82, },
 { DRV_TCON_REG(REG_TC_GAMMA_01), 0x94, 0x82, },
 { DRV_TCON_REG(REG_TC_GAMMA_02), 0x41, 0x82, },
 { DRV_TCON_REG(REG_TC_GAMMA_03), 0x19, 0x82, },
 { DRV_TCON_REG(REG_TC_GAMMA_04), 0xF9, 0x81, },
 { DRV_TCON_REG(REG_TC_GAMMA_05), 0x87, 0x81, },
 { DRV_TCON_REG(REG_TC_GAMMA_06), 0x18, 0x81, },
 { DRV_TCON_REG(REG_TC_GAMMA_07), 0xF3, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_08), 0x56, 0x81, },
 { DRV_TCON_REG(REG_TC_GAMMA_09), 0x00, 0x82, },
 { DRV_TCON_REG(REG_TC_GAMMA_0A), 0xE4, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_0B), 0x00, 0x82, },
 { DRV_TCON_REG(REG_TC_GAMMA_0C), 0x00, 0x82, },
 { DRV_TCON_REG(REG_TC_GAMMA_0D), 0xCA, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_0E), 0x77, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_0F), 0x28, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_10), 0xFF, 0x83, },
 { DRV_TCON_REG(REG_TC_GAMMA_11), 0xFF, 0x83, },
 { DRV_TCON_REG(REG_TC_GAMMA_12), 0x51, 0x81, },
 { DRV_TCON_REG(REG_TC_GAMMA_13), 0xFF, 0x83, },
 { DRV_TCON_REG(REG_TC_GAMMA_14), 0x00, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_15), 0x00, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_16), 0x00, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_17), 0x00, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_18), 0x11, 0x81, },
 { DRV_TCON_REG(REG_TC_GAMMA_19), 0x91, 0x81, },
 {  DRV_TCON_REG(REG_TABLE_END) , 0x00, 0x00  }
};

//****************************************************
// Power_Sequence_On  M10_PVI050VX1
//****************************************************
U8 MST_TCON_PVI050VX1_Power_Sequence_On_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TCON_TAB_PVI050VX1_Power_Sequence_On_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TCON_REG(REG_TC_TCON_61_L), 0x79, 0x00/*ALL*/,
                                         1/*Delay_Ready*/,
                                         5/*Delay_Time*/,
                                         TCON_SIGNAL_PVI050VX1_OTHERS/*Signal_Type*/, },
 { DRV_TCON_REG(REG_TC_TCON_61_L), 0x04, 0x00/*ALL*/,
                                         0/*Delay_Ready*/,
                                         0/*Delay_Time*/,
                                         TCON_SIGNAL_PVI050VX1_STV/*Signal_Type*/, },
 { DRV_TCON_REG(REG_TC_CHIP_TOP_30_H), 0x03, 0x00/*ALL*/,
                                         0/*Delay_Ready*/,
                                         0/*Delay_Time*/,
                                         TCON_SIGNAL_PVI050VX1_OEN/*Signal_Type*/, },
 { DRV_TCON_REG(REG_TC_CHIP_TOP_2F_H), 0x03, 0x00/*ALL*/,
                                         0/*Delay_Ready*/,
                                         0/*Delay_Time*/,
                                         TCON_SIGNAL_PVI050VX1_DEFAULT_DIRECTION/*Signal_Type*/, },
 { DRV_TCON_REG(REG_TABLE_END) , 0x00, 0x00, TCON_SIGNAL_PVI050VX1_NUMS }
};

//****************************************************
// Power_Sequence_Off  M10_PVI050VX1
//****************************************************
U8 MST_TCON_PVI050VX1_Power_Sequence_Off_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TCON_TAB_PVI050VX1_Power_Sequence_Off_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TCON_REG(REG_TC_TCON_61_L), 0x79, 0x79/*ALL*/,
                                         0/*Delay_Ready*/,
                                         0/*Delay_Time*/,
                                         TCON_SIGNAL_PVI050VX1_STV/*Signal_Type*/, },
 { DRV_TCON_REG(REG_TC_TCON_61_L), 0x04, 0x04/*ALL*/,
                                         0/*Delay_Ready*/,
                                         0/*Delay_Time*/,
                                         TCON_SIGNAL_PVI050VX1_OTHERS/*Signal_Type*/, },
 { DRV_TCON_REG(REG_TABLE_END) , 0x00, 0x00, TCON_SIGNAL_PVI050VX1_NUMS }
};

//****************************************************
// Init  M10_PVI035VX2
//****************************************************
U8 MST_TCON_PVI035VX2_Init_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TCON_TAB_PVI035VX2_Init_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TCON_REG(REG_TC_CLK_GEN_53_L), 0xFF, 0x1C/*ALL*/, },
 { DRV_TCON_REG(REG_TC_CLK_GEN_53_H), 0xFF, 0x1C/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_00_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_00_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_01_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_01_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_02_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_02_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_03_L), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_03_H), 0xFF, 0xC0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_04_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_04_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_05_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_05_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_06_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_06_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_07_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_07_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_08_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_08_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_09_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_09_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0A_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0A_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0B_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0B_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0C_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0C_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0D_L), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0D_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0E_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0E_H), 0xFF, 0x1F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0F_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0F_H), 0xFF, 0x02/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_10_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_10_H), 0xFF, 0x02/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_11_L), 0xFF, 0x12/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_11_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_12_L), 0xFF, 0x6A/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_12_H), 0xFF, 0x02/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_13_L), 0xFF, 0x33/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_13_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_14_L), 0xFF, 0x34/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_14_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_15_L), 0xFF, 0x12/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_15_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_16_L), 0xFF, 0x13/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_16_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_17_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_17_H), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_18_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_18_H), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_19_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_19_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1A_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1A_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1B_L), 0xFF, 0xA0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1B_H), 0xFF, 0x02/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1C_L), 0xFF, 0xF0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1C_H), 0xFF, 0x02/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1D_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1D_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1E_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1E_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1F_L), 0xFF, 0xB0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1F_H), 0xFF, 0x02/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_20_L), 0xFF, 0xA0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_20_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_21_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_21_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_22_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_22_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_23_L), 0xFF, 0xC0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_23_H), 0xFF, 0x02/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_24_L), 0xFF, 0xE0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_24_H), 0xFF, 0x02/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_25_L), 0xFF, 0x12/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_25_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_26_L), 0xFF, 0x6A/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_26_H), 0xFF, 0x02/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_27_L), 0xFF, 0x33/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_27_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_28_L), 0xFF, 0x34/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_28_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_29_L), 0xFF, 0x12/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_29_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2A_L), 0xFF, 0x13/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2A_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2B_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2B_H), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2C_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2C_H), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2D_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2D_H), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2E_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2E_H), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2F_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2F_H), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_30_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_30_H), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_31_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_31_H), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_32_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_32_H), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_33_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_33_H), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_34_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_34_H), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_35_L), 0xFF, 0x05/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_35_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_36_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_36_H), 0xFF, 0x3D/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_37_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_37_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_38_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_38_H), 0xFF, 0x26/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_39_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_39_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3A_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3A_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3B_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3B_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3C_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3C_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3D_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3D_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3E_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3E_H), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3F_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3F_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_40_L), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_40_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_41_L), 0xFF, 0x3E/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_41_H), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_42_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_42_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_43_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_43_H), 0xFF, 0x26/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_44_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_44_H), 0xFF, 0xF0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_45_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_45_H), 0xFF, 0xD0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_46_L), 0xFF, 0x70/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_46_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_47_L), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_47_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_48_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_48_H), 0xFF, 0xF0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_49_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_49_H), 0xFF, 0xD0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4A_L), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4A_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4B_L), 0xFF, 0x70/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4B_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4C_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4C_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4D_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4D_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4E_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4E_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4F_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4F_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_50_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_50_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_51_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_51_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_52_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_52_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_53_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_53_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_54_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_54_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_55_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_55_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_56_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_56_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_57_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_57_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_58_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_58_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_59_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_59_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5A_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5A_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5B_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5B_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5C_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5C_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5D_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5D_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5E_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5E_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5F_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5F_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_60_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_60_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_61_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_61_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_62_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_62_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_63_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_63_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_64_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_64_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_65_L), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_65_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_66_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_66_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_67_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_67_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_68_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_68_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_69_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_69_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6A_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6A_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6B_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6B_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6C_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6C_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6D_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6D_H), 0xFF, 0xC0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6E_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6E_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6F_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6F_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_70_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_70_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_71_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_71_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_72_L), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_72_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_73_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_73_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_74_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_74_H), 0xFF, 0x3F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_75_L), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_75_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_76_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_76_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_77_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_77_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_78_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_78_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_79_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_79_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7A_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7A_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7B_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7B_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7C_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7C_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7D_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7D_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7E_L), 0xFF, 0xE4/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7E_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7F_L), 0xFF, 0xFE/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7F_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_00_L), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_00_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_11_L), 0xFF, 0x17/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_11_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_20_L), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_20_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_21_L), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_21_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_00_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_00_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TABLE_END)   , 0x00, 0x00,  }
};

//****************************************************
// Init_GPIO  M10_PVI035VX2
//****************************************************
U8 MST_TCON_PVI035VX2_Init_GPIO_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TCON_TAB_PVI035VX2_Init_GPIO_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TCON_REG(REG_TC_CHIP_TOP_79_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_CHIP_TOP_79_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_CHIP_TOP_7A_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_CHIP_TOP_7A_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TABLE_END)   , 0x00, 0x00,  }
};

//****************************************************
// Init_SC  M10_PVI035VX2
//****************************************************
U8 MST_TCON_PVI035VX2_Init_SC_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TCON_TAB_PVI035VX2_Init_SC_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TCON_REG(REG_TC_SC_BK10_21_H), 0x01, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_10_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_10_H), 0xFF, 0xC0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_02_L), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_02_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_03_L), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_03_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_06_L), 0xFF, 0x14/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_06_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_07_L), 0xFF, 0x6B/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_07_H), 0xFF, 0x02/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_0A_L), 0xFF, 0x14/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_0A_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_0B_L), 0xFF, 0x6B/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_0B_H), 0xFF, 0x02/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_0C_L), 0xFF, 0x1F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_0C_H), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_0D_L), 0xFF, 0xF2/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_0D_H), 0xFF, 0x02/*ALL*/, },
 { DRV_TCON_REG(REG_TABLE_END) , 0x00, 0x00 }
};

//****************************************************
// Init_MOD  M10_PVI035VX2
//****************************************************
U8 MST_TCON_PVI035VX2_Init_MOD_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TCON_TAB_PVI035VX2_Init_MOD_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TCON_REG(REG_TC_MOD_BK00_1C_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_1C_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_3A_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_3A_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_42_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_42_H), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_45_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_45_H), 0xFF, 0x02/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_46_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_46_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_47_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_47_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_48_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_48_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_49_L), 0xFF, 0x02/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_49_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_4A_L), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_4A_H), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_59_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_59_H), 0xFF, 0x30/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_6D_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_6D_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_6E_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_6E_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_6F_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_6F_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_42_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_42_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_42_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_42_H), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TABLE_END) , 0x00, 0x00 }
};

//****************************************************
// Gamma  M10_PVI035VX2
//****************************************************
U8 MST_TCON_PVI035VX2_Gamma_TBL[][4] =
{               // Reg           Value  Value
 { DRV_TCON_REG(REG_TC_GAMMA_00), 0xE6, 0x82, },
 { DRV_TCON_REG(REG_TC_GAMMA_01), 0x94, 0x82, },
 { DRV_TCON_REG(REG_TC_GAMMA_02), 0x41, 0x82, },
 { DRV_TCON_REG(REG_TC_GAMMA_03), 0x19, 0x82, },
 { DRV_TCON_REG(REG_TC_GAMMA_04), 0xF9, 0x81, },
 { DRV_TCON_REG(REG_TC_GAMMA_05), 0x87, 0x81, },
 { DRV_TCON_REG(REG_TC_GAMMA_06), 0x18, 0x81, },
 { DRV_TCON_REG(REG_TC_GAMMA_07), 0xF3, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_08), 0x56, 0x81, },
 { DRV_TCON_REG(REG_TC_GAMMA_09), 0x00, 0x82, },
 { DRV_TCON_REG(REG_TC_GAMMA_0A), 0xE4, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_0B), 0x00, 0x82, },
 { DRV_TCON_REG(REG_TC_GAMMA_0C), 0x00, 0x82, },
 { DRV_TCON_REG(REG_TC_GAMMA_0D), 0xCA, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_0E), 0x77, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_0F), 0x28, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_10), 0xFF, 0x83, },
 { DRV_TCON_REG(REG_TC_GAMMA_11), 0xFF, 0x83, },
 { DRV_TCON_REG(REG_TC_GAMMA_12), 0x51, 0x81, },
 { DRV_TCON_REG(REG_TC_GAMMA_13), 0xFF, 0x83, },
 { DRV_TCON_REG(REG_TC_GAMMA_14), 0x00, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_15), 0x00, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_16), 0x00, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_17), 0x00, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_18), 0x11, 0x81, },
 { DRV_TCON_REG(REG_TC_GAMMA_19), 0x91, 0x81, },
 {  DRV_TCON_REG(REG_TABLE_END) , 0x00, 0x00  }
};

//****************************************************
// Power_Sequence_On  M10_PVI035VX2
//****************************************************
U8 MST_TCON_PVI035VX2_Power_Sequence_On_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TCON_TAB_PVI035VX2_Power_Sequence_On_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TCON_REG(REG_TC_TCON_61_L), 0x79, 0x00/*ALL*/,
                                         1/*Delay_Ready*/,
                                         5/*Delay_Time*/,
                                         TCON_SIGNAL_PVI035VX2_OTHERS/*Signal_Type*/, },
 { DRV_TCON_REG(REG_TC_TCON_61_L), 0x04, 0x00/*ALL*/,
                                         0/*Delay_Ready*/,
                                         0/*Delay_Time*/,
                                         TCON_SIGNAL_PVI035VX2_STV/*Signal_Type*/, },
 { DRV_TCON_REG(REG_TC_CHIP_TOP_30_H), 0x03, 0x00/*ALL*/,
                                         0/*Delay_Ready*/,
                                         0/*Delay_Time*/,
                                         TCON_SIGNAL_PVI035VX2_OEN/*Signal_Type*/, },
 { DRV_TCON_REG(REG_TC_CHIP_TOP_2F_H), 0x03, 0x00/*ALL*/,
                                         0/*Delay_Ready*/,
                                         0/*Delay_Time*/,
                                         TCON_SIGNAL_PVI035VX2_DEFAULT_DIRECTION/*Signal_Type*/, },
 { DRV_TCON_REG(REG_TABLE_END) , 0x00, 0x00, TCON_SIGNAL_PVI035VX2_NUMS }
};

//****************************************************
// Power_Sequence_Off  M10_PVI035VX2
//****************************************************
U8 MST_TCON_PVI035VX2_Power_Sequence_Off_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TCON_TAB_PVI035VX2_Power_Sequence_Off_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TCON_REG(REG_TC_TCON_61_L), 0x79, 0x79/*ALL*/,
                                         0/*Delay_Ready*/,
                                         0/*Delay_Time*/,
                                         TCON_SIGNAL_PVI035VX2_STV/*Signal_Type*/, },
 { DRV_TCON_REG(REG_TC_TCON_61_L), 0x04, 0x04/*ALL*/,
                                         0/*Delay_Ready*/,
                                         0/*Delay_Time*/,
                                         TCON_SIGNAL_PVI035VX2_OTHERS/*Signal_Type*/, },
 { DRV_TCON_REG(REG_TABLE_END) , 0x00, 0x00, TCON_SIGNAL_PVI035VX2_NUMS }
};

//****************************************************
// Init  M12_BOE_HV320WXC
//****************************************************
U8 MST_TCON_M12_BOE_HV320WXC_Init_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TCON_TAB_Init_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TCON_REG(REG_TC_CLK_GEN_31_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_CLK_GEN_31_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_CLK_GEN_53_L), 0xFF, 0x1C/*ALL*/, },
 { DRV_TCON_REG(REG_TC_CLK_GEN_53_H), 0xFF, 0x1C/*ALL*/, },
 { DRV_TCON_REG(REG_TC_CLK_GEN_57_L), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_CLK_GEN_57_H), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_CLK_GEN_7E_H), 0x03, 0x01/*ALL*/, },

 { DRV_TCON_REG(REG_TC_LPLL_01_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_LPLL_01_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_LPLL_02_L), 0xFF, 0x02/*ALL*/, },
 { DRV_TCON_REG(REG_TC_LPLL_02_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_LPLL_03_L), 0xFF, 0x0D/*ALL*/, },
 { DRV_TCON_REG(REG_TC_LPLL_03_H), 0xFF, 0x06/*ALL*/, },

 { DRV_TCON_REG(REG_TC_LPLL_04_L), 0xFF, 0x09/*ALL*/, },
 { DRV_TCON_REG(REG_TC_LPLL_04_H), 0xFF, 0x09/*ALL*/, },

 { DRV_TCON_REG(REG_TC_TCON_00_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_00_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_01_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_01_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_02_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_02_H), 0xFF, 0x00/*ALL*/, },

 { DRV_TCON_REG(REG_TC_TCON_03_L), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_03_H), 0xFF, 0xc0/*ALL*/, },

 { DRV_TCON_REG(REG_TC_TCON_04_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_04_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_05_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_05_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_06_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_06_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_07_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_07_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_08_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_08_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_09_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_09_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0A_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0A_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0B_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0B_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0C_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0C_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0D_L), 0xFF, 0x02/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0D_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0E_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0E_H), 0xFF, 0x1F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0F_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0F_H), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_10_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_10_H), 0xFF, 0x11/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_11_L), 0xFF, 0x06/*ALL*/, },  //gpj  09->06
 { DRV_TCON_REG(REG_TC_TCON_11_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_12_L), 0xFF, 0x07/*ALL*/, },  //gpj  0a->07
 { DRV_TCON_REG(REG_TC_TCON_12_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_13_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_13_H), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_14_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_14_H), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_15_L), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_15_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_16_L), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_16_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_17_L), 0xFF, 0xD0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_17_H), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_18_L), 0xFF, 0x30/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_18_H), 0xFF, 0x05/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_19_L), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_19_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1A_L), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1A_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1B_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1B_H), 0xFF, 0x05/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1C_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1C_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1D_L), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1D_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1E_L), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1E_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1F_L), 0xFF, 0x75/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1F_H), 0xFF, 0x05/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_20_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_20_H), 0xFF, 0x02/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_21_L), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_21_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_22_L), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_22_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_23_L), 0xFF, 0xA0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_23_H), 0xFF, 0x05/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_24_L), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_24_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_25_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_25_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_26_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_26_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_27_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_27_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_28_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_28_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_29_L), 0xFF, 0x09/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_29_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2A_L), 0xFF, 0x0A/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2A_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2B_L), 0xFF, 0x75/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2B_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2C_L), 0xFF, 0x75/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2C_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2D_L), 0xFF, 0x09/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2D_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2E_L), 0xFF, 0x0B/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2E_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2F_L), 0xFF, 0x75/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2F_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_30_L), 0xFF, 0xD5/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_30_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_31_L), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_31_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_32_L), 0xFF, 0x3C/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_32_H), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_33_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_33_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_34_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_34_H), 0xFF, 0x26/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_35_L), 0xFF, 0x05/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_35_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_36_L), 0xFF, 0x3D/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_36_H), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_37_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_37_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_38_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_38_H), 0xFF, 0x26/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_39_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_39_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3A_L), 0xFF, 0x80/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3A_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3B_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3B_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3C_L), 0xFF, 0x18/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3C_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3D_L), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3D_H), 0xFF, 0x02/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3E_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3E_H), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3F_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3F_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_40_L), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_40_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_41_L), 0xFF, 0x3E/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_41_H), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_42_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_42_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_43_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_43_H), 0xFF, 0x26/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_44_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_44_H), 0xFF, 0xF0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_45_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_45_H), 0xFF, 0xD0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_46_L), 0xFF, 0x70/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_46_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_47_L), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_47_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_48_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_48_H), 0xFF, 0xF0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_49_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_49_H), 0xFF, 0xD0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4A_L), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4A_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4B_L), 0xFF, 0x70/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4B_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4C_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4C_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4D_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4D_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4E_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4E_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4F_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4F_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_50_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_50_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_51_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_51_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_52_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_52_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_53_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_53_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_54_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_54_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_55_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_55_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_56_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_56_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_57_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_57_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_58_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_58_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_59_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_59_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5A_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5A_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5B_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5B_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5C_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5C_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5D_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5D_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5E_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5E_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5F_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5F_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_60_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_60_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_61_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_61_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_62_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_62_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_63_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_63_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_64_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_64_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_65_L), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_65_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_66_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_66_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_67_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_67_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_68_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_68_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_69_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_69_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6A_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6A_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6B_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6B_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6C_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6C_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6D_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6D_H), 0xFF, 0xC0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6E_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6E_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6F_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6F_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_70_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_70_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_71_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_71_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_72_L), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_72_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_73_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_73_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_74_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_74_H), 0xFF, 0x3F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_75_L), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_75_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_76_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_76_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_77_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_77_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_78_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_78_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_79_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_79_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7A_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7A_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7B_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7B_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7C_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7C_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7D_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7D_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7E_L), 0xFF, 0xE4/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7E_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7F_L), 0xFF, 0xFE/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7F_H), 0xFF, 0x00/*ALL*/, },

 { DRV_TCON_REG(REG_TC_TCON_00_L), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_00_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_01_L), 0xFF, 0x22/*ALL*/, },  //gpj  25->22
 { DRV_TCON_REG(REG_TC_TCON_01_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_02_L), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_02_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_03_L), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_03_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_04_L), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_04_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_05_L), 0xFF, 0x58/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_05_H), 0xFF, 0x05/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_06_L), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_06_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_07_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_07_H), 0xFF, 0x82/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_08_L), 0xFF, 0xAC/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_08_H), 0xFF, 0x02/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_09_L), 0xFF, 0xAC/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_09_H), 0xFF, 0x02/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0D_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0D_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0E_L), 0xFF, 0x58/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0E_H), 0xFF, 0x05/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0F_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0F_H), 0xFF, 0xC6/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_10_L), 0xFF, 0x3F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_10_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_11_L), 0xFF, 0x14/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_11_H), 0xFF, 0xC8/*ALL*/, },

 { DRV_TCON_REG(REG_TC_TCON_12_L), 0xFF, 0x53/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_12_H), 0xFF, 0x34/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_13_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_13_H), 0xFF, 0x12/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_14_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_14_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_15_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_15_H), 0xFF, 0x00/*ALL*/, },

 { DRV_TCON_REG(REG_TC_TCON_16_L), 0xFF, 0x20/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_16_H), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_17_L), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_17_H), 0xFF, 0x12/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_18_L), 0xFF, 0x12/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_18_H), 0xFF, 0x20/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_19_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_19_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1A_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1A_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1B_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1B_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1E_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1E_H), 0xFF, 0x80/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1F_L), 0xFF, 0x22/*ALL*/, },  //gpj 25->22
 { DRV_TCON_REG(REG_TC_TCON_1F_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_20_L), 0xFF, 0x1C/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_20_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_21_L), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_21_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_26_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_26_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_27_L), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_27_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_28_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_28_H), 0xFF, 0x60/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_29_L), 0xFF, 0xAB/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_29_H), 0xFF, 0x02/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_00_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_00_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TABLE_END)   , 0x00, 0x00,  }
};

//****************************************************
// Init_GPIO  M12_BOE_HV320WXC
//****************************************************
U8 MST_TCON_M12_BOE_HV320WXC_Init_GPIO_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TCON_TAB_Init_GPIO_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TCON_REG(REG_TC_CHIP_TOP_79_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_CHIP_TOP_79_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_CHIP_TOP_7A_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_CHIP_TOP_7A_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TABLE_END)   , 0x00, 0x00,  }
};

//****************************************************
// Init_SC  M12_BOE_HV320WXC
//****************************************************
U8 MST_TCON_M12_BOE_HV320WXC_Init_SC_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TCON_TAB_Init_SC_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TCON_REG(REG_TC_SC_BK10_21_L), 0x01, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_21_H), 0x01, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_10_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_10_H), 0xFF, 0xC0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_02_L), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_02_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_03_L), 0xFF, 0x05/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_03_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_06_L), 0xFF, 0x25/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_06_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_07_L), 0xFF, 0x24/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_07_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_0A_L), 0xFF, 0x25/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_0A_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_0B_L), 0xFF, 0x24/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_0B_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_0C_L), 0xFF, 0x17/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_0C_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_0D_L), 0xFF, 0x25/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_0D_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TABLE_END) , 0x00, 0x00 }
};

//****************************************************
// Init_MOD  M12_BOE_HV320WXC
//****************************************************
U8 MST_TCON_M12_BOE_HV320WXC_Init_MOD_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TCON_TAB_Init_MOD_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TCON_REG(REG_TC_MOD_BK00_2B_L), 0xFF, 0x28/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_2B_H), 0xFF, 0x28/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_2C_L), 0xFF, 0x75/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_2C_H), 0xFF, 0x5D/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_32_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_32_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_33_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_33_H), 0xFF, 0xC0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_34_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_34_H), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_37_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_37_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_42_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_42_H), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_45_L), 0xFF, 0x3F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_45_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_49_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_49_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_4A_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_4A_H), 0xFF, 0x00/*ALL*/, },

 { DRV_TCON_REG(REG_TC_MOD_BK00_6D_L), 0xFF, 0x95/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_6D_H), 0xFF, 0x15/*ALL*/, },

 { DRV_TCON_REG(REG_TC_MOD_BK00_6E_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_6E_H), 0xFF, 0x00/*ALL*/, },

 { DRV_TCON_REG(REG_TC_MOD_BK00_73_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_73_H), 0xFF, 0x00/*ALL*/, },

 { DRV_TCON_REG(REG_TC_MOD_BK00_77_L), 0xFF, 0x1F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_77_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_78_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_78_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_42_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_42_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_42_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_42_H), 0xFF, 0x10/*ALL*/, },

//new
 { DRV_TCON_REG(REG_TC_MOD_BK00_00_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_00_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_29_L), 0xFF, 0x70/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_29_H), 0xFF, 0x5D/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_2A_L), 0xFF, 0xD7/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_2A_H), 0xFF, 0x75/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_2B_L), 0xFF, 0x5D/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_2B_H), 0xFF, 0xD7/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_2D_L), 0xFF, 0xD7/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_2D_H), 0xFF, 0x75/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_2E_L), 0xFF, 0x5D/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_2E_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_3E_L), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_3E_H), 0xFF, 0x44/*ALL*/, },
 { DRV_TCON_REG(REG_TABLE_END) , 0x00, 0x00 }
};

//****************************************************
// Gamma  M12_BOE_HV320WXC
//****************************************************
U8 MST_TCON_M12_BOE_HV320WXC_Gamma_TBL[][4] =
{               // Reg           Value  Value
 { DRV_TCON_REG(REG_TC_GAMMA_00), 0xA8, 0x83, },
 { DRV_TCON_REG(REG_TC_GAMMA_01), 0x6D, 0x83, },
 { DRV_TCON_REG(REG_TC_GAMMA_02), 0xFF, 0x82, },
 { DRV_TCON_REG(REG_TC_GAMMA_03), 0xCA, 0x82, },
 { DRV_TCON_REG(REG_TC_GAMMA_04), 0x98, 0x82, },
 { DRV_TCON_REG(REG_TC_GAMMA_05), 0x0E, 0x82, },
 { DRV_TCON_REG(REG_TC_GAMMA_06), 0x00, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_07), 0xFA, 0x81, },
 { DRV_TCON_REG(REG_TC_GAMMA_08), 0xA9, 0x81, },
 { DRV_TCON_REG(REG_TC_GAMMA_09), 0x27, 0x81, },
 { DRV_TCON_REG(REG_TC_GAMMA_0A), 0xF0, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_0B), 0xAD, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_0C), 0x00, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_0D), 0x42, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_0E), 0xD6, 0x81, },
 { DRV_TCON_REG(REG_TC_GAMMA_0F), 0xFF, 0x83, },
 { DRV_TCON_REG(REG_TC_GAMMA_10), 0x00, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_11), 0x00, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_12), 0x82, 0x81, },
 { DRV_TCON_REG(REG_TC_GAMMA_13), 0x82, 0x81, },
 { DRV_TCON_REG(REG_TC_GAMMA_14), 0x00, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_15), 0x00, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_16), 0x00, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_17), 0x00, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_18), 0x00, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_19), 0x00, 0x80, },
 {  DRV_TCON_REG(REG_TABLE_END) , 0x00, 0x00  }
};

//****************************************************
// Power_Sequence_On  M12_BOE_HV320WXC
//****************************************************
U8 MST_TCON_M12_BOE_HV320WXC_Power_Sequence_On_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TCON_TAB_Power_Sequence_On_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TCON_REG(REG_TC_TCON_61_L), 0x3D, 0x00/*ALL*/,
                                         1/*Delay_Ready*/,
                                         5/*Delay_Time*/,
                                         TCON_SIGNAL_BOE_BOE_HV320WXC_TP_CPV_OE1_OE2_POL/*Signal_Type*/, },
 { DRV_TCON_REG(REG_TC_TCON_61_L), 0x02, 0x00/*ALL*/,
                                         0/*Delay_Ready*/,
                                         0/*Delay_Time*/,
                                         TCON_SIGNAL_BOE_BOE_HV320WXC_STV/*Signal_Type*/, },
 { DRV_TCON_REG(REG_TABLE_END) , 0x00, 0x00, TCON_SIGNAL_BOE_BOE_HV320WXC_NUMS }
};

//****************************************************
// Power_Sequence_Off  M12_BOE_HV320WXC
//****************************************************
U8 MST_TCON_M12_BOE_HV320WXC_Power_Sequence_Off_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TCON_TAB_Power_Sequence_Off_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TCON_REG(REG_TC_TCON_61_L), 0x02, 0x02/*ALL*/,
                                         0/*Delay_Ready*/,
                                         0/*Delay_Time*/,
                                         TCON_SIGNAL_BOE_BOE_HV320WXC_STV/*Signal_Type*/, },
 { DRV_TCON_REG(REG_TC_TCON_61_L), 0x3D, 0x3D/*ALL*/,
                                         0/*Delay_Ready*/,
                                         0/*Delay_Time*/,
                                         TCON_SIGNAL_BOE_BOE_HV320WXC_TP_CPV_OE1_OE2_POL/*Signal_Type*/, },
 { DRV_TCON_REG(REG_TABLE_END) , 0x00, 0x00, TCON_SIGNAL_BOE_BOE_HV320WXC_NUMS }
};
/*************************************************************************************************************/


//****************************************************
// Init  M10_FullHD_Amtran
//****************************************************
U8 MST_TCON_FullHD_Amtran_Init_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TCON_TAB_FullHD_Amtran_Init_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TCON_REG(REG_TC_CLK_GEN_53_L), 0xFF, 0x1C/*ALL*/, },
 { DRV_TCON_REG(REG_TC_CLK_GEN_53_H), 0xFF, 0x1C/*ALL*/, },
 { DRV_TCON_REG(REG_TC_CLK_GEN_57_L), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_CLK_GEN_57_H), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_CLK_GEN_7E_H), 0x03, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_00_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_00_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_01_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_01_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_02_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_02_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_03_L), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_03_H), 0xFF, 0xE0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_04_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_04_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_05_L), 0xFF, 0x84/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_05_H), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_06_L), 0xFF, 0x84/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_06_H), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_07_L), 0xFF, 0x84/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_07_H), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_08_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_08_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_09_L), 0xFF, 0x84/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_09_H), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0A_L), 0xFF, 0x84/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0A_H), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0B_L), 0xFF, 0x84/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0B_H), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0C_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0C_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0D_L), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0D_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0E_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0E_H), 0xFF, 0x1F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0F_L), 0xFF, 0xB0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0F_H), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_10_L), 0xFF, 0xB0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_10_H), 0xFF, 0x11/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_11_L), 0xFF, 0x0B/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_11_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_12_L), 0xFF, 0x17/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_12_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_13_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_13_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_14_L), 0xFF, 0x39/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_14_H), 0xFF, 0x05/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_15_L), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_15_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_16_L), 0xFF, 0x47/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_16_H), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_17_L), 0xFF, 0x75/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_17_H), 0xFF, 0x05/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_18_L), 0xFF, 0x84/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_18_H), 0xFF, 0x21/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_19_L), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_19_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1A_L), 0xFF, 0x48/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1A_H), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1B_L), 0xFF, 0x75/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1B_H), 0xFF, 0x05/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1C_L), 0xFF, 0x84/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1C_H), 0xFF, 0x21/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1D_L), 0xFF, 0x11/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1D_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1E_L), 0xFF, 0x49/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1E_H), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1F_L), 0xFF, 0x75/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1F_H), 0xFF, 0x05/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_20_L), 0xFF, 0x84/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_20_H), 0xFF, 0x21/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_21_L), 0xFF, 0x0B/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_21_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_22_L), 0xFF, 0x4E/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_22_H), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_23_L), 0xFF, 0x05/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_23_H), 0xFF, 0x02/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_24_L), 0xFF, 0xDB/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_24_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_25_L), 0xFF, 0x1C/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_25_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_26_L), 0xFF, 0x4B/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_26_H), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_27_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_27_H), 0xFF, 0x02/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_28_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_28_H), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_29_L), 0xFF, 0x1D/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_29_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2A_L), 0xFF, 0x4C/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2A_H), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2B_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2B_H), 0xFF, 0x02/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2C_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2C_H), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2D_L), 0xFF, 0x1E/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2D_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2E_L), 0xFF, 0x4D/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2E_H), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2F_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2F_H), 0xFF, 0x02/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_30_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_30_H), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_31_L), 0xFF, 0x0C/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_31_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_32_L), 0xFF, 0x44/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_32_H), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_33_L), 0xFF, 0x75/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_33_H), 0xFF, 0x05/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_34_L), 0xFF, 0x84/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_34_H), 0xFF, 0x21/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_35_L), 0xFF, 0x0D/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_35_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_36_L), 0xFF, 0x45/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_36_H), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_37_L), 0xFF, 0x75/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_37_H), 0xFF, 0x05/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_38_L), 0xFF, 0x84/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_38_H), 0xFF, 0x21/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_39_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_39_H), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3A_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3A_H), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3B_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3B_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3C_L), 0xFF, 0x18/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3C_H), 0xFF, 0x18/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3D_L), 0xFF, 0x18/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3D_H), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3E_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3E_H), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3F_L), 0xFF, 0x1C/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3F_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_40_L), 0xFF, 0x0E/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_40_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_41_L), 0xFF, 0x46/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_41_H), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_42_L), 0xFF, 0x75/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_42_H), 0xFF, 0x05/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_43_L), 0xFF, 0x84/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_43_H), 0xFF, 0x21/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_44_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_44_H), 0xFF, 0x70/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_45_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_45_H), 0xFF, 0x70/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_46_L), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_46_H), 0xFF, 0x02/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_47_L), 0xFF, 0xF0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_47_H), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_48_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_48_H), 0xFF, 0x70/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_49_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_49_H), 0xFF, 0x70/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4A_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4A_H), 0xFF, 0x02/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4B_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4B_H), 0xFF, 0x02/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4C_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4C_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4D_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4D_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4E_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4E_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4F_L), 0xFF, 0x75/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4F_H), 0xFF, 0x05/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_50_L), 0xFF, 0x75/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_50_H), 0xFF, 0x05/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_51_L), 0xFF, 0x84/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_51_H), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_52_L), 0xFF, 0x75/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_52_H), 0xFF, 0x05/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_53_L), 0xFF, 0x75/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_53_H), 0xFF, 0x05/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_54_L), 0xFF, 0x84/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_54_H), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_55_L), 0xFF, 0x75/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_55_H), 0xFF, 0x05/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_56_L), 0xFF, 0x75/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_56_H), 0xFF, 0x05/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_57_L), 0xFF, 0x84/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_57_H), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_58_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_58_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_59_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_59_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5A_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5A_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5B_L), 0xFF, 0x75/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5B_H), 0xFF, 0x05/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5C_L), 0xFF, 0x75/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5C_H), 0xFF, 0x05/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5D_L), 0xFF, 0xC4/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5D_H), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5E_L), 0xFF, 0x75/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5E_H), 0xFF, 0x05/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5F_L), 0xFF, 0x75/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5F_H), 0xFF, 0x05/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_60_L), 0xFF, 0x84/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_60_H), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_61_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_61_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_62_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_62_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_63_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_63_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_64_L), 0xFF, 0x84/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_64_H), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_65_L), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_65_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_66_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_66_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_67_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_67_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_68_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_68_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_69_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_69_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6A_L), 0xFF, 0x75/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6A_H), 0xFF, 0x05/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6B_L), 0xFF, 0x75/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6B_H), 0xFF, 0x05/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6C_L), 0xFF, 0x84/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6C_H), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6D_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6D_H), 0xFF, 0xC0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6E_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6E_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6F_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6F_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_70_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_70_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_71_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_71_H), 0xFF, 0x30/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_72_L), 0xFF, 0x1F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_72_H), 0xFF, 0x0E/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_73_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_73_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_74_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_74_H), 0xFF, 0x3F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_75_L), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_75_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_76_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_76_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_77_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_77_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_78_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_78_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_79_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_79_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7A_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7A_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7B_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7B_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7C_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7C_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7D_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7D_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7E_L), 0xFF, 0xE4/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7E_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7F_L), 0xFF, 0x02/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7F_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_00_L), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_00_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_01_L), 0xFF, 0x18/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_01_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_02_L), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_02_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_03_L), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_03_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_04_L), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_04_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_05_L), 0xFF, 0x80/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_05_H), 0xFF, 0x07/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_06_L), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_06_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_07_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_07_H), 0xFF, 0x02/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_08_L), 0xFF, 0xE0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_08_H), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_09_L), 0xFF, 0xC0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_09_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0D_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0D_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0E_L), 0xFF, 0xC0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0E_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0F_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0F_H), 0xFF, 0xC6/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_10_L), 0xFF, 0x3F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_10_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_11_L), 0xFF, 0x14/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_11_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_12_L), 0xFF, 0x32/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_12_H), 0xFF, 0x54/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_13_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_13_H), 0xFF, 0x15/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_14_L), 0xFF, 0x32/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_14_H), 0xFF, 0x54/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_15_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_15_H), 0xFF, 0x15/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_16_L), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_16_H), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_17_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_17_H), 0xFF, 0x12/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_18_L), 0xFF, 0x12/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_18_H), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_19_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_19_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1A_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1A_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1B_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1B_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1E_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1E_H), 0xFF, 0x80/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1F_L), 0xFF, 0x50/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1F_H), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_20_L), 0xFF, 0x07/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_20_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_21_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_21_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_26_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_26_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_27_L), 0xFF, 0x02/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_27_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_28_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_28_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_29_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_29_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_00_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_00_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_LPLL_04_L), 0xFF, 0x1A/*ALL*/, },
 { DRV_TCON_REG(REG_TC_LPLL_04_H), 0xFF, 0x1A/*ALL*/, },
 { DRV_TCON_REG(REG_TABLE_END)   , 0x00, 0x00,  }
};

//****************************************************
// Init_GPIO  M10_FullHD_Amtran
//****************************************************
U8 MST_TCON_FullHD_Amtran_Init_GPIO_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TCON_TAB_FullHD_Amtran_Init_GPIO_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TCON_REG(REG_TC_CHIP_TOP_79_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_CHIP_TOP_79_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_CHIP_TOP_7A_L), 0xFF, 0x3E/*ALL*/, },
 { DRV_TCON_REG(REG_TC_CHIP_TOP_7A_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_CHIP_TOP_30_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_CHIP_TOP_2F_H), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TABLE_END)   , 0x00, 0x00,  }
};

//****************************************************
// Init_SC  M10_FullHD_Amtran
//****************************************************
U8 MST_TCON_FullHD_Amtran_Init_SC_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TCON_TAB_FullHD_Amtran_Init_SC_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TCON_REG(REG_TC_SC_BK10_02_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_02_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_03_L), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_03_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_04_L), 0xFF, 0x70/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_04_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_05_L), 0xFF, 0xEF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_05_H), 0xFF, 0x07/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_06_L), 0xFF, 0x14/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_06_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_07_L), 0xFF, 0x4b/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_07_H), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_08_L), 0xFF, 0x70/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_08_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_09_L), 0xFF, 0xef/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_09_H), 0xFF, 0x07/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_0A_L), 0xFF, 0x14/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_0A_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_0B_L), 0xFF, 0x4b/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_0B_H), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_0C_L), 0xFF, 0x97/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_0C_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_0D_L), 0xFF, 0x64/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_0D_H), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TABLE_END) , 0x00, 0x00 }
};

//****************************************************
// Init_MOD  M10_FullHD_Amtran
//****************************************************
U8 MST_TCON_FullHD_Amtran_Init_MOD_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TCON_TAB_FullHD_Amtran_Init_MOD_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TCON_REG(REG_TC_MOD_BK00_2B_L), 0xFF, 0x28/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_2B_H), 0xFF, 0x28/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_2C_L), 0xFF, 0x28/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_2C_H), 0xFF, 0x28/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_32_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_32_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_33_L), 0xFF, 0x11/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_33_H), 0xFF, 0x02/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_34_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_34_H), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_37_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_37_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_42_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_42_H), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_45_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_45_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_49_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_49_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_4A_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_4A_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_6D_L), 0xFF, 0x95/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_6D_H), 0xFF, 0x55/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_6E_L), 0xFF, 0x65/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_6E_H), 0xFF, 0x05/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_73_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_73_H), 0xFF, 0x3F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_77_L), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_77_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_78_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_78_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_42_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_42_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_42_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_42_H), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TABLE_END) , 0x00, 0x00 }
};

//****************************************************
// Gamma  M10_FullHD_Amtran
//****************************************************
U8 MST_TCON_FullHD_Amtran_Gamma_TBL[][4] =
{               // Reg           Value  Value
 { DRV_TCON_REG(REG_TC_GAMMA_00), 0xA8, 0x83, },
 { DRV_TCON_REG(REG_TC_GAMMA_01), 0x6D, 0x83, },
 { DRV_TCON_REG(REG_TC_GAMMA_02), 0xFF, 0x82, },
 { DRV_TCON_REG(REG_TC_GAMMA_03), 0xCA, 0x82, },
 { DRV_TCON_REG(REG_TC_GAMMA_04), 0x98, 0x82, },
 { DRV_TCON_REG(REG_TC_GAMMA_05), 0x0E, 0x82, },
 { DRV_TCON_REG(REG_TC_GAMMA_06), 0x00, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_07), 0xFA, 0x81, },
 { DRV_TCON_REG(REG_TC_GAMMA_08), 0xA9, 0x81, },
 { DRV_TCON_REG(REG_TC_GAMMA_09), 0x27, 0x81, },
 { DRV_TCON_REG(REG_TC_GAMMA_0A), 0xF0, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_0B), 0xAD, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_0C), 0x00, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_0D), 0x42, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_0E), 0xD6, 0x81, },
 { DRV_TCON_REG(REG_TC_GAMMA_0F), 0xFF, 0x83, },
 { DRV_TCON_REG(REG_TC_GAMMA_10), 0x00, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_11), 0x00, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_12), 0x82, 0x81, },
 { DRV_TCON_REG(REG_TC_GAMMA_13), 0x82, 0x81, },
 { DRV_TCON_REG(REG_TC_GAMMA_14), 0x00, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_15), 0x00, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_16), 0x00, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_17), 0x00, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_18), 0x00, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_19), 0x00, 0x80, },
 {  DRV_TCON_REG(REG_TABLE_END) , 0x00, 0x00  }
};

//****************************************************
// Power_Sequence_On  M10_FullHD_Amtran
//****************************************************
U8 MST_TCON_FullHD_Amtran_Power_Sequence_On_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TCON_TAB_FullHD_Amtran_Power_Sequence_On_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TCON_REG(REG_TC_TCON_61_L), 0x33, 0x00/*ALL*/,
                                         1/*Delay_Ready*/,
                                         5/*Delay_Time*/,
                                         TCON_SIGNAL_FullHD_Amtran_POLL_POLR_CPV_TP1/*Signal_Type*/, },
 { DRV_TCON_REG(REG_TC_TCON_61_L), 0x0C, 0x00/*ALL*/,
                                         0/*Delay_Ready*/,
                                         0/*Delay_Time*/,
                                         TCON_SIGNAL_FullHD_Amtran_STV/*Signal_Type*/, },
 { DRV_TCON_REG(REG_TABLE_END) , 0x00, 0x00, TCON_SIGNAL_FullHD_Amtran_NUMS }
};

//****************************************************
// Power_Sequence_Off  M10_FullHD_Amtran
//****************************************************
U8 MST_TCON_FullHD_Amtran_Power_Sequence_Off_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TCON_TAB_FullHD_Amtran_Power_Sequence_Off_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TCON_REG(REG_TC_TCON_61_L), 0x0C, 0x08/*ALL*/,
                                         0/*Delay_Ready*/,
                                         0/*Delay_Time*/,
                                         TCON_SIGNAL_FullHD_Amtran_STV/*Signal_Type*/, },
 { DRV_TCON_REG(REG_TC_TCON_61_L), 0x33, 0x33/*ALL*/,
                                         0/*Delay_Ready*/,
                                         0/*Delay_Time*/,
                                         TCON_SIGNAL_FullHD_Amtran_POLL_POLR_CPV_TP1/*Signal_Type*/, },
 { DRV_TCON_REG(REG_TABLE_END) , 0x00, 0x00, TCON_SIGNAL_FullHD_Amtran_NUMS }
};

//****************************************************
// Init  M10_AUO_T420HW09
//****************************************************
U8 MST_TCON_AUO_T420HW09_Init_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TCON_TAB_AUO_T420HW09_Init_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TCON_REG(REG_TC_CLK_GEN_53_L), 0xFF, 0x1C/*ALL*/, },
 { DRV_TCON_REG(REG_TC_CLK_GEN_53_H), 0xFF, 0x1C/*ALL*/, },
 { DRV_TCON_REG(REG_TC_CLK_GEN_57_L), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_CLK_GEN_57_H), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_CLK_GEN_7E_H), 0x03, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_00_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_00_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_01_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_01_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_02_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_02_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_03_L), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_03_H), 0xFF, 0xE0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_04_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_04_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_05_L), 0xFF, 0x84/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_05_H), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_06_L), 0xFF, 0x84/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_06_H), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_07_L), 0xFF, 0x84/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_07_H), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_08_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_08_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_09_L), 0xFF, 0x84/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_09_H), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0A_L), 0xFF, 0x84/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0A_H), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0B_L), 0xFF, 0x84/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0B_H), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0C_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0C_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0D_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0D_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0E_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0E_H), 0xFF, 0x1F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0F_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0F_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_10_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_10_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_11_L), 0xFF, 0x09/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_11_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_12_L), 0xFF, 0x0A/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_12_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_13_L), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_13_H), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_14_L), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_14_H), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_15_L), 0xFF, 0x0A/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_15_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_16_L), 0xFF, 0x43/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_16_H), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_17_L), 0xFF, 0xC0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_17_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_18_L), 0xFF, 0x50/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_18_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_19_L), 0xFF, 0x0A/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_19_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1A_L), 0xFF, 0x44/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1A_H), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1B_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1B_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1C_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1C_H), 0xFF, 0x09/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1D_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1D_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1E_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1E_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1F_L), 0xFF, 0xA0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1F_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_20_L), 0xFF, 0x20/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_20_H), 0xFF, 0x09/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_21_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_21_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_22_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_22_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_23_L), 0xFF, 0x30/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_23_H), 0xFF, 0x07/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_24_L), 0xFF, 0x80/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_24_H), 0xFF, 0x07/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_25_L), 0xFF, 0x1C/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_25_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_26_L), 0xFF, 0x4B/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_26_H), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_27_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_27_H), 0xFF, 0x02/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_28_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_28_H), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_29_L), 0xFF, 0x1D/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_29_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2A_L), 0xFF, 0x4C/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2A_H), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2B_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2B_H), 0xFF, 0x02/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2C_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2C_H), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2D_L), 0xFF, 0x1E/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2D_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2E_L), 0xFF, 0x4D/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2E_H), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2F_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2F_H), 0xFF, 0x02/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_30_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_30_H), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_31_L), 0xFF, 0x0B/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_31_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_32_L), 0xFF, 0x0B/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_32_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_33_L), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_33_H), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_34_L), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_34_H), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_35_L), 0xFF, 0x0D/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_35_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_36_L), 0xFF, 0x45/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_36_H), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_37_L), 0xFF, 0x75/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_37_H), 0xFF, 0x05/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_38_L), 0xFF, 0x84/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_38_H), 0xFF, 0x21/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_39_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_39_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3A_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3A_H), 0xFF, 0x80/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3B_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3B_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3C_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3C_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3D_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3D_H), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3E_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3E_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3F_L), 0xFF, 0x1C/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3F_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_40_L), 0xFF, 0x0E/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_40_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_41_L), 0xFF, 0x46/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_41_H), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_42_L), 0xFF, 0x75/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_42_H), 0xFF, 0x05/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_43_L), 0xFF, 0x84/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_43_H), 0xFF, 0x21/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_44_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_44_H), 0xFF, 0x70/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_45_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_45_H), 0xFF, 0x70/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_46_L), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_46_H), 0xFF, 0x02/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_47_L), 0xFF, 0xF0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_47_H), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_48_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_48_H), 0xFF, 0x70/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_49_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_49_H), 0xFF, 0x70/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4A_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4A_H), 0xFF, 0x02/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4B_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4B_H), 0xFF, 0x02/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4C_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4C_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4D_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4D_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4E_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4E_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4F_L), 0xFF, 0x75/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4F_H), 0xFF, 0x05/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_50_L), 0xFF, 0x75/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_50_H), 0xFF, 0x05/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_51_L), 0xFF, 0x84/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_51_H), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_52_L), 0xFF, 0x75/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_52_H), 0xFF, 0x05/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_53_L), 0xFF, 0x75/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_53_H), 0xFF, 0x05/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_54_L), 0xFF, 0x84/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_54_H), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_55_L), 0xFF, 0x75/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_55_H), 0xFF, 0x05/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_56_L), 0xFF, 0x75/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_56_H), 0xFF, 0x05/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_57_L), 0xFF, 0x84/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_57_H), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_58_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_58_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_59_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_59_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5A_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5A_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5B_L), 0xFF, 0x75/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5B_H), 0xFF, 0x05/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5C_L), 0xFF, 0x75/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5C_H), 0xFF, 0x05/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5D_L), 0xFF, 0xC4/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5D_H), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5E_L), 0xFF, 0x75/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5E_H), 0xFF, 0x05/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5F_L), 0xFF, 0x75/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5F_H), 0xFF, 0x05/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_60_L), 0xFF, 0x84/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_60_H), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_61_L), 0xFF, 0xC0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_61_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_62_L), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_62_H), 0xFF, 0x02/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_63_L), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_63_H), 0xFF, 0x02/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_64_L), 0xFF, 0x84/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_64_H), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_65_L), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_65_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_66_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_66_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_67_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_67_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_68_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_68_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_69_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_69_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6A_L), 0xFF, 0x75/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6A_H), 0xFF, 0x05/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6B_L), 0xFF, 0x75/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6B_H), 0xFF, 0x05/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6C_L), 0xFF, 0x84/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6C_H), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6D_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6D_H), 0xFF, 0xC0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6E_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6E_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6F_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6F_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_70_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_70_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_71_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_71_H), 0xFF, 0x30/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_72_L), 0xFF, 0x1F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_72_H), 0xFF, 0x0E/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_73_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_73_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_74_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_74_H), 0xFF, 0x3F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_75_L), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_75_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_76_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_76_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_77_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_77_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_78_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_78_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_79_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_79_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7A_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7A_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7B_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7B_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7C_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7C_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7D_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7D_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7E_L), 0xFF, 0xE4/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7E_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7F_L), 0xFF, 0xFE/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7F_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_00_L), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_00_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_01_L), 0xFF, 0x14/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_01_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_02_L), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_02_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_03_L), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_03_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_04_L), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_04_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_05_L), 0xFF, 0x80/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_05_H), 0xFF, 0x07/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_06_L), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_06_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_07_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_07_H), 0xFF, 0x02/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_08_L), 0xFF, 0xE0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_08_H), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_09_L), 0xFF, 0xC2/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_09_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0D_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0D_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0E_L), 0xFF, 0xC0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0E_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0F_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0F_H), 0xFF, 0xC3/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_10_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_10_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_11_L), 0xFF, 0x14/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_11_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_12_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_12_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_13_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_13_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_14_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_14_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_15_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_15_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_16_L), 0xFF, 0x20/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_16_H), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_17_L), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_17_H), 0xFF, 0x12/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_18_L), 0xFF, 0x12/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_18_H), 0xFF, 0x20/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_19_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_19_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1A_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1A_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1B_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1B_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1E_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1E_H), 0xFF, 0x80/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1F_L), 0xFF, 0x4D/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1F_H), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_20_L), 0xFF, 0x0B/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_20_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_21_L), 0xFF, 0x7F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_21_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_26_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_26_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_27_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_27_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_28_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_28_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_29_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_29_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_00_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_00_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_LPLL_04_L), 0x1F, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_LPLL_04_H), 0x1F, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TABLE_END)   , 0x00, 0x00,  }
};

//****************************************************
// Init_GPIO  M10_AUO_T420HW09
//****************************************************
U8 MST_TCON_AUO_T420HW09_Init_GPIO_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TCON_TAB_AUO_T420HW09_Init_GPIO_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TCON_REG(REG_TC_CHIP_TOP_79_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_CHIP_TOP_79_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_CHIP_TOP_7A_L), 0xFF, 0x3E/*ALL*/, },
 { DRV_TCON_REG(REG_TC_CHIP_TOP_7A_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TABLE_END)   , 0x00, 0x00,  }
};

//****************************************************
// Init_SC  M10_AUO_T420HW09
//****************************************************
U8 MST_TCON_AUO_T420HW09_Init_SC_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TCON_TAB_AUO_T420HW09_Init_SC_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TCON_REG(REG_TC_SC_BK10_21_L), 0x01, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_21_H), 0x01, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_10_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_10_H), 0xFF, 0xC0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_02_L), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_02_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_03_L), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_03_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_06_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_06_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_07_L), 0xFF, 0x37/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_07_H), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_0A_L), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_0A_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_0B_L), 0xFF, 0x36/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_0B_H), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_0C_L), 0xFF, 0x4F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_0C_H), 0xFF, 0x0A/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_0D_L), 0xFF, 0x4B/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_0D_H), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TABLE_END) , 0x00, 0x00 }
};

//****************************************************
// Init_MOD  M10_AUO_T420HW09
//****************************************************
U8 MST_TCON_AUO_T420HW09_Init_MOD_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TCON_TAB_AUO_T420HW09_Init_MOD_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TCON_REG(REG_TC_MOD_BK00_2B_L), 0xFF, 0x3F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_2B_H), 0xFF, 0x3F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_2C_L), 0xFF, 0x3F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_2C_H), 0xFF, 0x3F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_32_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_32_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_33_L), 0xFF, 0x11/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_33_H), 0xFF, 0x02/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_34_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_34_H), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_37_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_37_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_42_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_42_H), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_45_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_45_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_49_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_49_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_4A_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_4A_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_6D_L), 0xFF, 0x95/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_6D_H), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_6E_L), 0xFF, 0x25/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_6E_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_73_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_73_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_77_L), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_77_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_78_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_78_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_42_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_42_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_42_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_42_H), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TABLE_END) , 0x00, 0x00 }
};

//****************************************************
// Gamma  M10_AUO_T420HW09
//****************************************************
U8 MST_TCON_AUO_T420HW09_Gamma_TBL[][4] =
{               // Reg           Value  Value
 { DRV_TCON_REG(REG_TC_GAMMA_00), 0x83, 0xCF,},
 { DRV_TCON_REG(REG_TC_GAMMA_01), 0x83,0xB6, },
 { DRV_TCON_REG(REG_TC_GAMMA_02), 0x83,0x2F,  },
 { DRV_TCON_REG(REG_TC_GAMMA_03), 0x82, 0xC3, },
 { DRV_TCON_REG(REG_TC_GAMMA_04), 0x82,0x86,  },
 { DRV_TCON_REG(REG_TC_GAMMA_05), 0x82, 0x24, },
 { DRV_TCON_REG(REG_TC_GAMMA_06),  0x82,0x23, },
 { DRV_TCON_REG(REG_TC_GAMMA_07), 0x81, 0xF4, },
 { DRV_TCON_REG(REG_TC_GAMMA_08), 0x81,0xF6,  },
 { DRV_TCON_REG(REG_TC_GAMMA_09), 0x81,0x50,  },
 { DRV_TCON_REG(REG_TC_GAMMA_0A), 0x81,0x14,  },
 { DRV_TCON_REG(REG_TC_GAMMA_0B), 0x80, 0xBA, },
 { DRV_TCON_REG(REG_TC_GAMMA_0C),  0x80,0x2D, },
 { DRV_TCON_REG(REG_TC_GAMMA_0D),  0x80,0x13, },
 { DRV_TCON_REG(REG_TC_GAMMA_0E), 0x80,0x28,  },
 { DRV_TCON_REG(REG_TC_GAMMA_0F),0x80, 0x0E,  },
 { DRV_TCON_REG(REG_TC_GAMMA_10), 0x83,0xFF,  },
 { DRV_TCON_REG(REG_TC_GAMMA_11), 0x83,0xFF,  },
 { DRV_TCON_REG(REG_TC_GAMMA_12), 0x81,0xB1,  },
 { DRV_TCON_REG(REG_TC_GAMMA_13), 0x81,0xB1,  },
 {  DRV_TCON_REG(REG_TABLE_END) , 0x00, 0x00  }
};

//****************************************************
// Power_Sequence_On  M10_AUO_T420HW09
//****************************************************
U8 MST_TCON_AUO_T420HW09_Power_Sequence_On_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TCON_TAB_AUO_T420HW09_Power_Sequence_On_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TCON_REG(REG_TC_TCON_61_L), 0x33, 0x00/*ALL*/,
                                         1/*Delay_Ready*/,
                                         5/*Delay_Time*/,
                                         TCON_SIGNAL_AUO_T420HW09_POLL_POLR_CPV_TP1/*Signal_Type*/, },
 { DRV_TCON_REG(REG_TC_TCON_61_L), 0x08, 0x00/*ALL*/,
                                         0/*Delay_Ready*/,
                                         0/*Delay_Time*/,
                                         TCON_SIGNAL_AUO_T420HW09_STV/*Signal_Type*/, },
 { DRV_TCON_REG(REG_TABLE_END) , 0x00, 0x00, TCON_SIGNAL_AUO_T420HW09_NUMS }
};

//****************************************************
// Power_Sequence_Off  M10_AUO_T420HW09
//****************************************************
U8 MST_TCON_AUO_T420HW09_Power_Sequence_Off_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TCON_TAB_AUO_T420HW09_Power_Sequence_Off_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TCON_REG(REG_TC_TCON_61_L), 0x08, 0x08/*ALL*/,
                                         0/*Delay_Ready*/,
                                         0/*Delay_Time*/,
                                         TCON_SIGNAL_AUO_T420HW09_STV/*Signal_Type*/, },
 { DRV_TCON_REG(REG_TC_TCON_61_L), 0x33, 0x33/*ALL*/,
                                         0/*Delay_Ready*/,
                                         0/*Delay_Time*/,
                                         TCON_SIGNAL_AUO_T420HW09_POLL_POLR_CPV_TP1/*Signal_Type*/, },
 { DRV_TCON_REG(REG_TABLE_END) , 0x00, 0x00, TCON_SIGNAL_AUO_T420HW09_NUMS }
};


//****************************************************
// Init  M10_CSOT_TRIGATE_32
//****************************************************
U8 MST_TCON_CSOT_TRIGATE_32_Init_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TCON_TAB_CSOT_TRIGATE_32_Init_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TCON_REG(REG_TC_CLK_GEN_53_L), 0xFF, 0x1C/*ALL*/, },
 { DRV_TCON_REG(REG_TC_CLK_GEN_53_H), 0xFF, 0x1C/*ALL*/, },
 { DRV_TCON_REG(REG_TC_CLK_GEN_57_L), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_CLK_GEN_57_H), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_CLK_GEN_7E_H), 0x03, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_LPLL_04_L), 0x1F, 0x02/*ALL*/, },
 { DRV_TCON_REG(REG_TC_LPLL_04_H), 0x1F, 0x02/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_00_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_00_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_01_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_01_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_02_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_02_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_03_L), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_03_H), 0xFF, 0xC0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_04_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_04_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_05_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_05_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_06_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_06_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_07_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_07_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_08_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_08_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_09_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_09_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0A_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0A_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0B_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0B_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0C_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0C_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0D_L), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0D_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0E_L), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0E_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0F_L), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0F_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_10_L), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_10_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_11_L), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_11_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_12_L), 0xFF, 0x0A/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_12_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_13_L), 0xFF, 0xC5/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_13_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_14_L), 0xFF, 0xC5/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_14_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_15_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_15_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_16_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_16_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_17_L), 0xFF, 0xED/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_17_H), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_18_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_18_H), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_19_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_19_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1A_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1A_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1B_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1B_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1C_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1C_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1D_L), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1D_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1E_L), 0xFF, 0x09/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1E_H), 0xFF, 0x09/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1F_L), 0xFF, 0xD3/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1F_H), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_20_L), 0xFF, 0xD5/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_20_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_21_L), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_21_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_22_L), 0xFF, 0x09/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_22_H), 0xFF, 0x09/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_23_L), 0xFF, 0xF3/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_23_H), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_24_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_24_H), 0xFF, 0x02/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_25_L), 0xFF, 0x09/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_25_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_26_L), 0xFF, 0x0B/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_26_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_27_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_27_H), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_28_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_28_H), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_29_L), 0xFF, 0x09/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_29_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2A_L), 0xFF, 0x0A/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2A_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2B_L), 0xFF, 0x75/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2B_H), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2C_L), 0xFF, 0x75/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2C_H), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2D_L), 0xFF, 0x09/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2D_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2E_L), 0xFF, 0x0B/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2E_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2F_L), 0xFF, 0x75/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2F_H), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_30_L), 0xFF, 0xD5/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_30_H), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_31_L), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_31_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_32_L), 0xFF, 0x3C/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_32_H), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_33_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_33_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_34_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_34_H), 0xFF, 0x26/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_35_L), 0xFF, 0x05/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_35_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_36_L), 0xFF, 0x3D/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_36_H), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_37_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_37_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_38_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_38_H), 0xFF, 0x26/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_39_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_39_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3A_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3A_H), 0xFF, 0x80/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3B_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3B_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3C_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3C_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3D_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3D_H), 0xFF, 0x02/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3E_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3E_H), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3F_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3F_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_40_L), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_40_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_41_L), 0xFF, 0x3E/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_41_H), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_42_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_42_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_43_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_43_H), 0xFF, 0x26/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_44_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_44_H), 0xFF, 0xF0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_45_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_45_H), 0xFF, 0xD0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_46_L), 0xFF, 0x70/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_46_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_47_L), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_47_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_48_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_48_H), 0xFF, 0xF0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_49_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_49_H), 0xFF, 0xD0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4A_L), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4A_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4B_L), 0xFF, 0x70/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4B_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4C_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4C_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4D_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4D_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4E_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4E_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4F_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4F_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_50_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_50_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_51_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_51_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_52_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_52_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_53_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_53_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_54_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_54_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_55_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_55_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_56_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_56_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_57_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_57_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_58_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_58_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_59_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_59_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5A_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5A_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5B_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5B_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5C_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5C_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5D_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5D_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5E_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5E_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5F_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5F_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_60_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_60_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_61_L), 0xFF, 0xC0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_61_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_62_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_62_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_63_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_63_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_64_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_64_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_65_L), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_65_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_66_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_66_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_67_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_67_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_68_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_68_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_69_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_69_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6A_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6A_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6B_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6B_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6C_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6C_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6D_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6D_H), 0xFF, 0xC0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6E_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6E_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6F_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6F_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_70_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_70_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_71_L), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_71_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_72_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_72_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_73_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_73_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_74_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_74_H), 0xFF, 0x3F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_75_L), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_75_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_76_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_76_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_77_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_77_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_78_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_78_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_79_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_79_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7A_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7A_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7B_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7B_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7C_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7C_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7D_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7D_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7E_L), 0xFF, 0xE4/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7E_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7F_L), 0xFF, 0xFE/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7F_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_00_L), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_00_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_01_L), 0xFF, 0x25/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_01_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_02_L), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_02_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_03_L), 0xFF, 0x18/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_03_H), 0xFF, 0x02/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_04_L), 0xFF, 0x20/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_04_H), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_05_L), 0xFF, 0xC8/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_05_H), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_06_L), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_06_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_07_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_07_H), 0xFF, 0x88/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_08_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_08_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_09_L), 0xFF, 0xAC/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_09_H), 0xFF, 0x02/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0D_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0D_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0E_L), 0xFF, 0xC8/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0E_H), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0F_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0F_H), 0xFF, 0xC6/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_10_L), 0xFF, 0x3F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_10_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_11_L), 0xFF, 0x14/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_11_H), 0xFF, 0xC8/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_12_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_12_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_13_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_13_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_14_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_14_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_15_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_15_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_16_L), 0xFF, 0x6A/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_16_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_17_L), 0xFF, 0x25/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_17_H), 0xFF, 0x14/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_18_L), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_18_H), 0xFF, 0x8B/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_19_L), 0xFF, 0x79/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_19_H), 0xFF, 0x14/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1A_L), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1A_H), 0xFF, 0x25/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1B_L), 0xFF, 0x14/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1B_H), 0xFF, 0x6A/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1E_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1E_H), 0xFF, 0x80/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1F_L), 0xFF, 0x25/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1F_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_20_L), 0xFF, 0x66/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_20_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_21_L), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_21_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_22_L), 0xFF, 0x46/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_22_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_23_L), 0xFF, 0x046/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_23_H), 0xFF, 0x030/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_26_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_26_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_27_L), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_27_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_28_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_28_H), 0xFF, 0x60/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_29_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_29_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_00_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_00_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TABLE_END)   , 0x00, 0x00,  }
};

//****************************************************
// Init_GPIO  M10_CSOT_TRIGATE_32
//****************************************************
U8 MST_TCON_CSOT_TRIGATE_32_Init_GPIO_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TCON_TAB_CSOT_TRIGATE_32_Init_GPIO_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TCON_REG(REG_TC_CHIP_TOP_79_L), 0xFF, 0x7F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_CHIP_TOP_79_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_CHIP_TOP_7A_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_CHIP_TOP_7A_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TABLE_END)   , 0x00, 0x00,  }
};

//****************************************************
// Init_SC  M10_CSOT_TRIGATE_32
//****************************************************
U8 MST_TCON_CSOT_TRIGATE_32_Init_SC_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TCON_TAB_CSOT_TRIGATE_32_Init_SC_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TCON_REG(REG_TC_SC_BK10_21_L), 0x01, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_21_H), 0x01, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_10_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_10_H), 0xFF, 0xC0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_02_L), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_02_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_03_L), 0xFF, 0x05/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_03_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_06_L), 0xFF, 0x25/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_06_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_07_L), 0xFF, 0x24/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_07_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_0A_L), 0xFF, 0x25/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_0A_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_0B_L), 0xFF, 0x24/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_0B_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_0C_L), 0xFF, 0x17/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_0C_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_0D_L), 0xFF, 0x25/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_0D_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TABLE_END) , 0x00, 0x00 }
};

//****************************************************
// Init_MOD  M10_CSOT_TRIGATE_32
//****************************************************
U8 MST_TCON_CSOT_TRIGATE_32_Init_MOD_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TCON_TAB_CSOT_TRIGATE_32_Init_MOD_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TCON_REG(REG_TC_MOD_BK00_2B_L), 0xFF, 0x1F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_2B_H), 0xFF, 0x1F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_2C_L), 0xFF, 0x1F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_2C_H), 0xFF, 0x1F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_32_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_32_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_33_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_33_H), 0xFF, 0xC0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_34_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_34_H), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_37_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_37_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_3E_L), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_3E_H), 0xFF, 0x44/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_42_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_42_H), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_45_L), 0xFF, 0x3F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_45_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_49_L), 0xFF, 0x02/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_49_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_4A_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_4A_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_6D_L), 0xFF, 0x95/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_6D_H), 0xFF, 0x15/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_6E_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_6E_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_73_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_73_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_77_L), 0xFF, 0x1F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_77_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_78_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_78_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_42_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_42_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_42_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_42_H), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TABLE_END) , 0x00, 0x00 }
};

//****************************************************
// Gamma  M10_CSOT_TRIGATE_32
//****************************************************
U8 MST_TCON_CSOT_TRIGATE_32_Gamma_TBL[][4] =
{               // Reg           Value  Value
 { DRV_TCON_REG(REG_TC_GAMMA_00), 0xA8, 0x83, },
 { DRV_TCON_REG(REG_TC_GAMMA_01), 0x6D, 0x83, },
 { DRV_TCON_REG(REG_TC_GAMMA_02), 0xFF, 0x82, },
 { DRV_TCON_REG(REG_TC_GAMMA_03), 0xCA, 0x82, },
 { DRV_TCON_REG(REG_TC_GAMMA_04), 0x98, 0x82, },
 { DRV_TCON_REG(REG_TC_GAMMA_05), 0x0E, 0x82, },
 { DRV_TCON_REG(REG_TC_GAMMA_06), 0x00, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_07), 0xFA, 0x81, },
 { DRV_TCON_REG(REG_TC_GAMMA_08), 0xA9, 0x81, },
 { DRV_TCON_REG(REG_TC_GAMMA_09), 0x27, 0x81, },
 { DRV_TCON_REG(REG_TC_GAMMA_0A), 0xF0, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_0B), 0xAD, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_0C), 0x00, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_0D), 0x42, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_0E), 0xD6, 0x81, },
 { DRV_TCON_REG(REG_TC_GAMMA_0F), 0xFF, 0x83, },
 { DRV_TCON_REG(REG_TC_GAMMA_10), 0x00, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_11), 0x00, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_12), 0x82, 0x81, },
 { DRV_TCON_REG(REG_TC_GAMMA_13), 0x82, 0x81, },
 { DRV_TCON_REG(REG_TC_GAMMA_14), 0x00, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_15), 0x00, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_16), 0x00, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_17), 0x00, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_18), 0x00, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_19), 0x00, 0x80, },
 {  DRV_TCON_REG(REG_TABLE_END) , 0x00, 0x00  }
};

//****************************************************
// Power_Sequence_On  M10_CSOT_TRIGATE_32
//****************************************************
U8 MST_TCON_CSOT_TRIGATE_32_Power_Sequence_On_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TCON_TAB_CSOT_TRIGATE_32_Power_Sequence_On_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TCON_REG(REG_TC_TCON_61_L), 0x3D, 0x00/*ALL*/,
                                         1/*Delay_Ready*/,
                                         5/*Delay_Time*/,
                                         TCON_SIGNAL_CSOT_TRIGATE_32_POLL_POLR_CPV_TP1/*Signal_Type*/, },
 { DRV_TCON_REG(REG_TC_TCON_61_L), 0x02, 0x00/*ALL*/,
                                         0/*Delay_Ready*/,
                                         0/*Delay_Time*/,
                                         TCON_SIGNAL_CSOT_TRIGATE_32_STV/*Signal_Type*/, },
 { DRV_TCON_REG(REG_TABLE_END) , 0x00, 0x00, TCON_SIGNAL_CSOT_TRIGATE_32_NUMS }
};

//****************************************************
// Power_Sequence_Off  M10_CSOT_TRIGATE_32
//****************************************************
U8 MST_TCON_CSOT_TRIGATE_32_Power_Sequence_Off_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TCON_TAB_CSOT_TRIGATE_32_Power_Sequence_Off_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TCON_REG(REG_TC_TCON_61_L), 0x02, 0x02/*ALL*/,
                                         0/*Delay_Ready*/,
                                         0/*Delay_Time*/,
                                         TCON_SIGNAL_CSOT_TRIGATE_32_STV/*Signal_Type*/, },
 { DRV_TCON_REG(REG_TC_TCON_61_L), 0x3D, 0x3D/*ALL*/,
                                         0/*Delay_Ready*/,
                                         0/*Delay_Time*/,
                                         TCON_SIGNAL_CSOT_TRIGATE_32_POLL_POLR_CPV_TP1/*Signal_Type*/, },
 { DRV_TCON_REG(REG_TABLE_END) , 0x00, 0x00, TCON_SIGNAL_CSOT_TRIGATE_32_NUMS }
};

// Init  M10__CSOT_V390HZ1
//****************************************************
U8 MST_TCON_CSOT_V390HZ1_Init_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TCON_TAB_CSOT_V390HZ1_Init_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TCON_REG(REG_TC_CLK_GEN_53_L), 0xFF, 0x1C/*ALL*/, },
 { DRV_TCON_REG(REG_TC_CLK_GEN_53_H), 0xFF, 0x1C/*ALL*/, },
 { DRV_TCON_REG(REG_TC_CLK_GEN_57_L), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_CLK_GEN_57_H), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_CLK_GEN_7E_H), 0x03, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_00_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_00_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_01_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_01_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_02_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_02_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_03_L), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_03_H), 0xFF, 0xC0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_04_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_04_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_05_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_05_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_06_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_06_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_07_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_07_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_08_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_08_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_09_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_09_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0A_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0A_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0B_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0B_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0C_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0C_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0D_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0D_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0E_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0E_H), 0xFF, 0x1F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0F_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0F_H), 0xFF, 0x05/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_10_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_10_H), 0xFF, 0x05/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_11_L), 0xFF, 0x09/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_11_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_12_L), 0xFF, 0x0A/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_12_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_13_L), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_13_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_14_L), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_14_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_15_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_15_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_16_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_16_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_17_L), 0xFF, 0xB0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_17_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_18_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_18_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_19_L), 0xFF, 0x0A/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_19_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1A_L), 0xFF, 0x44/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1A_H), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1B_L), 0xFF, 0x50/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1B_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1C_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1C_H), 0xFF, 0x07/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1D_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1D_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1E_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1E_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1F_L), 0xFF, 0xD0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1F_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_20_L), 0xFF, 0xD0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_20_H), 0xFF, 0x02/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_21_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_21_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_22_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_22_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_23_L), 0xFF, 0xC0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_23_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_24_L), 0xFF, 0xF0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_24_H), 0xFF, 0x07/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_25_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_25_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_26_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_26_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_27_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_27_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_28_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_28_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_29_L), 0xFF, 0x0A/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_29_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2A_L), 0xFF, 0x43/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2A_H), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2B_L), 0xFF, 0xD0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2B_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2C_L), 0xFF, 0x80/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2C_H), 0xFF, 0x05/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2D_L), 0xFF, 0x09/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2D_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2E_L), 0xFF, 0x0B/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2E_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2F_L), 0xFF, 0x75/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2F_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_30_L), 0xFF, 0xD5/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_30_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_31_L), 0xFF, 0x0B/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_31_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_32_L), 0xFF, 0x0B/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_32_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_33_L), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_33_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_34_L), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_34_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_35_L), 0xFF, 0x05/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_35_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_36_L), 0xFF, 0x3D/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_36_H), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_37_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_37_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_38_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_38_H), 0xFF, 0x26/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_39_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_39_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3A_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3A_H), 0xFF, 0x80/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3B_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3B_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3C_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3C_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3D_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3D_H), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3E_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3E_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3F_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3F_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_40_L), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_40_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_41_L), 0xFF, 0x3E/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_41_H), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_42_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_42_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_43_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_43_H), 0xFF, 0x26/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_44_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_44_H), 0xFF, 0xF0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_45_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_45_H), 0xFF, 0xD0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_46_L), 0xFF, 0x70/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_46_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_47_L), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_47_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_48_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_48_H), 0xFF, 0xF0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_49_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_49_H), 0xFF, 0xD0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4A_L), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4A_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4B_L), 0xFF, 0x70/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4B_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4C_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4C_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4D_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4D_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4E_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4E_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4F_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4F_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_50_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_50_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_51_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_51_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_52_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_52_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_53_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_53_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_54_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_54_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_55_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_55_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_56_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_56_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_57_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_57_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_58_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_58_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_59_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_59_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5A_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5A_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5B_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5B_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5C_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5C_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5D_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5D_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5E_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5E_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5F_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5F_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_60_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_60_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_61_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_61_H), 0xFF, 0x3D/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_62_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_62_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_63_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_63_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_64_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_64_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_65_L), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_65_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_66_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_66_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_67_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_67_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_68_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_68_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_69_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_69_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6A_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6A_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6B_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6B_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6C_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6C_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6D_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6D_H), 0xFF, 0xC0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6E_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6E_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6F_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6F_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_70_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_70_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_71_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_71_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_72_L), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_72_H), 0xFF, 0x02/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_73_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_73_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_74_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_74_H), 0xFF, 0x3F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_75_L), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_75_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_76_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_76_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_77_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_77_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_78_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_78_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_79_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_79_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7A_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7A_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7B_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7B_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7C_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7C_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7D_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7D_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7E_L), 0xFF, 0xE4/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7E_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7F_L), 0xFF, 0xFE/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7F_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_00_L), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_00_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_01_L), 0xFF, 0x14/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_01_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_02_L), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_02_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_03_L), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_03_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_04_L), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_04_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_05_L), 0xFF, 0x80/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_05_H), 0xFF, 0x07/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_06_L), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_06_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_07_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_07_H), 0xFF, 0x02/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_08_L), 0xFF, 0xE0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_08_H), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_09_L), 0xFF, 0xC2/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_09_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0D_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0D_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0E_L), 0xFF, 0xC0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0E_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0F_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0F_H), 0xFF, 0xC3/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_10_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_10_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_11_L), 0xFF, 0x14/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_11_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_12_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_12_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_13_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_13_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_14_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_14_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_15_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_15_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_16_L), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_16_H), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_17_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_17_H), 0xFF, 0x12/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_18_L), 0xFF, 0x12/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_18_H), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_19_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_19_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1A_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1A_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1B_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1B_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1E_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1E_H), 0xFF, 0x80/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1F_L), 0xFF, 0x4D/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1F_H), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_20_L), 0xFF, 0x0B/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_20_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_21_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_21_H), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_26_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_26_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_27_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_27_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_28_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_28_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_29_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_29_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_00_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_00_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_LPLL_04_L), 0x1F, 0x0D/*ALL*/, },
 { DRV_TCON_REG(REG_TC_LPLL_04_H), 0x1F, 0x0D/*ALL*/, },
 { DRV_TCON_REG(REG_TABLE_END)   , 0x00, 0x00,  }
};

//****************************************************
// Init_GPIO  M10__CSOT_V390HZ1
//****************************************************
U8 MST_TCON_CSOT_V390HZ1_Init_GPIO_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TCON_TAB_CSOT_V390HZ1_Init_GPIO_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TCON_REG(REG_TC_CHIP_TOP_79_L), 0xFF, 0x3F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_CHIP_TOP_79_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_CHIP_TOP_7A_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_CHIP_TOP_7A_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TABLE_END)   , 0x00, 0x00,  }
};

//****************************************************
// Init_SC  M10__CSOT_V390HZ1
//****************************************************
U8 MST_TCON_CSOT_V390HZ1_Init_SC_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TCON_TAB_CSOT_V390HZ1_Init_SC_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TCON_REG(REG_TC_SC_BK10_21_L), 0x01, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_21_H), 0x01, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_10_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_10_H), 0xFF, 0xC0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_02_L), 0xFF, 0x57/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_02_H), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_03_L), 0xFF, 0x59/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_03_H), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_06_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_06_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_07_L), 0xFF, 0x37/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_07_H), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_0A_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_0A_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_0B_L), 0xFF, 0x37/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_0B_H), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_0C_L), 0xFF, 0x97/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_0C_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_0D_L), 0xFF, 0x69/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_0D_H), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TABLE_END) , 0x00, 0x00 }
};

//****************************************************
// Init_MOD  M10__CSOT_V390HZ1
//****************************************************
U8 MST_TCON_CSOT_V390HZ1_Init_MOD_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TCON_TAB_CSOT_V390HZ1_Init_MOD_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TCON_REG(REG_TC_MOD_BK00_2B_L), 0xFF, 0x3F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_2B_H), 0xFF, 0x3F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_2C_L), 0xFF, 0x3F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_2C_H), 0xFF, 0x3F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_32_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_32_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_33_L), 0xFF, 0x11/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_33_H), 0xFF, 0x02/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_34_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_34_H), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_37_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_37_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_42_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_42_H), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_45_L), 0xFF, 0x3F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_45_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_49_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_49_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_4A_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_4A_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_6D_L), 0xFF, 0x95/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_6D_H), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_6E_L), 0xFF, 0x25/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_6E_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_73_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_73_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_77_L), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_77_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_78_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_78_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_42_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_42_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_42_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_42_H), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TABLE_END) , 0x00, 0x00 }
};

//****************************************************
// Gamma  M10__CSOT_V390HZ1
//****************************************************
U8 MST_TCON_CSOT_V390HZ1_Gamma_TBL[][4] =
{               // Reg           Value  Value
 { DRV_TCON_REG(REG_TC_GAMMA_00), 0xA8, 0x83, },
 { DRV_TCON_REG(REG_TC_GAMMA_01), 0x6D, 0x83, },
 { DRV_TCON_REG(REG_TC_GAMMA_02), 0xFF, 0x82, },
 { DRV_TCON_REG(REG_TC_GAMMA_03), 0xCA, 0x82, },
 { DRV_TCON_REG(REG_TC_GAMMA_04), 0x98, 0x82, },
 { DRV_TCON_REG(REG_TC_GAMMA_05), 0x0E, 0x82, },
 { DRV_TCON_REG(REG_TC_GAMMA_06), 0x00, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_07), 0xFA, 0x81, },
 { DRV_TCON_REG(REG_TC_GAMMA_08), 0xA9, 0x81, },
 { DRV_TCON_REG(REG_TC_GAMMA_09), 0x27, 0x81, },
 { DRV_TCON_REG(REG_TC_GAMMA_0A), 0xF0, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_0B), 0xAD, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_0C), 0x00, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_0D), 0x42, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_0E), 0xD6, 0x81, },
 { DRV_TCON_REG(REG_TC_GAMMA_0F), 0xFF, 0x83, },
 { DRV_TCON_REG(REG_TC_GAMMA_10), 0x00, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_11), 0x00, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_12), 0x82, 0x81, },
 { DRV_TCON_REG(REG_TC_GAMMA_13), 0x82, 0x81, },
 { DRV_TCON_REG(REG_TC_GAMMA_14), 0x00, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_15), 0x00, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_16), 0x00, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_17), 0x00, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_18), 0x00, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_19), 0x00, 0x80, },
 {  DRV_TCON_REG(REG_TABLE_END) , 0x00, 0x00  }
};

//****************************************************
// Power_Sequence_On  M10__CSOT_V390HZ1
//****************************************************
U8 MST_TCON_CSOT_V390HZ1_Power_Sequence_On_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TCON_TAB_CSOT_V390HZ1_Power_Sequence_On_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TCON_REG(REG_TC_TCON_61_L), 0x33, 0x00/*ALL*/,
                                         1/*Delay_Ready*/,
                                         5/*Delay_Time*/,
                                         TCON_SIGNAL_CSOT_V390HZ1_POLL_POLR_CPV_TP1/*Signal_Type*/, },
 { DRV_TCON_REG(REG_TC_TCON_61_L), 0x08, 0x00/*ALL*/,
                                         0/*Delay_Ready*/,
                                         0/*Delay_Time*/,
                                         TCON_SIGNAL_CSOT_V390HZ1_STV/*Signal_Type*/, },
 { DRV_TCON_REG(REG_TABLE_END) , 0x00, 0x00, TCON_SIGNAL_CSOT_V390HZ1_NUMS }
};

//****************************************************
// Power_Sequence_Off  M10__CSOT_V390HZ1
//****************************************************
U8 MST_TCON_CSOT_V390HZ1_Power_Sequence_Off_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TCON_TAB_CSOT_V390HZ1_Power_Sequence_Off_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TCON_REG(REG_TC_TCON_61_L), 0x08, 0x08/*ALL*/,
                                         0/*Delay_Ready*/,
                                         0/*Delay_Time*/,
                                         TCON_SIGNAL_CSOT_V390HZ1_STV/*Signal_Type*/, },
 { DRV_TCON_REG(REG_TC_TCON_61_L), 0x33, 0x33/*ALL*/,
                                         0/*Delay_Ready*/,
                                         0/*Delay_Time*/,
                                         TCON_SIGNAL_CSOT_V390HZ1_POLL_POLR_CPV_TP1/*Signal_Type*/, },
 { DRV_TCON_REG(REG_TABLE_END) , 0x00, 0x00, TCON_SIGNAL_CSOT_V390HZ1_NUMS }
};

// Init  M10_CMO_V390HJ1
//****************************************************
U8 MST_TCON_CMO_V390HJ1_Init_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TCON_TAB_CMO_V390HJ1_Init_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TCON_REG(REG_TC_CLK_GEN_53_L), 0xFF, 0x1C/*ALL*/, },
 { DRV_TCON_REG(REG_TC_CLK_GEN_53_H), 0xFF, 0x1C/*ALL*/, },
 { DRV_TCON_REG(REG_TC_CLK_GEN_57_L), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_CLK_GEN_57_H), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_CLK_GEN_7E_H), 0x03, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_00_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_00_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_01_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_01_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_02_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_02_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_03_L), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_03_H), 0xFF, 0xC0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_04_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_04_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_05_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_05_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_06_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_06_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_07_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_07_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_08_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_08_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_09_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_09_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0A_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0A_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0B_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0B_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0C_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0C_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0D_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0D_H), 0xFF, 0x05/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0E_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0E_H), 0xFF, 0x1F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0F_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0F_H), 0xFF, 0x05/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_10_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_10_H), 0xFF, 0x05/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_11_L), 0xFF, 0x09/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_11_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_12_L), 0xFF, 0x0A/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_12_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_13_L), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_13_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_14_L), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_14_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_15_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_15_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_16_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_16_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_17_L), 0xFF, 0xB0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_17_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_18_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_18_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_19_L), 0xFF, 0x0A/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_19_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1A_L), 0xFF, 0x44/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1A_H), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1B_L), 0xFF, 0x50/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1B_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1C_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1C_H), 0xFF, 0x07/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1D_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1D_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1E_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1E_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1F_L), 0xFF, 0xD0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1F_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_20_L), 0xFF, 0xD0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_20_H), 0xFF, 0x02/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_21_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_21_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_22_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_22_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_23_L), 0xFF, 0xC0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_23_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_24_L), 0xFF, 0xF0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_24_H), 0xFF, 0x07/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_25_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_25_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_26_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_26_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_27_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_27_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_28_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_28_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_29_L), 0xFF, 0x0A/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_29_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2A_L), 0xFF, 0x43/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2A_H), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2B_L), 0xFF, 0xD0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2B_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2C_L), 0xFF, 0x80/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2C_H), 0xFF, 0x05/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2D_L), 0xFF, 0x09/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2D_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2E_L), 0xFF, 0x0B/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2E_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2F_L), 0xFF, 0x75/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_2F_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_30_L), 0xFF, 0xD5/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_30_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_31_L), 0xFF, 0x0B/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_31_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_32_L), 0xFF, 0x0B/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_32_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_33_L), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_33_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_34_L), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_34_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_35_L), 0xFF, 0x05/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_35_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_36_L), 0xFF, 0x3D/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_36_H), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_37_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_37_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_38_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_38_H), 0xFF, 0x26/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_39_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_39_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3A_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3A_H), 0xFF, 0x80/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3B_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3B_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3C_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3C_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3D_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3D_H), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3E_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3E_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3F_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_3F_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_40_L), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_40_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_41_L), 0xFF, 0x3E/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_41_H), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_42_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_42_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_43_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_43_H), 0xFF, 0x26/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_44_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_44_H), 0xFF, 0xF0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_45_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_45_H), 0xFF, 0xD0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_46_L), 0xFF, 0x70/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_46_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_47_L), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_47_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_48_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_48_H), 0xFF, 0xF0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_49_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_49_H), 0xFF, 0xD0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4A_L), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4A_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4B_L), 0xFF, 0x70/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4B_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4C_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4C_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4D_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4D_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4E_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4E_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4F_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_4F_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_50_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_50_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_51_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_51_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_52_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_52_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_53_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_53_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_54_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_54_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_55_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_55_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_56_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_56_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_57_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_57_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_58_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_58_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_59_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_59_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5A_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5A_H), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5B_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5B_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5C_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5C_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5D_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5D_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5E_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5E_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5F_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_5F_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_60_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_60_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_61_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_61_H), 0xFF, 0x3D/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_62_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_62_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_63_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_63_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_64_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_64_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_65_L), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_65_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_66_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_66_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_67_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_67_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_68_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_68_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_69_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_69_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6A_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6A_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6B_L), 0xFF, 0x90/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6B_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6C_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6C_H), 0xFF, 0x06/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6D_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6D_H), 0xFF, 0xC0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6E_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6E_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6F_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_6F_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_70_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_70_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_71_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_71_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_72_L), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_72_H), 0xFF, 0x02/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_73_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_73_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_74_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_74_H), 0xFF, 0x3F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_75_L), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_75_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_76_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_76_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_77_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_77_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_78_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_78_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_79_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_79_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7A_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7A_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7B_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7B_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7C_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7C_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7D_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7D_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7E_L), 0xFF, 0xE4/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7E_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7F_L), 0xFF, 0xFE/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_7F_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_00_L), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_00_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_01_L), 0xFF, 0x14/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_01_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_02_L), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_02_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_03_L), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_03_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_04_L), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_04_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_05_L), 0xFF, 0x82/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_05_H), 0xFF, 0x07/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_06_L), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_06_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_07_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_07_H), 0xFF, 0x02/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_08_L), 0xFF, 0xE1/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_08_H), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_09_L), 0xFF, 0xC2/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_09_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0D_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0D_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0E_L), 0xFF, 0xC2/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0E_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0F_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_0F_H), 0xFF, 0xC3/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_10_L), 0xFF, 0xFF/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_10_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_11_L), 0xFF, 0x14/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_11_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_12_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_12_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_13_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_13_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_14_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_14_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_15_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_15_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_16_L), 0xFF, 0x21/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_16_H), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_17_L), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_17_H), 0xFF, 0x23/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_18_L), 0xFF, 0x23/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_18_H), 0xFF, 0x21/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_19_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_19_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1A_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1A_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1B_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1B_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1E_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1E_H), 0xFF, 0x80/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1F_L), 0xFF, 0x4D/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_1F_H), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_20_L), 0xFF, 0x0B/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_20_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_21_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_21_H), 0xFF, 0x01/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_26_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_26_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_27_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_27_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_28_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_28_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_29_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_29_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_00_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_TCON_00_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_LPLL_04_L), 0x1F, 0x0f/*ALL*/, },
 { DRV_TCON_REG(REG_TC_LPLL_04_H), 0x1F, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TABLE_END)   , 0x00, 0x00,  }
};

//****************************************************
// Init_GPIO  M10__CSOT_V390HZ1
//****************************************************
U8 MST_TCON_CMO_V390HJ1_Init_GPIO_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TCON_TAB_CMO_V390HJ1_Init_GPIO_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TCON_REG(REG_TC_CHIP_TOP_79_L), 0xFF, 0x3F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_CHIP_TOP_79_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_CHIP_TOP_7A_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_CHIP_TOP_7A_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TABLE_END)   , 0x00, 0x00,  }
};

//****************************************************
// Init_SC  M10__CSOT_V390HZ1
//****************************************************
U8 MST_TCON_CMO_V390HJ1_Init_SC_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TCON_TAB_CMO_V390HJ1_Init_SC_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TCON_REG(REG_TC_SC_BK10_21_L), 0x01, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_21_H), 0x01, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_10_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_10_H), 0xFF, 0xC0/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_02_L), 0xFF, 0x57/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_02_H), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_03_L), 0xFF, 0x59/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_03_H), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_06_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_06_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_07_L), 0xFF, 0x37/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_07_H), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_0A_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_0A_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_0B_L), 0xFF, 0x37/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_0B_H), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_0C_L), 0xFF, 0x97/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_0C_H), 0xFF, 0x08/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_0D_L), 0xFF, 0x69/*ALL*/, },
 { DRV_TCON_REG(REG_TC_SC_BK10_0D_H), 0xFF, 0x04/*ALL*/, },
 { DRV_TCON_REG(REG_TABLE_END) , 0x00, 0x00 }
};

//****************************************************
// Init_MOD  M10__CSOT_V390HZ1
//****************************************************
U8 MST_TCON_CMO_V390HJ1_Init_MOD_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TCON_TAB_CMO_V390HJ1_Init_MOD_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TCON_REG(REG_TC_MOD_BK00_2B_L), 0xFF, 0x3F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_2B_H), 0xFF, 0x3F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_2C_L), 0xFF, 0x3F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_2C_H), 0xFF, 0x3F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_32_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_32_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_33_L), 0xFF, 0x11/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_33_H), 0xFF, 0x02/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_34_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_34_H), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_37_L), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_37_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_42_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_42_H), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_45_L), 0xFF, 0x3F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_45_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_49_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_49_H), 0xFF, 0x28/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_4A_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_4A_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_6D_L), 0xFF, 0x95/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_6D_H), 0xFF, 0x40/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_6E_L), 0xFF, 0x25/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_6E_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_73_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_73_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_77_L), 0xFF, 0x0F/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_77_H), 0xFF, 0x03/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_78_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_78_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_42_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_42_H), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_42_L), 0xFF, 0x00/*ALL*/, },
 { DRV_TCON_REG(REG_TC_MOD_BK00_42_H), 0xFF, 0x10/*ALL*/, },
 { DRV_TCON_REG(REG_TABLE_END) , 0x00, 0x00 }
};

//****************************************************
// Gamma  M10__CSOT_V390HZ1
//****************************************************
U8 MST_TCON_CMO_V390HJ1_Gamma_TBL[][4] =
{               // Reg           Value  Value
 { DRV_TCON_REG(REG_TC_GAMMA_00), 0xA8, 0x83, },
 { DRV_TCON_REG(REG_TC_GAMMA_01), 0x6D, 0x83, },
 { DRV_TCON_REG(REG_TC_GAMMA_02), 0xFF, 0x82, },
 { DRV_TCON_REG(REG_TC_GAMMA_03), 0xCA, 0x82, },
 { DRV_TCON_REG(REG_TC_GAMMA_04), 0x98, 0x82, },
 { DRV_TCON_REG(REG_TC_GAMMA_05), 0x0E, 0x82, },
 { DRV_TCON_REG(REG_TC_GAMMA_06), 0x00, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_07), 0xFA, 0x81, },
 { DRV_TCON_REG(REG_TC_GAMMA_08), 0xA9, 0x81, },
 { DRV_TCON_REG(REG_TC_GAMMA_09), 0x27, 0x81, },
 { DRV_TCON_REG(REG_TC_GAMMA_0A), 0xF0, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_0B), 0xAD, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_0C), 0x00, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_0D), 0x42, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_0E), 0xD6, 0x81, },
 { DRV_TCON_REG(REG_TC_GAMMA_0F), 0xFF, 0x83, },
 { DRV_TCON_REG(REG_TC_GAMMA_10), 0x00, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_11), 0x00, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_12), 0x82, 0x81, },
 { DRV_TCON_REG(REG_TC_GAMMA_13), 0x82, 0x81, },
 { DRV_TCON_REG(REG_TC_GAMMA_14), 0x00, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_15), 0x00, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_16), 0x00, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_17), 0x00, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_18), 0x00, 0x80, },
 { DRV_TCON_REG(REG_TC_GAMMA_19), 0x00, 0x80, },
 {  DRV_TCON_REG(REG_TABLE_END) , 0x00, 0x00  }
};

//****************************************************
// Power_Sequence_On  M10__CSOT_V390HZ1
//****************************************************
U8 MST_TCON_CMO_V390HJ1_Power_Sequence_On_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TCON_TAB_CMO_V390HJ1_Power_Sequence_On_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TCON_REG(REG_TC_TCON_61_L), 0x33, 0x00/*ALL*/,
                                         1/*Delay_Ready*/,
                                         5/*Delay_Time*/,
                                         TCON_SIGNAL_CMO_V390HJ1_POLL_POLR_CPV_TP1/*Signal_Type*/, },
 { DRV_TCON_REG(REG_TC_TCON_61_L), 0x08, 0x00/*ALL*/,
                                         0/*Delay_Ready*/,
                                         0/*Delay_Time*/,
                                         TCON_SIGNAL_CMO_V390HJ1_STV/*Signal_Type*/, },
 { DRV_TCON_REG(REG_TABLE_END) , 0x00, 0x00, TCON_SIGNAL_CMO_V390HJ1_NUMS }
};

//****************************************************
// Power_Sequence_Off  M10__CSOT_V390HZ1
//****************************************************
U8 MST_TCON_CMO_V390HJ1_Power_Sequence_Off_TBL[][REG_ADDR_SIZE+REG_MASK_SIZE+TCON_TAB_CMO_V390HJ1_Power_Sequence_Off_NUMS]=
{                 // Reg           Mask  Value
 { DRV_TCON_REG(REG_TC_TCON_61_L), 0x08, 0x08/*ALL*/,
                                         0/*Delay_Ready*/,
                                         0/*Delay_Time*/,
                                         TCON_SIGNAL_CMO_V390HJ1_STV/*Signal_Type*/, },
 { DRV_TCON_REG(REG_TC_TCON_61_L), 0x33, 0x33/*ALL*/,
                                         0/*Delay_Ready*/,
                                         0/*Delay_Time*/,
                                         TCON_SIGNAL_CMO_V390HJ1_POLL_POLR_CPV_TP1/*Signal_Type*/, },
 { DRV_TCON_REG(REG_TABLE_END) , 0x00, 0x00, TCON_SIGNAL_CMO_V390HJ1_NUMS }
};

TCON_TAB_INFO TConMAP_Main[TCON_PANEL_NUMS]=
{
  {
   *MST_TCON_Init_TBL, TCON_TABTYPE_GENERAL,
   *MST_TCON_Init_GPIO_TBL, TCON_TABTYPE_GPIO,
   *MST_TCON_Init_SC_TBL, TCON_TABTYPE_SCALER,
   *MST_TCON_Init_MOD_TBL, TCON_TABTYPE_MOD,
   *MST_TCON_Gamma_TBL, TCON_TABTYPE_GAMMA,
   *MST_TCON_Power_Sequence_On_TBL, TCON_TABTYPE_POWER_SEQUENCE_ON,
   *MST_TCON_Power_Sequence_Off_TBL, TCON_TABTYPE_POWER_SEQUENCE_OFF,
    },
    {
    *MST_TCON_Panasonic_AX080A076G_Init_TBL, TCON_TABTYPE_GENERAL,
    *MST_TCON_Panasonic_AX080A076G_Init_GPIO_TBL, TCON_TABTYPE_GPIO,
    *MST_TCON_Panasonic_AX080A076G_Init_SC_TBL, TCON_TABTYPE_SCALER,
    *MST_TCON_Panasonic_AX080A076G_Init_MOD_TBL, TCON_TABTYPE_MOD,
    *MST_TCON_Panasonic_AX080A076G_Gamma_TBL, TCON_TABTYPE_GAMMA,
    *MST_TCON_Panasonic_AX080A076G_Power_Sequence_On_TBL, TCON_TABTYPE_POWER_SEQUENCE_ON,
    *MST_TCON_Panasonic_AX080A076G_Power_Sequence_Off_TBL, TCON_TABTYPE_POWER_SEQUENCE_OFF,
    },

    {
    *MST_TCON_Hisense_AH080A016G_Init_TBL, TCON_TABTYPE_GENERAL,
    *MST_TCON_Hisense_AH080A016G_Init_GPIO_TBL, TCON_TABTYPE_GPIO,
    *MST_TCON_Hisense_AH080A016G_Init_SC_TBL, TCON_TABTYPE_SCALER,
    *MST_TCON_Hisense_AH080A016G_Init_MOD_TBL, TCON_TABTYPE_MOD,
    *MST_TCON_Hisense_AH080A016G_Gamma_TBL, TCON_TABTYPE_GAMMA,
    *MST_TCON_Hisense_AH080A016G_Power_Sequence_On_TBL, TCON_TABTYPE_POWER_SEQUENCE_ON,
    *MST_TCON_Hisense_AH080A016G_Power_Sequence_Off_TBL, TCON_TABTYPE_POWER_SEQUENCE_OFF,
    },

    {
    *MST_TCON_PVI058OX1_Init_TBL, TCON_TABTYPE_GENERAL,
    *MST_TCON_PVI058OX1_Init_GPIO_TBL, TCON_TABTYPE_GPIO,
    *MST_TCON_PVI058OX1_Init_SC_TBL, TCON_TABTYPE_SCALER,
    *MST_TCON_PVI058OX1_Init_MOD_TBL, TCON_TABTYPE_MOD,
    *MST_TCON_PVI058OX1_Gamma_TBL, TCON_TABTYPE_GAMMA,
    *MST_TCON_PVI058OX1_Power_Sequence_On_TBL, TCON_TABTYPE_POWER_SEQUENCE_ON,
    *MST_TCON_PVI058OX1_Power_Sequence_Off_TBL, TCON_TABTYPE_POWER_SEQUENCE_OFF,
    },

    {
    *MST_TCON_PVI050VX1_Init_TBL, TCON_TABTYPE_GENERAL,
    *MST_TCON_PVI050VX1_Init_GPIO_TBL, TCON_TABTYPE_GPIO,
    *MST_TCON_PVI050VX1_Init_SC_TBL, TCON_TABTYPE_SCALER,
    *MST_TCON_PVI050VX1_Init_MOD_TBL, TCON_TABTYPE_MOD,
    *MST_TCON_PVI050VX1_Gamma_TBL, TCON_TABTYPE_GAMMA,
    *MST_TCON_PVI050VX1_Power_Sequence_On_TBL, TCON_TABTYPE_POWER_SEQUENCE_ON,
    *MST_TCON_PVI050VX1_Power_Sequence_Off_TBL, TCON_TABTYPE_POWER_SEQUENCE_OFF,
    },

    {
    *MST_TCON_PVI035VX2_Init_TBL, TCON_TABTYPE_GENERAL,
    *MST_TCON_PVI035VX2_Init_GPIO_TBL, TCON_TABTYPE_GPIO,
    *MST_TCON_PVI035VX2_Init_SC_TBL, TCON_TABTYPE_SCALER,
    *MST_TCON_PVI035VX2_Init_MOD_TBL, TCON_TABTYPE_MOD,
    *MST_TCON_PVI035VX2_Gamma_TBL, TCON_TABTYPE_GAMMA,
    *MST_TCON_PVI035VX2_Power_Sequence_On_TBL, TCON_TABTYPE_POWER_SEQUENCE_ON,
    *MST_TCON_PVI035VX2_Power_Sequence_Off_TBL, TCON_TABTYPE_POWER_SEQUENCE_OFF,
    },

    {
      *MST_TCON_M12_BOE_HV320WXC_Init_TBL, TCON_TABTYPE_GENERAL,
      *MST_TCON_M12_BOE_HV320WXC_Init_GPIO_TBL, TCON_TABTYPE_GPIO,
      *MST_TCON_M12_BOE_HV320WXC_Init_SC_TBL, TCON_TABTYPE_SCALER,
      *MST_TCON_M12_BOE_HV320WXC_Init_MOD_TBL, TCON_TABTYPE_MOD,
      *MST_TCON_M12_BOE_HV320WXC_Gamma_TBL, TCON_TABTYPE_GAMMA,
      *MST_TCON_M12_BOE_HV320WXC_Power_Sequence_On_TBL, TCON_TABTYPE_POWER_SEQUENCE_ON,
      *MST_TCON_M12_BOE_HV320WXC_Power_Sequence_Off_TBL, TCON_TABTYPE_POWER_SEQUENCE_OFF,
    },

    {
    *MST_TCON_FullHD_Amtran_Init_TBL, TCON_TABTYPE_GENERAL,
    *MST_TCON_FullHD_Amtran_Init_GPIO_TBL, TCON_TABTYPE_GPIO,
    *MST_TCON_FullHD_Amtran_Init_SC_TBL, TCON_TABTYPE_SCALER,
    *MST_TCON_FullHD_Amtran_Init_MOD_TBL, TCON_TABTYPE_MOD,
    *MST_TCON_FullHD_Amtran_Gamma_TBL, TCON_TABTYPE_GAMMA,
    *MST_TCON_FullHD_Amtran_Power_Sequence_On_TBL, TCON_TABTYPE_POWER_SEQUENCE_ON,
    *MST_TCON_FullHD_Amtran_Power_Sequence_Off_TBL, TCON_TABTYPE_POWER_SEQUENCE_OFF,
    },

    {
    *MST_TCON_AUO_T420HW09_Init_TBL, TCON_TABTYPE_GENERAL,
    *MST_TCON_AUO_T420HW09_Init_GPIO_TBL, TCON_TABTYPE_GPIO,
    *MST_TCON_AUO_T420HW09_Init_SC_TBL, TCON_TABTYPE_SCALER,
    *MST_TCON_AUO_T420HW09_Init_MOD_TBL, TCON_TABTYPE_MOD,
    *MST_TCON_AUO_T420HW09_Gamma_TBL, TCON_TABTYPE_GAMMA,
    *MST_TCON_AUO_T420HW09_Power_Sequence_On_TBL, TCON_TABTYPE_POWER_SEQUENCE_ON,
    *MST_TCON_AUO_T420HW09_Power_Sequence_Off_TBL, TCON_TABTYPE_POWER_SEQUENCE_OFF,
    },
 {
    *MST_TCON_CSOT_TRIGATE_32_Init_TBL, TCON_TABTYPE_GENERAL,
    *MST_TCON_CSOT_TRIGATE_32_Init_GPIO_TBL, TCON_TABTYPE_GPIO,
    *MST_TCON_CSOT_TRIGATE_32_Init_SC_TBL, TCON_TABTYPE_SCALER,
    *MST_TCON_CSOT_TRIGATE_32_Init_MOD_TBL, TCON_TABTYPE_MOD,
    *MST_TCON_CSOT_TRIGATE_32_Gamma_TBL, TCON_TABTYPE_GAMMA,
    *MST_TCON_CSOT_TRIGATE_32_Power_Sequence_On_TBL, TCON_TABTYPE_POWER_SEQUENCE_ON,
    *MST_TCON_CSOT_TRIGATE_32_Power_Sequence_Off_TBL, TCON_TABTYPE_POWER_SEQUENCE_OFF,
    },
    {
      *MST_TCON_CSOT_V390HZ1_Init_TBL, TCON_TABTYPE_GENERAL,
      *MST_TCON_CSOT_V390HZ1_Init_GPIO_TBL, TCON_TABTYPE_GPIO,
      *MST_TCON_CSOT_V390HZ1_Init_SC_TBL, TCON_TABTYPE_SCALER,
      *MST_TCON_CSOT_V390HZ1_Init_MOD_TBL, TCON_TABTYPE_MOD,
      *MST_TCON_CSOT_V390HZ1_Gamma_TBL, TCON_TABTYPE_GAMMA,
      *MST_TCON_CSOT_V390HZ1_Power_Sequence_On_TBL, TCON_TABTYPE_POWER_SEQUENCE_ON,
      *MST_TCON_CSOT_V390HZ1_Power_Sequence_Off_TBL, TCON_TABTYPE_POWER_SEQUENCE_OFF,
     },
     {
       *MST_TCON_CMO_V390HJ1_Init_TBL, TCON_TABTYPE_GENERAL,
       *MST_TCON_CMO_V390HJ1_Init_GPIO_TBL, TCON_TABTYPE_GPIO,
       *MST_TCON_CMO_V390HJ1_Init_SC_TBL, TCON_TABTYPE_SCALER,
       *MST_TCON_CMO_V390HJ1_Init_MOD_TBL, TCON_TABTYPE_MOD,
       *MST_TCON_CMO_V390HJ1_Gamma_TBL, TCON_TABTYPE_GAMMA,
       *MST_TCON_CMO_V390HJ1_Power_Sequence_On_TBL, TCON_TABTYPE_POWER_SEQUENCE_ON,
       *MST_TCON_CMO_V390HJ1_Power_Sequence_Off_TBL, TCON_TABTYPE_POWER_SEQUENCE_OFF,
     },

};


#endif
