$date
	Thu Sep 25 13:11:05 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module top_module_tb $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$scope module uut $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 ! y $end
$var wire 1 % and_out $end
$scope module g1 $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 % y $end
$upscope $end
$scope module g2 $end
$var wire 1 % a $end
$var wire 1 $ b $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#10
1"
#20
1#
0"
#30
1!
1$
0#
#40
1%
0$
1#
1"
#50
0%
1$
0"
#60
0#
1"
#70
1%
1#
#80
