Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Tue Apr  5 09:10:14 2022
| Host         : Ubuntu-ZBook-15-G2 running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a15t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -8.387     -282.317                     52                  283        0.078        0.000                      0                  283        0.476        0.000                       0                   221  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                           Waveform(ns)         Period(ns)      Frequency(MHz)
-----                           ------------         ----------      --------------
sys_clk_pin                     {0.000 20.833}       41.666          24.000          
  clk_feedback                  {0.000 20.833}       41.666          24.000          
  clock_pixel_unbuffered        {0.000 6.579}        13.158          76.001          
    clk_feedback_1              {0.000 6.579}        13.158          76.001          
    clock_x5pixel_unbuffered_1  {0.000 1.316}        2.632           380.006         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                          37.457        0.000                      0                   31        0.252        0.000                      0                   31       10.833        0.000                       0                    34  
  clk_feedback                                                                                                                                                                   40.417        0.000                       0                     2  
  clock_pixel_unbuffered              1.796        0.000                      0                  198        0.131        0.000                      0                  198        3.579        0.000                       0                   137  
    clk_feedback_1                                                                                                                                                               11.909        0.000                       0                     2  
    clock_x5pixel_unbuffered_1       -0.280       -0.536                     10                   48        0.180        0.000                      0                   48        0.476        0.000                       0                    46  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                  To Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                  --------                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin                 clock_pixel_unbuffered           -8.387     -281.781                     42                   42        0.133        0.000                      0                   42  
clock_pixel_unbuffered      clock_x5pixel_unbuffered_1        0.035        0.000                      0                   30        0.078        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       37.457ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       10.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.457ns  (required time - arrival time)
  Source:                 count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.867ns  (logic 1.004ns (25.966%)  route 2.863ns (74.034%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.148ns = ( 46.814 - 41.666 ) 
    Source Clock Delay      (SCD):    5.458ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.631     5.458    CLK24MHZ_IBUF_BUFG
    SLICE_X63Y32         FDRE                                         r  count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDRE (Prop_fdre_C_Q)         0.456     5.914 r  count_reg[24]/Q
                         net (fo=17, routed)          2.194     8.108    led_OBUF[0]
    SLICE_X63Y33         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548     8.656 r  count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.669     9.324    count_reg[24]_i_1_n_6
    SLICE_X63Y33         FDRE                                         r  count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.515    46.814    CLK24MHZ_IBUF_BUFG
    SLICE_X63Y33         FDRE                                         r  count_reg[25]/C
                         clock pessimism              0.287    47.101    
                         clock uncertainty           -0.035    47.065    
    SLICE_X63Y33         FDRE (Setup_fdre_C_D)       -0.284    46.781    count_reg[25]
  -------------------------------------------------------------------
                         required time                         46.781    
                         arrival time                          -9.324    
  -------------------------------------------------------------------
                         slack                                 37.457    

Slack (MET) :             37.525ns  (required time - arrival time)
  Source:                 count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.822ns  (logic 0.827ns (21.639%)  route 2.995ns (78.361%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.147ns = ( 46.813 - 41.666 ) 
    Source Clock Delay      (SCD):    5.458ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.631     5.458    CLK24MHZ_IBUF_BUFG
    SLICE_X63Y32         FDRE                                         r  count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDRE (Prop_fdre_C_Q)         0.456     5.914 r  count_reg[24]/Q
                         net (fo=17, routed)          2.194     8.108    led_OBUF[0]
    SLICE_X63Y33         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     8.479 r  count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.801     9.279    count_reg[24]_i_1_n_7
    SLICE_X63Y32         FDRE                                         r  count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.514    46.813    CLK24MHZ_IBUF_BUFG
    SLICE_X63Y32         FDRE                                         r  count_reg[24]/C
                         clock pessimism              0.311    47.124    
                         clock uncertainty           -0.035    47.088    
    SLICE_X63Y32         FDRE (Setup_fdre_C_D)       -0.284    46.804    count_reg[24]
  -------------------------------------------------------------------
                         required time                         46.804    
                         arrival time                          -9.279    
  -------------------------------------------------------------------
                         slack                                 37.525    

Slack (MET) :             37.768ns  (required time - arrival time)
  Source:                 count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.589ns  (logic 1.127ns (31.400%)  route 2.462ns (68.600%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.148ns = ( 46.814 - 41.666 ) 
    Source Clock Delay      (SCD):    5.458ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.631     5.458    CLK24MHZ_IBUF_BUFG
    SLICE_X63Y32         FDRE                                         r  count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDRE (Prop_fdre_C_Q)         0.456     5.914 r  count_reg[24]/Q
                         net (fo=17, routed)          2.194     8.108    led_OBUF[0]
    SLICE_X63Y33         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671     8.779 r  count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.268     9.047    count_reg[24]_i_1_n_5
    SLICE_X63Y33         FDRE                                         r  count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.515    46.814    CLK24MHZ_IBUF_BUFG
    SLICE_X63Y33         FDRE                                         r  count_reg[26]/C
                         clock pessimism              0.287    47.101    
                         clock uncertainty           -0.035    47.065    
    SLICE_X63Y33         FDRE (Setup_fdre_C_D)       -0.250    46.815    count_reg[26]
  -------------------------------------------------------------------
                         required time                         46.815    
                         arrival time                          -9.047    
  -------------------------------------------------------------------
                         slack                                 37.768    

Slack (MET) :             38.142ns  (required time - arrival time)
  Source:                 count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.529ns  (logic 1.335ns (37.830%)  route 2.194ns (62.170%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.149ns = ( 46.815 - 41.666 ) 
    Source Clock Delay      (SCD):    5.458ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.631     5.458    CLK24MHZ_IBUF_BUFG
    SLICE_X63Y32         FDRE                                         r  count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDRE (Prop_fdre_C_Q)         0.456     5.914 r  count_reg[24]/Q
                         net (fo=17, routed)          2.194     8.108    led_OBUF[0]
    SLICE_X63Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     8.764 r  count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.764    count_reg[24]_i_1_n_0
    SLICE_X63Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.987 r  count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.987    count_reg[28]_i_1_n_7
    SLICE_X63Y34         FDRE                                         r  count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.516    46.815    CLK24MHZ_IBUF_BUFG
    SLICE_X63Y34         FDRE                                         r  count_reg[28]/C
                         clock pessimism              0.287    47.102    
                         clock uncertainty           -0.035    47.066    
    SLICE_X63Y34         FDRE (Setup_fdre_C_D)        0.062    47.128    count_reg[28]
  -------------------------------------------------------------------
                         required time                         47.128    
                         arrival time                          -8.987    
  -------------------------------------------------------------------
                         slack                                 38.142    

Slack (MET) :             38.192ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.183ns  (logic 1.899ns (59.665%)  route 1.284ns (40.335%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.147ns = ( 46.813 - 41.666 ) 
    Source Clock Delay      (SCD):    5.450ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.623     5.450    CLK24MHZ_IBUF_BUFG
    SLICE_X63Y27         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.456     5.906 r  count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.386    count_reg_n_0_[1]
    SLICE_X63Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.060 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.060    count_reg[0]_i_1_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.174 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.174    count_reg[4]_i_1_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.288 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.288    count_reg[8]_i_1_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.402 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.402    count_reg[12]_i_1_n_0
    SLICE_X63Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.516 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.516    count_reg[16]_i_1_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.829 r  count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.803     8.632    count_reg[20]_i_1_n_4
    SLICE_X65Y32         FDRE                                         r  count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.514    46.813    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y32         FDRE                                         r  count_reg[23]/C
                         clock pessimism              0.287    47.100    
                         clock uncertainty           -0.035    47.064    
    SLICE_X65Y32         FDRE (Setup_fdre_C_D)       -0.240    46.824    count_reg[23]
  -------------------------------------------------------------------
                         required time                         46.824    
                         arrival time                          -8.632    
  -------------------------------------------------------------------
                         slack                                 38.192    

Slack (MET) :             38.290ns  (required time - arrival time)
  Source:                 count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.380ns  (logic 1.186ns (35.089%)  route 2.194ns (64.911%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.148ns = ( 46.814 - 41.666 ) 
    Source Clock Delay      (SCD):    5.458ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.631     5.458    CLK24MHZ_IBUF_BUFG
    SLICE_X63Y32         FDRE                                         r  count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDRE (Prop_fdre_C_Q)         0.456     5.914 r  count_reg[24]/Q
                         net (fo=17, routed)          2.194     8.108    led_OBUF[0]
    SLICE_X63Y33         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730     8.838 r  count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.838    count_reg[24]_i_1_n_4
    SLICE_X63Y33         FDRE                                         r  count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.515    46.814    CLK24MHZ_IBUF_BUFG
    SLICE_X63Y33         FDRE                                         r  count_reg[27]/C
                         clock pessimism              0.287    47.101    
                         clock uncertainty           -0.035    47.065    
    SLICE_X63Y33         FDRE (Setup_fdre_C_D)        0.062    47.127    count_reg[27]
  -------------------------------------------------------------------
                         required time                         47.127    
                         arrival time                          -8.838    
  -------------------------------------------------------------------
                         slack                                 38.290    

Slack (MET) :             38.372ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.983ns  (logic 1.825ns (61.171%)  route 1.158ns (38.829%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.147ns = ( 46.813 - 41.666 ) 
    Source Clock Delay      (SCD):    5.450ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.623     5.450    CLK24MHZ_IBUF_BUFG
    SLICE_X63Y27         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.456     5.906 r  count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.386    count_reg_n_0_[1]
    SLICE_X63Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.060 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.060    count_reg[0]_i_1_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.174 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.174    count_reg[4]_i_1_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.288 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.288    count_reg[8]_i_1_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.402 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.402    count_reg[12]_i_1_n_0
    SLICE_X63Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.516 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.516    count_reg[16]_i_1_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.755 r  count_reg[20]_i_1/O[2]
                         net (fo=3, routed)           0.678     8.433    count_reg[20]_i_1_n_5
    SLICE_X65Y32         FDRE                                         r  count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.514    46.813    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y32         FDRE                                         r  count_reg[22]/C
                         clock pessimism              0.287    47.100    
                         clock uncertainty           -0.035    47.064    
    SLICE_X65Y32         FDRE (Setup_fdre_C_D)       -0.259    46.805    count_reg[22]
  -------------------------------------------------------------------
                         required time                         46.805    
                         arrival time                          -8.433    
  -------------------------------------------------------------------
                         slack                                 38.372    

Slack (MET) :             38.390ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[22]_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.973ns  (logic 1.825ns (61.378%)  route 1.148ns (38.622%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.146ns = ( 46.812 - 41.666 ) 
    Source Clock Delay      (SCD):    5.450ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.623     5.450    CLK24MHZ_IBUF_BUFG
    SLICE_X63Y27         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.456     5.906 r  count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.386    count_reg_n_0_[1]
    SLICE_X63Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.060 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.060    count_reg[0]_i_1_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.174 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.174    count_reg[4]_i_1_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.288 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.288    count_reg[8]_i_1_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.402 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.402    count_reg[12]_i_1_n_0
    SLICE_X63Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.516 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.516    count_reg[16]_i_1_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.755 r  count_reg[20]_i_1/O[2]
                         net (fo=3, routed)           0.668     8.423    count_reg[20]_i_1_n_5
    SLICE_X61Y32         FDRE                                         r  count_reg[22]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.513    46.812    CLK24MHZ_IBUF_BUFG
    SLICE_X61Y32         FDRE                                         r  count_reg[22]_replica/C
                         clock pessimism              0.273    47.085    
                         clock uncertainty           -0.035    47.049    
    SLICE_X61Y32         FDRE (Setup_fdre_C_D)       -0.236    46.813    count_reg[22]_replica
  -------------------------------------------------------------------
                         required time                         46.813    
                         arrival time                          -8.423    
  -------------------------------------------------------------------
                         slack                                 38.390    

Slack (MET) :             38.429ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[22]_replica_1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.953ns  (logic 1.825ns (61.810%)  route 1.128ns (38.190%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.150ns = ( 46.816 - 41.666 ) 
    Source Clock Delay      (SCD):    5.450ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.623     5.450    CLK24MHZ_IBUF_BUFG
    SLICE_X63Y27         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.456     5.906 r  count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.386    count_reg_n_0_[1]
    SLICE_X63Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.060 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.060    count_reg[0]_i_1_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.174 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.174    count_reg[4]_i_1_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.288 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.288    count_reg[8]_i_1_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.402 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.402    count_reg[12]_i_1_n_0
    SLICE_X63Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.516 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.516    count_reg[16]_i_1_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.755 r  count_reg[20]_i_1/O[2]
                         net (fo=3, routed)           0.647     8.402    count_reg[20]_i_1_n_5
    SLICE_X63Y35         FDRE                                         r  count_reg[22]_replica_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.517    46.816    CLK24MHZ_IBUF_BUFG
    SLICE_X63Y35         FDRE                                         r  count_reg[22]_replica_1/C
                         clock pessimism              0.287    47.103    
                         clock uncertainty           -0.035    47.067    
    SLICE_X63Y35         FDRE (Setup_fdre_C_D)       -0.236    46.831    count_reg[22]_replica_1
  -------------------------------------------------------------------
                         required time                         46.831    
                         arrival time                          -8.402    
  -------------------------------------------------------------------
                         slack                                 38.429    

Slack (MET) :             39.276ns  (required time - arrival time)
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            41.666ns  (sys_clk_pin rise@41.666ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 1.920ns (79.984%)  route 0.480ns (20.016%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.147ns = ( 46.813 - 41.666 ) 
    Source Clock Delay      (SCD):    5.450ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.273     3.730    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.826 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.623     5.450    CLK24MHZ_IBUF_BUFG
    SLICE_X63Y27         FDRE                                         r  count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.456     5.906 r  count_reg[1]/Q
                         net (fo=1, routed)           0.480     6.386    count_reg_n_0_[1]
    SLICE_X63Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.060 r  count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.060    count_reg[0]_i_1_n_0
    SLICE_X63Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.174 r  count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.174    count_reg[4]_i_1_n_0
    SLICE_X63Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.288 r  count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.288    count_reg[8]_i_1_n_0
    SLICE_X63Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.402 r  count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.402    count_reg[12]_i_1_n_0
    SLICE_X63Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.516 r  count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.516    count_reg[16]_i_1_n_0
    SLICE_X63Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.850 r  count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.850    count_reg[20]_i_1_n_6
    SLICE_X63Y32         FDRE                                         r  count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     41.666    41.666 r  
    A16                                               0.000    41.666 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    41.666    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    43.053 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.155    45.208    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    45.299 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.514    46.813    CLK24MHZ_IBUF_BUFG
    SLICE_X63Y32         FDRE                                         r  count_reg[21]/C
                         clock pessimism              0.287    47.100    
                         clock uncertainty           -0.035    47.064    
    SLICE_X63Y32         FDRE (Setup_fdre_C_D)        0.062    47.126    count_reg[21]
  -------------------------------------------------------------------
                         required time                         47.126    
                         arrival time                          -7.850    
  -------------------------------------------------------------------
                         slack                                 39.276    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.587     1.639    CLK24MHZ_IBUF_BUFG
    SLICE_X63Y27         FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.141     1.780 r  count_reg[3]/Q
                         net (fo=1, routed)           0.108     1.888    count_reg_n_0_[3]
    SLICE_X63Y27         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.996 r  count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.996    count_reg[0]_i_1_n_4
    SLICE_X63Y27         FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.855     2.161    CLK24MHZ_IBUF_BUFG
    SLICE_X63Y27         FDRE                                         r  count_reg[3]/C
                         clock pessimism             -0.522     1.639    
    SLICE_X63Y27         FDRE (Hold_fdre_C_D)         0.105     1.744    count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.587     1.639    CLK24MHZ_IBUF_BUFG
    SLICE_X63Y28         FDRE                                         r  count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDRE (Prop_fdre_C_Q)         0.141     1.780 r  count_reg[7]/Q
                         net (fo=1, routed)           0.108     1.888    count_reg_n_0_[7]
    SLICE_X63Y28         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.996 r  count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.996    count_reg[4]_i_1_n_4
    SLICE_X63Y28         FDRE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.856     2.162    CLK24MHZ_IBUF_BUFG
    SLICE_X63Y28         FDRE                                         r  count_reg[7]/C
                         clock pessimism             -0.523     1.639    
    SLICE_X63Y28         FDRE (Hold_fdre_C_D)         0.105     1.744    count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.164ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.589     1.641    CLK24MHZ_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.141     1.782 r  count_reg[12]/Q
                         net (fo=1, routed)           0.105     1.887    count_reg_n_0_[12]
    SLICE_X63Y30         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.002 r  count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.002    count_reg[12]_i_1_n_7
    SLICE_X63Y30         FDRE                                         r  count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.858     2.164    CLK24MHZ_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  count_reg[12]/C
                         clock pessimism             -0.523     1.641    
    SLICE_X63Y30         FDRE (Hold_fdre_C_D)         0.105     1.746    count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.746    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 count_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.166ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.591     1.643    CLK24MHZ_IBUF_BUFG
    SLICE_X63Y32         FDRE                                         r  count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDRE (Prop_fdre_C_Q)         0.141     1.784 r  count_reg[20]/Q
                         net (fo=1, routed)           0.105     1.889    count_reg_n_0_[20]
    SLICE_X63Y32         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.004 r  count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.004    count_reg[20]_i_1_n_7
    SLICE_X63Y32         FDRE                                         r  count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.860     2.166    CLK24MHZ_IBUF_BUFG
    SLICE_X63Y32         FDRE                                         r  count_reg[20]/C
                         clock pessimism             -0.523     1.643    
    SLICE_X63Y32         FDRE (Hold_fdre_C_D)         0.105     1.748    count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.748    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.588     1.640    CLK24MHZ_IBUF_BUFG
    SLICE_X63Y29         FDRE                                         r  count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDRE (Prop_fdre_C_Q)         0.141     1.781 r  count_reg[8]/Q
                         net (fo=1, routed)           0.105     1.886    count_reg_n_0_[8]
    SLICE_X63Y29         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.001 r  count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.001    count_reg[8]_i_1_n_7
    SLICE_X63Y29         FDRE                                         r  count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.857     2.163    CLK24MHZ_IBUF_BUFG
    SLICE_X63Y29         FDRE                                         r  count_reg[8]/C
                         clock pessimism             -0.523     1.640    
    SLICE_X63Y29         FDRE (Hold_fdre_C_D)         0.105     1.745    count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.745    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.587     1.639    CLK24MHZ_IBUF_BUFG
    SLICE_X63Y28         FDRE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y28         FDRE (Prop_fdre_C_Q)         0.141     1.780 r  count_reg[4]/Q
                         net (fo=1, routed)           0.105     1.885    count_reg_n_0_[4]
    SLICE_X63Y28         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.000 r  count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.000    count_reg[4]_i_1_n_7
    SLICE_X63Y28         FDRE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.856     2.162    CLK24MHZ_IBUF_BUFG
    SLICE_X63Y28         FDRE                                         r  count_reg[4]/C
                         clock pessimism             -0.523     1.639    
    SLICE_X63Y28         FDRE (Hold_fdre_C_D)         0.105     1.744    count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.164ns
    Source Clock Delay      (SCD):    1.641ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.589     1.641    CLK24MHZ_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y30         FDRE (Prop_fdre_C_Q)         0.141     1.782 r  count_reg[14]/Q
                         net (fo=1, routed)           0.109     1.892    count_reg_n_0_[14]
    SLICE_X63Y30         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.003 r  count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.003    count_reg[12]_i_1_n_5
    SLICE_X63Y30         FDRE                                         r  count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.858     2.164    CLK24MHZ_IBUF_BUFG
    SLICE_X63Y30         FDRE                                         r  count_reg[14]/C
                         clock pessimism             -0.523     1.641    
    SLICE_X63Y30         FDRE (Hold_fdre_C_D)         0.105     1.746    count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.746    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.639ns
    Clock Pessimism Removal (CPR):    0.522ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.587     1.639    CLK24MHZ_IBUF_BUFG
    SLICE_X63Y27         FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y27         FDRE (Prop_fdre_C_Q)         0.141     1.780 r  count_reg[2]/Q
                         net (fo=1, routed)           0.109     1.890    count_reg_n_0_[2]
    SLICE_X63Y27         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.001 r  count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.001    count_reg[0]_i_1_n_5
    SLICE_X63Y27         FDRE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.855     2.161    CLK24MHZ_IBUF_BUFG
    SLICE_X63Y27         FDRE                                         r  count_reg[2]/C
                         clock pessimism             -0.522     1.639    
    SLICE_X63Y27         FDRE (Hold_fdre_C_D)         0.105     1.744    count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.744    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns
    Source Clock Delay      (SCD):    1.640ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.588     1.640    CLK24MHZ_IBUF_BUFG
    SLICE_X63Y29         FDRE                                         r  count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y29         FDRE (Prop_fdre_C_Q)         0.141     1.781 r  count_reg[10]/Q
                         net (fo=1, routed)           0.109     1.891    count_reg_n_0_[10]
    SLICE_X63Y29         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.002 r  count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.002    count_reg[8]_i_1_n_5
    SLICE_X63Y29         FDRE                                         r  count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.857     2.163    CLK24MHZ_IBUF_BUFG
    SLICE_X63Y29         FDRE                                         r  count_reg[10]/C
                         clock pessimism             -0.523     1.640    
    SLICE_X63Y29         FDRE (Hold_fdre_C_D)         0.105     1.745    count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.745    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.165ns
    Source Clock Delay      (SCD):    1.642ns
    Clock Pessimism Removal (CPR):    0.523ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.590     1.642    CLK24MHZ_IBUF_BUFG
    SLICE_X63Y31         FDRE                                         r  count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y31         FDRE (Prop_fdre_C_Q)         0.141     1.783 r  count_reg[18]/Q
                         net (fo=1, routed)           0.109     1.893    count_reg_n_0_[18]
    SLICE_X63Y31         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     2.004 r  count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.004    count_reg[16]_i_1_n_5
    SLICE_X63Y31         FDRE                                         r  count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.865     1.277    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.306 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.859     2.165    CLK24MHZ_IBUF_BUFG
    SLICE_X63Y31         FDRE                                         r  count_reg[18]/C
                         clock pessimism             -0.523     1.642    
    SLICE_X63Y31         FDRE (Hold_fdre_C_D)         0.105     1.747    count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.747    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.666
Sources:            { CLK24MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         41.666      39.511     BUFGCTRL_X0Y16   CLK24MHZ_IBUF_BUFG_inst/I
Min Period        n/a     BUFG/I             n/a            2.155         41.666      39.511     BUFGCTRL_X0Y17   clock_eng_1280_720A/BUFG_clk/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         41.666      40.417     MMCME2_ADV_X0Y0  clock_eng_1280_720A/PLL_BASE_inst/CLKIN1
Min Period        n/a     FDRE/C             n/a            1.000         41.666      40.666     SLICE_X63Y27     count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.666      40.666     SLICE_X63Y29     count_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.666      40.666     SLICE_X63Y30     count_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.666      40.666     SLICE_X63Y30     count_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.666      40.666     SLICE_X63Y30     count_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.666      40.666     SLICE_X63Y31     count_reg[16]/C
Min Period        n/a     FDRE/C             n/a            1.000         41.666      40.666     SLICE_X63Y31     count_reg[17]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       41.666      58.334     MMCME2_ADV_X0Y0  clock_eng_1280_720A/PLL_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        20.833      10.833     MMCME2_ADV_X0Y0  clock_eng_1280_720A/PLL_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        20.833      10.833     MMCME2_ADV_X0Y0  clock_eng_1280_720A/PLL_BASE_inst/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X61Y32     count_reg[22]_replica/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X63Y29     count_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X63Y31     count_reg[16]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X63Y31     count_reg[17]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X63Y31     count_reg[18]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X63Y31     count_reg[19]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X63Y29     count_reg[8]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X63Y29     count_reg[9]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        20.833      10.833     MMCME2_ADV_X0Y0  clock_eng_1280_720A/PLL_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        20.833      10.833     MMCME2_ADV_X0Y0  clock_eng_1280_720A/PLL_BASE_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X63Y35     count_reg[22]_replica_1/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X63Y27     count_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X63Y27     count_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X63Y29     count_reg[10]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X63Y29     count_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X63Y30     count_reg[13]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X63Y30     count_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         20.833      20.333     SLICE_X63Y30     count_reg[14]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_feedback
  To Clock:  clk_feedback

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       40.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_feedback
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.666
Sources:            { clock_eng_1280_720A/PLL_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         41.666      40.417     MMCME2_ADV_X0Y0  clock_eng_1280_720A/PLL_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         41.666      40.417     MMCME2_ADV_X0Y0  clock_eng_1280_720A/PLL_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       41.666      58.334     MMCME2_ADV_X0Y0  clock_eng_1280_720A/PLL_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       41.666      171.694    MMCME2_ADV_X0Y0  clock_eng_1280_720A/PLL_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clock_pixel_unbuffered
  To Clock:  clock_pixel_unbuffered

Setup :            0  Failing Endpoints,  Worst Slack        1.796ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.579ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.796ns  (required time - arrival time)
  Source:                 Inst_vga_gen/queue_reg[15][hCounter][5]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.579ns period=13.158ns})
  Destination:            dvid_1/TDMS_encoder_red/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.579ns period=13.158ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.158ns  (clock_pixel_unbuffered rise@13.158ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        11.316ns  (logic 2.281ns (20.157%)  route 9.035ns (79.843%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.366ns = ( 21.523 - 13.158 ) 
    Source Clock Delay      (SCD):    8.883ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.037ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.273     3.730    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.576     5.403    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.491 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.666     7.157    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.253 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         1.630     8.883    Inst_vga_gen/O_buff_clkpixel
    SLICE_X60Y34         FDRE                                         r  Inst_vga_gen/queue_reg[15][hCounter][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y34         FDRE (Prop_fdre_C_Q)         0.478     9.361 r  Inst_vga_gen/queue_reg[15][hCounter][5]/Q
                         net (fo=1, routed)           1.310    10.671    Inst_vga_gen/queue_reg[15][hCounter][5]
    SLICE_X62Y33         LUT2 (Prop_lut2_I1_O)        0.301    10.972 r  Inst_vga_gen/e[5]_i_6/O
                         net (fo=1, routed)           0.000    10.972    Inst_vga_gen/e[5]_i_6_n_0
    SLICE_X62Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.552 r  Inst_vga_gen/e_reg[5]_i_3/O[2]
                         net (fo=13, routed)          1.557    13.109    dvid_1/TDMS_encoder_red/e[7]_i_2[6]
    SLICE_X62Y31         LUT3 (Prop_lut3_I0_O)        0.302    13.411 r  dvid_1/TDMS_encoder_red/dc_bias[3]_i_20__0/O
                         net (fo=3, routed)           1.323    14.734    Inst_vga_gen/dc_bias_reg[3]_8
    SLICE_X62Y31         LUT6 (Prop_lut6_I3_O)        0.124    14.858 r  Inst_vga_gen/dc_bias[3]_i_5/O
                         net (fo=32, routed)          1.250    16.109    Inst_vga_gen/count_reg[27]
    SLICE_X64Y31         LUT5 (Prop_lut5_I0_O)        0.124    16.233 r  Inst_vga_gen/dc_bias[2]_i_10/O
                         net (fo=12, routed)          1.190    17.423    Inst_vga_gen/dc_bias[2]_i_10_n_0
    SLICE_X65Y33         LUT5 (Prop_lut5_I3_O)        0.124    17.547 r  Inst_vga_gen/dc_bias[2]_i_4/O
                         net (fo=15, routed)          1.258    18.805    Inst_vga_gen/dc_bias_reg[3]
    SLICE_X65Y33         LUT6 (Prop_lut6_I0_O)        0.124    18.929 r  Inst_vga_gen/dc_bias[3]_i_2/O
                         net (fo=1, routed)           1.147    20.076    Inst_vga_gen/dc_bias[3]_i_2_n_0
    SLICE_X65Y34         LUT6 (Prop_lut6_I0_O)        0.124    20.200 r  Inst_vga_gen/dc_bias[3]_i_1/O
                         net (fo=1, routed)           0.000    20.200    dvid_1/TDMS_encoder_red/D[3]
    SLICE_X65Y34         FDRE                                         r  dvid_1/TDMS_encoder_red/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                     13.158    13.158 r  
    A16                                               0.000    13.158 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    13.158    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    14.544 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.155    16.699    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.790 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.458    18.249    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.332 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.587    19.919    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.010 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         1.513    21.523    dvid_1/TDMS_encoder_red/O_buff_clkpixel
    SLICE_X65Y34         FDRE                                         r  dvid_1/TDMS_encoder_red/dc_bias_reg[3]/C
                         clock pessimism              0.481    22.004    
                         clock uncertainty           -0.037    21.967    
    SLICE_X65Y34         FDRE (Setup_fdre_C_D)        0.029    21.996    dvid_1/TDMS_encoder_red/dc_bias_reg[3]
  -------------------------------------------------------------------
                         required time                         21.996    
                         arrival time                         -20.200    
  -------------------------------------------------------------------
                         slack                                  1.796    

Slack (MET) :             1.855ns  (required time - arrival time)
  Source:                 Inst_vga_gen/queue_reg[15][hCounter][5]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.579ns period=13.158ns})
  Destination:            dvid_1/TDMS_encoder_red/e_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.579ns period=13.158ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.158ns  (clock_pixel_unbuffered rise@13.158ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        11.251ns  (logic 2.281ns (20.274%)  route 8.970ns (79.726%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.360ns = ( 21.517 - 13.158 ) 
    Source Clock Delay      (SCD):    8.883ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.037ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.273     3.730    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.576     5.403    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.491 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.666     7.157    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.253 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         1.630     8.883    Inst_vga_gen/O_buff_clkpixel
    SLICE_X60Y34         FDRE                                         r  Inst_vga_gen/queue_reg[15][hCounter][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y34         FDRE (Prop_fdre_C_Q)         0.478     9.361 r  Inst_vga_gen/queue_reg[15][hCounter][5]/Q
                         net (fo=1, routed)           1.310    10.671    Inst_vga_gen/queue_reg[15][hCounter][5]
    SLICE_X62Y33         LUT2 (Prop_lut2_I1_O)        0.301    10.972 r  Inst_vga_gen/e[5]_i_6/O
                         net (fo=1, routed)           0.000    10.972    Inst_vga_gen/e[5]_i_6_n_0
    SLICE_X62Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.552 r  Inst_vga_gen/e_reg[5]_i_3/O[2]
                         net (fo=13, routed)          1.557    13.109    dvid_1/TDMS_encoder_red/e[7]_i_2[6]
    SLICE_X62Y31         LUT3 (Prop_lut3_I0_O)        0.302    13.411 r  dvid_1/TDMS_encoder_red/dc_bias[3]_i_20__0/O
                         net (fo=3, routed)           1.323    14.734    Inst_vga_gen/dc_bias_reg[3]_8
    SLICE_X62Y31         LUT6 (Prop_lut6_I3_O)        0.124    14.858 r  Inst_vga_gen/dc_bias[3]_i_5/O
                         net (fo=32, routed)          1.250    16.109    Inst_vga_gen/count_reg[27]
    SLICE_X64Y31         LUT5 (Prop_lut5_I0_O)        0.124    16.233 r  Inst_vga_gen/dc_bias[2]_i_10/O
                         net (fo=12, routed)          1.292    17.524    Inst_vga_gen/dc_bias[2]_i_10_n_0
    SLICE_X65Y29         LUT6 (Prop_lut6_I4_O)        0.124    17.648 r  Inst_vga_gen/dc_bias[3]_i_23/O
                         net (fo=1, routed)           0.752    18.400    dvid_1/TDMS_encoder_red/e_reg[9]_1
    SLICE_X65Y29         LUT5 (Prop_lut5_I0_O)        0.124    18.524 r  dvid_1/TDMS_encoder_red/dc_bias[3]_i_6/O
                         net (fo=13, routed)          1.486    20.010    Inst_vga_gen/dc_bias_reg[3]_6
    SLICE_X62Y28         LUT4 (Prop_lut4_I1_O)        0.124    20.134 r  Inst_vga_gen/e[3]_i_1/O
                         net (fo=1, routed)           0.000    20.134    dvid_1/TDMS_encoder_red/e_reg[3]_0
    SLICE_X62Y28         FDRE                                         r  dvid_1/TDMS_encoder_red/e_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                     13.158    13.158 r  
    A16                                               0.000    13.158 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    13.158    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    14.544 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.155    16.699    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.790 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.458    18.249    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.332 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.587    19.919    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.010 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         1.507    21.517    dvid_1/TDMS_encoder_red/O_buff_clkpixel
    SLICE_X62Y28         FDRE                                         r  dvid_1/TDMS_encoder_red/e_reg[3]/C
                         clock pessimism              0.481    21.998    
                         clock uncertainty           -0.037    21.961    
    SLICE_X62Y28         FDRE (Setup_fdre_C_D)        0.029    21.990    dvid_1/TDMS_encoder_red/e_reg[3]
  -------------------------------------------------------------------
                         required time                         21.990    
                         arrival time                         -20.134    
  -------------------------------------------------------------------
                         slack                                  1.855    

Slack (MET) :             1.880ns  (required time - arrival time)
  Source:                 Inst_vga_gen/queue_reg[15][hCounter][5]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.579ns period=13.158ns})
  Destination:            dvid_1/TDMS_encoder_red/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.579ns period=13.158ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.158ns  (clock_pixel_unbuffered rise@13.158ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        11.230ns  (logic 2.281ns (20.311%)  route 8.949ns (79.689%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.361ns = ( 21.518 - 13.158 ) 
    Source Clock Delay      (SCD):    8.883ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.037ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.273     3.730    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.576     5.403    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.491 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.666     7.157    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.253 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         1.630     8.883    Inst_vga_gen/O_buff_clkpixel
    SLICE_X60Y34         FDRE                                         r  Inst_vga_gen/queue_reg[15][hCounter][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y34         FDRE (Prop_fdre_C_Q)         0.478     9.361 r  Inst_vga_gen/queue_reg[15][hCounter][5]/Q
                         net (fo=1, routed)           1.310    10.671    Inst_vga_gen/queue_reg[15][hCounter][5]
    SLICE_X62Y33         LUT2 (Prop_lut2_I1_O)        0.301    10.972 r  Inst_vga_gen/e[5]_i_6/O
                         net (fo=1, routed)           0.000    10.972    Inst_vga_gen/e[5]_i_6_n_0
    SLICE_X62Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.552 r  Inst_vga_gen/e_reg[5]_i_3/O[2]
                         net (fo=13, routed)          1.557    13.109    dvid_1/TDMS_encoder_red/e[7]_i_2[6]
    SLICE_X62Y31         LUT3 (Prop_lut3_I0_O)        0.302    13.411 r  dvid_1/TDMS_encoder_red/dc_bias[3]_i_20__0/O
                         net (fo=3, routed)           1.323    14.734    Inst_vga_gen/dc_bias_reg[3]_8
    SLICE_X62Y31         LUT6 (Prop_lut6_I3_O)        0.124    14.858 r  Inst_vga_gen/dc_bias[3]_i_5/O
                         net (fo=32, routed)          1.250    16.109    Inst_vga_gen/count_reg[27]
    SLICE_X64Y31         LUT5 (Prop_lut5_I0_O)        0.124    16.233 r  Inst_vga_gen/dc_bias[2]_i_10/O
                         net (fo=12, routed)          1.072    17.304    Inst_vga_gen/dc_bias[2]_i_10_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I4_O)        0.124    17.428 r  Inst_vga_gen/dc_bias[3]_i_18/O
                         net (fo=3, routed)           1.354    18.783    Inst_vga_gen/dc_bias[3]_i_18_n_0
    SLICE_X64Y29         LUT6 (Prop_lut6_I5_O)        0.124    18.907 f  Inst_vga_gen/dc_bias[2]_i_5/O
                         net (fo=1, routed)           1.083    19.990    Inst_vga_gen/dc_bias[2]_i_5_n_0
    SLICE_X62Y29         LUT5 (Prop_lut5_I4_O)        0.124    20.114 r  Inst_vga_gen/dc_bias[2]_i_1/O
                         net (fo=1, routed)           0.000    20.114    dvid_1/TDMS_encoder_red/D[2]
    SLICE_X62Y29         FDRE                                         r  dvid_1/TDMS_encoder_red/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                     13.158    13.158 r  
    A16                                               0.000    13.158 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    13.158    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    14.544 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.155    16.699    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.790 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.458    18.249    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.332 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.587    19.919    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.010 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         1.508    21.518    dvid_1/TDMS_encoder_red/O_buff_clkpixel
    SLICE_X62Y29         FDRE                                         r  dvid_1/TDMS_encoder_red/dc_bias_reg[2]/C
                         clock pessimism              0.481    21.999    
                         clock uncertainty           -0.037    21.962    
    SLICE_X62Y29         FDRE (Setup_fdre_C_D)        0.032    21.994    dvid_1/TDMS_encoder_red/dc_bias_reg[2]
  -------------------------------------------------------------------
                         required time                         21.994    
                         arrival time                         -20.114    
  -------------------------------------------------------------------
                         slack                                  1.880    

Slack (MET) :             1.907ns  (required time - arrival time)
  Source:                 Inst_vga_gen/queue_reg[15][hCounter][5]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.579ns period=13.158ns})
  Destination:            dvid_1/TDMS_encoder_red/e_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.579ns period=13.158ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.158ns  (clock_pixel_unbuffered rise@13.158ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        11.245ns  (logic 2.275ns (20.231%)  route 8.970ns (79.769%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.360ns = ( 21.517 - 13.158 ) 
    Source Clock Delay      (SCD):    8.883ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.037ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.273     3.730    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.576     5.403    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.491 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.666     7.157    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.253 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         1.630     8.883    Inst_vga_gen/O_buff_clkpixel
    SLICE_X60Y34         FDRE                                         r  Inst_vga_gen/queue_reg[15][hCounter][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y34         FDRE (Prop_fdre_C_Q)         0.478     9.361 r  Inst_vga_gen/queue_reg[15][hCounter][5]/Q
                         net (fo=1, routed)           1.310    10.671    Inst_vga_gen/queue_reg[15][hCounter][5]
    SLICE_X62Y33         LUT2 (Prop_lut2_I1_O)        0.301    10.972 r  Inst_vga_gen/e[5]_i_6/O
                         net (fo=1, routed)           0.000    10.972    Inst_vga_gen/e[5]_i_6_n_0
    SLICE_X62Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.552 r  Inst_vga_gen/e_reg[5]_i_3/O[2]
                         net (fo=13, routed)          1.557    13.109    dvid_1/TDMS_encoder_red/e[7]_i_2[6]
    SLICE_X62Y31         LUT3 (Prop_lut3_I0_O)        0.302    13.411 r  dvid_1/TDMS_encoder_red/dc_bias[3]_i_20__0/O
                         net (fo=3, routed)           1.323    14.734    Inst_vga_gen/dc_bias_reg[3]_8
    SLICE_X62Y31         LUT6 (Prop_lut6_I3_O)        0.124    14.858 r  Inst_vga_gen/dc_bias[3]_i_5/O
                         net (fo=32, routed)          1.250    16.109    Inst_vga_gen/count_reg[27]
    SLICE_X64Y31         LUT5 (Prop_lut5_I0_O)        0.124    16.233 r  Inst_vga_gen/dc_bias[2]_i_10/O
                         net (fo=12, routed)          1.292    17.524    Inst_vga_gen/dc_bias[2]_i_10_n_0
    SLICE_X65Y29         LUT6 (Prop_lut6_I4_O)        0.124    17.648 r  Inst_vga_gen/dc_bias[3]_i_23/O
                         net (fo=1, routed)           0.752    18.400    dvid_1/TDMS_encoder_red/e_reg[9]_1
    SLICE_X65Y29         LUT5 (Prop_lut5_I0_O)        0.124    18.524 r  dvid_1/TDMS_encoder_red/dc_bias[3]_i_6/O
                         net (fo=13, routed)          1.486    20.010    Inst_vga_gen/dc_bias_reg[3]_6
    SLICE_X62Y28         LUT5 (Prop_lut5_I3_O)        0.118    20.128 r  Inst_vga_gen/e[4]_i_1__0/O
                         net (fo=1, routed)           0.000    20.128    dvid_1/TDMS_encoder_red/e_reg[4]_0
    SLICE_X62Y28         FDSE                                         r  dvid_1/TDMS_encoder_red/e_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                     13.158    13.158 r  
    A16                                               0.000    13.158 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    13.158    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    14.544 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.155    16.699    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.790 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.458    18.249    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.332 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.587    19.919    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.010 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         1.507    21.517    dvid_1/TDMS_encoder_red/O_buff_clkpixel
    SLICE_X62Y28         FDSE                                         r  dvid_1/TDMS_encoder_red/e_reg[4]/C
                         clock pessimism              0.481    21.998    
                         clock uncertainty           -0.037    21.961    
    SLICE_X62Y28         FDSE (Setup_fdse_C_D)        0.075    22.036    dvid_1/TDMS_encoder_red/e_reg[4]
  -------------------------------------------------------------------
                         required time                         22.036    
                         arrival time                         -20.128    
  -------------------------------------------------------------------
                         slack                                  1.907    

Slack (MET) :             1.913ns  (required time - arrival time)
  Source:                 Inst_vga_gen/queue_reg[15][hCounter][5]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.579ns period=13.158ns})
  Destination:            dvid_1/TDMS_encoder_red/e_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.579ns period=13.158ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.158ns  (clock_pixel_unbuffered rise@13.158ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        11.196ns  (logic 2.281ns (20.374%)  route 8.915ns (79.626%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.361ns = ( 21.518 - 13.158 ) 
    Source Clock Delay      (SCD):    8.883ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.037ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.273     3.730    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.576     5.403    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.491 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.666     7.157    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.253 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         1.630     8.883    Inst_vga_gen/O_buff_clkpixel
    SLICE_X60Y34         FDRE                                         r  Inst_vga_gen/queue_reg[15][hCounter][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y34         FDRE (Prop_fdre_C_Q)         0.478     9.361 r  Inst_vga_gen/queue_reg[15][hCounter][5]/Q
                         net (fo=1, routed)           1.310    10.671    Inst_vga_gen/queue_reg[15][hCounter][5]
    SLICE_X62Y33         LUT2 (Prop_lut2_I1_O)        0.301    10.972 r  Inst_vga_gen/e[5]_i_6/O
                         net (fo=1, routed)           0.000    10.972    Inst_vga_gen/e[5]_i_6_n_0
    SLICE_X62Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.552 r  Inst_vga_gen/e_reg[5]_i_3/O[2]
                         net (fo=13, routed)          1.557    13.109    dvid_1/TDMS_encoder_red/e[7]_i_2[6]
    SLICE_X62Y31         LUT3 (Prop_lut3_I0_O)        0.302    13.411 r  dvid_1/TDMS_encoder_red/dc_bias[3]_i_20__0/O
                         net (fo=3, routed)           1.323    14.734    Inst_vga_gen/dc_bias_reg[3]_8
    SLICE_X62Y31         LUT6 (Prop_lut6_I3_O)        0.124    14.858 r  Inst_vga_gen/dc_bias[3]_i_5/O
                         net (fo=32, routed)          1.250    16.109    Inst_vga_gen/count_reg[27]
    SLICE_X64Y31         LUT5 (Prop_lut5_I0_O)        0.124    16.233 r  Inst_vga_gen/dc_bias[2]_i_10/O
                         net (fo=12, routed)          1.292    17.524    Inst_vga_gen/dc_bias[2]_i_10_n_0
    SLICE_X65Y29         LUT6 (Prop_lut6_I4_O)        0.124    17.648 r  Inst_vga_gen/dc_bias[3]_i_23/O
                         net (fo=1, routed)           0.752    18.400    dvid_1/TDMS_encoder_red/e_reg[9]_1
    SLICE_X65Y29         LUT5 (Prop_lut5_I0_O)        0.124    18.524 r  dvid_1/TDMS_encoder_red/dc_bias[3]_i_6/O
                         net (fo=13, routed)          1.431    19.955    Inst_vga_gen/dc_bias_reg[3]_6
    SLICE_X62Y29         LUT4 (Prop_lut4_I2_O)        0.124    20.079 r  Inst_vga_gen/e[0]_i_1__0/O
                         net (fo=1, routed)           0.000    20.079    dvid_1/TDMS_encoder_red/e_reg[0]_0
    SLICE_X62Y29         FDRE                                         r  dvid_1/TDMS_encoder_red/e_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                     13.158    13.158 r  
    A16                                               0.000    13.158 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    13.158    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    14.544 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.155    16.699    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.790 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.458    18.249    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.332 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.587    19.919    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.010 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         1.508    21.518    dvid_1/TDMS_encoder_red/O_buff_clkpixel
    SLICE_X62Y29         FDRE                                         r  dvid_1/TDMS_encoder_red/e_reg[0]/C
                         clock pessimism              0.481    21.999    
                         clock uncertainty           -0.037    21.962    
    SLICE_X62Y29         FDRE (Setup_fdre_C_D)        0.031    21.993    dvid_1/TDMS_encoder_red/e_reg[0]
  -------------------------------------------------------------------
                         required time                         21.993    
                         arrival time                         -20.079    
  -------------------------------------------------------------------
                         slack                                  1.913    

Slack (MET) :             1.925ns  (required time - arrival time)
  Source:                 Inst_vga_gen/queue_reg[15][hCounter][5]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.579ns period=13.158ns})
  Destination:            dvid_1/TDMS_encoder_red/e_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.579ns period=13.158ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.158ns  (clock_pixel_unbuffered rise@13.158ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        11.184ns  (logic 2.281ns (20.396%)  route 8.903ns (79.604%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.360ns = ( 21.517 - 13.158 ) 
    Source Clock Delay      (SCD):    8.883ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.037ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.273     3.730    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.576     5.403    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.491 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.666     7.157    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.253 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         1.630     8.883    Inst_vga_gen/O_buff_clkpixel
    SLICE_X60Y34         FDRE                                         r  Inst_vga_gen/queue_reg[15][hCounter][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y34         FDRE (Prop_fdre_C_Q)         0.478     9.361 r  Inst_vga_gen/queue_reg[15][hCounter][5]/Q
                         net (fo=1, routed)           1.310    10.671    Inst_vga_gen/queue_reg[15][hCounter][5]
    SLICE_X62Y33         LUT2 (Prop_lut2_I1_O)        0.301    10.972 r  Inst_vga_gen/e[5]_i_6/O
                         net (fo=1, routed)           0.000    10.972    Inst_vga_gen/e[5]_i_6_n_0
    SLICE_X62Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.552 r  Inst_vga_gen/e_reg[5]_i_3/O[2]
                         net (fo=13, routed)          1.557    13.109    dvid_1/TDMS_encoder_red/e[7]_i_2[6]
    SLICE_X62Y31         LUT3 (Prop_lut3_I0_O)        0.302    13.411 r  dvid_1/TDMS_encoder_red/dc_bias[3]_i_20__0/O
                         net (fo=3, routed)           1.323    14.734    Inst_vga_gen/dc_bias_reg[3]_8
    SLICE_X62Y31         LUT6 (Prop_lut6_I3_O)        0.124    14.858 r  Inst_vga_gen/dc_bias[3]_i_5/O
                         net (fo=32, routed)          1.250    16.109    Inst_vga_gen/count_reg[27]
    SLICE_X64Y31         LUT5 (Prop_lut5_I0_O)        0.124    16.233 r  Inst_vga_gen/dc_bias[2]_i_10/O
                         net (fo=12, routed)          1.292    17.524    Inst_vga_gen/dc_bias[2]_i_10_n_0
    SLICE_X65Y29         LUT6 (Prop_lut6_I4_O)        0.124    17.648 r  Inst_vga_gen/dc_bias[3]_i_23/O
                         net (fo=1, routed)           0.752    18.400    dvid_1/TDMS_encoder_red/e_reg[9]_1
    SLICE_X65Y29         LUT5 (Prop_lut5_I0_O)        0.124    18.524 r  dvid_1/TDMS_encoder_red/dc_bias[3]_i_6/O
                         net (fo=13, routed)          1.419    19.943    Inst_vga_gen/dc_bias_reg[3]_6
    SLICE_X62Y28         LUT4 (Prop_lut4_I2_O)        0.124    20.067 r  Inst_vga_gen/e[6]_i_1__1/O
                         net (fo=1, routed)           0.000    20.067    dvid_1/TDMS_encoder_red/e_reg[6]_0
    SLICE_X62Y28         FDSE                                         r  dvid_1/TDMS_encoder_red/e_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                     13.158    13.158 r  
    A16                                               0.000    13.158 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    13.158    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    14.544 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.155    16.699    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.790 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.458    18.249    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.332 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.587    19.919    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.010 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         1.507    21.517    dvid_1/TDMS_encoder_red/O_buff_clkpixel
    SLICE_X62Y28         FDSE                                         r  dvid_1/TDMS_encoder_red/e_reg[6]/C
                         clock pessimism              0.481    21.998    
                         clock uncertainty           -0.037    21.961    
    SLICE_X62Y28         FDSE (Setup_fdse_C_D)        0.031    21.992    dvid_1/TDMS_encoder_red/e_reg[6]
  -------------------------------------------------------------------
                         required time                         21.992    
                         arrival time                         -20.067    
  -------------------------------------------------------------------
                         slack                                  1.925    

Slack (MET) :             1.929ns  (required time - arrival time)
  Source:                 Inst_vga_gen/queue_reg[15][hCounter][5]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.579ns period=13.158ns})
  Destination:            dvid_1/TDMS_encoder_red/e_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.579ns period=13.158ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.158ns  (clock_pixel_unbuffered rise@13.158ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        11.224ns  (logic 2.309ns (20.572%)  route 8.915ns (79.428%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.361ns = ( 21.518 - 13.158 ) 
    Source Clock Delay      (SCD):    8.883ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.037ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.273     3.730    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.576     5.403    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.491 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.666     7.157    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.253 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         1.630     8.883    Inst_vga_gen/O_buff_clkpixel
    SLICE_X60Y34         FDRE                                         r  Inst_vga_gen/queue_reg[15][hCounter][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y34         FDRE (Prop_fdre_C_Q)         0.478     9.361 r  Inst_vga_gen/queue_reg[15][hCounter][5]/Q
                         net (fo=1, routed)           1.310    10.671    Inst_vga_gen/queue_reg[15][hCounter][5]
    SLICE_X62Y33         LUT2 (Prop_lut2_I1_O)        0.301    10.972 r  Inst_vga_gen/e[5]_i_6/O
                         net (fo=1, routed)           0.000    10.972    Inst_vga_gen/e[5]_i_6_n_0
    SLICE_X62Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.552 r  Inst_vga_gen/e_reg[5]_i_3/O[2]
                         net (fo=13, routed)          1.557    13.109    dvid_1/TDMS_encoder_red/e[7]_i_2[6]
    SLICE_X62Y31         LUT3 (Prop_lut3_I0_O)        0.302    13.411 r  dvid_1/TDMS_encoder_red/dc_bias[3]_i_20__0/O
                         net (fo=3, routed)           1.323    14.734    Inst_vga_gen/dc_bias_reg[3]_8
    SLICE_X62Y31         LUT6 (Prop_lut6_I3_O)        0.124    14.858 r  Inst_vga_gen/dc_bias[3]_i_5/O
                         net (fo=32, routed)          1.250    16.109    Inst_vga_gen/count_reg[27]
    SLICE_X64Y31         LUT5 (Prop_lut5_I0_O)        0.124    16.233 r  Inst_vga_gen/dc_bias[2]_i_10/O
                         net (fo=12, routed)          1.292    17.524    Inst_vga_gen/dc_bias[2]_i_10_n_0
    SLICE_X65Y29         LUT6 (Prop_lut6_I4_O)        0.124    17.648 r  Inst_vga_gen/dc_bias[3]_i_23/O
                         net (fo=1, routed)           0.752    18.400    dvid_1/TDMS_encoder_red/e_reg[9]_1
    SLICE_X65Y29         LUT5 (Prop_lut5_I0_O)        0.124    18.524 r  dvid_1/TDMS_encoder_red/dc_bias[3]_i_6/O
                         net (fo=13, routed)          1.431    19.955    Inst_vga_gen/dc_bias_reg[3]_6
    SLICE_X62Y29         LUT5 (Prop_lut5_I2_O)        0.152    20.107 r  Inst_vga_gen/e[1]_i_1/O
                         net (fo=1, routed)           0.000    20.107    dvid_1/TDMS_encoder_red/e_reg[1]_0
    SLICE_X62Y29         FDRE                                         r  dvid_1/TDMS_encoder_red/e_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                     13.158    13.158 r  
    A16                                               0.000    13.158 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    13.158    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    14.544 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.155    16.699    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.790 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.458    18.249    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.332 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.587    19.919    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.010 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         1.508    21.518    dvid_1/TDMS_encoder_red/O_buff_clkpixel
    SLICE_X62Y29         FDRE                                         r  dvid_1/TDMS_encoder_red/e_reg[1]/C
                         clock pessimism              0.481    21.999    
                         clock uncertainty           -0.037    21.962    
    SLICE_X62Y29         FDRE (Setup_fdre_C_D)        0.075    22.037    dvid_1/TDMS_encoder_red/e_reg[1]
  -------------------------------------------------------------------
                         required time                         22.037    
                         arrival time                         -20.107    
  -------------------------------------------------------------------
                         slack                                  1.929    

Slack (MET) :             1.941ns  (required time - arrival time)
  Source:                 Inst_vga_gen/queue_reg[15][hCounter][5]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.579ns period=13.158ns})
  Destination:            dvid_1/TDMS_encoder_red/e_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.579ns period=13.158ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.158ns  (clock_pixel_unbuffered rise@13.158ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        11.212ns  (logic 2.309ns (20.595%)  route 8.903ns (79.405%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.360ns = ( 21.517 - 13.158 ) 
    Source Clock Delay      (SCD):    8.883ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.037ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.273     3.730    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.576     5.403    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.491 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.666     7.157    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.253 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         1.630     8.883    Inst_vga_gen/O_buff_clkpixel
    SLICE_X60Y34         FDRE                                         r  Inst_vga_gen/queue_reg[15][hCounter][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y34         FDRE (Prop_fdre_C_Q)         0.478     9.361 r  Inst_vga_gen/queue_reg[15][hCounter][5]/Q
                         net (fo=1, routed)           1.310    10.671    Inst_vga_gen/queue_reg[15][hCounter][5]
    SLICE_X62Y33         LUT2 (Prop_lut2_I1_O)        0.301    10.972 r  Inst_vga_gen/e[5]_i_6/O
                         net (fo=1, routed)           0.000    10.972    Inst_vga_gen/e[5]_i_6_n_0
    SLICE_X62Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.552 r  Inst_vga_gen/e_reg[5]_i_3/O[2]
                         net (fo=13, routed)          1.557    13.109    dvid_1/TDMS_encoder_red/e[7]_i_2[6]
    SLICE_X62Y31         LUT3 (Prop_lut3_I0_O)        0.302    13.411 r  dvid_1/TDMS_encoder_red/dc_bias[3]_i_20__0/O
                         net (fo=3, routed)           1.323    14.734    Inst_vga_gen/dc_bias_reg[3]_8
    SLICE_X62Y31         LUT6 (Prop_lut6_I3_O)        0.124    14.858 r  Inst_vga_gen/dc_bias[3]_i_5/O
                         net (fo=32, routed)          1.250    16.109    Inst_vga_gen/count_reg[27]
    SLICE_X64Y31         LUT5 (Prop_lut5_I0_O)        0.124    16.233 r  Inst_vga_gen/dc_bias[2]_i_10/O
                         net (fo=12, routed)          1.292    17.524    Inst_vga_gen/dc_bias[2]_i_10_n_0
    SLICE_X65Y29         LUT6 (Prop_lut6_I4_O)        0.124    17.648 r  Inst_vga_gen/dc_bias[3]_i_23/O
                         net (fo=1, routed)           0.752    18.400    dvid_1/TDMS_encoder_red/e_reg[9]_1
    SLICE_X65Y29         LUT5 (Prop_lut5_I0_O)        0.124    18.524 r  dvid_1/TDMS_encoder_red/dc_bias[3]_i_6/O
                         net (fo=13, routed)          1.419    19.943    Inst_vga_gen/dc_bias_reg[3]_6
    SLICE_X62Y28         LUT4 (Prop_lut4_I1_O)        0.152    20.095 r  Inst_vga_gen/e[7]_i_1/O
                         net (fo=1, routed)           0.000    20.095    dvid_1/TDMS_encoder_red/e_reg[7]_0
    SLICE_X62Y28         FDRE                                         r  dvid_1/TDMS_encoder_red/e_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                     13.158    13.158 r  
    A16                                               0.000    13.158 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    13.158    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    14.544 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.155    16.699    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.790 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.458    18.249    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.332 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.587    19.919    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.010 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         1.507    21.517    dvid_1/TDMS_encoder_red/O_buff_clkpixel
    SLICE_X62Y28         FDRE                                         r  dvid_1/TDMS_encoder_red/e_reg[7]/C
                         clock pessimism              0.481    21.998    
                         clock uncertainty           -0.037    21.961    
    SLICE_X62Y28         FDRE (Setup_fdre_C_D)        0.075    22.036    dvid_1/TDMS_encoder_red/e_reg[7]
  -------------------------------------------------------------------
                         required time                         22.036    
                         arrival time                         -20.095    
  -------------------------------------------------------------------
                         slack                                  1.941    

Slack (MET) :             1.981ns  (required time - arrival time)
  Source:                 Inst_vga_gen/queue_reg[15][hCounter][5]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.579ns period=13.158ns})
  Destination:            dvid_1/TDMS_encoder_red/e_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.579ns period=13.158ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.158ns  (clock_pixel_unbuffered rise@13.158ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        11.140ns  (logic 2.281ns (20.476%)  route 8.859ns (79.524%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.360ns = ( 21.517 - 13.158 ) 
    Source Clock Delay      (SCD):    8.883ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.037ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.273     3.730    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.576     5.403    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.491 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.666     7.157    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.253 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         1.630     8.883    Inst_vga_gen/O_buff_clkpixel
    SLICE_X60Y34         FDRE                                         r  Inst_vga_gen/queue_reg[15][hCounter][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y34         FDRE (Prop_fdre_C_Q)         0.478     9.361 r  Inst_vga_gen/queue_reg[15][hCounter][5]/Q
                         net (fo=1, routed)           1.310    10.671    Inst_vga_gen/queue_reg[15][hCounter][5]
    SLICE_X62Y33         LUT2 (Prop_lut2_I1_O)        0.301    10.972 r  Inst_vga_gen/e[5]_i_6/O
                         net (fo=1, routed)           0.000    10.972    Inst_vga_gen/e[5]_i_6_n_0
    SLICE_X62Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.552 r  Inst_vga_gen/e_reg[5]_i_3/O[2]
                         net (fo=13, routed)          1.557    13.109    dvid_1/TDMS_encoder_red/e[7]_i_2[6]
    SLICE_X62Y31         LUT3 (Prop_lut3_I0_O)        0.302    13.411 r  dvid_1/TDMS_encoder_red/dc_bias[3]_i_20__0/O
                         net (fo=3, routed)           1.323    14.734    Inst_vga_gen/dc_bias_reg[3]_8
    SLICE_X62Y31         LUT6 (Prop_lut6_I3_O)        0.124    14.858 r  Inst_vga_gen/dc_bias[3]_i_5/O
                         net (fo=32, routed)          1.250    16.109    Inst_vga_gen/count_reg[27]
    SLICE_X64Y31         LUT5 (Prop_lut5_I0_O)        0.124    16.233 r  Inst_vga_gen/dc_bias[2]_i_10/O
                         net (fo=12, routed)          1.292    17.524    Inst_vga_gen/dc_bias[2]_i_10_n_0
    SLICE_X65Y29         LUT6 (Prop_lut6_I4_O)        0.124    17.648 r  Inst_vga_gen/dc_bias[3]_i_23/O
                         net (fo=1, routed)           0.752    18.400    dvid_1/TDMS_encoder_red/e_reg[9]_1
    SLICE_X65Y29         LUT5 (Prop_lut5_I0_O)        0.124    18.524 r  dvid_1/TDMS_encoder_red/dc_bias[3]_i_6/O
                         net (fo=13, routed)          1.375    19.899    Inst_vga_gen/dc_bias_reg[3]_6
    SLICE_X61Y29         LUT6 (Prop_lut6_I4_O)        0.124    20.023 r  Inst_vga_gen/e[2]_i_1__0/O
                         net (fo=1, routed)           0.000    20.023    dvid_1/TDMS_encoder_red/e_reg[2]_0
    SLICE_X61Y29         FDSE                                         r  dvid_1/TDMS_encoder_red/e_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                     13.158    13.158 r  
    A16                                               0.000    13.158 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    13.158    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    14.544 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.155    16.699    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.790 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.458    18.249    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.332 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.587    19.919    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.010 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         1.507    21.517    dvid_1/TDMS_encoder_red/O_buff_clkpixel
    SLICE_X61Y29         FDSE                                         r  dvid_1/TDMS_encoder_red/e_reg[2]/C
                         clock pessimism              0.495    22.012    
                         clock uncertainty           -0.037    21.975    
    SLICE_X61Y29         FDSE (Setup_fdse_C_D)        0.029    22.004    dvid_1/TDMS_encoder_red/e_reg[2]
  -------------------------------------------------------------------
                         required time                         22.004    
                         arrival time                         -20.023    
  -------------------------------------------------------------------
                         slack                                  1.981    

Slack (MET) :             1.989ns  (required time - arrival time)
  Source:                 Inst_vga_gen/queue_reg[15][hCounter][5]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.579ns period=13.158ns})
  Destination:            dvid_1/TDMS_encoder_red/e_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.579ns period=13.158ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.158ns  (clock_pixel_unbuffered rise@13.158ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        11.133ns  (logic 2.281ns (20.489%)  route 8.852ns (79.511%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.360ns = ( 21.517 - 13.158 ) 
    Source Clock Delay      (SCD):    8.883ns
    Clock Pessimism Removal (CPR):    0.495ns
  Clock Uncertainty:      0.037ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.273     3.730    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.576     5.403    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.491 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.666     7.157    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.253 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         1.630     8.883    Inst_vga_gen/O_buff_clkpixel
    SLICE_X60Y34         FDRE                                         r  Inst_vga_gen/queue_reg[15][hCounter][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y34         FDRE (Prop_fdre_C_Q)         0.478     9.361 r  Inst_vga_gen/queue_reg[15][hCounter][5]/Q
                         net (fo=1, routed)           1.310    10.671    Inst_vga_gen/queue_reg[15][hCounter][5]
    SLICE_X62Y33         LUT2 (Prop_lut2_I1_O)        0.301    10.972 r  Inst_vga_gen/e[5]_i_6/O
                         net (fo=1, routed)           0.000    10.972    Inst_vga_gen/e[5]_i_6_n_0
    SLICE_X62Y33         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    11.552 r  Inst_vga_gen/e_reg[5]_i_3/O[2]
                         net (fo=13, routed)          1.557    13.109    dvid_1/TDMS_encoder_red/e[7]_i_2[6]
    SLICE_X62Y31         LUT3 (Prop_lut3_I0_O)        0.302    13.411 r  dvid_1/TDMS_encoder_red/dc_bias[3]_i_20__0/O
                         net (fo=3, routed)           1.323    14.734    Inst_vga_gen/dc_bias_reg[3]_8
    SLICE_X62Y31         LUT6 (Prop_lut6_I3_O)        0.124    14.858 r  Inst_vga_gen/dc_bias[3]_i_5/O
                         net (fo=32, routed)          1.250    16.109    Inst_vga_gen/count_reg[27]
    SLICE_X64Y31         LUT5 (Prop_lut5_I0_O)        0.124    16.233 r  Inst_vga_gen/dc_bias[2]_i_10/O
                         net (fo=12, routed)          1.292    17.524    Inst_vga_gen/dc_bias[2]_i_10_n_0
    SLICE_X65Y29         LUT6 (Prop_lut6_I4_O)        0.124    17.648 r  Inst_vga_gen/dc_bias[3]_i_23/O
                         net (fo=1, routed)           0.752    18.400    dvid_1/TDMS_encoder_red/e_reg[9]_1
    SLICE_X65Y29         LUT5 (Prop_lut5_I0_O)        0.124    18.524 r  dvid_1/TDMS_encoder_red/dc_bias[3]_i_6/O
                         net (fo=13, routed)          1.368    19.892    Inst_vga_gen/dc_bias_reg[3]_6
    SLICE_X61Y29         LUT6 (Prop_lut6_I3_O)        0.124    20.016 r  Inst_vga_gen/e[5]_i_1/O
                         net (fo=1, routed)           0.000    20.016    dvid_1/TDMS_encoder_red/e_reg[5]_0
    SLICE_X61Y29         FDRE                                         r  dvid_1/TDMS_encoder_red/e_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                     13.158    13.158 r  
    A16                                               0.000    13.158 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000    13.158    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387    14.544 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.155    16.699    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.790 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.458    18.249    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    18.332 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.587    19.919    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    20.010 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         1.507    21.517    dvid_1/TDMS_encoder_red/O_buff_clkpixel
    SLICE_X61Y29         FDRE                                         r  dvid_1/TDMS_encoder_red/e_reg[5]/C
                         clock pessimism              0.495    22.012    
                         clock uncertainty           -0.037    21.975    
    SLICE_X61Y29         FDRE (Setup_fdre_C_D)        0.031    22.006    dvid_1/TDMS_encoder_red/e_reg[5]
  -------------------------------------------------------------------
                         required time                         22.006    
                         arrival time                         -20.016    
  -------------------------------------------------------------------
                         slack                                  1.989    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 dvid_1/TDMS_encoder_blue/e_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.579ns period=13.158ns})
  Destination:            dvid_1/latched_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.579ns period=13.158ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_pixel_unbuffered rise@0.000ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.604ns
    Source Clock Delay      (SCD):    2.762ns
    Clock Pessimism Removal (CPR):    0.842ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.802     1.027    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.551     1.603    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.489     2.142    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.168 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         0.594     2.762    dvid_1/TDMS_encoder_blue/O_buff_clkpixel
    SLICE_X62Y40         FDRE                                         r  dvid_1/TDMS_encoder_blue/e_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDRE (Prop_fdre_C_Q)         0.141     2.903 r  dvid_1/TDMS_encoder_blue/e_reg[4]/Q
                         net (fo=1, routed)           0.065     2.968    dvid_1/TDMS_encoder_blue_n_14
    SLICE_X62Y40         FDRE                                         r  dvid_1/latched_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.865     1.277    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.818     2.124    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.177 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.711    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.740 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         0.865     3.604    dvid_1/O_buff_clkpixel
    SLICE_X62Y40         FDRE                                         r  dvid_1/latched_blue_reg[4]/C
                         clock pessimism             -0.842     2.762    
    SLICE_X62Y40         FDRE (Hold_fdre_C_D)         0.075     2.837    dvid_1/latched_blue_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.837    
                         arrival time                           2.968    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 dvid_1/TDMS_encoder_blue/e_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.579ns period=13.158ns})
  Destination:            dvid_1/latched_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.579ns period=13.158ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_pixel_unbuffered rise@0.000ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.603ns
    Source Clock Delay      (SCD):    2.760ns
    Clock Pessimism Removal (CPR):    0.826ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.802     1.027    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.551     1.603    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.489     2.142    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.168 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         0.592     2.760    dvid_1/TDMS_encoder_blue/O_buff_clkpixel
    SLICE_X63Y37         FDRE                                         r  dvid_1/TDMS_encoder_blue/e_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y37         FDRE (Prop_fdre_C_Q)         0.141     2.901 r  dvid_1/TDMS_encoder_blue/e_reg[3]/Q
                         net (fo=1, routed)           0.112     3.013    dvid_1/TDMS_encoder_blue_n_15
    SLICE_X62Y38         FDRE                                         r  dvid_1/latched_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.865     1.277    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.818     2.124    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.177 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.711    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.740 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         0.864     3.603    dvid_1/O_buff_clkpixel
    SLICE_X62Y38         FDRE                                         r  dvid_1/latched_blue_reg[3]/C
                         clock pessimism             -0.826     2.777    
    SLICE_X62Y38         FDRE (Hold_fdre_C_D)         0.066     2.843    dvid_1/latched_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.843    
                         arrival time                           3.013    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 dvid_1/TDMS_encoder_green/e_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.579ns period=13.158ns})
  Destination:            dvid_1/latched_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.579ns period=13.158ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_pixel_unbuffered rise@0.000ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.596ns
    Source Clock Delay      (SCD):    2.756ns
    Clock Pessimism Removal (CPR):    0.825ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.802     1.027    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.551     1.603    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.489     2.142    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.168 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         0.588     2.756    dvid_1/TDMS_encoder_green/O_buff_clkpixel
    SLICE_X59Y32         FDRE                                         r  dvid_1/TDMS_encoder_green/e_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y32         FDRE (Prop_fdre_C_Q)         0.141     2.897 r  dvid_1/TDMS_encoder_green/e_reg[8]/Q
                         net (fo=1, routed)           0.112     3.009    dvid_1/TDMS_encoder_green_n_13
    SLICE_X58Y33         FDRE                                         r  dvid_1/latched_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.865     1.277    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.818     2.124    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.177 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.711    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.740 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         0.857     3.596    dvid_1/O_buff_clkpixel
    SLICE_X58Y33         FDRE                                         r  dvid_1/latched_green_reg[8]/C
                         clock pessimism             -0.825     2.771    
    SLICE_X58Y33         FDRE (Hold_fdre_C_D)         0.066     2.837    dvid_1/latched_green_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.837    
                         arrival time                           3.009    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 dvid_1/TDMS_encoder_blue/e_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.579ns period=13.158ns})
  Destination:            dvid_1/latched_blue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.579ns period=13.158ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_pixel_unbuffered rise@0.000ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.607%)  route 0.122ns (46.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.603ns
    Source Clock Delay      (SCD):    2.761ns
    Clock Pessimism Removal (CPR):    0.829ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.802     1.027    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.551     1.603    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.489     2.142    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.168 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         0.593     2.761    dvid_1/TDMS_encoder_blue/O_buff_clkpixel
    SLICE_X63Y39         FDRE                                         r  dvid_1/TDMS_encoder_blue/e_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y39         FDRE (Prop_fdre_C_Q)         0.141     2.902 r  dvid_1/TDMS_encoder_blue/e_reg[0]/Q
                         net (fo=1, routed)           0.122     3.024    dvid_1/TDMS_encoder_blue_n_18
    SLICE_X62Y39         FDRE                                         r  dvid_1/latched_blue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.865     1.277    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.818     2.124    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.177 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.711    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.740 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         0.864     3.603    dvid_1/O_buff_clkpixel
    SLICE_X62Y39         FDRE                                         r  dvid_1/latched_blue_reg[0]/C
                         clock pessimism             -0.829     2.774    
    SLICE_X62Y39         FDRE (Hold_fdre_C_D)         0.075     2.849    dvid_1/latched_blue_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.849    
                         arrival time                           3.024    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 dvid_1/TDMS_encoder_red/e_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.579ns period=13.158ns})
  Destination:            dvid_1/latched_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.579ns period=13.158ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_pixel_unbuffered rise@0.000ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.037%)  route 0.125ns (46.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.596ns
    Source Clock Delay      (SCD):    2.755ns
    Clock Pessimism Removal (CPR):    0.826ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.802     1.027    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.551     1.603    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.489     2.142    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.168 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         0.587     2.755    dvid_1/TDMS_encoder_red/O_buff_clkpixel
    SLICE_X62Y30         FDRE                                         r  dvid_1/TDMS_encoder_red/e_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDRE (Prop_fdre_C_Q)         0.141     2.896 r  dvid_1/TDMS_encoder_red/e_reg[8]/Q
                         net (fo=1, routed)           0.125     3.021    dvid_1/TDMS_encoder_red_n_15
    SLICE_X62Y31         FDRE                                         r  dvid_1/latched_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.865     1.277    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.818     2.124    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.177 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.711    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.740 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         0.857     3.596    dvid_1/O_buff_clkpixel
    SLICE_X62Y31         FDRE                                         r  dvid_1/latched_red_reg[8]/C
                         clock pessimism             -0.826     2.770    
    SLICE_X62Y31         FDRE (Hold_fdre_C_D)         0.070     2.840    dvid_1/latched_red_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.840    
                         arrival time                           3.021    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 dvid_1/TDMS_encoder_red/e_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.579ns period=13.158ns})
  Destination:            dvid_1/latched_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.579ns period=13.158ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_pixel_unbuffered rise@0.000ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.128ns (52.039%)  route 0.118ns (47.961%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.596ns
    Source Clock Delay      (SCD):    2.755ns
    Clock Pessimism Removal (CPR):    0.826ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.802     1.027    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.551     1.603    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.489     2.142    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.168 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         0.587     2.755    dvid_1/TDMS_encoder_red/O_buff_clkpixel
    SLICE_X62Y30         FDRE                                         r  dvid_1/TDMS_encoder_red/e_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y30         FDRE (Prop_fdre_C_Q)         0.128     2.883 r  dvid_1/TDMS_encoder_red/e_reg[9]/Q
                         net (fo=1, routed)           0.118     3.001    dvid_1/TDMS_encoder_red_n_14
    SLICE_X62Y31         FDRE                                         r  dvid_1/latched_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.865     1.277    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.818     2.124    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.177 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.711    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.740 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         0.857     3.596    dvid_1/O_buff_clkpixel
    SLICE_X62Y31         FDRE                                         r  dvid_1/latched_red_reg[9]/C
                         clock pessimism             -0.826     2.770    
    SLICE_X62Y31         FDRE (Hold_fdre_C_D)         0.013     2.783    dvid_1/latched_red_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.783    
                         arrival time                           3.001    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 dvid_1/TDMS_encoder_blue/e_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.579ns period=13.158ns})
  Destination:            dvid_1/latched_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.579ns period=13.158ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_pixel_unbuffered rise@0.000ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.972%)  route 0.166ns (54.028%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.604ns
    Source Clock Delay      (SCD):    2.761ns
    Clock Pessimism Removal (CPR):    0.826ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.802     1.027    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.551     1.603    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.489     2.142    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.168 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         0.593     2.761    dvid_1/TDMS_encoder_blue/O_buff_clkpixel
    SLICE_X62Y39         FDRE                                         r  dvid_1/TDMS_encoder_blue/e_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y39         FDRE (Prop_fdre_C_Q)         0.141     2.902 r  dvid_1/TDMS_encoder_blue/e_reg[7]/Q
                         net (fo=1, routed)           0.166     3.068    dvid_1/TDMS_encoder_blue_n_11
    SLICE_X62Y40         FDRE                                         r  dvid_1/latched_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.865     1.277    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.818     2.124    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.177 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.711    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.740 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         0.865     3.604    dvid_1/O_buff_clkpixel
    SLICE_X62Y40         FDRE                                         r  dvid_1/latched_blue_reg[7]/C
                         clock pessimism             -0.826     2.778    
    SLICE_X62Y40         FDRE (Hold_fdre_C_D)         0.070     2.848    dvid_1/latched_blue_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.848    
                         arrival time                           3.068    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 dvid_1/TDMS_encoder_red/e_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.579ns period=13.158ns})
  Destination:            dvid_1/latched_red_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.579ns period=13.158ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_pixel_unbuffered rise@0.000ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.731%)  route 0.197ns (58.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.600ns
    Source Clock Delay      (SCD):    2.753ns
    Clock Pessimism Removal (CPR):    0.805ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.802     1.027    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.551     1.603    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.489     2.142    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.168 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         0.585     2.753    dvid_1/TDMS_encoder_red/O_buff_clkpixel
    SLICE_X61Y29         FDRE                                         r  dvid_1/TDMS_encoder_red/e_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y29         FDRE (Prop_fdre_C_Q)         0.141     2.894 r  dvid_1/TDMS_encoder_red/e_reg[5]/Q
                         net (fo=1, routed)           0.197     3.091    dvid_1/TDMS_encoder_red_n_18
    SLICE_X62Y36         FDRE                                         r  dvid_1/latched_red_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.865     1.277    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.818     2.124    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.177 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.711    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.740 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         0.861     3.600    dvid_1/O_buff_clkpixel
    SLICE_X62Y36         FDRE                                         r  dvid_1/latched_red_reg[5]/C
                         clock pessimism             -0.805     2.795    
    SLICE_X62Y36         FDRE (Hold_fdre_C_D)         0.066     2.861    dvid_1/latched_red_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.861    
                         arrival time                           3.091    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 dvid_1/TDMS_encoder_green/e_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.579ns period=13.158ns})
  Destination:            dvid_1/latched_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.579ns period=13.158ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_pixel_unbuffered rise@0.000ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.368%)  route 0.163ns (53.632%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.595ns
    Source Clock Delay      (SCD):    2.755ns
    Clock Pessimism Removal (CPR):    0.825ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.802     1.027    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.551     1.603    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.489     2.142    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.168 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         0.587     2.755    dvid_1/TDMS_encoder_green/O_buff_clkpixel
    SLICE_X58Y31         FDSE                                         r  dvid_1/TDMS_encoder_green/e_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y31         FDSE (Prop_fdse_C_Q)         0.141     2.896 r  dvid_1/TDMS_encoder_green/e_reg[4]/Q
                         net (fo=1, routed)           0.163     3.059    dvid_1/TDMS_encoder_green_n_17
    SLICE_X60Y32         FDRE                                         r  dvid_1/latched_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.865     1.277    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.818     2.124    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.177 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.711    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.740 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         0.856     3.595    dvid_1/O_buff_clkpixel
    SLICE_X60Y32         FDRE                                         r  dvid_1/latched_green_reg[4]/C
                         clock pessimism             -0.825     2.770    
    SLICE_X60Y32         FDRE (Hold_fdre_C_D)         0.059     2.829    dvid_1/latched_green_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.829    
                         arrival time                           3.059    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 dvid_1/TDMS_encoder_blue/e_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.579ns period=13.158ns})
  Destination:            dvid_1/latched_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.579ns period=13.158ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_pixel_unbuffered rise@0.000ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.603ns
    Source Clock Delay      (SCD):    2.761ns
    Clock Pessimism Removal (CPR):    0.842ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.802     1.027    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.551     1.603    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.489     2.142    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.168 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         0.593     2.761    dvid_1/TDMS_encoder_blue/O_buff_clkpixel
    SLICE_X63Y39         FDRE                                         r  dvid_1/TDMS_encoder_blue/e_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y39         FDRE (Prop_fdre_C_Q)         0.128     2.889 r  dvid_1/TDMS_encoder_blue/e_reg[6]/Q
                         net (fo=1, routed)           0.119     3.008    dvid_1/TDMS_encoder_blue_n_12
    SLICE_X63Y39         FDRE                                         r  dvid_1/latched_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.865     1.277    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.818     2.124    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.177 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.711    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.740 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         0.864     3.603    dvid_1/O_buff_clkpixel
    SLICE_X63Y39         FDRE                                         r  dvid_1/latched_blue_reg[6]/C
                         clock pessimism             -0.842     2.761    
    SLICE_X63Y39         FDRE (Hold_fdre_C_D)         0.017     2.778    dvid_1/latched_blue_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.778    
                         arrival time                           3.008    
  -------------------------------------------------------------------
                         slack                                  0.230    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock_pixel_unbuffered
Waveform(ns):       { 0.000 6.579 }
Period(ns):         13.158
Sources:            { clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         13.158      11.002     BUFGCTRL_X0Y1    clock_eng_1280_720A/BUFG_pclock/I
Min Period        n/a     MMCME2_ADV/CLKIN1   n/a            1.249         13.158      11.909     MMCME2_ADV_X1Y0  clock_eng_1280_720B/PLL_BASE_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         13.158      11.909     MMCME2_ADV_X0Y0  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         13.158      12.158     SLICE_X57Y35     Inst_vga_gen/queue_reg[0][hCounter][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.158      12.158     SLICE_X57Y36     Inst_vga_gen/queue_reg[0][hCounter][5]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.158      12.158     SLICE_X57Y36     Inst_vga_gen/queue_reg[0][hCounter][6]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.158      12.158     SLICE_X57Y36     Inst_vga_gen/queue_reg[0][hCounter][7]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.158      12.158     SLICE_X57Y37     Inst_vga_gen/queue_reg[0][hCounter][8]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.158      12.158     SLICE_X57Y37     Inst_vga_gen/queue_reg[0][hCounter][9]/C
Min Period        n/a     FDRE/C              n/a            1.000         13.158      12.158     SLICE_X56Y33     Inst_vga_gen/queue_reg[0][vCounter][0]/C
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       13.158      86.842     MMCME2_ADV_X1Y0  clock_eng_1280_720B/PLL_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.158      200.202    MMCME2_ADV_X0Y0  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            3.000         6.579       3.579      MMCME2_ADV_X1Y0  clock_eng_1280_720B/PLL_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            3.000         6.579       3.579      MMCME2_ADV_X1Y0  clock_eng_1280_720B/PLL_BASE_inst/CLKIN1
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         6.579       5.599      SLICE_X60Y37     Inst_vga_gen/queue_reg[14][blank]_srl15/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.579       5.599      SLICE_X60Y34     Inst_vga_gen/queue_reg[14][hCounter][0]_srl14/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.579       5.599      SLICE_X60Y34     Inst_vga_gen/queue_reg[14][hCounter][1]_srl14/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.579       5.599      SLICE_X60Y34     Inst_vga_gen/queue_reg[14][hCounter][2]_srl14/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.579       5.599      SLICE_X60Y34     Inst_vga_gen/queue_reg[14][hCounter][3]_srl14/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.579       5.599      SLICE_X60Y34     Inst_vga_gen/queue_reg[14][hCounter][4]_srl14/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.579       5.599      SLICE_X60Y34     Inst_vga_gen/queue_reg[14][hCounter][5]_srl14/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.579       5.599      SLICE_X60Y34     Inst_vga_gen/queue_reg[14][hCounter][6]_srl14/CLK
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            3.000         6.579       3.579      MMCME2_ADV_X1Y0  clock_eng_1280_720B/PLL_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            3.000         6.579       3.579      MMCME2_ADV_X1Y0  clock_eng_1280_720B/PLL_BASE_inst/CLKIN1
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.579       5.599      SLICE_X60Y37     Inst_vga_gen/queue_reg[14][blank]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.579       5.599      SLICE_X60Y34     Inst_vga_gen/queue_reg[14][hCounter][0]_srl14/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.579       5.599      SLICE_X60Y34     Inst_vga_gen/queue_reg[14][hCounter][1]_srl14/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.579       5.599      SLICE_X60Y34     Inst_vga_gen/queue_reg[14][hCounter][2]_srl14/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.579       5.599      SLICE_X60Y34     Inst_vga_gen/queue_reg[14][hCounter][3]_srl14/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.579       5.599      SLICE_X60Y34     Inst_vga_gen/queue_reg[14][hCounter][4]_srl14/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.579       5.599      SLICE_X60Y34     Inst_vga_gen/queue_reg[14][hCounter][5]_srl14/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         6.579       5.599      SLICE_X60Y34     Inst_vga_gen/queue_reg[14][hCounter][6]_srl14/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_feedback_1
  To Clock:  clk_feedback_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       11.909ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_feedback_1
Waveform(ns):       { 0.000 6.579 }
Period(ns):         13.158
Sources:            { clock_eng_1280_720B/PLL_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         13.158      11.909     MMCME2_ADV_X1Y0  clock_eng_1280_720B/PLL_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         13.158      11.909     MMCME2_ADV_X1Y0  clock_eng_1280_720B/PLL_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       13.158      86.842     MMCME2_ADV_X1Y0  clock_eng_1280_720B/PLL_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       13.158      200.202    MMCME2_ADV_X1Y0  clock_eng_1280_720B/PLL_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clock_x5pixel_unbuffered_1
  To Clock:  clock_x5pixel_unbuffered_1

Setup :           10  Failing Endpoints,  Worst Slack       -0.280ns,  Total Violation       -0.536ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.476ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.280ns  (required time - arrival time)
  Source:                 dvid_1/shift_green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock_x5pixel_unbuffered_1  {rise@0.000ns fall@1.316ns period=2.632ns})
  Destination:            dvid_1/ODDR2_green/D2
                            (rising edge-triggered cell ODDR clocked by clock_x5pixel_unbuffered_1  {rise@0.000ns fall@1.316ns period=2.632ns})
  Path Group:             clock_x5pixel_unbuffered_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.632ns  (clock_x5pixel_unbuffered_1 rise@2.632ns - clock_x5pixel_unbuffered_1 rise@0.000ns)
  Data Path Delay:        1.809ns  (logic 0.478ns (26.420%)  route 1.331ns (73.580%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.575ns = ( 14.206 - 2.632 ) 
    Source Clock Delay      (SCD):    12.300ns
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_x5pixel_unbuffered_1 rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.273     3.730    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.576     5.403    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.491 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.666     7.157    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.253 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         1.575     8.828    clock_eng_1280_720B/O_buff_clkpixel
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     8.916 r  clock_eng_1280_720B/PLL_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661    10.578    clock_eng_1280_720B/clock_x5pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.674 r  clock_eng_1280_720B/BUFG_pclockx5/O
                         net (fo=44, routed)          1.626    12.300    dvid_1/O_buff_clk5xpixel
    SLICE_X64Y53         FDRE                                         r  dvid_1/shift_green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y53         FDRE (Prop_fdre_C_Q)         0.478    12.778 r  dvid_1/shift_green_reg[1]/Q
                         net (fo=1, routed)           1.331    14.109    dvid_1/shift_green_reg_n_0_[1]
    OLOGIC_X1Y76         ODDR                                         r  dvid_1/ODDR2_green/D2
  -------------------------------------------------------------------    -------------------

                         (clock clock_x5pixel_unbuffered_1 rise edge)
                                                      2.632     2.632 r  
    A16                                               0.000     2.632 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     2.632    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     4.018 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.155     6.173    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.458     7.723    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.806 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.393    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.484 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         1.457    10.941    clock_eng_1280_720B/O_buff_clkpixel
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.024 r  clock_eng_1280_720B/PLL_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.605    clock_eng_1280_720B/clock_x5pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.696 r  clock_eng_1280_720B/BUFG_pclockx5/O
                         net (fo=44, routed)          1.510    14.206    dvid_1/O_buff_clk5xpixel
    OLOGIC_X1Y76         ODDR                                         r  dvid_1/ODDR2_green/C
                         clock pessimism              0.687    14.894    
                         clock uncertainty           -0.060    14.834    
    OLOGIC_X1Y76         ODDR (Setup_oddr_C_D2)      -1.005    13.829    dvid_1/ODDR2_green
  -------------------------------------------------------------------
                         required time                         13.829    
                         arrival time                         -14.109    
  -------------------------------------------------------------------
                         slack                                 -0.280    

Slack (VIOLATED) :        -0.073ns  (required time - arrival time)
  Source:                 dvid_1/shift_green_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock_x5pixel_unbuffered_1  {rise@0.000ns fall@1.316ns period=2.632ns})
  Destination:            dvid_1/ODDR2_green/D1
                            (rising edge-triggered cell ODDR clocked by clock_x5pixel_unbuffered_1  {rise@0.000ns fall@1.316ns period=2.632ns})
  Path Group:             clock_x5pixel_unbuffered_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.632ns  (clock_x5pixel_unbuffered_1 rise@2.632ns - clock_x5pixel_unbuffered_1 rise@0.000ns)
  Data Path Delay:        1.773ns  (logic 0.518ns (29.213%)  route 1.255ns (70.787%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.575ns = ( 14.206 - 2.632 ) 
    Source Clock Delay      (SCD):    12.300ns
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_x5pixel_unbuffered_1 rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.273     3.730    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.576     5.403    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.491 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.666     7.157    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.253 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         1.575     8.828    clock_eng_1280_720B/O_buff_clkpixel
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     8.916 r  clock_eng_1280_720B/PLL_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661    10.578    clock_eng_1280_720B/clock_x5pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.674 r  clock_eng_1280_720B/BUFG_pclockx5/O
                         net (fo=44, routed)          1.626    12.300    dvid_1/O_buff_clk5xpixel
    SLICE_X64Y53         FDRE                                         r  dvid_1/shift_green_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y53         FDRE (Prop_fdre_C_Q)         0.518    12.818 r  dvid_1/shift_green_reg[0]/Q
                         net (fo=1, routed)           1.255    14.073    dvid_1/shift_green_reg_n_0_[0]
    OLOGIC_X1Y76         ODDR                                         r  dvid_1/ODDR2_green/D1
  -------------------------------------------------------------------    -------------------

                         (clock clock_x5pixel_unbuffered_1 rise edge)
                                                      2.632     2.632 r  
    A16                                               0.000     2.632 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     2.632    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     4.018 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.155     6.173    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.458     7.723    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.806 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.393    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.484 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         1.457    10.941    clock_eng_1280_720B/O_buff_clkpixel
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.024 r  clock_eng_1280_720B/PLL_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.605    clock_eng_1280_720B/clock_x5pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.696 r  clock_eng_1280_720B/BUFG_pclockx5/O
                         net (fo=44, routed)          1.510    14.206    dvid_1/O_buff_clk5xpixel
    OLOGIC_X1Y76         ODDR                                         r  dvid_1/ODDR2_green/C
                         clock pessimism              0.687    14.894    
                         clock uncertainty           -0.060    14.834    
    OLOGIC_X1Y76         ODDR (Setup_oddr_C_D1)      -0.834    14.000    dvid_1/ODDR2_green
  -------------------------------------------------------------------
                         required time                         14.000    
                         arrival time                         -14.073    
  -------------------------------------------------------------------
                         slack                                 -0.073    

Slack (VIOLATED) :        -0.025ns  (required time - arrival time)
  Source:                 dvid_1/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clock_x5pixel_unbuffered_1  {rise@0.000ns fall@1.316ns period=2.632ns})
  Destination:            dvid_1/shift_blue_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clock_x5pixel_unbuffered_1  {rise@0.000ns fall@1.316ns period=2.632ns})
  Path Group:             clock_x5pixel_unbuffered_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.632ns  (clock_x5pixel_unbuffered_1 rise@2.632ns - clock_x5pixel_unbuffered_1 rise@0.000ns)
  Data Path Delay:        2.142ns  (logic 0.766ns (35.754%)  route 1.376ns (64.246%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.573ns = ( 14.205 - 2.632 ) 
    Source Clock Delay      (SCD):    12.300ns
    Clock Pessimism Removal (CPR):    0.701ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_x5pixel_unbuffered_1 rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.273     3.730    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.576     5.403    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.491 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.666     7.157    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.253 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         1.575     8.828    clock_eng_1280_720B/O_buff_clkpixel
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     8.916 r  clock_eng_1280_720B/PLL_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661    10.578    clock_eng_1280_720B/clock_x5pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.674 r  clock_eng_1280_720B/BUFG_pclockx5/O
                         net (fo=44, routed)          1.626    12.300    dvid_1/O_buff_clk5xpixel
    SLICE_X64Y54         FDRE                                         r  dvid_1/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDRE (Prop_fdre_C_Q)         0.518    12.818 r  dvid_1/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.667    13.484    dvid_1/shift_clock_reg_n_0_[9]
    SLICE_X64Y54         LUT6 (Prop_lut6_I1_O)        0.124    13.608 r  dvid_1/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.301    13.909    dvid_1/shift_red[9]_i_2_n_0
    SLICE_X65Y53         LUT5 (Prop_lut5_I0_O)        0.124    14.033 r  dvid_1/shift_red[9]_i_1/O
                         net (fo=30, routed)          0.409    14.442    dvid_1/shift_red[9]_i_1_n_0
    SLICE_X63Y53         FDRE                                         r  dvid_1/shift_blue_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock_x5pixel_unbuffered_1 rise edge)
                                                      2.632     2.632 r  
    A16                                               0.000     2.632 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     2.632    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     4.018 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.155     6.173    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.458     7.723    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.806 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.393    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.484 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         1.457    10.941    clock_eng_1280_720B/O_buff_clkpixel
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.024 r  clock_eng_1280_720B/PLL_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.605    clock_eng_1280_720B/clock_x5pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.696 r  clock_eng_1280_720B/BUFG_pclockx5/O
                         net (fo=44, routed)          1.509    14.205    dvid_1/O_buff_clk5xpixel
    SLICE_X63Y53         FDRE                                         r  dvid_1/shift_blue_reg[8]/C
                         clock pessimism              0.701    14.906    
                         clock uncertainty           -0.060    14.846    
    SLICE_X63Y53         FDRE (Setup_fdre_C_R)       -0.429    14.417    dvid_1/shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                         14.417    
                         arrival time                         -14.442    
  -------------------------------------------------------------------
                         slack                                 -0.025    

Slack (VIOLATED) :        -0.025ns  (required time - arrival time)
  Source:                 dvid_1/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clock_x5pixel_unbuffered_1  {rise@0.000ns fall@1.316ns period=2.632ns})
  Destination:            dvid_1/shift_blue_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clock_x5pixel_unbuffered_1  {rise@0.000ns fall@1.316ns period=2.632ns})
  Path Group:             clock_x5pixel_unbuffered_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.632ns  (clock_x5pixel_unbuffered_1 rise@2.632ns - clock_x5pixel_unbuffered_1 rise@0.000ns)
  Data Path Delay:        2.142ns  (logic 0.766ns (35.754%)  route 1.376ns (64.246%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.573ns = ( 14.205 - 2.632 ) 
    Source Clock Delay      (SCD):    12.300ns
    Clock Pessimism Removal (CPR):    0.701ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_x5pixel_unbuffered_1 rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.273     3.730    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.576     5.403    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.491 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.666     7.157    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.253 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         1.575     8.828    clock_eng_1280_720B/O_buff_clkpixel
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     8.916 r  clock_eng_1280_720B/PLL_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661    10.578    clock_eng_1280_720B/clock_x5pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.674 r  clock_eng_1280_720B/BUFG_pclockx5/O
                         net (fo=44, routed)          1.626    12.300    dvid_1/O_buff_clk5xpixel
    SLICE_X64Y54         FDRE                                         r  dvid_1/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDRE (Prop_fdre_C_Q)         0.518    12.818 r  dvid_1/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.667    13.484    dvid_1/shift_clock_reg_n_0_[9]
    SLICE_X64Y54         LUT6 (Prop_lut6_I1_O)        0.124    13.608 r  dvid_1/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.301    13.909    dvid_1/shift_red[9]_i_2_n_0
    SLICE_X65Y53         LUT5 (Prop_lut5_I0_O)        0.124    14.033 r  dvid_1/shift_red[9]_i_1/O
                         net (fo=30, routed)          0.409    14.442    dvid_1/shift_red[9]_i_1_n_0
    SLICE_X63Y53         FDRE                                         r  dvid_1/shift_blue_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock_x5pixel_unbuffered_1 rise edge)
                                                      2.632     2.632 r  
    A16                                               0.000     2.632 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     2.632    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     4.018 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.155     6.173    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.458     7.723    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.806 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.393    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.484 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         1.457    10.941    clock_eng_1280_720B/O_buff_clkpixel
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.024 r  clock_eng_1280_720B/PLL_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.605    clock_eng_1280_720B/clock_x5pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.696 r  clock_eng_1280_720B/BUFG_pclockx5/O
                         net (fo=44, routed)          1.509    14.205    dvid_1/O_buff_clk5xpixel
    SLICE_X63Y53         FDRE                                         r  dvid_1/shift_blue_reg[9]/C
                         clock pessimism              0.701    14.906    
                         clock uncertainty           -0.060    14.846    
    SLICE_X63Y53         FDRE (Setup_fdre_C_R)       -0.429    14.417    dvid_1/shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                         14.417    
                         arrival time                         -14.442    
  -------------------------------------------------------------------
                         slack                                 -0.025    

Slack (VIOLATED) :        -0.025ns  (required time - arrival time)
  Source:                 dvid_1/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clock_x5pixel_unbuffered_1  {rise@0.000ns fall@1.316ns period=2.632ns})
  Destination:            dvid_1/shift_green_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clock_x5pixel_unbuffered_1  {rise@0.000ns fall@1.316ns period=2.632ns})
  Path Group:             clock_x5pixel_unbuffered_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.632ns  (clock_x5pixel_unbuffered_1 rise@2.632ns - clock_x5pixel_unbuffered_1 rise@0.000ns)
  Data Path Delay:        2.142ns  (logic 0.766ns (35.754%)  route 1.376ns (64.246%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.573ns = ( 14.205 - 2.632 ) 
    Source Clock Delay      (SCD):    12.300ns
    Clock Pessimism Removal (CPR):    0.701ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_x5pixel_unbuffered_1 rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.273     3.730    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.576     5.403    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.491 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.666     7.157    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.253 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         1.575     8.828    clock_eng_1280_720B/O_buff_clkpixel
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     8.916 r  clock_eng_1280_720B/PLL_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661    10.578    clock_eng_1280_720B/clock_x5pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.674 r  clock_eng_1280_720B/BUFG_pclockx5/O
                         net (fo=44, routed)          1.626    12.300    dvid_1/O_buff_clk5xpixel
    SLICE_X64Y54         FDRE                                         r  dvid_1/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDRE (Prop_fdre_C_Q)         0.518    12.818 r  dvid_1/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.667    13.484    dvid_1/shift_clock_reg_n_0_[9]
    SLICE_X64Y54         LUT6 (Prop_lut6_I1_O)        0.124    13.608 r  dvid_1/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.301    13.909    dvid_1/shift_red[9]_i_2_n_0
    SLICE_X65Y53         LUT5 (Prop_lut5_I0_O)        0.124    14.033 r  dvid_1/shift_red[9]_i_1/O
                         net (fo=30, routed)          0.409    14.442    dvid_1/shift_red[9]_i_1_n_0
    SLICE_X63Y53         FDRE                                         r  dvid_1/shift_green_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock_x5pixel_unbuffered_1 rise edge)
                                                      2.632     2.632 r  
    A16                                               0.000     2.632 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     2.632    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     4.018 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.155     6.173    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.458     7.723    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.806 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.393    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.484 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         1.457    10.941    clock_eng_1280_720B/O_buff_clkpixel
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.024 r  clock_eng_1280_720B/PLL_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.605    clock_eng_1280_720B/clock_x5pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.696 r  clock_eng_1280_720B/BUFG_pclockx5/O
                         net (fo=44, routed)          1.509    14.205    dvid_1/O_buff_clk5xpixel
    SLICE_X63Y53         FDRE                                         r  dvid_1/shift_green_reg[8]/C
                         clock pessimism              0.701    14.906    
                         clock uncertainty           -0.060    14.846    
    SLICE_X63Y53         FDRE (Setup_fdre_C_R)       -0.429    14.417    dvid_1/shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                         14.417    
                         arrival time                         -14.442    
  -------------------------------------------------------------------
                         slack                                 -0.025    

Slack (VIOLATED) :        -0.025ns  (required time - arrival time)
  Source:                 dvid_1/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clock_x5pixel_unbuffered_1  {rise@0.000ns fall@1.316ns period=2.632ns})
  Destination:            dvid_1/shift_green_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clock_x5pixel_unbuffered_1  {rise@0.000ns fall@1.316ns period=2.632ns})
  Path Group:             clock_x5pixel_unbuffered_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.632ns  (clock_x5pixel_unbuffered_1 rise@2.632ns - clock_x5pixel_unbuffered_1 rise@0.000ns)
  Data Path Delay:        2.142ns  (logic 0.766ns (35.754%)  route 1.376ns (64.246%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.573ns = ( 14.205 - 2.632 ) 
    Source Clock Delay      (SCD):    12.300ns
    Clock Pessimism Removal (CPR):    0.701ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_x5pixel_unbuffered_1 rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.273     3.730    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.576     5.403    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.491 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.666     7.157    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.253 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         1.575     8.828    clock_eng_1280_720B/O_buff_clkpixel
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     8.916 r  clock_eng_1280_720B/PLL_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661    10.578    clock_eng_1280_720B/clock_x5pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.674 r  clock_eng_1280_720B/BUFG_pclockx5/O
                         net (fo=44, routed)          1.626    12.300    dvid_1/O_buff_clk5xpixel
    SLICE_X64Y54         FDRE                                         r  dvid_1/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDRE (Prop_fdre_C_Q)         0.518    12.818 r  dvid_1/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.667    13.484    dvid_1/shift_clock_reg_n_0_[9]
    SLICE_X64Y54         LUT6 (Prop_lut6_I1_O)        0.124    13.608 r  dvid_1/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.301    13.909    dvid_1/shift_red[9]_i_2_n_0
    SLICE_X65Y53         LUT5 (Prop_lut5_I0_O)        0.124    14.033 r  dvid_1/shift_red[9]_i_1/O
                         net (fo=30, routed)          0.409    14.442    dvid_1/shift_red[9]_i_1_n_0
    SLICE_X63Y53         FDRE                                         r  dvid_1/shift_green_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock_x5pixel_unbuffered_1 rise edge)
                                                      2.632     2.632 r  
    A16                                               0.000     2.632 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     2.632    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     4.018 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.155     6.173    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.458     7.723    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.806 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.393    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.484 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         1.457    10.941    clock_eng_1280_720B/O_buff_clkpixel
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.024 r  clock_eng_1280_720B/PLL_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.605    clock_eng_1280_720B/clock_x5pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.696 r  clock_eng_1280_720B/BUFG_pclockx5/O
                         net (fo=44, routed)          1.509    14.205    dvid_1/O_buff_clk5xpixel
    SLICE_X63Y53         FDRE                                         r  dvid_1/shift_green_reg[9]/C
                         clock pessimism              0.701    14.906    
                         clock uncertainty           -0.060    14.846    
    SLICE_X63Y53         FDRE (Setup_fdre_C_R)       -0.429    14.417    dvid_1/shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                         14.417    
                         arrival time                         -14.442    
  -------------------------------------------------------------------
                         slack                                 -0.025    

Slack (VIOLATED) :        -0.025ns  (required time - arrival time)
  Source:                 dvid_1/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clock_x5pixel_unbuffered_1  {rise@0.000ns fall@1.316ns period=2.632ns})
  Destination:            dvid_1/shift_red_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clock_x5pixel_unbuffered_1  {rise@0.000ns fall@1.316ns period=2.632ns})
  Path Group:             clock_x5pixel_unbuffered_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.632ns  (clock_x5pixel_unbuffered_1 rise@2.632ns - clock_x5pixel_unbuffered_1 rise@0.000ns)
  Data Path Delay:        2.142ns  (logic 0.766ns (35.754%)  route 1.376ns (64.246%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.573ns = ( 14.205 - 2.632 ) 
    Source Clock Delay      (SCD):    12.300ns
    Clock Pessimism Removal (CPR):    0.701ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_x5pixel_unbuffered_1 rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.273     3.730    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.576     5.403    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.491 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.666     7.157    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.253 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         1.575     8.828    clock_eng_1280_720B/O_buff_clkpixel
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     8.916 r  clock_eng_1280_720B/PLL_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661    10.578    clock_eng_1280_720B/clock_x5pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.674 r  clock_eng_1280_720B/BUFG_pclockx5/O
                         net (fo=44, routed)          1.626    12.300    dvid_1/O_buff_clk5xpixel
    SLICE_X64Y54         FDRE                                         r  dvid_1/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDRE (Prop_fdre_C_Q)         0.518    12.818 r  dvid_1/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.667    13.484    dvid_1/shift_clock_reg_n_0_[9]
    SLICE_X64Y54         LUT6 (Prop_lut6_I1_O)        0.124    13.608 r  dvid_1/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.301    13.909    dvid_1/shift_red[9]_i_2_n_0
    SLICE_X65Y53         LUT5 (Prop_lut5_I0_O)        0.124    14.033 r  dvid_1/shift_red[9]_i_1/O
                         net (fo=30, routed)          0.409    14.442    dvid_1/shift_red[9]_i_1_n_0
    SLICE_X63Y53         FDRE                                         r  dvid_1/shift_red_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock_x5pixel_unbuffered_1 rise edge)
                                                      2.632     2.632 r  
    A16                                               0.000     2.632 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     2.632    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     4.018 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.155     6.173    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.458     7.723    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.806 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.393    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.484 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         1.457    10.941    clock_eng_1280_720B/O_buff_clkpixel
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.024 r  clock_eng_1280_720B/PLL_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.605    clock_eng_1280_720B/clock_x5pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.696 r  clock_eng_1280_720B/BUFG_pclockx5/O
                         net (fo=44, routed)          1.509    14.205    dvid_1/O_buff_clk5xpixel
    SLICE_X63Y53         FDRE                                         r  dvid_1/shift_red_reg[8]/C
                         clock pessimism              0.701    14.906    
                         clock uncertainty           -0.060    14.846    
    SLICE_X63Y53         FDRE (Setup_fdre_C_R)       -0.429    14.417    dvid_1/shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                         14.417    
                         arrival time                         -14.442    
  -------------------------------------------------------------------
                         slack                                 -0.025    

Slack (VIOLATED) :        -0.025ns  (required time - arrival time)
  Source:                 dvid_1/shift_clock_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clock_x5pixel_unbuffered_1  {rise@0.000ns fall@1.316ns period=2.632ns})
  Destination:            dvid_1/shift_red_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clock_x5pixel_unbuffered_1  {rise@0.000ns fall@1.316ns period=2.632ns})
  Path Group:             clock_x5pixel_unbuffered_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.632ns  (clock_x5pixel_unbuffered_1 rise@2.632ns - clock_x5pixel_unbuffered_1 rise@0.000ns)
  Data Path Delay:        2.142ns  (logic 0.766ns (35.754%)  route 1.376ns (64.246%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.573ns = ( 14.205 - 2.632 ) 
    Source Clock Delay      (SCD):    12.300ns
    Clock Pessimism Removal (CPR):    0.701ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_x5pixel_unbuffered_1 rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.273     3.730    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.576     5.403    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.491 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.666     7.157    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.253 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         1.575     8.828    clock_eng_1280_720B/O_buff_clkpixel
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     8.916 r  clock_eng_1280_720B/PLL_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661    10.578    clock_eng_1280_720B/clock_x5pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.674 r  clock_eng_1280_720B/BUFG_pclockx5/O
                         net (fo=44, routed)          1.626    12.300    dvid_1/O_buff_clk5xpixel
    SLICE_X64Y54         FDRE                                         r  dvid_1/shift_clock_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDRE (Prop_fdre_C_Q)         0.518    12.818 r  dvid_1/shift_clock_reg[9]/Q
                         net (fo=2, routed)           0.667    13.484    dvid_1/shift_clock_reg_n_0_[9]
    SLICE_X64Y54         LUT6 (Prop_lut6_I1_O)        0.124    13.608 r  dvid_1/shift_red[9]_i_2/O
                         net (fo=1, routed)           0.301    13.909    dvid_1/shift_red[9]_i_2_n_0
    SLICE_X65Y53         LUT5 (Prop_lut5_I0_O)        0.124    14.033 r  dvid_1/shift_red[9]_i_1/O
                         net (fo=30, routed)          0.409    14.442    dvid_1/shift_red[9]_i_1_n_0
    SLICE_X63Y53         FDRE                                         r  dvid_1/shift_red_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock_x5pixel_unbuffered_1 rise edge)
                                                      2.632     2.632 r  
    A16                                               0.000     2.632 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     2.632    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     4.018 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.155     6.173    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.458     7.723    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.806 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.393    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.484 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         1.457    10.941    clock_eng_1280_720B/O_buff_clkpixel
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.024 r  clock_eng_1280_720B/PLL_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.605    clock_eng_1280_720B/clock_x5pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.696 r  clock_eng_1280_720B/BUFG_pclockx5/O
                         net (fo=44, routed)          1.509    14.205    dvid_1/O_buff_clk5xpixel
    SLICE_X63Y53         FDRE                                         r  dvid_1/shift_red_reg[9]/C
                         clock pessimism              0.701    14.906    
                         clock uncertainty           -0.060    14.846    
    SLICE_X63Y53         FDRE (Setup_fdre_C_R)       -0.429    14.417    dvid_1/shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                         14.417    
                         arrival time                         -14.442    
  -------------------------------------------------------------------
                         slack                                 -0.025    

Slack (VIOLATED) :        -0.024ns  (required time - arrival time)
  Source:                 dvid_1/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock_x5pixel_unbuffered_1  {rise@0.000ns fall@1.316ns period=2.632ns})
  Destination:            dvid_1/ODDR2_clock/D1
                            (rising edge-triggered cell ODDR clocked by clock_x5pixel_unbuffered_1  {rise@0.000ns fall@1.316ns period=2.632ns})
  Path Group:             clock_x5pixel_unbuffered_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.632ns  (clock_x5pixel_unbuffered_1 rise@2.632ns - clock_x5pixel_unbuffered_1 rise@0.000ns)
  Data Path Delay:        1.727ns  (logic 0.456ns (26.410%)  route 1.271ns (73.590%))
  Logic Levels:           0  
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.578ns = ( 14.209 - 2.632 ) 
    Source Clock Delay      (SCD):    12.300ns
    Clock Pessimism Removal (CPR):    0.687ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_x5pixel_unbuffered_1 rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.273     3.730    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.576     5.403    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.491 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.666     7.157    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.253 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         1.575     8.828    clock_eng_1280_720B/O_buff_clkpixel
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     8.916 r  clock_eng_1280_720B/PLL_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661    10.578    clock_eng_1280_720B/clock_x5pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.674 r  clock_eng_1280_720B/BUFG_pclockx5/O
                         net (fo=44, routed)          1.626    12.300    dvid_1/O_buff_clk5xpixel
    SLICE_X65Y55         FDRE                                         r  dvid_1/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y55         FDRE (Prop_fdre_C_Q)         0.456    12.756 r  dvid_1/shift_clock_reg[0]/Q
                         net (fo=3, routed)           1.271    14.026    dvid_1/shift_clock[0]
    OLOGIC_X1Y80         ODDR                                         r  dvid_1/ODDR2_clock/D1
  -------------------------------------------------------------------    -------------------

                         (clock clock_x5pixel_unbuffered_1 rise edge)
                                                      2.632     2.632 r  
    A16                                               0.000     2.632 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     2.632    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     4.018 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.155     6.173    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.458     7.723    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.806 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.393    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.484 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         1.457    10.941    clock_eng_1280_720B/O_buff_clkpixel
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.024 r  clock_eng_1280_720B/PLL_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.605    clock_eng_1280_720B/clock_x5pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.696 r  clock_eng_1280_720B/BUFG_pclockx5/O
                         net (fo=44, routed)          1.513    14.209    dvid_1/O_buff_clk5xpixel
    OLOGIC_X1Y80         ODDR                                         r  dvid_1/ODDR2_clock/C
                         clock pessimism              0.687    14.897    
                         clock uncertainty           -0.060    14.837    
    OLOGIC_X1Y80         ODDR (Setup_oddr_C_D1)      -0.834    14.003    dvid_1/ODDR2_clock
  -------------------------------------------------------------------
                         required time                         14.003    
                         arrival time                         -14.026    
  -------------------------------------------------------------------
                         slack                                 -0.024    

Slack (VIOLATED) :        -0.010ns  (required time - arrival time)
  Source:                 dvid_1/shift_red_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock_x5pixel_unbuffered_1  {rise@0.000ns fall@1.316ns period=2.632ns})
  Destination:            dvid_1/ODDR2_red/D2
                            (rising edge-triggered cell ODDR clocked by clock_x5pixel_unbuffered_1  {rise@0.000ns fall@1.316ns period=2.632ns})
  Path Group:             clock_x5pixel_unbuffered_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.632ns  (clock_x5pixel_unbuffered_1 rise@2.632ns - clock_x5pixel_unbuffered_1 rise@0.000ns)
  Data Path Delay:        1.483ns  (logic 0.419ns (28.255%)  route 1.064ns (71.745%))
  Logic Levels:           0  
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.598ns = ( 14.230 - 2.632 ) 
    Source Clock Delay      (SCD):    12.300ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_x5pixel_unbuffered_1 rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.273     3.730    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.576     5.403    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.491 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.666     7.157    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.253 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         1.575     8.828    clock_eng_1280_720B/O_buff_clkpixel
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     8.916 r  clock_eng_1280_720B/PLL_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661    10.578    clock_eng_1280_720B/clock_x5pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.674 r  clock_eng_1280_720B/BUFG_pclockx5/O
                         net (fo=44, routed)          1.626    12.300    dvid_1/O_buff_clk5xpixel
    SLICE_X63Y54         FDRE                                         r  dvid_1/shift_red_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y54         FDRE (Prop_fdre_C_Q)         0.419    12.719 r  dvid_1/shift_red_reg[1]/Q
                         net (fo=1, routed)           1.064    13.783    dvid_1/D1
    OLOGIC_X1Y40         ODDR                                         r  dvid_1/ODDR2_red/D2
  -------------------------------------------------------------------    -------------------

                         (clock clock_x5pixel_unbuffered_1 rise edge)
                                                      2.632     2.632 r  
    A16                                               0.000     2.632 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     2.632    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     4.018 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.155     6.173    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.458     7.723    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.806 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.393    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.484 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         1.457    10.941    clock_eng_1280_720B/O_buff_clkpixel
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.024 r  clock_eng_1280_720B/PLL_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.605    clock_eng_1280_720B/clock_x5pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.696 r  clock_eng_1280_720B/BUFG_pclockx5/O
                         net (fo=44, routed)          1.534    14.230    dvid_1/O_buff_clk5xpixel
    OLOGIC_X1Y40         ODDR                                         r  dvid_1/ODDR2_red/C
                         clock pessimism              0.609    14.839    
                         clock uncertainty           -0.060    14.779    
    OLOGIC_X1Y40         ODDR (Setup_oddr_C_D2)      -1.006    13.773    dvid_1/ODDR2_red
  -------------------------------------------------------------------
                         required time                         13.773    
                         arrival time                         -13.783    
  -------------------------------------------------------------------
                         slack                                 -0.010    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 dvid_1/shift_clock_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clock_x5pixel_unbuffered_1  {rise@0.000ns fall@1.316ns period=2.632ns})
  Destination:            dvid_1/shift_clock_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clock_x5pixel_unbuffered_1  {rise@0.000ns fall@1.316ns period=2.632ns})
  Path Group:             clock_x5pixel_unbuffered_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_x5pixel_unbuffered_1 rise@0.000ns - clock_x5pixel_unbuffered_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.795%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.031ns
    Source Clock Delay      (SCD):    3.871ns
    Clock Pessimism Removal (CPR):    1.144ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_x5pixel_unbuffered_1 rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.802     1.027    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.551     1.603    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.489     2.142    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.168 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         0.549     2.717    clock_eng_1280_720B/O_buff_clkpixel
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.767 r  clock_eng_1280_720B/PLL_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     3.253    clock_eng_1280_720B/clock_x5pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.279 r  clock_eng_1280_720B/BUFG_pclockx5/O
                         net (fo=44, routed)          0.593     3.871    dvid_1/O_buff_clk5xpixel
    SLICE_X65Y54         FDRE                                         r  dvid_1/shift_clock_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y54         FDRE (Prop_fdre_C_Q)         0.141     4.012 r  dvid_1/shift_clock_reg[7]/Q
                         net (fo=2, routed)           0.121     4.134    dvid_1/shift_clock_reg_n_0_[7]
    SLICE_X65Y53         FDRE                                         r  dvid_1/shift_clock_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_x5pixel_unbuffered_1 rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.865     1.277    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.818     2.124    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.177 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.711    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.740 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         0.817     3.556    clock_eng_1280_720B/O_buff_clkpixel
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.609 r  clock_eng_1280_720B/PLL_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     4.139    clock_eng_1280_720B/clock_x5pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.168 r  clock_eng_1280_720B/BUFG_pclockx5/O
                         net (fo=44, routed)          0.863     5.031    dvid_1/O_buff_clk5xpixel
    SLICE_X65Y53         FDRE                                         r  dvid_1/shift_clock_reg[5]/C
                         clock pessimism             -1.144     3.887    
    SLICE_X65Y53         FDRE (Hold_fdre_C_D)         0.066     3.953    dvid_1/shift_clock_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.953    
                         arrival time                           4.134    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 dvid_1/shift_clock_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock_x5pixel_unbuffered_1  {rise@0.000ns fall@1.316ns period=2.632ns})
  Destination:            dvid_1/shift_clock_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clock_x5pixel_unbuffered_1  {rise@0.000ns fall@1.316ns period=2.632ns})
  Path Group:             clock_x5pixel_unbuffered_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_x5pixel_unbuffered_1 rise@0.000ns - clock_x5pixel_unbuffered_1 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.658%)  route 0.137ns (49.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.031ns
    Source Clock Delay      (SCD):    3.871ns
    Clock Pessimism Removal (CPR):    1.144ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_x5pixel_unbuffered_1 rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.802     1.027    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.551     1.603    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.489     2.142    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.168 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         0.549     2.717    clock_eng_1280_720B/O_buff_clkpixel
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.767 r  clock_eng_1280_720B/PLL_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     3.253    clock_eng_1280_720B/clock_x5pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.279 r  clock_eng_1280_720B/BUFG_pclockx5/O
                         net (fo=44, routed)          0.593     3.871    dvid_1/O_buff_clk5xpixel
    SLICE_X65Y55         FDRE                                         r  dvid_1/shift_clock_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y55         FDRE (Prop_fdre_C_Q)         0.141     4.012 r  dvid_1/shift_clock_reg[0]/Q
                         net (fo=3, routed)           0.137     4.150    dvid_1/shift_clock[0]
    SLICE_X65Y54         FDRE                                         r  dvid_1/shift_clock_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_x5pixel_unbuffered_1 rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.865     1.277    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.818     2.124    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.177 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.711    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.740 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         0.817     3.556    clock_eng_1280_720B/O_buff_clkpixel
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.609 r  clock_eng_1280_720B/PLL_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     4.139    clock_eng_1280_720B/clock_x5pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.168 r  clock_eng_1280_720B/BUFG_pclockx5/O
                         net (fo=44, routed)          0.863     5.031    dvid_1/O_buff_clk5xpixel
    SLICE_X65Y54         FDRE                                         r  dvid_1/shift_clock_reg[8]/C
                         clock pessimism             -1.144     3.887    
    SLICE_X65Y54         FDRE (Hold_fdre_C_D)         0.072     3.959    dvid_1/shift_clock_reg[8]
  -------------------------------------------------------------------
                         required time                         -3.959    
                         arrival time                           4.150    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 dvid_1/shift_clock_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clock_x5pixel_unbuffered_1  {rise@0.000ns fall@1.316ns period=2.632ns})
  Destination:            dvid_1/shift_clock_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clock_x5pixel_unbuffered_1  {rise@0.000ns fall@1.316ns period=2.632ns})
  Path Group:             clock_x5pixel_unbuffered_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_x5pixel_unbuffered_1 rise@0.000ns - clock_x5pixel_unbuffered_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.387%)  route 0.123ns (46.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.031ns
    Source Clock Delay      (SCD):    3.871ns
    Clock Pessimism Removal (CPR):    1.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_x5pixel_unbuffered_1 rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.802     1.027    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.551     1.603    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.489     2.142    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.168 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         0.549     2.717    clock_eng_1280_720B/O_buff_clkpixel
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.767 r  clock_eng_1280_720B/PLL_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     3.253    clock_eng_1280_720B/clock_x5pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.279 r  clock_eng_1280_720B/BUFG_pclockx5/O
                         net (fo=44, routed)          0.593     3.871    dvid_1/O_buff_clk5xpixel
    SLICE_X65Y54         FDRE                                         r  dvid_1/shift_clock_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y54         FDRE (Prop_fdre_C_Q)         0.141     4.012 r  dvid_1/shift_clock_reg[8]/Q
                         net (fo=2, routed)           0.123     4.136    dvid_1/shift_clock_reg_n_0_[8]
    SLICE_X64Y54         FDRE                                         r  dvid_1/shift_clock_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_x5pixel_unbuffered_1 rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.865     1.277    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.818     2.124    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.177 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.711    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.740 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         0.817     3.556    clock_eng_1280_720B/O_buff_clkpixel
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.609 r  clock_eng_1280_720B/PLL_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     4.139    clock_eng_1280_720B/clock_x5pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.168 r  clock_eng_1280_720B/BUFG_pclockx5/O
                         net (fo=44, routed)          0.863     5.031    dvid_1/O_buff_clk5xpixel
    SLICE_X64Y54         FDRE                                         r  dvid_1/shift_clock_reg[6]/C
                         clock pessimism             -1.147     3.884    
    SLICE_X64Y54         FDRE (Hold_fdre_C_D)         0.059     3.943    dvid_1/shift_clock_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.943    
                         arrival time                           4.136    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 dvid_1/shift_clock_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clock_x5pixel_unbuffered_1  {rise@0.000ns fall@1.316ns period=2.632ns})
  Destination:            dvid_1/shift_clock_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clock_x5pixel_unbuffered_1  {rise@0.000ns fall@1.316ns period=2.632ns})
  Path Group:             clock_x5pixel_unbuffered_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_x5pixel_unbuffered_1 rise@0.000ns - clock_x5pixel_unbuffered_1 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.522%)  route 0.121ns (42.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.031ns
    Source Clock Delay      (SCD):    3.871ns
    Clock Pessimism Removal (CPR):    1.144ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_x5pixel_unbuffered_1 rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.802     1.027    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.551     1.603    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.489     2.142    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.168 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         0.549     2.717    clock_eng_1280_720B/O_buff_clkpixel
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.767 r  clock_eng_1280_720B/PLL_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     3.253    clock_eng_1280_720B/clock_x5pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.279 r  clock_eng_1280_720B/BUFG_pclockx5/O
                         net (fo=44, routed)          0.593     3.871    dvid_1/O_buff_clk5xpixel
    SLICE_X64Y54         FDRE                                         r  dvid_1/shift_clock_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y54         FDRE (Prop_fdre_C_Q)         0.164     4.035 r  dvid_1/shift_clock_reg[6]/Q
                         net (fo=2, routed)           0.121     4.157    dvid_1/shift_clock_reg_n_0_[6]
    SLICE_X65Y53         FDRE                                         r  dvid_1/shift_clock_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_x5pixel_unbuffered_1 rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.865     1.277    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.818     2.124    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.177 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.711    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.740 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         0.817     3.556    clock_eng_1280_720B/O_buff_clkpixel
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.609 r  clock_eng_1280_720B/PLL_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     4.139    clock_eng_1280_720B/clock_x5pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.168 r  clock_eng_1280_720B/BUFG_pclockx5/O
                         net (fo=44, routed)          0.863     5.031    dvid_1/O_buff_clk5xpixel
    SLICE_X65Y53         FDRE                                         r  dvid_1/shift_clock_reg[4]/C
                         clock pessimism             -1.144     3.887    
    SLICE_X65Y53         FDRE (Hold_fdre_C_D)         0.070     3.957    dvid_1/shift_clock_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.957    
                         arrival time                           4.157    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 dvid_1/shift_blue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clock_x5pixel_unbuffered_1  {rise@0.000ns fall@1.316ns period=2.632ns})
  Destination:            dvid_1/shift_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clock_x5pixel_unbuffered_1  {rise@0.000ns fall@1.316ns period=2.632ns})
  Path Group:             clock_x5pixel_unbuffered_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_x5pixel_unbuffered_1 rise@0.000ns - clock_x5pixel_unbuffered_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.186ns (50.000%)  route 0.186ns (50.000%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.031ns
    Source Clock Delay      (SCD):    3.871ns
    Clock Pessimism Removal (CPR):    1.144ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_x5pixel_unbuffered_1 rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.802     1.027    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.551     1.603    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.489     2.142    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.168 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         0.549     2.717    clock_eng_1280_720B/O_buff_clkpixel
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.767 r  clock_eng_1280_720B/PLL_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     3.253    clock_eng_1280_720B/clock_x5pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.279 r  clock_eng_1280_720B/BUFG_pclockx5/O
                         net (fo=44, routed)          0.593     3.871    dvid_1/O_buff_clk5xpixel
    SLICE_X62Y53         FDRE                                         r  dvid_1/shift_blue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y53         FDRE (Prop_fdre_C_Q)         0.141     4.012 r  dvid_1/shift_blue_reg[6]/Q
                         net (fo=1, routed)           0.186     4.198    dvid_1/shift_blue[6]
    SLICE_X64Y53         LUT3 (Prop_lut3_I0_O)        0.045     4.243 r  dvid_1/shift_blue[4]_i_1/O
                         net (fo=1, routed)           0.000     4.243    dvid_1/shift_blue_0[4]
    SLICE_X64Y53         FDRE                                         r  dvid_1/shift_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_x5pixel_unbuffered_1 rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.865     1.277    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.818     2.124    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.177 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.711    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.740 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         0.817     3.556    clock_eng_1280_720B/O_buff_clkpixel
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.609 r  clock_eng_1280_720B/PLL_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     4.139    clock_eng_1280_720B/clock_x5pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.168 r  clock_eng_1280_720B/BUFG_pclockx5/O
                         net (fo=44, routed)          0.863     5.031    dvid_1/O_buff_clk5xpixel
    SLICE_X64Y53         FDRE                                         r  dvid_1/shift_blue_reg[4]/C
                         clock pessimism             -1.144     3.887    
    SLICE_X64Y53         FDRE (Hold_fdre_C_D)         0.121     4.008    dvid_1/shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.008    
                         arrival time                           4.243    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 dvid_1/shift_clock_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock_x5pixel_unbuffered_1  {rise@0.000ns fall@1.316ns period=2.632ns})
  Destination:            dvid_1/shift_clock_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock_x5pixel_unbuffered_1  {rise@0.000ns fall@1.316ns period=2.632ns})
  Path Group:             clock_x5pixel_unbuffered_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_x5pixel_unbuffered_1 rise@0.000ns - clock_x5pixel_unbuffered_1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.164ns (46.642%)  route 0.188ns (53.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.031ns
    Source Clock Delay      (SCD):    3.871ns
    Clock Pessimism Removal (CPR):    1.144ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_x5pixel_unbuffered_1 rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.802     1.027    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.551     1.603    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.489     2.142    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.168 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         0.549     2.717    clock_eng_1280_720B/O_buff_clkpixel
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.767 r  clock_eng_1280_720B/PLL_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     3.253    clock_eng_1280_720B/clock_x5pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.279 r  clock_eng_1280_720B/BUFG_pclockx5/O
                         net (fo=44, routed)          0.593     3.871    dvid_1/O_buff_clk5xpixel
    SLICE_X64Y53         FDRE                                         r  dvid_1/shift_clock_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y53         FDRE (Prop_fdre_C_Q)         0.164     4.035 r  dvid_1/shift_clock_reg[2]/Q
                         net (fo=2, routed)           0.188     4.223    dvid_1/shift_clock_reg_n_0_[2]
    SLICE_X65Y55         FDRE                                         r  dvid_1/shift_clock_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_x5pixel_unbuffered_1 rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.865     1.277    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.818     2.124    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.177 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.711    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.740 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         0.817     3.556    clock_eng_1280_720B/O_buff_clkpixel
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.609 r  clock_eng_1280_720B/PLL_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     4.139    clock_eng_1280_720B/clock_x5pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.168 r  clock_eng_1280_720B/BUFG_pclockx5/O
                         net (fo=44, routed)          0.863     5.031    dvid_1/O_buff_clk5xpixel
    SLICE_X65Y55         FDRE                                         r  dvid_1/shift_clock_reg[0]/C
                         clock pessimism             -1.144     3.887    
    SLICE_X65Y55         FDRE (Hold_fdre_C_D)         0.070     3.957    dvid_1/shift_clock_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.957    
                         arrival time                           4.223    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 dvid_1/shift_green_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_x5pixel_unbuffered_1  {rise@0.000ns fall@1.316ns period=2.632ns})
  Destination:            dvid_1/shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock_x5pixel_unbuffered_1  {rise@0.000ns fall@1.316ns period=2.632ns})
  Path Group:             clock_x5pixel_unbuffered_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_x5pixel_unbuffered_1 rise@0.000ns - clock_x5pixel_unbuffered_1 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.227ns (54.855%)  route 0.187ns (45.145%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.031ns
    Source Clock Delay      (SCD):    3.872ns
    Clock Pessimism Removal (CPR):    1.144ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_x5pixel_unbuffered_1 rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.802     1.027    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.551     1.603    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.489     2.142    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.168 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         0.549     2.717    clock_eng_1280_720B/O_buff_clkpixel
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.767 r  clock_eng_1280_720B/PLL_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     3.253    clock_eng_1280_720B/clock_x5pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.279 r  clock_eng_1280_720B/BUFG_pclockx5/O
                         net (fo=44, routed)          0.594     3.872    dvid_1/O_buff_clk5xpixel
    SLICE_X63Y52         FDRE                                         r  dvid_1/shift_green_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y52         FDRE (Prop_fdre_C_Q)         0.128     4.000 r  dvid_1/shift_green_reg[3]/Q
                         net (fo=1, routed)           0.187     4.187    dvid_1/shift_green[3]
    SLICE_X64Y53         LUT3 (Prop_lut3_I0_O)        0.099     4.286 r  dvid_1/shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000     4.286    dvid_1/shift_green_1[1]
    SLICE_X64Y53         FDRE                                         r  dvid_1/shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_x5pixel_unbuffered_1 rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.865     1.277    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.818     2.124    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.177 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.711    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.740 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         0.817     3.556    clock_eng_1280_720B/O_buff_clkpixel
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.609 r  clock_eng_1280_720B/PLL_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     4.139    clock_eng_1280_720B/clock_x5pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.168 r  clock_eng_1280_720B/BUFG_pclockx5/O
                         net (fo=44, routed)          0.863     5.031    dvid_1/O_buff_clk5xpixel
    SLICE_X64Y53         FDRE                                         r  dvid_1/shift_green_reg[1]/C
                         clock pessimism             -1.144     3.887    
    SLICE_X64Y53         FDRE (Hold_fdre_C_D)         0.131     4.018    dvid_1/shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.018    
                         arrival time                           4.286    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 dvid_1/shift_red_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clock_x5pixel_unbuffered_1  {rise@0.000ns fall@1.316ns period=2.632ns})
  Destination:            dvid_1/shift_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock_x5pixel_unbuffered_1  {rise@0.000ns fall@1.316ns period=2.632ns})
  Path Group:             clock_x5pixel_unbuffered_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_x5pixel_unbuffered_1 rise@0.000ns - clock_x5pixel_unbuffered_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.337%)  route 0.191ns (50.663%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.032ns
    Source Clock Delay      (SCD):    3.871ns
    Clock Pessimism Removal (CPR):    1.144ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_x5pixel_unbuffered_1 rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.802     1.027    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.551     1.603    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.489     2.142    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.168 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         0.549     2.717    clock_eng_1280_720B/O_buff_clkpixel
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.767 r  clock_eng_1280_720B/PLL_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     3.253    clock_eng_1280_720B/clock_x5pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.279 r  clock_eng_1280_720B/BUFG_pclockx5/O
                         net (fo=44, routed)          0.593     3.871    dvid_1/O_buff_clk5xpixel
    SLICE_X62Y53         FDRE                                         r  dvid_1/shift_red_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y53         FDRE (Prop_fdre_C_Q)         0.141     4.012 r  dvid_1/shift_red_reg[4]/Q
                         net (fo=1, routed)           0.191     4.203    dvid_1/data1[2]
    SLICE_X63Y52         LUT3 (Prop_lut3_I0_O)        0.045     4.248 r  dvid_1/shift_red[2]_i_1/O
                         net (fo=1, routed)           0.000     4.248    dvid_1/shift_red[2]
    SLICE_X63Y52         FDRE                                         r  dvid_1/shift_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_x5pixel_unbuffered_1 rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.865     1.277    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.818     2.124    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.177 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.711    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.740 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         0.817     3.556    clock_eng_1280_720B/O_buff_clkpixel
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.609 r  clock_eng_1280_720B/PLL_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     4.139    clock_eng_1280_720B/clock_x5pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.168 r  clock_eng_1280_720B/BUFG_pclockx5/O
                         net (fo=44, routed)          0.864     5.032    dvid_1/O_buff_clk5xpixel
    SLICE_X63Y52         FDRE                                         r  dvid_1/shift_red_reg[2]/C
                         clock pessimism             -1.144     3.888    
    SLICE_X63Y52         FDRE (Hold_fdre_C_D)         0.092     3.980    dvid_1/shift_red_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.980    
                         arrival time                           4.248    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 dvid_1/shift_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock_x5pixel_unbuffered_1  {rise@0.000ns fall@1.316ns period=2.632ns})
  Destination:            dvid_1/shift_clock_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clock_x5pixel_unbuffered_1  {rise@0.000ns fall@1.316ns period=2.632ns})
  Path Group:             clock_x5pixel_unbuffered_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_x5pixel_unbuffered_1 rise@0.000ns - clock_x5pixel_unbuffered_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.141ns (41.846%)  route 0.196ns (58.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.031ns
    Source Clock Delay      (SCD):    3.871ns
    Clock Pessimism Removal (CPR):    1.144ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_x5pixel_unbuffered_1 rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.802     1.027    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.551     1.603    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.489     2.142    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.168 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         0.549     2.717    clock_eng_1280_720B/O_buff_clkpixel
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.767 r  clock_eng_1280_720B/PLL_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     3.253    clock_eng_1280_720B/clock_x5pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.279 r  clock_eng_1280_720B/BUFG_pclockx5/O
                         net (fo=44, routed)          0.593     3.871    dvid_1/O_buff_clk5xpixel
    SLICE_X65Y55         FDRE                                         r  dvid_1/shift_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y55         FDRE (Prop_fdre_C_Q)         0.141     4.012 r  dvid_1/shift_clock_reg[1]/Q
                         net (fo=3, routed)           0.196     4.208    dvid_1/shift_clock[1]
    SLICE_X64Y54         FDRE                                         r  dvid_1/shift_clock_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_x5pixel_unbuffered_1 rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.865     1.277    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.818     2.124    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.177 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.711    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.740 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         0.817     3.556    clock_eng_1280_720B/O_buff_clkpixel
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.609 r  clock_eng_1280_720B/PLL_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     4.139    clock_eng_1280_720B/clock_x5pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.168 r  clock_eng_1280_720B/BUFG_pclockx5/O
                         net (fo=44, routed)          0.863     5.031    dvid_1/O_buff_clk5xpixel
    SLICE_X64Y54         FDRE                                         r  dvid_1/shift_clock_reg[9]/C
                         clock pessimism             -1.144     3.887    
    SLICE_X64Y54         FDRE (Hold_fdre_C_D)         0.052     3.939    dvid_1/shift_clock_reg[9]
  -------------------------------------------------------------------
                         required time                         -3.939    
                         arrival time                           4.208    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 dvid_1/shift_green_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clock_x5pixel_unbuffered_1  {rise@0.000ns fall@1.316ns period=2.632ns})
  Destination:            dvid_1/shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clock_x5pixel_unbuffered_1  {rise@0.000ns fall@1.316ns period=2.632ns})
  Path Group:             clock_x5pixel_unbuffered_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_x5pixel_unbuffered_1 rise@0.000ns - clock_x5pixel_unbuffered_1 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.183ns (46.309%)  route 0.212ns (53.691%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.031ns
    Source Clock Delay      (SCD):    3.871ns
    Clock Pessimism Removal (CPR):    1.144ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_x5pixel_unbuffered_1 rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.802     1.027    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.551     1.603    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.489     2.142    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.168 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         0.549     2.717    clock_eng_1280_720B/O_buff_clkpixel
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.767 r  clock_eng_1280_720B/PLL_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.486     3.253    clock_eng_1280_720B/clock_x5pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     3.279 r  clock_eng_1280_720B/BUFG_pclockx5/O
                         net (fo=44, routed)          0.593     3.871    dvid_1/O_buff_clk5xpixel
    SLICE_X63Y53         FDRE                                         r  dvid_1/shift_green_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y53         FDRE (Prop_fdre_C_Q)         0.141     4.012 r  dvid_1/shift_green_reg[9]/Q
                         net (fo=1, routed)           0.212     4.225    dvid_1/shift_green[9]
    SLICE_X63Y54         LUT3 (Prop_lut3_I0_O)        0.042     4.267 r  dvid_1/shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000     4.267    dvid_1/shift_green_1[7]
    SLICE_X63Y54         FDRE                                         r  dvid_1/shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_x5pixel_unbuffered_1 rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.865     1.277    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.818     2.124    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.177 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.711    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.740 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         0.817     3.556    clock_eng_1280_720B/O_buff_clkpixel
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.609 r  clock_eng_1280_720B/PLL_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     4.139    clock_eng_1280_720B/clock_x5pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.168 r  clock_eng_1280_720B/BUFG_pclockx5/O
                         net (fo=44, routed)          0.863     5.031    dvid_1/O_buff_clk5xpixel
    SLICE_X63Y54         FDRE                                         r  dvid_1/shift_green_reg[7]/C
                         clock pessimism             -1.144     3.887    
    SLICE_X63Y54         FDRE (Hold_fdre_C_D)         0.107     3.994    dvid_1/shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                         -3.994    
                         arrival time                           4.267    
  -------------------------------------------------------------------
                         slack                                  0.272    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock_x5pixel_unbuffered_1
Waveform(ns):       { 0.000 1.316 }
Period(ns):         2.632
Sources:            { clock_eng_1280_720B/PLL_BASE_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         2.632       0.476      BUFGCTRL_X0Y0    clock_eng_1280_720B/BUFG_pclockx5/I
Min Period        n/a     ODDR/C              n/a            1.474         2.632       1.158      OLOGIC_X1Y46     dvid_1/ODDR2_blue/C
Min Period        n/a     ODDR/C              n/a            1.474         2.632       1.158      OLOGIC_X1Y80     dvid_1/ODDR2_clock/C
Min Period        n/a     ODDR/C              n/a            1.474         2.632       1.158      OLOGIC_X1Y76     dvid_1/ODDR2_green/C
Min Period        n/a     ODDR/C              n/a            1.474         2.632       1.158      OLOGIC_X1Y40     dvid_1/ODDR2_red/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         2.632       1.383      MMCME2_ADV_X1Y0  clock_eng_1280_720B/PLL_BASE_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         2.632       1.632      SLICE_X65Y53     dvid_1/shift_blue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.632       1.632      SLICE_X65Y53     dvid_1/shift_blue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.632       1.632      SLICE_X63Y52     dvid_1/shift_blue_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         2.632       1.632      SLICE_X63Y52     dvid_1/shift_blue_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.632       210.728    MMCME2_ADV_X1Y0  clock_eng_1280_720B/PLL_BASE_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.316       0.816      SLICE_X65Y53     dvid_1/shift_blue_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.316       0.816      SLICE_X65Y53     dvid_1/shift_blue_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.316       0.816      SLICE_X63Y52     dvid_1/shift_blue_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.316       0.816      SLICE_X63Y52     dvid_1/shift_blue_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.316       0.816      SLICE_X64Y53     dvid_1/shift_blue_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.316       0.816      SLICE_X64Y53     dvid_1/shift_blue_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.316       0.816      SLICE_X62Y53     dvid_1/shift_blue_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.316       0.816      SLICE_X62Y53     dvid_1/shift_blue_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.316       0.816      SLICE_X63Y53     dvid_1/shift_blue_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         1.316       0.816      SLICE_X63Y53     dvid_1/shift_blue_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.316       0.816      SLICE_X65Y53     dvid_1/shift_blue_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.316       0.816      SLICE_X65Y53     dvid_1/shift_blue_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.316       0.816      SLICE_X63Y52     dvid_1/shift_blue_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.316       0.816      SLICE_X63Y52     dvid_1/shift_blue_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.316       0.816      SLICE_X64Y53     dvid_1/shift_blue_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.316       0.816      SLICE_X64Y53     dvid_1/shift_blue_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.316       0.816      SLICE_X62Y53     dvid_1/shift_blue_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.316       0.816      SLICE_X62Y53     dvid_1/shift_blue_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.316       0.816      SLICE_X63Y53     dvid_1/shift_blue_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         1.316       0.816      SLICE_X63Y53     dvid_1/shift_blue_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clock_pixel_unbuffered

Setup :           42  Failing Endpoints,  Worst Slack       -8.387ns,  Total Violation     -281.781ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.387ns  (required time - arrival time)
  Source:                 count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            dvid_1/TDMS_encoder_blue/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.579ns period=13.158ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.193ns  (clock_pixel_unbuffered rise@210.523ns - sys_clk_pin rise@208.330ns)
  Data Path Delay:        13.507ns  (logic 1.448ns (10.720%)  route 12.059ns (89.280%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        2.980ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.369ns = ( 218.892 - 210.523 ) 
    Source Clock Delay      (SCD):    5.459ns = ( 213.789 - 208.330 ) 
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    208.330   208.330 r  
    A16                                               0.000   208.330 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000   208.330    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457   209.787 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.273   212.060    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   212.156 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.632   213.789    CLK24MHZ_IBUF_BUFG
    SLICE_X63Y33         FDRE                                         r  count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDRE (Prop_fdre_C_Q)         0.456   214.245 r  count_reg[27]/Q
                         net (fo=15, routed)          2.117   216.362    dvid_1/TDMS_encoder_blue/led_OBUF[3]
    SLICE_X63Y35         LUT3 (Prop_lut3_I2_O)        0.124   216.486 r  dvid_1/TDMS_encoder_blue/e[7]_i_5/O
                         net (fo=1, routed)           1.495   217.981    dvid_1/TDMS_encoder_blue/e[7]_i_5_n_0
    SLICE_X63Y37         LUT6 (Prop_lut6_I3_O)        0.124   218.105 r  dvid_1/TDMS_encoder_blue/e[7]_i_2__1/O
                         net (fo=25, routed)          1.358   219.463    dvid_1/TDMS_encoder_blue/count_reg[21]
    SLICE_X62Y38         LUT5 (Prop_lut5_I1_O)        0.124   219.587 r  dvid_1/TDMS_encoder_blue/dc_bias[2]_i_11__0/O
                         net (fo=7, routed)           1.281   220.868    dvid_1/TDMS_encoder_blue/dc_bias[2]_i_11__0_n_0
    SLICE_X63Y39         LUT6 (Prop_lut6_I5_O)        0.124   220.992 r  dvid_1/TDMS_encoder_blue/dc_bias[2]_i_19/O
                         net (fo=2, routed)           1.437   222.429    dvid_1/TDMS_encoder_blue/dc_bias[2]_i_19_n_0
    SLICE_X59Y38         LUT6 (Prop_lut6_I5_O)        0.124   222.553 f  dvid_1/TDMS_encoder_blue/dc_bias[2]_i_8/O
                         net (fo=4, routed)           1.351   223.905    dvid_1/TDMS_encoder_blue/dc_bias[2]_i_8_n_0
    SLICE_X58Y38         LUT4 (Prop_lut4_I2_O)        0.124   224.029 r  dvid_1/TDMS_encoder_blue/dc_bias[3]_i_8__0/O
                         net (fo=2, routed)           1.647   225.676    dvid_1/TDMS_encoder_blue/dc_bias[3]_i_8__0_n_0
    SLICE_X60Y40         LUT5 (Prop_lut5_I4_O)        0.124   225.800 r  dvid_1/TDMS_encoder_blue/dc_bias[2]_i_6__1/O
                         net (fo=1, routed)           1.372   227.172    dvid_1/TDMS_encoder_blue/dc_bias[2]_i_6__1_n_0
    SLICE_X61Y40         LUT6 (Prop_lut6_I5_O)        0.124   227.296 r  dvid_1/TDMS_encoder_blue/dc_bias[2]_i_1__0/O
                         net (fo=1, routed)           0.000   227.296    dvid_1/TDMS_encoder_blue/dc_bias[2]_i_1__0_n_0
    SLICE_X61Y40         FDRE                                         r  dvid_1/TDMS_encoder_blue/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                    210.523   210.523 r  
    A16                                               0.000   210.523 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000   210.523    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387   211.910 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.155   214.065    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   214.156 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.458   215.614    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   215.697 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.587   217.284    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   217.375 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         1.516   218.892    dvid_1/TDMS_encoder_blue/O_buff_clkpixel
    SLICE_X61Y40         FDRE                                         r  dvid_1/TDMS_encoder_blue/dc_bias_reg[2]/C
                         clock pessimism              0.070   218.962    
                         clock uncertainty           -0.084   218.878    
    SLICE_X61Y40         FDRE (Setup_fdre_C_D)        0.031   218.909    dvid_1/TDMS_encoder_blue/dc_bias_reg[2]
  -------------------------------------------------------------------
                         required time                        218.909    
                         arrival time                        -227.296    
  -------------------------------------------------------------------
                         slack                                 -8.387    

Slack (VIOLATED) :        -7.690ns  (required time - arrival time)
  Source:                 count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            dvid_1/TDMS_encoder_blue/e_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.579ns period=13.158ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.193ns  (clock_pixel_unbuffered rise@210.523ns - sys_clk_pin rise@208.330ns)
  Data Path Delay:        12.809ns  (logic 1.448ns (11.304%)  route 11.361ns (88.696%))
  Logic Levels:           8  (LUT3=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        2.981ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.370ns = ( 218.893 - 210.523 ) 
    Source Clock Delay      (SCD):    5.459ns = ( 213.789 - 208.330 ) 
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    208.330   208.330 r  
    A16                                               0.000   208.330 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000   208.330    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457   209.787 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.273   212.060    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   212.156 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.632   213.789    CLK24MHZ_IBUF_BUFG
    SLICE_X63Y33         FDRE                                         r  count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDRE (Prop_fdre_C_Q)         0.456   214.245 r  count_reg[27]/Q
                         net (fo=15, routed)          2.117   216.362    dvid_1/TDMS_encoder_blue/led_OBUF[3]
    SLICE_X63Y35         LUT3 (Prop_lut3_I2_O)        0.124   216.486 r  dvid_1/TDMS_encoder_blue/e[7]_i_5/O
                         net (fo=1, routed)           1.495   217.981    dvid_1/TDMS_encoder_blue/e[7]_i_5_n_0
    SLICE_X63Y37         LUT6 (Prop_lut6_I3_O)        0.124   218.105 r  dvid_1/TDMS_encoder_blue/e[7]_i_2__1/O
                         net (fo=25, routed)          1.358   219.463    dvid_1/TDMS_encoder_blue/count_reg[21]
    SLICE_X62Y38         LUT5 (Prop_lut5_I1_O)        0.124   219.587 r  dvid_1/TDMS_encoder_blue/dc_bias[2]_i_11__0/O
                         net (fo=7, routed)           1.281   220.868    dvid_1/TDMS_encoder_blue/dc_bias[2]_i_11__0_n_0
    SLICE_X63Y39         LUT6 (Prop_lut6_I5_O)        0.124   220.992 f  dvid_1/TDMS_encoder_blue/dc_bias[2]_i_19/O
                         net (fo=2, routed)           1.515   222.507    dvid_1/TDMS_encoder_blue/dc_bias[2]_i_19_n_0
    SLICE_X60Y39         LUT6 (Prop_lut6_I5_O)        0.124   222.631 r  dvid_1/TDMS_encoder_blue/dc_bias[2]_i_9__0/O
                         net (fo=1, routed)           1.251   223.882    dvid_1/TDMS_encoder_blue/dc_bias[2]_i_9__0_n_0
    SLICE_X59Y39         LUT4 (Prop_lut4_I1_O)        0.124   224.006 f  dvid_1/TDMS_encoder_blue/dc_bias[2]_i_3__0/O
                         net (fo=11, routed)          1.325   225.331    dvid_1/TDMS_encoder_blue/dc_bias_reg[3]_0
    SLICE_X62Y39         LUT3 (Prop_lut3_I0_O)        0.124   225.455 r  dvid_1/TDMS_encoder_blue/e[6]_i_3/O
                         net (fo=4, routed)           1.019   226.474    Inst_vga_gen/e_reg[0]
    SLICE_X63Y39         LUT4 (Prop_lut4_I3_O)        0.124   226.598 r  Inst_vga_gen/e[0]_i_1/O
                         net (fo=1, routed)           0.000   226.598    dvid_1/TDMS_encoder_blue/e_reg[7]_0[0]
    SLICE_X63Y39         FDRE                                         r  dvid_1/TDMS_encoder_blue/e_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                    210.523   210.523 r  
    A16                                               0.000   210.523 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000   210.523    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387   211.910 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.155   214.065    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   214.156 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.458   215.614    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   215.697 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.587   217.284    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   217.375 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         1.517   218.893    dvid_1/TDMS_encoder_blue/O_buff_clkpixel
    SLICE_X63Y39         FDRE                                         r  dvid_1/TDMS_encoder_blue/e_reg[0]/C
                         clock pessimism              0.070   218.963    
                         clock uncertainty           -0.084   218.879    
    SLICE_X63Y39         FDRE (Setup_fdre_C_D)        0.029   218.908    dvid_1/TDMS_encoder_blue/e_reg[0]
  -------------------------------------------------------------------
                         required time                        218.908    
                         arrival time                        -226.598    
  -------------------------------------------------------------------
                         slack                                 -7.690    

Slack (VIOLATED) :        -7.638ns  (required time - arrival time)
  Source:                 count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            dvid_1/TDMS_encoder_blue/e_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.579ns period=13.158ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.193ns  (clock_pixel_unbuffered rise@210.523ns - sys_clk_pin rise@208.330ns)
  Data Path Delay:        12.803ns  (logic 1.442ns (11.263%)  route 11.361ns (88.737%))
  Logic Levels:           8  (LUT3=2 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        2.981ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.370ns = ( 218.893 - 210.523 ) 
    Source Clock Delay      (SCD):    5.459ns = ( 213.789 - 208.330 ) 
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    208.330   208.330 r  
    A16                                               0.000   208.330 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000   208.330    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457   209.787 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.273   212.060    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   212.156 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.632   213.789    CLK24MHZ_IBUF_BUFG
    SLICE_X63Y33         FDRE                                         r  count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDRE (Prop_fdre_C_Q)         0.456   214.245 r  count_reg[27]/Q
                         net (fo=15, routed)          2.117   216.362    dvid_1/TDMS_encoder_blue/led_OBUF[3]
    SLICE_X63Y35         LUT3 (Prop_lut3_I2_O)        0.124   216.486 r  dvid_1/TDMS_encoder_blue/e[7]_i_5/O
                         net (fo=1, routed)           1.495   217.981    dvid_1/TDMS_encoder_blue/e[7]_i_5_n_0
    SLICE_X63Y37         LUT6 (Prop_lut6_I3_O)        0.124   218.105 r  dvid_1/TDMS_encoder_blue/e[7]_i_2__1/O
                         net (fo=25, routed)          1.358   219.463    dvid_1/TDMS_encoder_blue/count_reg[21]
    SLICE_X62Y38         LUT5 (Prop_lut5_I1_O)        0.124   219.587 r  dvid_1/TDMS_encoder_blue/dc_bias[2]_i_11__0/O
                         net (fo=7, routed)           1.281   220.868    dvid_1/TDMS_encoder_blue/dc_bias[2]_i_11__0_n_0
    SLICE_X63Y39         LUT6 (Prop_lut6_I5_O)        0.124   220.992 f  dvid_1/TDMS_encoder_blue/dc_bias[2]_i_19/O
                         net (fo=2, routed)           1.515   222.507    dvid_1/TDMS_encoder_blue/dc_bias[2]_i_19_n_0
    SLICE_X60Y39         LUT6 (Prop_lut6_I5_O)        0.124   222.631 r  dvid_1/TDMS_encoder_blue/dc_bias[2]_i_9__0/O
                         net (fo=1, routed)           1.251   223.882    dvid_1/TDMS_encoder_blue/dc_bias[2]_i_9__0_n_0
    SLICE_X59Y39         LUT4 (Prop_lut4_I1_O)        0.124   224.006 f  dvid_1/TDMS_encoder_blue/dc_bias[2]_i_3__0/O
                         net (fo=11, routed)          1.325   225.331    dvid_1/TDMS_encoder_blue/dc_bias_reg[3]_0
    SLICE_X62Y39         LUT3 (Prop_lut3_I0_O)        0.124   225.455 r  dvid_1/TDMS_encoder_blue/e[6]_i_3/O
                         net (fo=4, routed)           1.019   226.474    Inst_vga_gen/e_reg[0]
    SLICE_X63Y39         LUT4 (Prop_lut4_I3_O)        0.118   226.592 r  Inst_vga_gen/e[6]_i_1__0/O
                         net (fo=1, routed)           0.000   226.592    dvid_1/TDMS_encoder_blue/e_reg[7]_0[6]
    SLICE_X63Y39         FDRE                                         r  dvid_1/TDMS_encoder_blue/e_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                    210.523   210.523 r  
    A16                                               0.000   210.523 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000   210.523    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387   211.910 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.155   214.065    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   214.156 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.458   215.614    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   215.697 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.587   217.284    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   217.375 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         1.517   218.893    dvid_1/TDMS_encoder_blue/O_buff_clkpixel
    SLICE_X63Y39         FDRE                                         r  dvid_1/TDMS_encoder_blue/e_reg[6]/C
                         clock pessimism              0.070   218.963    
                         clock uncertainty           -0.084   218.879    
    SLICE_X63Y39         FDRE (Setup_fdre_C_D)        0.075   218.954    dvid_1/TDMS_encoder_blue/e_reg[6]
  -------------------------------------------------------------------
                         required time                        218.954    
                         arrival time                        -226.592    
  -------------------------------------------------------------------
                         slack                                 -7.638    

Slack (VIOLATED) :        -7.564ns  (required time - arrival time)
  Source:                 count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            dvid_1/TDMS_encoder_blue/e_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.579ns period=13.158ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.193ns  (clock_pixel_unbuffered rise@210.523ns - sys_clk_pin rise@208.330ns)
  Data Path Delay:        12.683ns  (logic 1.448ns (11.417%)  route 11.235ns (88.583%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        2.981ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.370ns = ( 218.893 - 210.523 ) 
    Source Clock Delay      (SCD):    5.459ns = ( 213.789 - 208.330 ) 
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    208.330   208.330 r  
    A16                                               0.000   208.330 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000   208.330    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457   209.787 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.273   212.060    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   212.156 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.632   213.789    CLK24MHZ_IBUF_BUFG
    SLICE_X63Y33         FDRE                                         r  count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDRE (Prop_fdre_C_Q)         0.456   214.245 r  count_reg[27]/Q
                         net (fo=15, routed)          2.117   216.362    dvid_1/TDMS_encoder_blue/led_OBUF[3]
    SLICE_X63Y35         LUT3 (Prop_lut3_I2_O)        0.124   216.486 r  dvid_1/TDMS_encoder_blue/e[7]_i_5/O
                         net (fo=1, routed)           1.495   217.981    dvid_1/TDMS_encoder_blue/e[7]_i_5_n_0
    SLICE_X63Y37         LUT6 (Prop_lut6_I3_O)        0.124   218.105 r  dvid_1/TDMS_encoder_blue/e[7]_i_2__1/O
                         net (fo=25, routed)          1.358   219.463    dvid_1/TDMS_encoder_blue/count_reg[21]
    SLICE_X62Y38         LUT5 (Prop_lut5_I1_O)        0.124   219.587 r  dvid_1/TDMS_encoder_blue/dc_bias[2]_i_11__0/O
                         net (fo=7, routed)           1.281   220.868    dvid_1/TDMS_encoder_blue/dc_bias[2]_i_11__0_n_0
    SLICE_X63Y39         LUT6 (Prop_lut6_I5_O)        0.124   220.992 f  dvid_1/TDMS_encoder_blue/dc_bias[2]_i_19/O
                         net (fo=2, routed)           1.515   222.507    dvid_1/TDMS_encoder_blue/dc_bias[2]_i_19_n_0
    SLICE_X60Y39         LUT6 (Prop_lut6_I5_O)        0.124   222.631 r  dvid_1/TDMS_encoder_blue/dc_bias[2]_i_9__0/O
                         net (fo=1, routed)           1.251   223.882    dvid_1/TDMS_encoder_blue/dc_bias[2]_i_9__0_n_0
    SLICE_X59Y39         LUT4 (Prop_lut4_I1_O)        0.124   224.006 f  dvid_1/TDMS_encoder_blue/dc_bias[2]_i_3__0/O
                         net (fo=11, routed)          1.325   225.331    dvid_1/TDMS_encoder_blue/dc_bias_reg[3]_0
    SLICE_X62Y39         LUT3 (Prop_lut3_I0_O)        0.124   225.455 r  dvid_1/TDMS_encoder_blue/e[6]_i_3/O
                         net (fo=4, routed)           0.893   226.348    Inst_vga_gen/e_reg[0]
    SLICE_X62Y40         LUT5 (Prop_lut5_I4_O)        0.124   226.472 r  Inst_vga_gen/e[4]_i_1/O
                         net (fo=1, routed)           0.000   226.472    dvid_1/TDMS_encoder_blue/e_reg[7]_0[4]
    SLICE_X62Y40         FDRE                                         r  dvid_1/TDMS_encoder_blue/e_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                    210.523   210.523 r  
    A16                                               0.000   210.523 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000   210.523    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387   211.910 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.155   214.065    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   214.156 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.458   215.614    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   215.697 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.587   217.284    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   217.375 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         1.517   218.893    dvid_1/TDMS_encoder_blue/O_buff_clkpixel
    SLICE_X62Y40         FDRE                                         r  dvid_1/TDMS_encoder_blue/e_reg[4]/C
                         clock pessimism              0.070   218.963    
                         clock uncertainty           -0.084   218.879    
    SLICE_X62Y40         FDRE (Setup_fdre_C_D)        0.029   218.908    dvid_1/TDMS_encoder_blue/e_reg[4]
  -------------------------------------------------------------------
                         required time                        218.908    
                         arrival time                        -226.472    
  -------------------------------------------------------------------
                         slack                                 -7.564    

Slack (VIOLATED) :        -7.563ns  (required time - arrival time)
  Source:                 count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            dvid_1/TDMS_encoder_blue/e_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.579ns period=13.158ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.193ns  (clock_pixel_unbuffered rise@210.523ns - sys_clk_pin rise@208.330ns)
  Data Path Delay:        12.685ns  (logic 1.448ns (11.415%)  route 11.237ns (88.585%))
  Logic Levels:           8  (LUT3=2 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        2.981ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.370ns = ( 218.893 - 210.523 ) 
    Source Clock Delay      (SCD):    5.459ns = ( 213.789 - 208.330 ) 
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    208.330   208.330 r  
    A16                                               0.000   208.330 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000   208.330    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457   209.787 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.273   212.060    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   212.156 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.632   213.789    CLK24MHZ_IBUF_BUFG
    SLICE_X63Y33         FDRE                                         r  count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDRE (Prop_fdre_C_Q)         0.456   214.245 r  count_reg[27]/Q
                         net (fo=15, routed)          2.117   216.362    dvid_1/TDMS_encoder_blue/led_OBUF[3]
    SLICE_X63Y35         LUT3 (Prop_lut3_I2_O)        0.124   216.486 r  dvid_1/TDMS_encoder_blue/e[7]_i_5/O
                         net (fo=1, routed)           1.495   217.981    dvid_1/TDMS_encoder_blue/e[7]_i_5_n_0
    SLICE_X63Y37         LUT6 (Prop_lut6_I3_O)        0.124   218.105 r  dvid_1/TDMS_encoder_blue/e[7]_i_2__1/O
                         net (fo=25, routed)          1.358   219.463    dvid_1/TDMS_encoder_blue/count_reg[21]
    SLICE_X62Y38         LUT5 (Prop_lut5_I1_O)        0.124   219.587 r  dvid_1/TDMS_encoder_blue/dc_bias[2]_i_11__0/O
                         net (fo=7, routed)           1.281   220.868    dvid_1/TDMS_encoder_blue/dc_bias[2]_i_11__0_n_0
    SLICE_X63Y39         LUT6 (Prop_lut6_I5_O)        0.124   220.992 f  dvid_1/TDMS_encoder_blue/dc_bias[2]_i_19/O
                         net (fo=2, routed)           1.515   222.507    dvid_1/TDMS_encoder_blue/dc_bias[2]_i_19_n_0
    SLICE_X60Y39         LUT6 (Prop_lut6_I5_O)        0.124   222.631 r  dvid_1/TDMS_encoder_blue/dc_bias[2]_i_9__0/O
                         net (fo=1, routed)           1.251   223.882    dvid_1/TDMS_encoder_blue/dc_bias[2]_i_9__0_n_0
    SLICE_X59Y39         LUT4 (Prop_lut4_I1_O)        0.124   224.006 f  dvid_1/TDMS_encoder_blue/dc_bias[2]_i_3__0/O
                         net (fo=11, routed)          1.325   225.331    dvid_1/TDMS_encoder_blue/dc_bias_reg[3]_0
    SLICE_X62Y39         LUT3 (Prop_lut3_I0_O)        0.124   225.455 r  dvid_1/TDMS_encoder_blue/e[6]_i_3/O
                         net (fo=4, routed)           0.895   226.349    Inst_vga_gen/e_reg[0]
    SLICE_X63Y39         LUT6 (Prop_lut6_I5_O)        0.124   226.473 r  Inst_vga_gen/e[2]_i_1/O
                         net (fo=1, routed)           0.000   226.473    dvid_1/TDMS_encoder_blue/e_reg[7]_0[2]
    SLICE_X63Y39         FDRE                                         r  dvid_1/TDMS_encoder_blue/e_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                    210.523   210.523 r  
    A16                                               0.000   210.523 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000   210.523    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387   211.910 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.155   214.065    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   214.156 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.458   215.614    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   215.697 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.587   217.284    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   217.375 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         1.517   218.893    dvid_1/TDMS_encoder_blue/O_buff_clkpixel
    SLICE_X63Y39         FDRE                                         r  dvid_1/TDMS_encoder_blue/e_reg[2]/C
                         clock pessimism              0.070   218.963    
                         clock uncertainty           -0.084   218.879    
    SLICE_X63Y39         FDRE (Setup_fdre_C_D)        0.031   218.910    dvid_1/TDMS_encoder_blue/e_reg[2]
  -------------------------------------------------------------------
                         required time                        218.910    
                         arrival time                        -226.474    
  -------------------------------------------------------------------
                         slack                                 -7.563    

Slack (VIOLATED) :        -7.150ns  (required time - arrival time)
  Source:                 count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            dvid_1/TDMS_encoder_red/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.579ns period=13.158ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.193ns  (clock_pixel_unbuffered rise@210.523ns - sys_clk_pin rise@208.330ns)
  Data Path Delay:        12.267ns  (logic 2.273ns (18.530%)  route 9.994ns (81.470%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        2.978ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.366ns = ( 218.889 - 210.523 ) 
    Source Clock Delay      (SCD):    5.458ns = ( 213.788 - 208.330 ) 
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    208.330   208.330 r  
    A16                                               0.000   208.330 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000   208.330    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457   209.787 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.273   212.060    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   212.156 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.631   213.788    CLK24MHZ_IBUF_BUFG
    SLICE_X63Y32         FDRE                                         r  count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDRE (Prop_fdre_C_Q)         0.456   214.244 r  count_reg[21]/Q
                         net (fo=30, routed)          2.268   216.512    Inst_vga_gen/count_reg[0]
    SLICE_X62Y32         LUT2 (Prop_lut2_I0_O)        0.124   216.636 r  Inst_vga_gen/e[1]_i_6/O
                         net (fo=1, routed)           0.000   216.636    Inst_vga_gen/e[1]_i_6_n_0
    SLICE_X62Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   217.168 r  Inst_vga_gen/e_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000   217.168    Inst_vga_gen/e_reg[1]_i_2_n_0
    SLICE_X62Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   217.407 r  Inst_vga_gen/e_reg[5]_i_3/O[2]
                         net (fo=13, routed)          1.557   218.964    dvid_1/TDMS_encoder_red/e[7]_i_2[6]
    SLICE_X62Y31         LUT3 (Prop_lut3_I0_O)        0.302   219.266 r  dvid_1/TDMS_encoder_red/dc_bias[3]_i_20__0/O
                         net (fo=3, routed)           1.323   220.589    Inst_vga_gen/dc_bias_reg[3]_8
    SLICE_X62Y31         LUT6 (Prop_lut6_I3_O)        0.124   220.713 r  Inst_vga_gen/dc_bias[3]_i_5/O
                         net (fo=32, routed)          1.250   221.963    Inst_vga_gen/count_reg[27]
    SLICE_X64Y31         LUT5 (Prop_lut5_I0_O)        0.124   222.087 r  Inst_vga_gen/dc_bias[2]_i_10/O
                         net (fo=12, routed)          1.190   223.277    Inst_vga_gen/dc_bias[2]_i_10_n_0
    SLICE_X65Y33         LUT5 (Prop_lut5_I3_O)        0.124   223.401 r  Inst_vga_gen/dc_bias[2]_i_4/O
                         net (fo=15, routed)          1.258   224.659    Inst_vga_gen/dc_bias_reg[3]
    SLICE_X65Y33         LUT6 (Prop_lut6_I0_O)        0.124   224.783 r  Inst_vga_gen/dc_bias[3]_i_2/O
                         net (fo=1, routed)           1.147   225.930    Inst_vga_gen/dc_bias[3]_i_2_n_0
    SLICE_X65Y34         LUT6 (Prop_lut6_I0_O)        0.124   226.054 r  Inst_vga_gen/dc_bias[3]_i_1/O
                         net (fo=1, routed)           0.000   226.054    dvid_1/TDMS_encoder_red/D[3]
    SLICE_X65Y34         FDRE                                         r  dvid_1/TDMS_encoder_red/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                    210.523   210.523 r  
    A16                                               0.000   210.523 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000   210.523    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387   211.910 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.155   214.065    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   214.156 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.458   215.614    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   215.697 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.587   217.284    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   217.375 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         1.513   218.889    dvid_1/TDMS_encoder_red/O_buff_clkpixel
    SLICE_X65Y34         FDRE                                         r  dvid_1/TDMS_encoder_red/dc_bias_reg[3]/C
                         clock pessimism              0.070   218.959    
                         clock uncertainty           -0.084   218.875    
    SLICE_X65Y34         FDRE (Setup_fdre_C_D)        0.029   218.904    dvid_1/TDMS_encoder_red/dc_bias_reg[3]
  -------------------------------------------------------------------
                         required time                        218.904    
                         arrival time                        -226.054    
  -------------------------------------------------------------------
                         slack                                 -7.150    

Slack (VIOLATED) :        -7.116ns  (required time - arrival time)
  Source:                 count_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            dvid_1/TDMS_encoder_blue/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.579ns period=13.158ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.193ns  (clock_pixel_unbuffered rise@210.523ns - sys_clk_pin rise@208.330ns)
  Data Path Delay:        12.270ns  (logic 1.536ns (12.519%)  route 10.734ns (87.481%))
  Logic Levels:           8  (LUT3=1 LUT4=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        2.980ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.369ns = ( 218.892 - 210.523 ) 
    Source Clock Delay      (SCD):    5.459ns = ( 213.789 - 208.330 ) 
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    208.330   208.330 r  
    A16                                               0.000   208.330 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000   208.330    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457   209.787 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.273   212.060    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   212.156 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.632   213.789    CLK24MHZ_IBUF_BUFG
    SLICE_X63Y33         FDRE                                         r  count_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDRE (Prop_fdre_C_Q)         0.456   214.245 r  count_reg[27]/Q
                         net (fo=15, routed)          2.117   216.362    dvid_1/TDMS_encoder_blue/led_OBUF[3]
    SLICE_X63Y35         LUT3 (Prop_lut3_I2_O)        0.124   216.486 r  dvid_1/TDMS_encoder_blue/e[7]_i_5/O
                         net (fo=1, routed)           1.495   217.981    dvid_1/TDMS_encoder_blue/e[7]_i_5_n_0
    SLICE_X63Y37         LUT6 (Prop_lut6_I3_O)        0.124   218.105 r  dvid_1/TDMS_encoder_blue/e[7]_i_2__1/O
                         net (fo=25, routed)          1.358   219.463    dvid_1/TDMS_encoder_blue/count_reg[21]
    SLICE_X62Y38         LUT5 (Prop_lut5_I1_O)        0.124   219.587 r  dvid_1/TDMS_encoder_blue/dc_bias[2]_i_11__0/O
                         net (fo=7, routed)           1.281   220.868    dvid_1/TDMS_encoder_blue/dc_bias[2]_i_11__0_n_0
    SLICE_X63Y39         LUT6 (Prop_lut6_I5_O)        0.124   220.992 r  dvid_1/TDMS_encoder_blue/dc_bias[2]_i_19/O
                         net (fo=2, routed)           1.437   222.429    dvid_1/TDMS_encoder_blue/dc_bias[2]_i_19_n_0
    SLICE_X59Y38         LUT6 (Prop_lut6_I5_O)        0.124   222.553 f  dvid_1/TDMS_encoder_blue/dc_bias[2]_i_8/O
                         net (fo=4, routed)           1.351   223.905    dvid_1/TDMS_encoder_blue/dc_bias[2]_i_8_n_0
    SLICE_X58Y38         LUT4 (Prop_lut4_I2_O)        0.124   224.029 r  dvid_1/TDMS_encoder_blue/dc_bias[3]_i_8__0/O
                         net (fo=2, routed)           1.694   225.722    dvid_1/TDMS_encoder_blue/dc_bias[3]_i_8__0_n_0
    SLICE_X58Y40         LUT6 (Prop_lut6_I5_O)        0.124   225.846 r  dvid_1/TDMS_encoder_blue/dc_bias[3]_i_3__0/O
                         net (fo=1, routed)           0.000   225.846    dvid_1/TDMS_encoder_blue/dc_bias[3]_i_3__0_n_0
    SLICE_X58Y40         MUXF7 (Prop_muxf7_I0_O)      0.212   226.058 r  dvid_1/TDMS_encoder_blue/dc_bias_reg[3]_i_1__0/O
                         net (fo=1, routed)           0.000   226.058    dvid_1/TDMS_encoder_blue/dc_bias_reg[3]_i_1__0_n_0
    SLICE_X58Y40         FDRE                                         r  dvid_1/TDMS_encoder_blue/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                    210.523   210.523 r  
    A16                                               0.000   210.523 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000   210.523    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387   211.910 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.155   214.065    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   214.156 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.458   215.614    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   215.697 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.587   217.284    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   217.375 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         1.516   218.892    dvid_1/TDMS_encoder_blue/O_buff_clkpixel
    SLICE_X58Y40         FDRE                                         r  dvid_1/TDMS_encoder_blue/dc_bias_reg[3]/C
                         clock pessimism              0.070   218.962    
                         clock uncertainty           -0.084   218.878    
    SLICE_X58Y40         FDRE (Setup_fdre_C_D)        0.064   218.942    dvid_1/TDMS_encoder_blue/dc_bias_reg[3]
  -------------------------------------------------------------------
                         required time                        218.942    
                         arrival time                        -226.058    
  -------------------------------------------------------------------
                         slack                                 -7.116    

Slack (VIOLATED) :        -7.091ns  (required time - arrival time)
  Source:                 count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            dvid_1/TDMS_encoder_red/e_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.579ns period=13.158ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.193ns  (clock_pixel_unbuffered rise@210.523ns - sys_clk_pin rise@208.330ns)
  Data Path Delay:        12.202ns  (logic 2.273ns (18.629%)  route 9.929ns (81.371%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        2.972ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.360ns = ( 218.883 - 210.523 ) 
    Source Clock Delay      (SCD):    5.458ns = ( 213.788 - 208.330 ) 
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    208.330   208.330 r  
    A16                                               0.000   208.330 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000   208.330    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457   209.787 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.273   212.060    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   212.156 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.631   213.788    CLK24MHZ_IBUF_BUFG
    SLICE_X63Y32         FDRE                                         r  count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDRE (Prop_fdre_C_Q)         0.456   214.244 r  count_reg[21]/Q
                         net (fo=30, routed)          2.268   216.512    Inst_vga_gen/count_reg[0]
    SLICE_X62Y32         LUT2 (Prop_lut2_I0_O)        0.124   216.636 r  Inst_vga_gen/e[1]_i_6/O
                         net (fo=1, routed)           0.000   216.636    Inst_vga_gen/e[1]_i_6_n_0
    SLICE_X62Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   217.168 r  Inst_vga_gen/e_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000   217.168    Inst_vga_gen/e_reg[1]_i_2_n_0
    SLICE_X62Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   217.407 r  Inst_vga_gen/e_reg[5]_i_3/O[2]
                         net (fo=13, routed)          1.557   218.964    dvid_1/TDMS_encoder_red/e[7]_i_2[6]
    SLICE_X62Y31         LUT3 (Prop_lut3_I0_O)        0.302   219.266 r  dvid_1/TDMS_encoder_red/dc_bias[3]_i_20__0/O
                         net (fo=3, routed)           1.323   220.589    Inst_vga_gen/dc_bias_reg[3]_8
    SLICE_X62Y31         LUT6 (Prop_lut6_I3_O)        0.124   220.713 r  Inst_vga_gen/dc_bias[3]_i_5/O
                         net (fo=32, routed)          1.250   221.963    Inst_vga_gen/count_reg[27]
    SLICE_X64Y31         LUT5 (Prop_lut5_I0_O)        0.124   222.087 r  Inst_vga_gen/dc_bias[2]_i_10/O
                         net (fo=12, routed)          1.292   223.379    Inst_vga_gen/dc_bias[2]_i_10_n_0
    SLICE_X65Y29         LUT6 (Prop_lut6_I4_O)        0.124   223.503 r  Inst_vga_gen/dc_bias[3]_i_23/O
                         net (fo=1, routed)           0.752   224.255    dvid_1/TDMS_encoder_red/e_reg[9]_1
    SLICE_X65Y29         LUT5 (Prop_lut5_I0_O)        0.124   224.379 r  dvid_1/TDMS_encoder_red/dc_bias[3]_i_6/O
                         net (fo=13, routed)          1.486   225.865    Inst_vga_gen/dc_bias_reg[3]_6
    SLICE_X62Y28         LUT4 (Prop_lut4_I1_O)        0.124   225.989 r  Inst_vga_gen/e[3]_i_1/O
                         net (fo=1, routed)           0.000   225.989    dvid_1/TDMS_encoder_red/e_reg[3]_0
    SLICE_X62Y28         FDRE                                         r  dvid_1/TDMS_encoder_red/e_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                    210.523   210.523 r  
    A16                                               0.000   210.523 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000   210.523    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387   211.910 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.155   214.065    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   214.156 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.458   215.614    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   215.697 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.587   217.284    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   217.375 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         1.507   218.883    dvid_1/TDMS_encoder_red/O_buff_clkpixel
    SLICE_X62Y28         FDRE                                         r  dvid_1/TDMS_encoder_red/e_reg[3]/C
                         clock pessimism              0.070   218.953    
                         clock uncertainty           -0.084   218.869    
    SLICE_X62Y28         FDRE (Setup_fdre_C_D)        0.029   218.898    dvid_1/TDMS_encoder_red/e_reg[3]
  -------------------------------------------------------------------
                         required time                        218.898    
                         arrival time                        -225.989    
  -------------------------------------------------------------------
                         slack                                 -7.091    

Slack (VIOLATED) :        -7.066ns  (required time - arrival time)
  Source:                 count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            dvid_1/TDMS_encoder_red/dc_bias_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.579ns period=13.158ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.193ns  (clock_pixel_unbuffered rise@210.523ns - sys_clk_pin rise@208.330ns)
  Data Path Delay:        12.181ns  (logic 2.273ns (18.661%)  route 9.908ns (81.339%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        2.973ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.361ns = ( 218.884 - 210.523 ) 
    Source Clock Delay      (SCD):    5.458ns = ( 213.788 - 208.330 ) 
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    208.330   208.330 r  
    A16                                               0.000   208.330 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000   208.330    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457   209.787 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.273   212.060    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   212.156 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.631   213.788    CLK24MHZ_IBUF_BUFG
    SLICE_X63Y32         FDRE                                         r  count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDRE (Prop_fdre_C_Q)         0.456   214.244 r  count_reg[21]/Q
                         net (fo=30, routed)          2.268   216.512    Inst_vga_gen/count_reg[0]
    SLICE_X62Y32         LUT2 (Prop_lut2_I0_O)        0.124   216.636 r  Inst_vga_gen/e[1]_i_6/O
                         net (fo=1, routed)           0.000   216.636    Inst_vga_gen/e[1]_i_6_n_0
    SLICE_X62Y32         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   217.168 r  Inst_vga_gen/e_reg[1]_i_2/CO[3]
                         net (fo=1, routed)           0.000   217.168    Inst_vga_gen/e_reg[1]_i_2_n_0
    SLICE_X62Y33         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239   217.407 r  Inst_vga_gen/e_reg[5]_i_3/O[2]
                         net (fo=13, routed)          1.557   218.964    dvid_1/TDMS_encoder_red/e[7]_i_2[6]
    SLICE_X62Y31         LUT3 (Prop_lut3_I0_O)        0.302   219.266 r  dvid_1/TDMS_encoder_red/dc_bias[3]_i_20__0/O
                         net (fo=3, routed)           1.323   220.589    Inst_vga_gen/dc_bias_reg[3]_8
    SLICE_X62Y31         LUT6 (Prop_lut6_I3_O)        0.124   220.713 r  Inst_vga_gen/dc_bias[3]_i_5/O
                         net (fo=32, routed)          1.250   221.963    Inst_vga_gen/count_reg[27]
    SLICE_X64Y31         LUT5 (Prop_lut5_I0_O)        0.124   222.087 r  Inst_vga_gen/dc_bias[2]_i_10/O
                         net (fo=12, routed)          1.072   223.159    Inst_vga_gen/dc_bias[2]_i_10_n_0
    SLICE_X61Y31         LUT6 (Prop_lut6_I4_O)        0.124   223.283 r  Inst_vga_gen/dc_bias[3]_i_18/O
                         net (fo=3, routed)           1.354   224.638    Inst_vga_gen/dc_bias[3]_i_18_n_0
    SLICE_X64Y29         LUT6 (Prop_lut6_I5_O)        0.124   224.762 f  Inst_vga_gen/dc_bias[2]_i_5/O
                         net (fo=1, routed)           1.083   225.844    Inst_vga_gen/dc_bias[2]_i_5_n_0
    SLICE_X62Y29         LUT5 (Prop_lut5_I4_O)        0.124   225.968 r  Inst_vga_gen/dc_bias[2]_i_1/O
                         net (fo=1, routed)           0.000   225.968    dvid_1/TDMS_encoder_red/D[2]
    SLICE_X62Y29         FDRE                                         r  dvid_1/TDMS_encoder_red/dc_bias_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                    210.523   210.523 r  
    A16                                               0.000   210.523 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000   210.523    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387   211.910 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.155   214.065    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   214.156 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.458   215.614    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   215.697 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.587   217.284    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   217.375 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         1.508   218.884    dvid_1/TDMS_encoder_red/O_buff_clkpixel
    SLICE_X62Y29         FDRE                                         r  dvid_1/TDMS_encoder_red/dc_bias_reg[2]/C
                         clock pessimism              0.070   218.954    
                         clock uncertainty           -0.084   218.870    
    SLICE_X62Y29         FDRE (Setup_fdre_C_D)        0.032   218.902    dvid_1/TDMS_encoder_red/dc_bias_reg[2]
  -------------------------------------------------------------------
                         required time                        218.902    
                         arrival time                        -225.968    
  -------------------------------------------------------------------
                         slack                                 -7.066    

Slack (VIOLATED) :        -7.048ns  (required time - arrival time)
  Source:                 count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            dvid_1/TDMS_encoder_green/dc_bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.579ns period=13.158ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.193ns  (clock_pixel_unbuffered rise@210.523ns - sys_clk_pin rise@208.330ns)
  Data Path Delay:        12.166ns  (logic 2.369ns (19.472%)  route 9.797ns (80.528%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT5=3 LUT6=3)
  Clock Path Skew:        2.977ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.365ns = ( 218.888 - 210.523 ) 
    Source Clock Delay      (SCD):    5.458ns = ( 213.788 - 208.330 ) 
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                    208.330   208.330 r  
    A16                                               0.000   208.330 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000   208.330    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457   209.787 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.273   212.060    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096   212.156 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.631   213.788    CLK24MHZ_IBUF_BUFG
    SLICE_X63Y32         FDRE                                         r  count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDRE (Prop_fdre_C_Q)         0.456   214.244 r  count_reg[21]/Q
                         net (fo=30, routed)          2.215   216.459    Inst_vga_gen/count_reg[0]
    SLICE_X61Y33         LUT2 (Prop_lut2_I0_O)        0.124   216.583 r  Inst_vga_gen/e[3]_i_12/O
                         net (fo=1, routed)           0.000   216.583    Inst_vga_gen/e[3]_i_12_n_0
    SLICE_X61Y33         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532   217.115 r  Inst_vga_gen/e_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000   217.115    Inst_vga_gen/e_reg[3]_i_3_n_0
    SLICE_X61Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334   217.449 f  Inst_vga_gen/e_reg[5]_i_2/O[1]
                         net (fo=16, routed)          1.588   219.037    Inst_vga_gen/count_reg[27]_9[5]
    SLICE_X60Y32         LUT6 (Prop_lut6_I1_O)        0.303   219.340 f  Inst_vga_gen/e[3]_i_6/O
                         net (fo=1, routed)           1.100   220.440    Inst_vga_gen/e[3]_i_6_n_0
    SLICE_X59Y33         LUT6 (Prop_lut6_I3_O)        0.124   220.564 r  Inst_vga_gen/e[3]_i_2/O
                         net (fo=29, routed)          1.260   221.824    Inst_vga_gen/count_reg[24]_0
    SLICE_X58Y34         LUT5 (Prop_lut5_I0_O)        0.124   221.948 r  Inst_vga_gen/e[7]_i_2__0/O
                         net (fo=7, routed)           1.145   223.093    Inst_vga_gen/count_reg[27]_10
    SLICE_X59Y34         LUT6 (Prop_lut6_I2_O)        0.124   223.217 r  Inst_vga_gen/dc_bias[1]_i_6__0/O
                         net (fo=5, routed)           1.103   224.320    Inst_vga_gen/dc_bias[1]_i_6__0_n_0
    SLICE_X58Y34         LUT5 (Prop_lut5_I0_O)        0.124   224.444 r  Inst_vga_gen/dc_bias[1]_i_2__0/O
                         net (fo=1, routed)           1.386   225.830    Inst_vga_gen/dc_bias[1]_i_2__0_n_0
    SLICE_X58Y34         LUT5 (Prop_lut5_I0_O)        0.124   225.954 r  Inst_vga_gen/dc_bias[1]_i_1__0/O
                         net (fo=1, routed)           0.000   225.954    dvid_1/TDMS_encoder_green/dc_bias_reg[3]_3[1]
    SLICE_X58Y34         FDRE                                         r  dvid_1/TDMS_encoder_green/dc_bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                    210.523   210.523 r  
    A16                                               0.000   210.523 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000   210.523    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387   211.910 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.155   214.065    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091   214.156 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.458   215.614    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   215.697 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.587   217.284    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   217.375 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         1.512   218.888    dvid_1/TDMS_encoder_green/O_buff_clkpixel
    SLICE_X58Y34         FDRE                                         r  dvid_1/TDMS_encoder_green/dc_bias_reg[1]/C
                         clock pessimism              0.070   218.958    
                         clock uncertainty           -0.084   218.874    
    SLICE_X58Y34         FDRE (Setup_fdre_C_D)        0.032   218.906    dvid_1/TDMS_encoder_green/dc_bias_reg[1]
  -------------------------------------------------------------------
                         required time                        218.906    
                         arrival time                        -225.954    
  -------------------------------------------------------------------
                         slack                                 -7.048    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 count_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            dvid_1/TDMS_encoder_blue/e_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.579ns period=13.158ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clock_pixel_unbuffered rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.157ns  (logic 0.467ns (11.233%)  route 3.690ns (88.767%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.671ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.889ns
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.155     3.542    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.633 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.515     5.148    CLK24MHZ_IBUF_BUFG
    SLICE_X63Y33         FDRE                                         r  count_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y33         FDRE (Prop_fdre_C_Q)         0.367     5.515 r  count_reg[25]/Q
                         net (fo=18, routed)          3.690     9.205    Inst_vga_gen/led_OBUF[1]
    SLICE_X62Y40         LUT5 (Prop_lut5_I3_O)        0.100     9.305 r  Inst_vga_gen/e[4]_i_1/O
                         net (fo=1, routed)           0.000     9.305    dvid_1/TDMS_encoder_blue/e_reg[7]_0[4]
    SLICE_X62Y40         FDRE                                         r  dvid_1/TDMS_encoder_blue/e_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.273     3.730    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.576     5.403    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.491 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.666     7.157    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.253 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         1.636     8.889    dvid_1/TDMS_encoder_blue/O_buff_clkpixel
    SLICE_X62Y40         FDRE                                         r  dvid_1/TDMS_encoder_blue/e_reg[4]/C
                         clock pessimism             -0.070     8.819    
                         clock uncertainty            0.084     8.903    
    SLICE_X62Y40         FDRE (Hold_fdre_C_D)         0.269     9.172    dvid_1/TDMS_encoder_blue/e_reg[4]
  -------------------------------------------------------------------
                         required time                         -9.172    
                         arrival time                           9.305    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            dvid_1/TDMS_encoder_blue/e_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.579ns period=13.158ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clock_pixel_unbuffered rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.237ns  (logic 0.567ns (13.384%)  route 3.670ns (86.616%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        3.672ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.889ns
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.155     3.542    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.633 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.514     5.147    CLK24MHZ_IBUF_BUFG
    SLICE_X63Y32         FDRE                                         r  count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDRE (Prop_fdre_C_Q)         0.367     5.514 r  count_reg[21]/Q
                         net (fo=30, routed)          1.919     7.433    dvid_1/TDMS_encoder_blue/count_reg[0]
    SLICE_X63Y37         LUT6 (Prop_lut6_I1_O)        0.100     7.533 r  dvid_1/TDMS_encoder_blue/e[7]_i_2__1/O
                         net (fo=25, routed)          1.751     9.284    dvid_1/TDMS_encoder_blue/count_reg[21]
    SLICE_X62Y40         LUT3 (Prop_lut3_I2_O)        0.100     9.384 r  dvid_1/TDMS_encoder_blue/e[8]_i_1/O
                         net (fo=1, routed)           0.000     9.384    dvid_1/TDMS_encoder_blue/e[8]_i_1_n_0
    SLICE_X62Y40         FDRE                                         r  dvid_1/TDMS_encoder_blue/e_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.273     3.730    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.576     5.403    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.491 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.666     7.157    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.253 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         1.636     8.889    dvid_1/TDMS_encoder_blue/O_buff_clkpixel
    SLICE_X62Y40         FDRE                                         r  dvid_1/TDMS_encoder_blue/e_reg[8]/C
                         clock pessimism             -0.070     8.819    
                         clock uncertainty            0.084     8.903    
    SLICE_X62Y40         FDRE (Hold_fdre_C_D)         0.270     9.173    dvid_1/TDMS_encoder_blue/e_reg[8]
  -------------------------------------------------------------------
                         required time                         -9.173    
                         arrival time                           9.384    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            dvid_1/TDMS_encoder_blue/e_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.579ns period=13.158ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_pixel_unbuffered rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.173ns  (logic 0.231ns (10.629%)  route 1.942ns (89.371%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        1.772ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.603ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.591     1.643    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y32         FDRE                                         r  count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y32         FDRE (Prop_fdre_C_Q)         0.141     1.784 r  count_reg[22]/Q
                         net (fo=11, routed)          1.028     2.812    dvid_1/TDMS_encoder_blue/count_reg[1]
    SLICE_X60Y38         LUT2 (Prop_lut2_I0_O)        0.045     2.857 r  dvid_1/TDMS_encoder_blue/e[1]_i_2/O
                         net (fo=3, routed)           0.915     3.772    Inst_vga_gen/e_reg[1]_2
    SLICE_X63Y38         LUT6 (Prop_lut6_I5_O)        0.045     3.817 r  Inst_vga_gen/e[1]_i_1__1/O
                         net (fo=1, routed)           0.000     3.817    dvid_1/TDMS_encoder_blue/e_reg[7]_0[1]
    SLICE_X63Y38         FDRE                                         r  dvid_1/TDMS_encoder_blue/e_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.865     1.277    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.818     2.124    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.177 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.711    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.740 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         0.864     3.603    dvid_1/TDMS_encoder_blue/O_buff_clkpixel
    SLICE_X63Y38         FDRE                                         r  dvid_1/TDMS_encoder_blue/e_reg[1]/C
                         clock pessimism             -0.188     3.416    
                         clock uncertainty            0.084     3.499    
    SLICE_X63Y38         FDRE (Hold_fdre_C_D)         0.092     3.591    dvid_1/TDMS_encoder_blue/e_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.591    
                         arrival time                           3.817    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 count_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            dvid_1/TDMS_encoder_blue/dc_bias_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.579ns period=13.158ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clock_pixel_unbuffered rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.298ns  (logic 0.738ns (17.172%)  route 3.560ns (82.828%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        3.671ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.888ns
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.155     3.542    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.633 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.514     5.147    CLK24MHZ_IBUF_BUFG
    SLICE_X63Y32         FDRE                                         r  count_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDRE (Prop_fdre_C_Q)         0.367     5.514 r  count_reg[24]/Q
                         net (fo=17, routed)          1.907     7.421    dvid_1/TDMS_encoder_blue/led_OBUF[0]
    SLICE_X62Y37         LUT5 (Prop_lut5_I0_O)        0.100     7.521 r  dvid_1/TDMS_encoder_blue/dc_bias[2]_i_10__0/O
                         net (fo=5, routed)           1.652     9.174    dvid_1/TDMS_encoder_blue/dc_bias[2]_i_10__0_n_0
    SLICE_X58Y39         LUT6 (Prop_lut6_I2_O)        0.100     9.274 r  dvid_1/TDMS_encoder_blue/dc_bias[1]_i_2__1/O
                         net (fo=1, routed)           0.000     9.274    dvid_1/TDMS_encoder_blue/dc_bias[1]_i_2__1_n_0
    SLICE_X58Y39         MUXF7 (Prop_muxf7_I0_O)      0.171     9.445 r  dvid_1/TDMS_encoder_blue/dc_bias_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     9.445    dvid_1/TDMS_encoder_blue/dc_bias_reg[1]_i_1_n_0
    SLICE_X58Y39         FDRE                                         r  dvid_1/TDMS_encoder_blue/dc_bias_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.273     3.730    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.576     5.403    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.491 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.666     7.157    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.253 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         1.635     8.888    dvid_1/TDMS_encoder_blue/O_buff_clkpixel
    SLICE_X58Y39         FDRE                                         r  dvid_1/TDMS_encoder_blue/dc_bias_reg[1]/C
                         clock pessimism             -0.070     8.818    
                         clock uncertainty            0.084     8.902    
    SLICE_X58Y39         FDRE (Hold_fdre_C_D)         0.297     9.199    dvid_1/TDMS_encoder_blue/dc_bias_reg[1]
  -------------------------------------------------------------------
                         required time                         -9.199    
                         arrival time                           9.445    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            dvid_1/TDMS_encoder_blue/dc_bias_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.579ns period=13.158ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_pixel_unbuffered rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.226ns  (logic 0.296ns (13.295%)  route 1.930ns (86.705%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        1.771ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.602ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.591     1.643    CLK24MHZ_IBUF_BUFG
    SLICE_X63Y32         FDRE                                         r  count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDRE (Prop_fdre_C_Q)         0.141     1.784 f  count_reg[21]/Q
                         net (fo=30, routed)          1.068     2.853    dvid_1/TDMS_encoder_blue/count_reg[0]
    SLICE_X61Y36         LUT6 (Prop_lut6_I1_O)        0.045     2.898 r  dvid_1/TDMS_encoder_blue/dc_bias[3]_i_11__1/O
                         net (fo=1, routed)           0.862     3.760    dvid_1/TDMS_encoder_blue/dc_bias[3]_i_11__1_n_0
    SLICE_X58Y40         LUT6 (Prop_lut6_I3_O)        0.045     3.805 r  dvid_1/TDMS_encoder_blue/dc_bias[3]_i_4__0/O
                         net (fo=1, routed)           0.000     3.805    dvid_1/TDMS_encoder_blue/dc_bias[3]_i_4__0_n_0
    SLICE_X58Y40         MUXF7 (Prop_muxf7_I1_O)      0.065     3.870 r  dvid_1/TDMS_encoder_blue/dc_bias_reg[3]_i_1__0/O
                         net (fo=1, routed)           0.000     3.870    dvid_1/TDMS_encoder_blue/dc_bias_reg[3]_i_1__0_n_0
    SLICE_X58Y40         FDRE                                         r  dvid_1/TDMS_encoder_blue/dc_bias_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.865     1.277    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.818     2.124    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.177 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.711    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.740 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         0.863     3.602    dvid_1/TDMS_encoder_blue/O_buff_clkpixel
    SLICE_X58Y40         FDRE                                         r  dvid_1/TDMS_encoder_blue/dc_bias_reg[3]/C
                         clock pessimism             -0.188     3.415    
                         clock uncertainty            0.084     3.498    
    SLICE_X58Y40         FDRE (Hold_fdre_C_D)         0.105     3.603    dvid_1/TDMS_encoder_blue/dc_bias_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.603    
                         arrival time                           3.870    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            dvid_1/TDMS_encoder_blue/e_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.579ns period=13.158ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_pixel_unbuffered rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.227ns  (logic 0.231ns (10.372%)  route 1.996ns (89.628%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.770ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.601ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.591     1.643    CLK24MHZ_IBUF_BUFG
    SLICE_X63Y32         FDRE                                         r  count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDRE (Prop_fdre_C_Q)         0.141     1.784 r  count_reg[21]/Q
                         net (fo=30, routed)          1.062     2.846    dvid_1/TDMS_encoder_blue/count_reg[0]
    SLICE_X63Y37         LUT6 (Prop_lut6_I1_O)        0.045     2.891 r  dvid_1/TDMS_encoder_blue/e[7]_i_2__1/O
                         net (fo=25, routed)          0.934     3.825    Inst_vga_gen/e_reg[1]
    SLICE_X63Y37         LUT6 (Prop_lut6_I3_O)        0.045     3.870 r  Inst_vga_gen/e[3]_i_1__1/O
                         net (fo=1, routed)           0.000     3.870    dvid_1/TDMS_encoder_blue/e_reg[7]_0[3]
    SLICE_X63Y37         FDRE                                         r  dvid_1/TDMS_encoder_blue/e_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.865     1.277    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.818     2.124    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.177 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.711    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.740 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         0.862     3.601    dvid_1/TDMS_encoder_blue/O_buff_clkpixel
    SLICE_X63Y37         FDRE                                         r  dvid_1/TDMS_encoder_blue/e_reg[3]/C
                         clock pessimism             -0.188     3.414    
                         clock uncertainty            0.084     3.497    
    SLICE_X63Y37         FDRE (Hold_fdre_C_D)         0.092     3.589    dvid_1/TDMS_encoder_blue/e_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.589    
                         arrival time                           3.870    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            dvid_1/TDMS_encoder_blue/e_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.579ns period=13.158ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clock_pixel_unbuffered rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.309ns  (logic 0.467ns (10.837%)  route 3.842ns (89.163%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.672ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.889ns
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.155     3.542    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.633 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          1.514     5.147    CLK24MHZ_IBUF_BUFG
    SLICE_X63Y32         FDRE                                         r  count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y32         FDRE (Prop_fdre_C_Q)         0.367     5.514 r  count_reg[21]/Q
                         net (fo=30, routed)          3.842     9.356    Inst_vga_gen/count_reg[0]
    SLICE_X63Y39         LUT4 (Prop_lut4_I2_O)        0.100     9.456 r  Inst_vga_gen/e[0]_i_1/O
                         net (fo=1, routed)           0.000     9.456    dvid_1/TDMS_encoder_blue/e_reg[7]_0[0]
    SLICE_X63Y39         FDRE                                         r  dvid_1/TDMS_encoder_blue/e_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.273     3.730    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.576     5.403    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.491 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.666     7.157    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.253 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         1.636     8.889    dvid_1/TDMS_encoder_blue/O_buff_clkpixel
    SLICE_X63Y39         FDRE                                         r  dvid_1/TDMS_encoder_blue/e_reg[0]/C
                         clock pessimism             -0.070     8.819    
                         clock uncertainty            0.084     8.903    
    SLICE_X63Y39         FDRE (Hold_fdre_C_D)         0.269     9.172    dvid_1/TDMS_encoder_blue/e_reg[0]
  -------------------------------------------------------------------
                         required time                         -9.172    
                         arrival time                           9.456    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 count_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            dvid_1/TDMS_encoder_blue/dc_bias_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.579ns period=13.158ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_pixel_unbuffered rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.267ns  (logic 0.231ns (10.190%)  route 2.036ns (89.810%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        1.768ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.601ns
    Source Clock Delay      (SCD):    1.645ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.593     1.645    CLK24MHZ_IBUF_BUFG
    SLICE_X63Y34         FDRE                                         r  count_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y34         FDRE (Prop_fdre_C_Q)         0.141     1.786 r  count_reg[28]/Q
                         net (fo=11, routed)          1.094     2.880    dvid_1/TDMS_encoder_blue/count_reg[3]
    SLICE_X60Y38         LUT5 (Prop_lut5_I2_O)        0.045     2.925 r  dvid_1/TDMS_encoder_blue/dc_bias[0]_i_2__1/O
                         net (fo=1, routed)           0.942     3.867    dvid_1/TDMS_encoder_blue/dc_bias[0]_i_2__1_n_0
    SLICE_X60Y38         LUT6 (Prop_lut6_I1_O)        0.045     3.912 r  dvid_1/TDMS_encoder_blue/dc_bias[0]_i_1__1/O
                         net (fo=1, routed)           0.000     3.912    dvid_1/TDMS_encoder_blue/dc_bias[0]_i_1__1_n_0
    SLICE_X60Y38         FDRE                                         r  dvid_1/TDMS_encoder_blue/dc_bias_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.865     1.277    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.818     2.124    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.177 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.711    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.740 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         0.862     3.601    dvid_1/TDMS_encoder_blue/O_buff_clkpixel
    SLICE_X60Y38         FDRE                                         r  dvid_1/TDMS_encoder_blue/dc_bias_reg[0]/C
                         clock pessimism             -0.188     3.414    
                         clock uncertainty            0.084     3.497    
    SLICE_X60Y38         FDRE (Hold_fdre_C_D)         0.121     3.618    dvid_1/TDMS_encoder_blue/dc_bias_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.618    
                         arrival time                           3.912    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            dvid_1/TDMS_encoder_blue/e_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.579ns period=13.158ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_pixel_unbuffered rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.242ns  (logic 0.186ns (8.294%)  route 2.056ns (91.706%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.772ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.603ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.591     1.643    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y32         FDRE                                         r  count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y32         FDRE (Prop_fdre_C_Q)         0.141     1.784 r  count_reg[22]/Q
                         net (fo=11, routed)          2.056     3.841    Inst_vga_gen/count_reg[1]
    SLICE_X63Y39         LUT6 (Prop_lut6_I2_O)        0.045     3.886 r  Inst_vga_gen/e[2]_i_1/O
                         net (fo=1, routed)           0.000     3.886    dvid_1/TDMS_encoder_blue/e_reg[7]_0[2]
    SLICE_X63Y39         FDRE                                         r  dvid_1/TDMS_encoder_blue/e_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.865     1.277    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.818     2.124    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.177 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.711    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.740 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         0.864     3.603    dvid_1/TDMS_encoder_blue/O_buff_clkpixel
    SLICE_X63Y39         FDRE                                         r  dvid_1/TDMS_encoder_blue/e_reg[2]/C
                         clock pessimism             -0.188     3.416    
                         clock uncertainty            0.084     3.499    
    SLICE_X63Y39         FDRE (Hold_fdre_C_D)         0.092     3.591    dvid_1/TDMS_encoder_blue/e_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.591    
                         arrival time                           3.886    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 count_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@20.833ns period=41.666ns})
  Destination:            dvid_1/TDMS_encoder_blue/e_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.579ns period=13.158ns})
  Path Group:             clock_pixel_unbuffered
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_pixel_unbuffered rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.245ns  (logic 0.231ns (10.291%)  route 2.014ns (89.709%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        1.772ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.603ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.025ns
    Phase Error              (PE):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.802     1.027    CLK24MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.053 r  CLK24MHZ_IBUF_BUFG_inst/O
                         net (fo=31, routed)          0.591     1.643    CLK24MHZ_IBUF_BUFG
    SLICE_X65Y32         FDRE                                         r  count_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y32         FDRE (Prop_fdre_C_Q)         0.141     1.784 r  count_reg[22]/Q
                         net (fo=11, routed)          1.047     2.831    dvid_1/TDMS_encoder_blue/count_reg[1]
    SLICE_X62Y39         LUT6 (Prop_lut6_I4_O)        0.045     2.876 r  dvid_1/TDMS_encoder_blue/e[5]_i_2__0/O
                         net (fo=1, routed)           0.967     3.843    Inst_vga_gen/e_reg[5]
    SLICE_X62Y39         LUT6 (Prop_lut6_I5_O)        0.045     3.888 r  Inst_vga_gen/e[5]_i_1__0/O
                         net (fo=1, routed)           0.000     3.888    dvid_1/TDMS_encoder_blue/e_reg[7]_0[5]
    SLICE_X62Y39         FDRE                                         r  dvid_1/TDMS_encoder_blue/e_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.865     1.277    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.818     2.124    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.177 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.711    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.740 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         0.864     3.603    dvid_1/TDMS_encoder_blue/O_buff_clkpixel
    SLICE_X62Y39         FDRE                                         r  dvid_1/TDMS_encoder_blue/e_reg[5]/C
                         clock pessimism             -0.188     3.416    
                         clock uncertainty            0.084     3.499    
    SLICE_X62Y39         FDRE (Hold_fdre_C_D)         0.091     3.590    dvid_1/TDMS_encoder_blue/e_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.590    
                         arrival time                           3.888    
  -------------------------------------------------------------------
                         slack                                  0.298    





---------------------------------------------------------------------------------------------------
From Clock:  clock_pixel_unbuffered
  To Clock:  clock_x5pixel_unbuffered_1

Setup :            0  Failing Endpoints,  Worst Slack        0.035ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.035ns  (required time - arrival time)
  Source:                 dvid_1/latched_red_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.579ns period=13.158ns})
  Destination:            dvid_1/shift_red_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clock_x5pixel_unbuffered_1  {rise@0.000ns fall@1.316ns period=2.632ns})
  Path Group:             clock_x5pixel_unbuffered_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.632ns  (clock_x5pixel_unbuffered_1 rise@2.632ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        5.429ns  (logic 0.456ns (8.399%)  route 4.973ns (91.601%))
  Logic Levels:           0  
  Clock Path Skew:        3.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.573ns = ( 14.205 - 2.632 ) 
    Source Clock Delay      (SCD):    8.880ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.273     3.730    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.576     5.403    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.491 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.666     7.157    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.253 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         1.627     8.880    dvid_1/O_buff_clkpixel
    SLICE_X62Y31         FDRE                                         r  dvid_1/latched_red_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31         FDRE (Prop_fdre_C_Q)         0.456     9.336 r  dvid_1/latched_red_reg[8]/Q
                         net (fo=1, routed)           4.973    14.309    dvid_1/latched_red[8]
    SLICE_X63Y53         FDRE                                         r  dvid_1/shift_red_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_x5pixel_unbuffered_1 rise edge)
                                                      2.632     2.632 r  
    A16                                               0.000     2.632 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     2.632    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     4.018 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.155     6.173    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.458     7.723    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.806 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.393    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.484 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         1.457    10.941    clock_eng_1280_720B/O_buff_clkpixel
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.024 r  clock_eng_1280_720B/PLL_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.605    clock_eng_1280_720B/clock_x5pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.696 r  clock_eng_1280_720B/BUFG_pclockx5/O
                         net (fo=44, routed)          1.509    14.205    dvid_1/O_buff_clk5xpixel
    SLICE_X63Y53         FDRE                                         r  dvid_1/shift_red_reg[8]/C
                         clock pessimism              0.401    14.606    
                         clock uncertainty           -0.168    14.438    
    SLICE_X63Y53         FDRE (Setup_fdre_C_D)       -0.093    14.345    dvid_1/shift_red_reg[8]
  -------------------------------------------------------------------
                         required time                         14.345    
                         arrival time                         -14.309    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.053ns  (required time - arrival time)
  Source:                 dvid_1/latched_blue_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.579ns period=13.158ns})
  Destination:            dvid_1/shift_blue_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clock_x5pixel_unbuffered_1  {rise@0.000ns fall@1.316ns period=2.632ns})
  Path Group:             clock_x5pixel_unbuffered_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.632ns  (clock_x5pixel_unbuffered_1 rise@2.632ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        5.402ns  (logic 0.456ns (8.441%)  route 4.946ns (91.559%))
  Logic Levels:           0  
  Clock Path Skew:        3.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.573ns = ( 14.205 - 2.632 ) 
    Source Clock Delay      (SCD):    8.889ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.273     3.730    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.576     5.403    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.491 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.666     7.157    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.253 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         1.636     8.889    dvid_1/O_buff_clkpixel
    SLICE_X62Y40         FDRE                                         r  dvid_1/latched_blue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDRE (Prop_fdre_C_Q)         0.456     9.345 r  dvid_1/latched_blue_reg[8]/Q
                         net (fo=1, routed)           4.946    14.291    dvid_1/latched_blue[8]
    SLICE_X63Y53         FDRE                                         r  dvid_1/shift_blue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_x5pixel_unbuffered_1 rise edge)
                                                      2.632     2.632 r  
    A16                                               0.000     2.632 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     2.632    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     4.018 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.155     6.173    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.458     7.723    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.806 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.393    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.484 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         1.457    10.941    clock_eng_1280_720B/O_buff_clkpixel
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.024 r  clock_eng_1280_720B/PLL_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.605    clock_eng_1280_720B/clock_x5pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.696 r  clock_eng_1280_720B/BUFG_pclockx5/O
                         net (fo=44, routed)          1.509    14.205    dvid_1/O_buff_clk5xpixel
    SLICE_X63Y53         FDRE                                         r  dvid_1/shift_blue_reg[8]/C
                         clock pessimism              0.401    14.606    
                         clock uncertainty           -0.168    14.438    
    SLICE_X63Y53         FDRE (Setup_fdre_C_D)       -0.093    14.345    dvid_1/shift_blue_reg[8]
  -------------------------------------------------------------------
                         required time                         14.345    
                         arrival time                         -14.291    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.186ns  (required time - arrival time)
  Source:                 dvid_1/latched_blue_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.579ns period=13.158ns})
  Destination:            dvid_1/shift_blue_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clock_x5pixel_unbuffered_1  {rise@0.000ns fall@1.316ns period=2.632ns})
  Path Group:             clock_x5pixel_unbuffered_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.632ns  (clock_x5pixel_unbuffered_1 rise@2.632ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        5.145ns  (logic 0.419ns (8.144%)  route 4.726ns (91.856%))
  Logic Levels:           0  
  Clock Path Skew:        3.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.573ns = ( 14.205 - 2.632 ) 
    Source Clock Delay      (SCD):    8.888ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.273     3.730    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.576     5.403    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.491 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.666     7.157    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.253 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         1.635     8.888    dvid_1/O_buff_clkpixel
    SLICE_X63Y38         FDRE                                         r  dvid_1/latched_blue_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y38         FDRE (Prop_fdre_C_Q)         0.419     9.307 r  dvid_1/latched_blue_reg[9]/Q
                         net (fo=1, routed)           4.726    14.034    dvid_1/latched_blue[9]
    SLICE_X63Y53         FDRE                                         r  dvid_1/shift_blue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_x5pixel_unbuffered_1 rise edge)
                                                      2.632     2.632 r  
    A16                                               0.000     2.632 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     2.632    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     4.018 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.155     6.173    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.458     7.723    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.806 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.393    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.484 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         1.457    10.941    clock_eng_1280_720B/O_buff_clkpixel
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.024 r  clock_eng_1280_720B/PLL_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.605    clock_eng_1280_720B/clock_x5pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.696 r  clock_eng_1280_720B/BUFG_pclockx5/O
                         net (fo=44, routed)          1.509    14.205    dvid_1/O_buff_clk5xpixel
    SLICE_X63Y53         FDRE                                         r  dvid_1/shift_blue_reg[9]/C
                         clock pessimism              0.401    14.606    
                         clock uncertainty           -0.168    14.438    
    SLICE_X63Y53         FDRE (Setup_fdre_C_D)       -0.218    14.220    dvid_1/shift_blue_reg[9]
  -------------------------------------------------------------------
                         required time                         14.220    
                         arrival time                         -14.034    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.189ns  (required time - arrival time)
  Source:                 dvid_1/latched_blue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.579ns period=13.158ns})
  Destination:            dvid_1/shift_blue_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock_x5pixel_unbuffered_1  {rise@0.000ns fall@1.316ns period=2.632ns})
  Path Group:             clock_x5pixel_unbuffered_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.632ns  (clock_x5pixel_unbuffered_1 rise@2.632ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        5.389ns  (logic 0.715ns (13.267%)  route 4.674ns (86.733%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.574ns = ( 14.206 - 2.632 ) 
    Source Clock Delay      (SCD):    8.889ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.273     3.730    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.576     5.403    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.491 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.666     7.157    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.253 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         1.636     8.889    dvid_1/O_buff_clkpixel
    SLICE_X62Y39         FDRE                                         r  dvid_1/latched_blue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y39         FDRE (Prop_fdre_C_Q)         0.419     9.308 r  dvid_1/latched_blue_reg[2]/Q
                         net (fo=1, routed)           4.674    13.983    dvid_1/latched_blue[2]
    SLICE_X63Y52         LUT3 (Prop_lut3_I2_O)        0.296    14.279 r  dvid_1/shift_blue[2]_i_1/O
                         net (fo=1, routed)           0.000    14.279    dvid_1/shift_blue_0[2]
    SLICE_X63Y52         FDRE                                         r  dvid_1/shift_blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_x5pixel_unbuffered_1 rise edge)
                                                      2.632     2.632 r  
    A16                                               0.000     2.632 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     2.632    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     4.018 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.155     6.173    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.458     7.723    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.806 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.393    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.484 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         1.457    10.941    clock_eng_1280_720B/O_buff_clkpixel
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.024 r  clock_eng_1280_720B/PLL_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.605    clock_eng_1280_720B/clock_x5pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.696 r  clock_eng_1280_720B/BUFG_pclockx5/O
                         net (fo=44, routed)          1.510    14.206    dvid_1/O_buff_clk5xpixel
    SLICE_X63Y52         FDRE                                         r  dvid_1/shift_blue_reg[2]/C
                         clock pessimism              0.401    14.607    
                         clock uncertainty           -0.168    14.439    
    SLICE_X63Y52         FDRE (Setup_fdre_C_D)        0.029    14.468    dvid_1/shift_blue_reg[2]
  -------------------------------------------------------------------
                         required time                         14.468    
                         arrival time                         -14.279    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.265ns  (required time - arrival time)
  Source:                 dvid_1/latched_green_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.579ns period=13.158ns})
  Destination:            dvid_1/shift_green_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock_x5pixel_unbuffered_1  {rise@0.000ns fall@1.316ns period=2.632ns})
  Path Group:             clock_x5pixel_unbuffered_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.632ns  (clock_x5pixel_unbuffered_1 rise@2.632ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        5.323ns  (logic 0.580ns (10.896%)  route 4.743ns (89.104%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.574ns = ( 14.206 - 2.632 ) 
    Source Clock Delay      (SCD):    8.882ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.273     3.730    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.576     5.403    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.491 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.666     7.157    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.253 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         1.629     8.882    dvid_1/O_buff_clkpixel
    SLICE_X62Y32         FDRE                                         r  dvid_1/latched_green_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDRE (Prop_fdre_C_Q)         0.456     9.338 r  dvid_1/latched_green_reg[2]/Q
                         net (fo=1, routed)           4.743    14.081    dvid_1/latched_green[2]
    SLICE_X63Y52         LUT3 (Prop_lut3_I2_O)        0.124    14.205 r  dvid_1/shift_green[2]_i_1/O
                         net (fo=1, routed)           0.000    14.205    dvid_1/shift_green_1[2]
    SLICE_X63Y52         FDRE                                         r  dvid_1/shift_green_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_x5pixel_unbuffered_1 rise edge)
                                                      2.632     2.632 r  
    A16                                               0.000     2.632 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     2.632    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     4.018 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.155     6.173    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.458     7.723    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.806 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.393    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.484 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         1.457    10.941    clock_eng_1280_720B/O_buff_clkpixel
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.024 r  clock_eng_1280_720B/PLL_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.605    clock_eng_1280_720B/clock_x5pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.696 r  clock_eng_1280_720B/BUFG_pclockx5/O
                         net (fo=44, routed)          1.510    14.206    dvid_1/O_buff_clk5xpixel
    SLICE_X63Y52         FDRE                                         r  dvid_1/shift_green_reg[2]/C
                         clock pessimism              0.401    14.607    
                         clock uncertainty           -0.168    14.439    
    SLICE_X63Y52         FDRE (Setup_fdre_C_D)        0.032    14.471    dvid_1/shift_green_reg[2]
  -------------------------------------------------------------------
                         required time                         14.471    
                         arrival time                         -14.205    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.268ns  (required time - arrival time)
  Source:                 dvid_1/latched_blue_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.579ns period=13.158ns})
  Destination:            dvid_1/shift_blue_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clock_x5pixel_unbuffered_1  {rise@0.000ns fall@1.316ns period=2.632ns})
  Path Group:             clock_x5pixel_unbuffered_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.632ns  (clock_x5pixel_unbuffered_1 rise@2.632ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        5.398ns  (logic 0.744ns (13.784%)  route 4.654ns (86.216%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.573ns = ( 14.205 - 2.632 ) 
    Source Clock Delay      (SCD):    8.889ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.273     3.730    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.576     5.403    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.491 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.666     7.157    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.253 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         1.636     8.889    dvid_1/O_buff_clkpixel
    SLICE_X62Y40         FDRE                                         r  dvid_1/latched_blue_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDRE (Prop_fdre_C_Q)         0.419     9.308 r  dvid_1/latched_blue_reg[5]/Q
                         net (fo=1, routed)           4.654    13.962    dvid_1/latched_blue[5]
    SLICE_X64Y53         LUT3 (Prop_lut3_I2_O)        0.325    14.287 r  dvid_1/shift_blue[5]_i_1/O
                         net (fo=1, routed)           0.000    14.287    dvid_1/shift_blue_0[5]
    SLICE_X64Y53         FDRE                                         r  dvid_1/shift_blue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_x5pixel_unbuffered_1 rise edge)
                                                      2.632     2.632 r  
    A16                                               0.000     2.632 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     2.632    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     4.018 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.155     6.173    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.458     7.723    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.806 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.393    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.484 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         1.457    10.941    clock_eng_1280_720B/O_buff_clkpixel
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.024 r  clock_eng_1280_720B/PLL_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.605    clock_eng_1280_720B/clock_x5pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.696 r  clock_eng_1280_720B/BUFG_pclockx5/O
                         net (fo=44, routed)          1.509    14.205    dvid_1/O_buff_clk5xpixel
    SLICE_X64Y53         FDRE                                         r  dvid_1/shift_blue_reg[5]/C
                         clock pessimism              0.401    14.606    
                         clock uncertainty           -0.168    14.438    
    SLICE_X64Y53         FDRE (Setup_fdre_C_D)        0.118    14.556    dvid_1/shift_blue_reg[5]
  -------------------------------------------------------------------
                         required time                         14.556    
                         arrival time                         -14.287    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.304ns  (required time - arrival time)
  Source:                 dvid_1/latched_green_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.579ns period=13.158ns})
  Destination:            dvid_1/shift_green_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clock_x5pixel_unbuffered_1  {rise@0.000ns fall@1.316ns period=2.632ns})
  Path Group:             clock_x5pixel_unbuffered_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.632ns  (clock_x5pixel_unbuffered_1 rise@2.632ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        5.156ns  (logic 0.456ns (8.845%)  route 4.700ns (91.155%))
  Logic Levels:           0  
  Clock Path Skew:        3.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.573ns = ( 14.205 - 2.632 ) 
    Source Clock Delay      (SCD):    8.882ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.273     3.730    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.576     5.403    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.491 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.666     7.157    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.253 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         1.629     8.882    dvid_1/O_buff_clkpixel
    SLICE_X58Y33         FDRE                                         r  dvid_1/latched_green_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y33         FDRE (Prop_fdre_C_Q)         0.456     9.338 r  dvid_1/latched_green_reg[9]/Q
                         net (fo=1, routed)           4.700    14.038    dvid_1/latched_green[9]
    SLICE_X63Y53         FDRE                                         r  dvid_1/shift_green_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_x5pixel_unbuffered_1 rise edge)
                                                      2.632     2.632 r  
    A16                                               0.000     2.632 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     2.632    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     4.018 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.155     6.173    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.458     7.723    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.806 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.393    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.484 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         1.457    10.941    clock_eng_1280_720B/O_buff_clkpixel
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.024 r  clock_eng_1280_720B/PLL_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.605    clock_eng_1280_720B/clock_x5pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.696 r  clock_eng_1280_720B/BUFG_pclockx5/O
                         net (fo=44, routed)          1.509    14.205    dvid_1/O_buff_clk5xpixel
    SLICE_X63Y53         FDRE                                         r  dvid_1/shift_green_reg[9]/C
                         clock pessimism              0.401    14.606    
                         clock uncertainty           -0.168    14.438    
    SLICE_X63Y53         FDRE (Setup_fdre_C_D)       -0.095    14.343    dvid_1/shift_green_reg[9]
  -------------------------------------------------------------------
                         required time                         14.343    
                         arrival time                         -14.038    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.308ns  (required time - arrival time)
  Source:                 dvid_1/latched_green_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.579ns period=13.158ns})
  Destination:            dvid_1/shift_green_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clock_x5pixel_unbuffered_1  {rise@0.000ns fall@1.316ns period=2.632ns})
  Path Group:             clock_x5pixel_unbuffered_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.632ns  (clock_x5pixel_unbuffered_1 rise@2.632ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        5.277ns  (logic 0.642ns (12.167%)  route 4.635ns (87.833%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.573ns = ( 14.205 - 2.632 ) 
    Source Clock Delay      (SCD):    8.882ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.273     3.730    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.576     5.403    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.491 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.666     7.157    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.253 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         1.629     8.882    dvid_1/O_buff_clkpixel
    SLICE_X64Y32         FDRE                                         r  dvid_1/latched_green_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y32         FDRE (Prop_fdre_C_Q)         0.518     9.400 r  dvid_1/latched_green_reg[6]/Q
                         net (fo=1, routed)           4.635    14.035    dvid_1/latched_green[6]
    SLICE_X63Y54         LUT3 (Prop_lut3_I2_O)        0.124    14.159 r  dvid_1/shift_green[6]_i_1/O
                         net (fo=1, routed)           0.000    14.159    dvid_1/shift_green_1[6]
    SLICE_X63Y54         FDRE                                         r  dvid_1/shift_green_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_x5pixel_unbuffered_1 rise edge)
                                                      2.632     2.632 r  
    A16                                               0.000     2.632 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     2.632    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     4.018 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.155     6.173    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.458     7.723    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.806 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.393    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.484 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         1.457    10.941    clock_eng_1280_720B/O_buff_clkpixel
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.024 r  clock_eng_1280_720B/PLL_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.605    clock_eng_1280_720B/clock_x5pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.696 r  clock_eng_1280_720B/BUFG_pclockx5/O
                         net (fo=44, routed)          1.509    14.205    dvid_1/O_buff_clk5xpixel
    SLICE_X63Y54         FDRE                                         r  dvid_1/shift_green_reg[6]/C
                         clock pessimism              0.401    14.606    
                         clock uncertainty           -0.168    14.438    
    SLICE_X63Y54         FDRE (Setup_fdre_C_D)        0.029    14.467    dvid_1/shift_green_reg[6]
  -------------------------------------------------------------------
                         required time                         14.467    
                         arrival time                         -14.159    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.319ns  (required time - arrival time)
  Source:                 dvid_1/latched_green_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.579ns period=13.158ns})
  Destination:            dvid_1/shift_green_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clock_x5pixel_unbuffered_1  {rise@0.000ns fall@1.316ns period=2.632ns})
  Path Group:             clock_x5pixel_unbuffered_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.632ns  (clock_x5pixel_unbuffered_1 rise@2.632ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        5.269ns  (logic 0.642ns (12.185%)  route 4.627ns (87.815%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.574ns = ( 14.206 - 2.632 ) 
    Source Clock Delay      (SCD):    8.881ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.273     3.730    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.576     5.403    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.491 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.666     7.157    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.253 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         1.628     8.881    dvid_1/O_buff_clkpixel
    SLICE_X60Y32         FDRE                                         r  dvid_1/latched_green_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDRE (Prop_fdre_C_Q)         0.518     9.399 r  dvid_1/latched_green_reg[4]/Q
                         net (fo=1, routed)           4.627    14.026    dvid_1/latched_green[4]
    SLICE_X63Y52         LUT3 (Prop_lut3_I2_O)        0.124    14.150 r  dvid_1/shift_green[4]_i_1/O
                         net (fo=1, routed)           0.000    14.150    dvid_1/shift_green_1[4]
    SLICE_X63Y52         FDRE                                         r  dvid_1/shift_green_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_x5pixel_unbuffered_1 rise edge)
                                                      2.632     2.632 r  
    A16                                               0.000     2.632 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     2.632    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     4.018 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.155     6.173    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.458     7.723    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.806 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.393    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.484 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         1.457    10.941    clock_eng_1280_720B/O_buff_clkpixel
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.024 r  clock_eng_1280_720B/PLL_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.605    clock_eng_1280_720B/clock_x5pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.696 r  clock_eng_1280_720B/BUFG_pclockx5/O
                         net (fo=44, routed)          1.510    14.206    dvid_1/O_buff_clk5xpixel
    SLICE_X63Y52         FDRE                                         r  dvid_1/shift_green_reg[4]/C
                         clock pessimism              0.401    14.607    
                         clock uncertainty           -0.168    14.439    
    SLICE_X63Y52         FDRE (Setup_fdre_C_D)        0.031    14.470    dvid_1/shift_green_reg[4]
  -------------------------------------------------------------------
                         required time                         14.470    
                         arrival time                         -14.150    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.331ns  (required time - arrival time)
  Source:                 dvid_1/latched_green_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.579ns period=13.158ns})
  Destination:            dvid_1/shift_green_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clock_x5pixel_unbuffered_1  {rise@0.000ns fall@1.316ns period=2.632ns})
  Path Group:             clock_x5pixel_unbuffered_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.632ns  (clock_x5pixel_unbuffered_1 rise@2.632ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        5.162ns  (logic 0.456ns (8.834%)  route 4.706ns (91.166%))
  Logic Levels:           0  
  Clock Path Skew:        3.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    11.573ns = ( 14.205 - 2.632 ) 
    Source Clock Delay      (SCD):    8.882ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.273     3.730    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.576     5.403    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.491 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.666     7.157    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.253 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         1.629     8.882    dvid_1/O_buff_clkpixel
    SLICE_X58Y33         FDRE                                         r  dvid_1/latched_green_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y33         FDRE (Prop_fdre_C_Q)         0.456     9.338 r  dvid_1/latched_green_reg[8]/Q
                         net (fo=1, routed)           4.706    14.044    dvid_1/latched_green[8]
    SLICE_X63Y53         FDRE                                         r  dvid_1/shift_green_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_x5pixel_unbuffered_1 rise edge)
                                                      2.632     2.632 r  
    A16                                               0.000     2.632 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     2.632    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     4.018 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.155     6.173    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.264 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.458     7.723    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     7.806 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.587     9.393    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     9.484 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         1.457    10.941    clock_eng_1280_720B/O_buff_clkpixel
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    11.024 r  clock_eng_1280_720B/PLL_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.605    clock_eng_1280_720B/clock_x5pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.696 r  clock_eng_1280_720B/BUFG_pclockx5/O
                         net (fo=44, routed)          1.509    14.205    dvid_1/O_buff_clk5xpixel
    SLICE_X63Y53         FDRE                                         r  dvid_1/shift_green_reg[8]/C
                         clock pessimism              0.401    14.606    
                         clock uncertainty           -0.168    14.438    
    SLICE_X63Y53         FDRE (Setup_fdre_C_D)       -0.062    14.376    dvid_1/shift_green_reg[8]
  -------------------------------------------------------------------
                         required time                         14.376    
                         arrival time                         -14.044    
  -------------------------------------------------------------------
                         slack                                  0.331    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 dvid_1/latched_green_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.579ns period=13.158ns})
  Destination:            dvid_1/shift_green_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clock_x5pixel_unbuffered_1  {rise@0.000ns fall@1.316ns period=2.632ns})
  Path Group:             clock_x5pixel_unbuffered_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clock_x5pixel_unbuffered_1 rise@0.000ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        4.069ns  (logic 0.539ns (13.245%)  route 3.530ns (86.755%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.534ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.300ns
    Source Clock Delay      (SCD):    8.365ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.155     3.542    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.633 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.458     5.091    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     5.174 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.761    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.852 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         1.512     8.365    dvid_1/O_buff_clkpixel
    SLICE_X64Y33         FDRE                                         r  dvid_1/latched_green_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y33         FDRE (Prop_fdre_C_Q)         0.418     8.783 r  dvid_1/latched_green_reg[7]/Q
                         net (fo=1, routed)           3.530    12.313    dvid_1/latched_green[7]
    SLICE_X63Y54         LUT3 (Prop_lut3_I2_O)        0.121    12.434 r  dvid_1/shift_green[7]_i_1/O
                         net (fo=1, routed)           0.000    12.434    dvid_1/shift_green_1[7]
    SLICE_X63Y54         FDRE                                         r  dvid_1/shift_green_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_x5pixel_unbuffered_1 rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.273     3.730    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.576     5.403    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.491 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.666     7.157    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.253 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         1.575     8.828    clock_eng_1280_720B/O_buff_clkpixel
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     8.916 r  clock_eng_1280_720B/PLL_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661    10.578    clock_eng_1280_720B/clock_x5pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.674 r  clock_eng_1280_720B/BUFG_pclockx5/O
                         net (fo=44, routed)          1.626    12.300    dvid_1/O_buff_clk5xpixel
    SLICE_X63Y54         FDRE                                         r  dvid_1/shift_green_reg[7]/C
                         clock pessimism             -0.401    11.899    
                         clock uncertainty            0.168    12.067    
    SLICE_X63Y54         FDRE (Hold_fdre_C_D)         0.289    12.356    dvid_1/shift_green_reg[7]
  -------------------------------------------------------------------
                         required time                        -12.356    
                         arrival time                          12.434    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 dvid_1/latched_green_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.579ns period=13.158ns})
  Destination:            dvid_1/shift_green_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clock_x5pixel_unbuffered_1  {rise@0.000ns fall@1.316ns period=2.632ns})
  Path Group:             clock_x5pixel_unbuffered_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clock_x5pixel_unbuffered_1 rise@0.000ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        4.096ns  (logic 0.541ns (13.209%)  route 3.555ns (86.791%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.537ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.301ns
    Source Clock Delay      (SCD):    8.363ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.155     3.542    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.633 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.458     5.091    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     5.174 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.761    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.852 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         1.510     8.363    dvid_1/O_buff_clkpixel
    SLICE_X60Y32         FDRE                                         r  dvid_1/latched_green_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y32         FDRE (Prop_fdre_C_Q)         0.418     8.781 r  dvid_1/latched_green_reg[5]/Q
                         net (fo=1, routed)           3.555    12.335    dvid_1/latched_green[5]
    SLICE_X63Y52         LUT3 (Prop_lut3_I2_O)        0.123    12.458 r  dvid_1/shift_green[5]_i_1/O
                         net (fo=1, routed)           0.000    12.458    dvid_1/shift_green_1[5]
    SLICE_X63Y52         FDRE                                         r  dvid_1/shift_green_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_x5pixel_unbuffered_1 rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.273     3.730    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.576     5.403    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.491 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.666     7.157    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.253 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         1.575     8.828    clock_eng_1280_720B/O_buff_clkpixel
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     8.916 r  clock_eng_1280_720B/PLL_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661    10.578    clock_eng_1280_720B/clock_x5pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.674 r  clock_eng_1280_720B/BUFG_pclockx5/O
                         net (fo=44, routed)          1.627    12.301    dvid_1/O_buff_clk5xpixel
    SLICE_X63Y52         FDRE                                         r  dvid_1/shift_green_reg[5]/C
                         clock pessimism             -0.401    11.900    
                         clock uncertainty            0.168    12.068    
    SLICE_X63Y52         FDRE (Hold_fdre_C_D)         0.289    12.357    dvid_1/shift_green_reg[5]
  -------------------------------------------------------------------
                         required time                        -12.357    
                         arrival time                          12.458    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 dvid_1/latched_blue_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.579ns period=13.158ns})
  Destination:            dvid_1/shift_blue_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clock_x5pixel_unbuffered_1  {rise@0.000ns fall@1.316ns period=2.632ns})
  Path Group:             clock_x5pixel_unbuffered_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clock_x5pixel_unbuffered_1 rise@0.000ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        4.105ns  (logic 0.487ns (11.863%)  route 3.618ns (88.137%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.529ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.300ns
    Source Clock Delay      (SCD):    8.370ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.155     3.542    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.633 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.458     5.091    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     5.174 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.761    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.852 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         1.517     8.370    dvid_1/O_buff_clkpixel
    SLICE_X62Y40         FDRE                                         r  dvid_1/latched_blue_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDRE (Prop_fdre_C_Q)         0.367     8.737 r  dvid_1/latched_blue_reg[7]/Q
                         net (fo=1, routed)           3.618    12.355    dvid_1/latched_blue[7]
    SLICE_X62Y53         LUT3 (Prop_lut3_I2_O)        0.120    12.475 r  dvid_1/shift_blue[7]_i_1/O
                         net (fo=1, routed)           0.000    12.475    dvid_1/shift_blue_0[7]
    SLICE_X62Y53         FDRE                                         r  dvid_1/shift_blue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_x5pixel_unbuffered_1 rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.273     3.730    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.576     5.403    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.491 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.666     7.157    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.253 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         1.575     8.828    clock_eng_1280_720B/O_buff_clkpixel
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     8.916 r  clock_eng_1280_720B/PLL_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661    10.578    clock_eng_1280_720B/clock_x5pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.674 r  clock_eng_1280_720B/BUFG_pclockx5/O
                         net (fo=44, routed)          1.626    12.300    dvid_1/O_buff_clk5xpixel
    SLICE_X62Y53         FDRE                                         r  dvid_1/shift_blue_reg[7]/C
                         clock pessimism             -0.401    11.899    
                         clock uncertainty            0.168    12.067    
    SLICE_X62Y53         FDRE (Hold_fdre_C_D)         0.289    12.356    dvid_1/shift_blue_reg[7]
  -------------------------------------------------------------------
                         required time                        -12.356    
                         arrival time                          12.475    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 dvid_1/latched_blue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.579ns period=13.158ns})
  Destination:            dvid_1/shift_blue_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clock_x5pixel_unbuffered_1  {rise@0.000ns fall@1.316ns period=2.632ns})
  Path Group:             clock_x5pixel_unbuffered_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_x5pixel_unbuffered_1 rise@0.000ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        2.119ns  (logic 0.227ns (10.714%)  route 1.892ns (89.286%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.698ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.031ns
    Source Clock Delay      (SCD):    2.762ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.802     1.027    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.551     1.603    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.489     2.142    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.168 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         0.594     2.762    dvid_1/O_buff_clkpixel
    SLICE_X62Y40         FDRE                                         r  dvid_1/latched_blue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y40         FDRE (Prop_fdre_C_Q)         0.128     2.890 r  dvid_1/latched_blue_reg[4]/Q
                         net (fo=1, routed)           1.892     4.782    dvid_1/latched_blue[4]
    SLICE_X64Y53         LUT3 (Prop_lut3_I2_O)        0.099     4.881 r  dvid_1/shift_blue[4]_i_1/O
                         net (fo=1, routed)           0.000     4.881    dvid_1/shift_blue_0[4]
    SLICE_X64Y53         FDRE                                         r  dvid_1/shift_blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_x5pixel_unbuffered_1 rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.865     1.277    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.818     2.124    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.177 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.711    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.740 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         0.817     3.556    clock_eng_1280_720B/O_buff_clkpixel
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.609 r  clock_eng_1280_720B/PLL_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     4.139    clock_eng_1280_720B/clock_x5pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.168 r  clock_eng_1280_720B/BUFG_pclockx5/O
                         net (fo=44, routed)          0.863     5.031    dvid_1/O_buff_clk5xpixel
    SLICE_X64Y53         FDRE                                         r  dvid_1/shift_blue_reg[4]/C
                         clock pessimism             -0.571     4.460    
                         clock uncertainty            0.168     4.628    
    SLICE_X64Y53         FDRE (Hold_fdre_C_D)         0.121     4.749    dvid_1/shift_blue_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.749    
                         arrival time                           4.881    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 dvid_1/latched_red_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.579ns period=13.158ns})
  Destination:            dvid_1/shift_red_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clock_x5pixel_unbuffered_1  {rise@0.000ns fall@1.316ns period=2.632ns})
  Path Group:             clock_x5pixel_unbuffered_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clock_x5pixel_unbuffered_1 rise@0.000ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        4.051ns  (logic 0.367ns (9.060%)  route 3.684ns (90.940%))
  Logic Levels:           0  
  Clock Path Skew:        3.537ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    12.300ns
    Source Clock Delay      (SCD):    8.362ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.387     1.387 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.155     3.542    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     3.633 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.458     5.091    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     5.174 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.761    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.852 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         1.509     8.362    dvid_1/O_buff_clkpixel
    SLICE_X62Y31         FDRE                                         r  dvid_1/latched_red_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y31         FDRE (Prop_fdre_C_Q)         0.367     8.729 r  dvid_1/latched_red_reg[9]/Q
                         net (fo=1, routed)           3.684    12.412    dvid_1/latched_red[9]
    SLICE_X63Y53         FDRE                                         r  dvid_1/shift_red_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_x5pixel_unbuffered_1 rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           2.273     3.730    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096     3.826 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           1.576     5.403    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     5.491 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.666     7.157    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     7.253 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         1.575     8.828    clock_eng_1280_720B/O_buff_clkpixel
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     8.916 r  clock_eng_1280_720B/PLL_BASE_inst/CLKOUT1
                         net (fo=1, routed)           1.661    10.578    clock_eng_1280_720B/clock_x5pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    10.674 r  clock_eng_1280_720B/BUFG_pclockx5/O
                         net (fo=44, routed)          1.626    12.300    dvid_1/O_buff_clk5xpixel
    SLICE_X63Y53         FDRE                                         r  dvid_1/shift_red_reg[9]/C
                         clock pessimism             -0.401    11.899    
                         clock uncertainty            0.168    12.067    
    SLICE_X63Y53         FDRE (Hold_fdre_C_D)         0.191    12.258    dvid_1/shift_red_reg[9]
  -------------------------------------------------------------------
                         required time                        -12.258    
                         arrival time                          12.412    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 dvid_1/latched_green_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.579ns period=13.158ns})
  Destination:            dvid_1/shift_green_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock_x5pixel_unbuffered_1  {rise@0.000ns fall@1.316ns period=2.632ns})
  Path Group:             clock_x5pixel_unbuffered_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_x5pixel_unbuffered_1 rise@0.000ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        2.162ns  (logic 0.185ns (8.557%)  route 1.977ns (91.443%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.703ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.031ns
    Source Clock Delay      (SCD):    2.757ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.802     1.027    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.551     1.603    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.489     2.142    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.168 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         0.589     2.757    dvid_1/O_buff_clkpixel
    SLICE_X62Y32         FDRE                                         r  dvid_1/latched_green_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDRE (Prop_fdre_C_Q)         0.141     2.898 r  dvid_1/latched_green_reg[1]/Q
                         net (fo=1, routed)           1.977     4.875    dvid_1/latched_green[1]
    SLICE_X64Y53         LUT3 (Prop_lut3_I2_O)        0.044     4.919 r  dvid_1/shift_green[1]_i_1/O
                         net (fo=1, routed)           0.000     4.919    dvid_1/shift_green_1[1]
    SLICE_X64Y53         FDRE                                         r  dvid_1/shift_green_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_x5pixel_unbuffered_1 rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.865     1.277    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.818     2.124    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.177 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.711    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.740 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         0.817     3.556    clock_eng_1280_720B/O_buff_clkpixel
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.609 r  clock_eng_1280_720B/PLL_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     4.139    clock_eng_1280_720B/clock_x5pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.168 r  clock_eng_1280_720B/BUFG_pclockx5/O
                         net (fo=44, routed)          0.863     5.031    dvid_1/O_buff_clk5xpixel
    SLICE_X64Y53         FDRE                                         r  dvid_1/shift_green_reg[1]/C
                         clock pessimism             -0.571     4.460    
                         clock uncertainty            0.168     4.628    
    SLICE_X64Y53         FDRE (Hold_fdre_C_D)         0.131     4.759    dvid_1/shift_green_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.759    
                         arrival time                           4.919    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 dvid_1/latched_blue_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.579ns period=13.158ns})
  Destination:            dvid_1/shift_blue_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clock_x5pixel_unbuffered_1  {rise@0.000ns fall@1.316ns period=2.632ns})
  Path Group:             clock_x5pixel_unbuffered_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_x5pixel_unbuffered_1 rise@0.000ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        2.121ns  (logic 0.226ns (10.655%)  route 1.895ns (89.345%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.699ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.031ns
    Source Clock Delay      (SCD):    2.761ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.802     1.027    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.551     1.603    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.489     2.142    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.168 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         0.593     2.761    dvid_1/O_buff_clkpixel
    SLICE_X63Y39         FDRE                                         r  dvid_1/latched_blue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y39         FDRE (Prop_fdre_C_Q)         0.128     2.889 r  dvid_1/latched_blue_reg[6]/Q
                         net (fo=1, routed)           1.895     4.784    dvid_1/latched_blue[6]
    SLICE_X62Y53         LUT3 (Prop_lut3_I2_O)        0.098     4.882 r  dvid_1/shift_blue[6]_i_1/O
                         net (fo=1, routed)           0.000     4.882    dvid_1/shift_blue_0[6]
    SLICE_X62Y53         FDRE                                         r  dvid_1/shift_blue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_x5pixel_unbuffered_1 rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.865     1.277    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.818     2.124    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.177 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.711    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.740 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         0.817     3.556    clock_eng_1280_720B/O_buff_clkpixel
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.609 r  clock_eng_1280_720B/PLL_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     4.139    clock_eng_1280_720B/clock_x5pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.168 r  clock_eng_1280_720B/BUFG_pclockx5/O
                         net (fo=44, routed)          0.863     5.031    dvid_1/O_buff_clk5xpixel
    SLICE_X62Y53         FDRE                                         r  dvid_1/shift_blue_reg[6]/C
                         clock pessimism             -0.571     4.460    
                         clock uncertainty            0.168     4.628    
    SLICE_X62Y53         FDRE (Hold_fdre_C_D)         0.092     4.720    dvid_1/shift_blue_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.720    
                         arrival time                           4.882    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 dvid_1/latched_green_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.579ns period=13.158ns})
  Destination:            dvid_1/shift_green_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock_x5pixel_unbuffered_1  {rise@0.000ns fall@1.316ns period=2.632ns})
  Path Group:             clock_x5pixel_unbuffered_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_x5pixel_unbuffered_1 rise@0.000ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        2.141ns  (logic 0.184ns (8.593%)  route 1.957ns (91.407%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.704ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.032ns
    Source Clock Delay      (SCD):    2.757ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.802     1.027    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.551     1.603    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.489     2.142    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.168 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         0.589     2.757    dvid_1/O_buff_clkpixel
    SLICE_X62Y32         FDRE                                         r  dvid_1/latched_green_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y32         FDRE (Prop_fdre_C_Q)         0.141     2.898 r  dvid_1/latched_green_reg[3]/Q
                         net (fo=1, routed)           1.957     4.855    dvid_1/latched_green[3]
    SLICE_X63Y52         LUT3 (Prop_lut3_I2_O)        0.043     4.898 r  dvid_1/shift_green[3]_i_1/O
                         net (fo=1, routed)           0.000     4.898    dvid_1/shift_green_1[3]
    SLICE_X63Y52         FDRE                                         r  dvid_1/shift_green_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_x5pixel_unbuffered_1 rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.865     1.277    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.818     2.124    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.177 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.711    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.740 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         0.817     3.556    clock_eng_1280_720B/O_buff_clkpixel
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.609 r  clock_eng_1280_720B/PLL_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     4.139    clock_eng_1280_720B/clock_x5pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.168 r  clock_eng_1280_720B/BUFG_pclockx5/O
                         net (fo=44, routed)          0.864     5.032    dvid_1/O_buff_clk5xpixel
    SLICE_X63Y52         FDRE                                         r  dvid_1/shift_green_reg[3]/C
                         clock pessimism             -0.571     4.461    
                         clock uncertainty            0.168     4.629    
    SLICE_X63Y52         FDRE (Hold_fdre_C_D)         0.107     4.736    dvid_1/shift_green_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.736    
                         arrival time                           4.898    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 dvid_1/latched_red_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.579ns period=13.158ns})
  Destination:            dvid_1/shift_red_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clock_x5pixel_unbuffered_1  {rise@0.000ns fall@1.316ns period=2.632ns})
  Path Group:             clock_x5pixel_unbuffered_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_x5pixel_unbuffered_1 rise@0.000ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        2.164ns  (logic 0.209ns (9.658%)  route 1.955ns (90.342%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.704ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.032ns
    Source Clock Delay      (SCD):    2.757ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.802     1.027    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.551     1.603    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.489     2.142    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.168 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         0.589     2.757    dvid_1/O_buff_clkpixel
    SLICE_X64Y32         FDRE                                         r  dvid_1/latched_red_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y32         FDRE (Prop_fdre_C_Q)         0.164     2.921 r  dvid_1/latched_red_reg[6]/Q
                         net (fo=1, routed)           1.955     4.876    dvid_1/latched_red[6]
    SLICE_X65Y52         LUT3 (Prop_lut3_I2_O)        0.045     4.921 r  dvid_1/shift_red[6]_i_1/O
                         net (fo=1, routed)           0.000     4.921    dvid_1/shift_red[6]
    SLICE_X65Y52         FDRE                                         r  dvid_1/shift_red_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_x5pixel_unbuffered_1 rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.865     1.277    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.818     2.124    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.177 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.711    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.740 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         0.817     3.556    clock_eng_1280_720B/O_buff_clkpixel
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.609 r  clock_eng_1280_720B/PLL_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     4.139    clock_eng_1280_720B/clock_x5pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.168 r  clock_eng_1280_720B/BUFG_pclockx5/O
                         net (fo=44, routed)          0.864     5.032    dvid_1/O_buff_clk5xpixel
    SLICE_X65Y52         FDRE                                         r  dvid_1/shift_red_reg[6]/C
                         clock pessimism             -0.571     4.461    
                         clock uncertainty            0.168     4.629    
    SLICE_X65Y52         FDRE (Hold_fdre_C_D)         0.092     4.721    dvid_1/shift_red_reg[6]
  -------------------------------------------------------------------
                         required time                         -4.721    
                         arrival time                           4.921    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 dvid_1/latched_blue_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock_pixel_unbuffered  {rise@0.000ns fall@6.579ns period=13.158ns})
  Destination:            dvid_1/shift_blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock_x5pixel_unbuffered_1  {rise@0.000ns fall@1.316ns period=2.632ns})
  Path Group:             clock_x5pixel_unbuffered_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock_x5pixel_unbuffered_1 rise@0.000ns - clock_pixel_unbuffered rise@0.000ns)
  Data Path Delay:        2.179ns  (logic 0.183ns (8.399%)  route 1.996ns (91.601%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.700ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.032ns
    Source Clock Delay      (SCD):    2.761ns
    Clock Pessimism Removal (CPR):    0.571ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.095ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock_pixel_unbuffered rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.802     1.027    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.053 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.551     1.603    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.653 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.489     2.142    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.168 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         0.593     2.761    dvid_1/O_buff_clkpixel
    SLICE_X62Y38         FDRE                                         r  dvid_1/latched_blue_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y38         FDRE (Prop_fdre_C_Q)         0.141     2.902 r  dvid_1/latched_blue_reg[3]/Q
                         net (fo=1, routed)           1.996     4.898    dvid_1/latched_blue[3]
    SLICE_X63Y52         LUT3 (Prop_lut3_I2_O)        0.042     4.940 r  dvid_1/shift_blue[3]_i_1/O
                         net (fo=1, routed)           0.000     4.940    dvid_1/shift_blue_0[3]
    SLICE_X63Y52         FDRE                                         r  dvid_1/shift_blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock_x5pixel_unbuffered_1 rise edge)
                                                      0.000     0.000 r  
    A16                                               0.000     0.000 r  CLK24MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK24MHZ
    A16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK24MHZ_IBUF_inst/O
                         net (fo=2, routed)           0.865     1.277    clock_eng_1280_720A/I_unbuff_clk
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     1.306 r  clock_eng_1280_720A/BUFG_clk/O
                         net (fo=1, routed)           0.818     2.124    clock_eng_1280_720A/BUFG_clk_n_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.177 r  clock_eng_1280_720A/PLL_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.534     2.711    clock_eng_1280_720A/clock_pixel_unbuffered
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.740 r  clock_eng_1280_720A/BUFG_pclock/O
                         net (fo=135, routed)         0.817     3.556    clock_eng_1280_720B/O_buff_clkpixel
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.609 r  clock_eng_1280_720B/PLL_BASE_inst/CLKOUT1
                         net (fo=1, routed)           0.530     4.139    clock_eng_1280_720B/clock_x5pixel_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     4.168 r  clock_eng_1280_720B/BUFG_pclockx5/O
                         net (fo=44, routed)          0.864     5.032    dvid_1/O_buff_clk5xpixel
    SLICE_X63Y52         FDRE                                         r  dvid_1/shift_blue_reg[3]/C
                         clock pessimism             -0.571     4.461    
                         clock uncertainty            0.168     4.629    
    SLICE_X63Y52         FDRE (Hold_fdre_C_D)         0.107     4.736    dvid_1/shift_blue_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.736    
                         arrival time                           4.940    
  -------------------------------------------------------------------
                         slack                                  0.204    





