;redcode
;assert 1
	SPL 0, <-2
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD @21, 3
	ADD @21, 3
	SPL @72, #201
	SPL @72, #201
	ADD @21, 3
	SUB @121, 103
	ADD -1, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB @0, @2
	DJN -1, @-20
	CMP 280, 270
	SLT @83, 0
	SLT @83, 0
	ADD 130, 9
	SUB 280, 270
	SPL @70, #201
	ADD @21, 3
	JMN 12, 220
	ADD @21, 3
	SUB 127, @706
	SLT 10, @19
	SUB 127, @706
	ADD @21, 3
	SPL 0, <-2
	SPL 0, <-2
	DAT <72, <201
	DAT <72, <201
	ADD 130, 9
	ADD @121, 103
	SUB 603, <21
	SPL @72, #201
	SPL @72, #201
	SPL @72, #201
	CMP @127, 190
	DJN -1, @-20
	SPL 60, <302
	DAT <72, <201
	SLT 12, @19
	DAT <72, <201
	MOV -1, <-20
	MOV -7, <-20
	MOV -7, <-20
	SPL <121, 103
	MOV -7, <-20
	ADD 210, 20
