;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; DC
DC__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
DC__0__MASK EQU 0x20
DC__0__PC EQU CYREG_PRT2_PC5
DC__0__PORT EQU 2
DC__0__SHIFT EQU 5
DC__AG EQU CYREG_PRT2_AG
DC__AMUX EQU CYREG_PRT2_AMUX
DC__BIE EQU CYREG_PRT2_BIE
DC__BIT_MASK EQU CYREG_PRT2_BIT_MASK
DC__BYP EQU CYREG_PRT2_BYP
DC__CTL EQU CYREG_PRT2_CTL
DC__DM0 EQU CYREG_PRT2_DM0
DC__DM1 EQU CYREG_PRT2_DM1
DC__DM2 EQU CYREG_PRT2_DM2
DC__DR EQU CYREG_PRT2_DR
DC__INP_DIS EQU CYREG_PRT2_INP_DIS
DC__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
DC__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
DC__LCD_EN EQU CYREG_PRT2_LCD_EN
DC__MASK EQU 0x20
DC__PORT EQU 2
DC__PRT EQU CYREG_PRT2_PRT
DC__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
DC__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
DC__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
DC__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
DC__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
DC__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
DC__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
DC__PS EQU CYREG_PRT2_PS
DC__SHIFT EQU 5
DC__SLW EQU CYREG_PRT2_SLW

; Fs
Fs__0__INTTYPE EQU CYREG_PICU1_INTTYPE6
Fs__0__MASK EQU 0x40
Fs__0__PC EQU CYREG_PRT1_PC6
Fs__0__PORT EQU 1
Fs__0__SHIFT EQU 6
Fs__AG EQU CYREG_PRT1_AG
Fs__AMUX EQU CYREG_PRT1_AMUX
Fs__BIE EQU CYREG_PRT1_BIE
Fs__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Fs__BYP EQU CYREG_PRT1_BYP
Fs__CTL EQU CYREG_PRT1_CTL
Fs__DM0 EQU CYREG_PRT1_DM0
Fs__DM1 EQU CYREG_PRT1_DM1
Fs__DM2 EQU CYREG_PRT1_DM2
Fs__DR EQU CYREG_PRT1_DR
Fs__INP_DIS EQU CYREG_PRT1_INP_DIS
Fs__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Fs__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Fs__LCD_EN EQU CYREG_PRT1_LCD_EN
Fs__MASK EQU 0x40
Fs__PORT EQU 1
Fs__PRT EQU CYREG_PRT1_PRT
Fs__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Fs__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Fs__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Fs__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Fs__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Fs__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Fs__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Fs__PS EQU CYREG_PRT1_PS
Fs__SHIFT EQU 6
Fs__SLW EQU CYREG_PRT1_SLW

; SS
SS__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
SS__0__MASK EQU 0x80
SS__0__PC EQU CYREG_PRT2_PC7
SS__0__PORT EQU 2
SS__0__SHIFT EQU 7
SS__AG EQU CYREG_PRT2_AG
SS__AMUX EQU CYREG_PRT2_AMUX
SS__BIE EQU CYREG_PRT2_BIE
SS__BIT_MASK EQU CYREG_PRT2_BIT_MASK
SS__BYP EQU CYREG_PRT2_BYP
SS__CTL EQU CYREG_PRT2_CTL
SS__DM0 EQU CYREG_PRT2_DM0
SS__DM1 EQU CYREG_PRT2_DM1
SS__DM2 EQU CYREG_PRT2_DM2
SS__DR EQU CYREG_PRT2_DR
SS__INP_DIS EQU CYREG_PRT2_INP_DIS
SS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
SS__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
SS__LCD_EN EQU CYREG_PRT2_LCD_EN
SS__MASK EQU 0x80
SS__PORT EQU 2
SS__PRT EQU CYREG_PRT2_PRT
SS__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
SS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
SS__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
SS__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
SS__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
SS__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
SS__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
SS__PS EQU CYREG_PRT2_PS
SS__SHIFT EQU 7
SS__SLW EQU CYREG_PRT2_SLW

; LED
LED__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
LED__0__MASK EQU 0x04
LED__0__PC EQU CYREG_PRT2_PC2
LED__0__PORT EQU 2
LED__0__SHIFT EQU 2
LED__AG EQU CYREG_PRT2_AG
LED__AMUX EQU CYREG_PRT2_AMUX
LED__BIE EQU CYREG_PRT2_BIE
LED__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LED__BYP EQU CYREG_PRT2_BYP
LED__CTL EQU CYREG_PRT2_CTL
LED__DM0 EQU CYREG_PRT2_DM0
LED__DM1 EQU CYREG_PRT2_DM1
LED__DM2 EQU CYREG_PRT2_DM2
LED__DR EQU CYREG_PRT2_DR
LED__INP_DIS EQU CYREG_PRT2_INP_DIS
LED__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
LED__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LED__LCD_EN EQU CYREG_PRT2_LCD_EN
LED__MASK EQU 0x04
LED__PORT EQU 2
LED__PRT EQU CYREG_PRT2_PRT
LED__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LED__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LED__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LED__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LED__PS EQU CYREG_PRT2_PS
LED__SHIFT EQU 2
LED__SLW EQU CYREG_PRT2_SLW

; MISO
MISO__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
MISO__0__MASK EQU 0x02
MISO__0__PC EQU CYREG_PRT2_PC1
MISO__0__PORT EQU 2
MISO__0__SHIFT EQU 1
MISO__AG EQU CYREG_PRT2_AG
MISO__AMUX EQU CYREG_PRT2_AMUX
MISO__BIE EQU CYREG_PRT2_BIE
MISO__BIT_MASK EQU CYREG_PRT2_BIT_MASK
MISO__BYP EQU CYREG_PRT2_BYP
MISO__CTL EQU CYREG_PRT2_CTL
MISO__DM0 EQU CYREG_PRT2_DM0
MISO__DM1 EQU CYREG_PRT2_DM1
MISO__DM2 EQU CYREG_PRT2_DM2
MISO__DR EQU CYREG_PRT2_DR
MISO__INP_DIS EQU CYREG_PRT2_INP_DIS
MISO__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
MISO__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
MISO__LCD_EN EQU CYREG_PRT2_LCD_EN
MISO__MASK EQU 0x02
MISO__PORT EQU 2
MISO__PRT EQU CYREG_PRT2_PRT
MISO__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
MISO__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
MISO__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
MISO__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
MISO__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
MISO__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
MISO__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
MISO__PS EQU CYREG_PRT2_PS
MISO__SHIFT EQU 1
MISO__SLW EQU CYREG_PRT2_SLW

; MOSI
MOSI__0__INTTYPE EQU CYREG_PICU2_INTTYPE4
MOSI__0__MASK EQU 0x10
MOSI__0__PC EQU CYREG_PRT2_PC4
MOSI__0__PORT EQU 2
MOSI__0__SHIFT EQU 4
MOSI__AG EQU CYREG_PRT2_AG
MOSI__AMUX EQU CYREG_PRT2_AMUX
MOSI__BIE EQU CYREG_PRT2_BIE
MOSI__BIT_MASK EQU CYREG_PRT2_BIT_MASK
MOSI__BYP EQU CYREG_PRT2_BYP
MOSI__CTL EQU CYREG_PRT2_CTL
MOSI__DM0 EQU CYREG_PRT2_DM0
MOSI__DM1 EQU CYREG_PRT2_DM1
MOSI__DM2 EQU CYREG_PRT2_DM2
MOSI__DR EQU CYREG_PRT2_DR
MOSI__INP_DIS EQU CYREG_PRT2_INP_DIS
MOSI__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
MOSI__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
MOSI__LCD_EN EQU CYREG_PRT2_LCD_EN
MOSI__MASK EQU 0x10
MOSI__PORT EQU 2
MOSI__PRT EQU CYREG_PRT2_PRT
MOSI__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
MOSI__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
MOSI__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
MOSI__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
MOSI__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
MOSI__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
MOSI__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
MOSI__PS EQU CYREG_PRT2_PS
MOSI__SHIFT EQU 4
MOSI__SLW EQU CYREG_PRT2_SLW

; SCLK
SCLK__0__INTTYPE EQU CYREG_PICU2_INTTYPE3
SCLK__0__MASK EQU 0x08
SCLK__0__PC EQU CYREG_PRT2_PC3
SCLK__0__PORT EQU 2
SCLK__0__SHIFT EQU 3
SCLK__AG EQU CYREG_PRT2_AG
SCLK__AMUX EQU CYREG_PRT2_AMUX
SCLK__BIE EQU CYREG_PRT2_BIE
SCLK__BIT_MASK EQU CYREG_PRT2_BIT_MASK
SCLK__BYP EQU CYREG_PRT2_BYP
SCLK__CTL EQU CYREG_PRT2_CTL
SCLK__DM0 EQU CYREG_PRT2_DM0
SCLK__DM1 EQU CYREG_PRT2_DM1
SCLK__DM2 EQU CYREG_PRT2_DM2
SCLK__DR EQU CYREG_PRT2_DR
SCLK__INP_DIS EQU CYREG_PRT2_INP_DIS
SCLK__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
SCLK__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
SCLK__LCD_EN EQU CYREG_PRT2_LCD_EN
SCLK__MASK EQU 0x08
SCLK__PORT EQU 2
SCLK__PRT EQU CYREG_PRT2_PRT
SCLK__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
SCLK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
SCLK__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
SCLK__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
SCLK__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
SCLK__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
SCLK__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
SCLK__PS EQU CYREG_PRT2_PS
SCLK__SHIFT EQU 3
SCLK__SLW EQU CYREG_PRT2_SLW

; RESET
RESET__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
RESET__0__MASK EQU 0x40
RESET__0__PC EQU CYREG_PRT2_PC6
RESET__0__PORT EQU 2
RESET__0__SHIFT EQU 6
RESET__AG EQU CYREG_PRT2_AG
RESET__AMUX EQU CYREG_PRT2_AMUX
RESET__BIE EQU CYREG_PRT2_BIE
RESET__BIT_MASK EQU CYREG_PRT2_BIT_MASK
RESET__BYP EQU CYREG_PRT2_BYP
RESET__CTL EQU CYREG_PRT2_CTL
RESET__DM0 EQU CYREG_PRT2_DM0
RESET__DM1 EQU CYREG_PRT2_DM1
RESET__DM2 EQU CYREG_PRT2_DM2
RESET__DR EQU CYREG_PRT2_DR
RESET__INP_DIS EQU CYREG_PRT2_INP_DIS
RESET__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
RESET__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
RESET__LCD_EN EQU CYREG_PRT2_LCD_EN
RESET__MASK EQU 0x40
RESET__PORT EQU 2
RESET__PRT EQU CYREG_PRT2_PRT
RESET__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
RESET__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
RESET__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
RESET__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
RESET__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
RESET__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
RESET__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
RESET__PS EQU CYREG_PRT2_PS
RESET__SHIFT EQU 6
RESET__SLW EQU CYREG_PRT2_SLW

; Inputs
Inputs__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Inputs__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Inputs__INTC_MASK EQU 0x20000
Inputs__INTC_NUMBER EQU 17
Inputs__INTC_PRIOR_NUM EQU 2
Inputs__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_17
Inputs__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Inputs__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; SPIM_1
SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
SPIM_1_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
SPIM_1_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
SPIM_1_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
SPIM_1_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB08_09_MSK
SPIM_1_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB08_09_MSK
SPIM_1_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
SPIM_1_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
SPIM_1_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B0_UDB08_CTL
SPIM_1_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB08_ST_CTL
SPIM_1_BSPIM_BitCounter__COUNT_REG EQU CYREG_B0_UDB08_CTL
SPIM_1_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB08_ST_CTL
SPIM_1_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
SPIM_1_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
SPIM_1_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B0_UDB08_MSK
SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
SPIM_1_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
SPIM_1_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B0_UDB08_MSK
SPIM_1_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
SPIM_1_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
SPIM_1_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
SPIM_1_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB08_ST_CTL
SPIM_1_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB08_ST_CTL
SPIM_1_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B0_UDB08_ST
SPIM_1_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
SPIM_1_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB12_13_ST
SPIM_1_BSPIM_RxStsReg__4__MASK EQU 0x10
SPIM_1_BSPIM_RxStsReg__4__POS EQU 4
SPIM_1_BSPIM_RxStsReg__5__MASK EQU 0x20
SPIM_1_BSPIM_RxStsReg__5__POS EQU 5
SPIM_1_BSPIM_RxStsReg__6__MASK EQU 0x40
SPIM_1_BSPIM_RxStsReg__6__POS EQU 6
SPIM_1_BSPIM_RxStsReg__MASK EQU 0x70
SPIM_1_BSPIM_RxStsReg__MASK_REG EQU CYREG_B0_UDB12_MSK
SPIM_1_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
SPIM_1_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B0_UDB12_ST
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
SPIM_1_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
SPIM_1_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
SPIM_1_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_B0_UDB09_A0
SPIM_1_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_B0_UDB09_A1
SPIM_1_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
SPIM_1_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_B0_UDB09_D0
SPIM_1_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_B0_UDB09_D1
SPIM_1_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
SPIM_1_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
SPIM_1_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_B0_UDB09_F0
SPIM_1_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_B0_UDB09_F1
SPIM_1_BSPIM_TxStsReg__0__MASK EQU 0x01
SPIM_1_BSPIM_TxStsReg__0__POS EQU 0
SPIM_1_BSPIM_TxStsReg__1__MASK EQU 0x02
SPIM_1_BSPIM_TxStsReg__1__POS EQU 1
SPIM_1_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
SPIM_1_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
SPIM_1_BSPIM_TxStsReg__2__MASK EQU 0x04
SPIM_1_BSPIM_TxStsReg__2__POS EQU 2
SPIM_1_BSPIM_TxStsReg__3__MASK EQU 0x08
SPIM_1_BSPIM_TxStsReg__3__POS EQU 3
SPIM_1_BSPIM_TxStsReg__4__MASK EQU 0x10
SPIM_1_BSPIM_TxStsReg__4__POS EQU 4
SPIM_1_BSPIM_TxStsReg__MASK EQU 0x1F
SPIM_1_BSPIM_TxStsReg__MASK_REG EQU CYREG_B0_UDB10_MSK
SPIM_1_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
SPIM_1_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B0_UDB10_ST
SPIM_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
SPIM_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
SPIM_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
SPIM_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
SPIM_1_IntClock__INDEX EQU 0x01
SPIM_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SPIM_1_IntClock__PM_ACT_MSK EQU 0x02
SPIM_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SPIM_1_IntClock__PM_STBY_MSK EQU 0x02

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x03
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x08
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x08

; NewNote
NewNote__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
NewNote__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
NewNote__INTC_MASK EQU 0x02
NewNote__INTC_NUMBER EQU 1
NewNote__INTC_PRIOR_NUM EQU 6
NewNote__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
NewNote__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
NewNote__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; SaxKeys
SaxKeys__0__AG EQU CYREG_PRT4_AG
SaxKeys__0__AMUX EQU CYREG_PRT4_AMUX
SaxKeys__0__BIE EQU CYREG_PRT4_BIE
SaxKeys__0__BIT_MASK EQU CYREG_PRT4_BIT_MASK
SaxKeys__0__BYP EQU CYREG_PRT4_BYP
SaxKeys__0__CTL EQU CYREG_PRT4_CTL
SaxKeys__0__DM0 EQU CYREG_PRT4_DM0
SaxKeys__0__DM1 EQU CYREG_PRT4_DM1
SaxKeys__0__DM2 EQU CYREG_PRT4_DM2
SaxKeys__0__DR EQU CYREG_PRT4_DR
SaxKeys__0__INP_DIS EQU CYREG_PRT4_INP_DIS
SaxKeys__0__INTTYPE EQU CYREG_PICU4_INTTYPE0
SaxKeys__0__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
SaxKeys__0__LCD_EN EQU CYREG_PRT4_LCD_EN
SaxKeys__0__MASK EQU 0x01
SaxKeys__0__PC EQU CYREG_PRT4_PC0
SaxKeys__0__PORT EQU 4
SaxKeys__0__PRT EQU CYREG_PRT4_PRT
SaxKeys__0__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
SaxKeys__0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
SaxKeys__0__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
SaxKeys__0__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
SaxKeys__0__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
SaxKeys__0__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
SaxKeys__0__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
SaxKeys__0__PS EQU CYREG_PRT4_PS
SaxKeys__0__SHIFT EQU 0
SaxKeys__0__SLW EQU CYREG_PRT4_SLW
SaxKeys__1__AG EQU CYREG_PRT4_AG
SaxKeys__1__AMUX EQU CYREG_PRT4_AMUX
SaxKeys__1__BIE EQU CYREG_PRT4_BIE
SaxKeys__1__BIT_MASK EQU CYREG_PRT4_BIT_MASK
SaxKeys__1__BYP EQU CYREG_PRT4_BYP
SaxKeys__1__CTL EQU CYREG_PRT4_CTL
SaxKeys__1__DM0 EQU CYREG_PRT4_DM0
SaxKeys__1__DM1 EQU CYREG_PRT4_DM1
SaxKeys__1__DM2 EQU CYREG_PRT4_DM2
SaxKeys__1__DR EQU CYREG_PRT4_DR
SaxKeys__1__INP_DIS EQU CYREG_PRT4_INP_DIS
SaxKeys__1__INTTYPE EQU CYREG_PICU4_INTTYPE1
SaxKeys__1__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
SaxKeys__1__LCD_EN EQU CYREG_PRT4_LCD_EN
SaxKeys__1__MASK EQU 0x02
SaxKeys__1__PC EQU CYREG_PRT4_PC1
SaxKeys__1__PORT EQU 4
SaxKeys__1__PRT EQU CYREG_PRT4_PRT
SaxKeys__1__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
SaxKeys__1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
SaxKeys__1__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
SaxKeys__1__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
SaxKeys__1__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
SaxKeys__1__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
SaxKeys__1__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
SaxKeys__1__PS EQU CYREG_PRT4_PS
SaxKeys__1__SHIFT EQU 1
SaxKeys__1__SLW EQU CYREG_PRT4_SLW
SaxKeys__10__AG EQU CYREG_PRT5_AG
SaxKeys__10__AMUX EQU CYREG_PRT5_AMUX
SaxKeys__10__BIE EQU CYREG_PRT5_BIE
SaxKeys__10__BIT_MASK EQU CYREG_PRT5_BIT_MASK
SaxKeys__10__BYP EQU CYREG_PRT5_BYP
SaxKeys__10__CTL EQU CYREG_PRT5_CTL
SaxKeys__10__DM0 EQU CYREG_PRT5_DM0
SaxKeys__10__DM1 EQU CYREG_PRT5_DM1
SaxKeys__10__DM2 EQU CYREG_PRT5_DM2
SaxKeys__10__DR EQU CYREG_PRT5_DR
SaxKeys__10__INP_DIS EQU CYREG_PRT5_INP_DIS
SaxKeys__10__INTTYPE EQU CYREG_PICU5_INTTYPE2
SaxKeys__10__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
SaxKeys__10__LCD_EN EQU CYREG_PRT5_LCD_EN
SaxKeys__10__MASK EQU 0x04
SaxKeys__10__PC EQU CYREG_PRT5_PC2
SaxKeys__10__PORT EQU 5
SaxKeys__10__PRT EQU CYREG_PRT5_PRT
SaxKeys__10__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
SaxKeys__10__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
SaxKeys__10__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
SaxKeys__10__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
SaxKeys__10__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
SaxKeys__10__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
SaxKeys__10__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
SaxKeys__10__PS EQU CYREG_PRT5_PS
SaxKeys__10__SHIFT EQU 2
SaxKeys__10__SLW EQU CYREG_PRT5_SLW
SaxKeys__11__AG EQU CYREG_PRT5_AG
SaxKeys__11__AMUX EQU CYREG_PRT5_AMUX
SaxKeys__11__BIE EQU CYREG_PRT5_BIE
SaxKeys__11__BIT_MASK EQU CYREG_PRT5_BIT_MASK
SaxKeys__11__BYP EQU CYREG_PRT5_BYP
SaxKeys__11__CTL EQU CYREG_PRT5_CTL
SaxKeys__11__DM0 EQU CYREG_PRT5_DM0
SaxKeys__11__DM1 EQU CYREG_PRT5_DM1
SaxKeys__11__DM2 EQU CYREG_PRT5_DM2
SaxKeys__11__DR EQU CYREG_PRT5_DR
SaxKeys__11__INP_DIS EQU CYREG_PRT5_INP_DIS
SaxKeys__11__INTTYPE EQU CYREG_PICU5_INTTYPE3
SaxKeys__11__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
SaxKeys__11__LCD_EN EQU CYREG_PRT5_LCD_EN
SaxKeys__11__MASK EQU 0x08
SaxKeys__11__PC EQU CYREG_PRT5_PC3
SaxKeys__11__PORT EQU 5
SaxKeys__11__PRT EQU CYREG_PRT5_PRT
SaxKeys__11__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
SaxKeys__11__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
SaxKeys__11__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
SaxKeys__11__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
SaxKeys__11__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
SaxKeys__11__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
SaxKeys__11__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
SaxKeys__11__PS EQU CYREG_PRT5_PS
SaxKeys__11__SHIFT EQU 3
SaxKeys__11__SLW EQU CYREG_PRT5_SLW
SaxKeys__12__AG EQU CYREG_PRT5_AG
SaxKeys__12__AMUX EQU CYREG_PRT5_AMUX
SaxKeys__12__BIE EQU CYREG_PRT5_BIE
SaxKeys__12__BIT_MASK EQU CYREG_PRT5_BIT_MASK
SaxKeys__12__BYP EQU CYREG_PRT5_BYP
SaxKeys__12__CTL EQU CYREG_PRT5_CTL
SaxKeys__12__DM0 EQU CYREG_PRT5_DM0
SaxKeys__12__DM1 EQU CYREG_PRT5_DM1
SaxKeys__12__DM2 EQU CYREG_PRT5_DM2
SaxKeys__12__DR EQU CYREG_PRT5_DR
SaxKeys__12__INP_DIS EQU CYREG_PRT5_INP_DIS
SaxKeys__12__INTTYPE EQU CYREG_PICU5_INTTYPE4
SaxKeys__12__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
SaxKeys__12__LCD_EN EQU CYREG_PRT5_LCD_EN
SaxKeys__12__MASK EQU 0x10
SaxKeys__12__PC EQU CYREG_PRT5_PC4
SaxKeys__12__PORT EQU 5
SaxKeys__12__PRT EQU CYREG_PRT5_PRT
SaxKeys__12__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
SaxKeys__12__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
SaxKeys__12__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
SaxKeys__12__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
SaxKeys__12__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
SaxKeys__12__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
SaxKeys__12__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
SaxKeys__12__PS EQU CYREG_PRT5_PS
SaxKeys__12__SHIFT EQU 4
SaxKeys__12__SLW EQU CYREG_PRT5_SLW
SaxKeys__13__AG EQU CYREG_PRT5_AG
SaxKeys__13__AMUX EQU CYREG_PRT5_AMUX
SaxKeys__13__BIE EQU CYREG_PRT5_BIE
SaxKeys__13__BIT_MASK EQU CYREG_PRT5_BIT_MASK
SaxKeys__13__BYP EQU CYREG_PRT5_BYP
SaxKeys__13__CTL EQU CYREG_PRT5_CTL
SaxKeys__13__DM0 EQU CYREG_PRT5_DM0
SaxKeys__13__DM1 EQU CYREG_PRT5_DM1
SaxKeys__13__DM2 EQU CYREG_PRT5_DM2
SaxKeys__13__DR EQU CYREG_PRT5_DR
SaxKeys__13__INP_DIS EQU CYREG_PRT5_INP_DIS
SaxKeys__13__INTTYPE EQU CYREG_PICU5_INTTYPE5
SaxKeys__13__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
SaxKeys__13__LCD_EN EQU CYREG_PRT5_LCD_EN
SaxKeys__13__MASK EQU 0x20
SaxKeys__13__PC EQU CYREG_PRT5_PC5
SaxKeys__13__PORT EQU 5
SaxKeys__13__PRT EQU CYREG_PRT5_PRT
SaxKeys__13__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
SaxKeys__13__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
SaxKeys__13__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
SaxKeys__13__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
SaxKeys__13__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
SaxKeys__13__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
SaxKeys__13__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
SaxKeys__13__PS EQU CYREG_PRT5_PS
SaxKeys__13__SHIFT EQU 5
SaxKeys__13__SLW EQU CYREG_PRT5_SLW
SaxKeys__2__AG EQU CYREG_PRT4_AG
SaxKeys__2__AMUX EQU CYREG_PRT4_AMUX
SaxKeys__2__BIE EQU CYREG_PRT4_BIE
SaxKeys__2__BIT_MASK EQU CYREG_PRT4_BIT_MASK
SaxKeys__2__BYP EQU CYREG_PRT4_BYP
SaxKeys__2__CTL EQU CYREG_PRT4_CTL
SaxKeys__2__DM0 EQU CYREG_PRT4_DM0
SaxKeys__2__DM1 EQU CYREG_PRT4_DM1
SaxKeys__2__DM2 EQU CYREG_PRT4_DM2
SaxKeys__2__DR EQU CYREG_PRT4_DR
SaxKeys__2__INP_DIS EQU CYREG_PRT4_INP_DIS
SaxKeys__2__INTTYPE EQU CYREG_PICU4_INTTYPE2
SaxKeys__2__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
SaxKeys__2__LCD_EN EQU CYREG_PRT4_LCD_EN
SaxKeys__2__MASK EQU 0x04
SaxKeys__2__PC EQU CYREG_PRT4_PC2
SaxKeys__2__PORT EQU 4
SaxKeys__2__PRT EQU CYREG_PRT4_PRT
SaxKeys__2__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
SaxKeys__2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
SaxKeys__2__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
SaxKeys__2__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
SaxKeys__2__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
SaxKeys__2__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
SaxKeys__2__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
SaxKeys__2__PS EQU CYREG_PRT4_PS
SaxKeys__2__SHIFT EQU 2
SaxKeys__2__SLW EQU CYREG_PRT4_SLW
SaxKeys__3__AG EQU CYREG_PRT4_AG
SaxKeys__3__AMUX EQU CYREG_PRT4_AMUX
SaxKeys__3__BIE EQU CYREG_PRT4_BIE
SaxKeys__3__BIT_MASK EQU CYREG_PRT4_BIT_MASK
SaxKeys__3__BYP EQU CYREG_PRT4_BYP
SaxKeys__3__CTL EQU CYREG_PRT4_CTL
SaxKeys__3__DM0 EQU CYREG_PRT4_DM0
SaxKeys__3__DM1 EQU CYREG_PRT4_DM1
SaxKeys__3__DM2 EQU CYREG_PRT4_DM2
SaxKeys__3__DR EQU CYREG_PRT4_DR
SaxKeys__3__INP_DIS EQU CYREG_PRT4_INP_DIS
SaxKeys__3__INTTYPE EQU CYREG_PICU4_INTTYPE3
SaxKeys__3__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
SaxKeys__3__LCD_EN EQU CYREG_PRT4_LCD_EN
SaxKeys__3__MASK EQU 0x08
SaxKeys__3__PC EQU CYREG_PRT4_PC3
SaxKeys__3__PORT EQU 4
SaxKeys__3__PRT EQU CYREG_PRT4_PRT
SaxKeys__3__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
SaxKeys__3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
SaxKeys__3__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
SaxKeys__3__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
SaxKeys__3__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
SaxKeys__3__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
SaxKeys__3__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
SaxKeys__3__PS EQU CYREG_PRT4_PS
SaxKeys__3__SHIFT EQU 3
SaxKeys__3__SLW EQU CYREG_PRT4_SLW
SaxKeys__4__AG EQU CYREG_PRT4_AG
SaxKeys__4__AMUX EQU CYREG_PRT4_AMUX
SaxKeys__4__BIE EQU CYREG_PRT4_BIE
SaxKeys__4__BIT_MASK EQU CYREG_PRT4_BIT_MASK
SaxKeys__4__BYP EQU CYREG_PRT4_BYP
SaxKeys__4__CTL EQU CYREG_PRT4_CTL
SaxKeys__4__DM0 EQU CYREG_PRT4_DM0
SaxKeys__4__DM1 EQU CYREG_PRT4_DM1
SaxKeys__4__DM2 EQU CYREG_PRT4_DM2
SaxKeys__4__DR EQU CYREG_PRT4_DR
SaxKeys__4__INP_DIS EQU CYREG_PRT4_INP_DIS
SaxKeys__4__INTTYPE EQU CYREG_PICU4_INTTYPE4
SaxKeys__4__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
SaxKeys__4__LCD_EN EQU CYREG_PRT4_LCD_EN
SaxKeys__4__MASK EQU 0x10
SaxKeys__4__PC EQU CYREG_PRT4_PC4
SaxKeys__4__PORT EQU 4
SaxKeys__4__PRT EQU CYREG_PRT4_PRT
SaxKeys__4__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
SaxKeys__4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
SaxKeys__4__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
SaxKeys__4__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
SaxKeys__4__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
SaxKeys__4__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
SaxKeys__4__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
SaxKeys__4__PS EQU CYREG_PRT4_PS
SaxKeys__4__SHIFT EQU 4
SaxKeys__4__SLW EQU CYREG_PRT4_SLW
SaxKeys__5__AG EQU CYREG_PRT4_AG
SaxKeys__5__AMUX EQU CYREG_PRT4_AMUX
SaxKeys__5__BIE EQU CYREG_PRT4_BIE
SaxKeys__5__BIT_MASK EQU CYREG_PRT4_BIT_MASK
SaxKeys__5__BYP EQU CYREG_PRT4_BYP
SaxKeys__5__CTL EQU CYREG_PRT4_CTL
SaxKeys__5__DM0 EQU CYREG_PRT4_DM0
SaxKeys__5__DM1 EQU CYREG_PRT4_DM1
SaxKeys__5__DM2 EQU CYREG_PRT4_DM2
SaxKeys__5__DR EQU CYREG_PRT4_DR
SaxKeys__5__INP_DIS EQU CYREG_PRT4_INP_DIS
SaxKeys__5__INTTYPE EQU CYREG_PICU4_INTTYPE5
SaxKeys__5__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
SaxKeys__5__LCD_EN EQU CYREG_PRT4_LCD_EN
SaxKeys__5__MASK EQU 0x20
SaxKeys__5__PC EQU CYREG_PRT4_PC5
SaxKeys__5__PORT EQU 4
SaxKeys__5__PRT EQU CYREG_PRT4_PRT
SaxKeys__5__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
SaxKeys__5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
SaxKeys__5__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
SaxKeys__5__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
SaxKeys__5__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
SaxKeys__5__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
SaxKeys__5__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
SaxKeys__5__PS EQU CYREG_PRT4_PS
SaxKeys__5__SHIFT EQU 5
SaxKeys__5__SLW EQU CYREG_PRT4_SLW
SaxKeys__6__AG EQU CYREG_PRT4_AG
SaxKeys__6__AMUX EQU CYREG_PRT4_AMUX
SaxKeys__6__BIE EQU CYREG_PRT4_BIE
SaxKeys__6__BIT_MASK EQU CYREG_PRT4_BIT_MASK
SaxKeys__6__BYP EQU CYREG_PRT4_BYP
SaxKeys__6__CTL EQU CYREG_PRT4_CTL
SaxKeys__6__DM0 EQU CYREG_PRT4_DM0
SaxKeys__6__DM1 EQU CYREG_PRT4_DM1
SaxKeys__6__DM2 EQU CYREG_PRT4_DM2
SaxKeys__6__DR EQU CYREG_PRT4_DR
SaxKeys__6__INP_DIS EQU CYREG_PRT4_INP_DIS
SaxKeys__6__INTTYPE EQU CYREG_PICU4_INTTYPE6
SaxKeys__6__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
SaxKeys__6__LCD_EN EQU CYREG_PRT4_LCD_EN
SaxKeys__6__MASK EQU 0x40
SaxKeys__6__PC EQU CYREG_PRT4_PC6
SaxKeys__6__PORT EQU 4
SaxKeys__6__PRT EQU CYREG_PRT4_PRT
SaxKeys__6__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
SaxKeys__6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
SaxKeys__6__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
SaxKeys__6__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
SaxKeys__6__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
SaxKeys__6__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
SaxKeys__6__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
SaxKeys__6__PS EQU CYREG_PRT4_PS
SaxKeys__6__SHIFT EQU 6
SaxKeys__6__SLW EQU CYREG_PRT4_SLW
SaxKeys__7__AG EQU CYREG_PRT4_AG
SaxKeys__7__AMUX EQU CYREG_PRT4_AMUX
SaxKeys__7__BIE EQU CYREG_PRT4_BIE
SaxKeys__7__BIT_MASK EQU CYREG_PRT4_BIT_MASK
SaxKeys__7__BYP EQU CYREG_PRT4_BYP
SaxKeys__7__CTL EQU CYREG_PRT4_CTL
SaxKeys__7__DM0 EQU CYREG_PRT4_DM0
SaxKeys__7__DM1 EQU CYREG_PRT4_DM1
SaxKeys__7__DM2 EQU CYREG_PRT4_DM2
SaxKeys__7__DR EQU CYREG_PRT4_DR
SaxKeys__7__INP_DIS EQU CYREG_PRT4_INP_DIS
SaxKeys__7__INTTYPE EQU CYREG_PICU4_INTTYPE7
SaxKeys__7__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
SaxKeys__7__LCD_EN EQU CYREG_PRT4_LCD_EN
SaxKeys__7__MASK EQU 0x80
SaxKeys__7__PC EQU CYREG_PRT4_PC7
SaxKeys__7__PORT EQU 4
SaxKeys__7__PRT EQU CYREG_PRT4_PRT
SaxKeys__7__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
SaxKeys__7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
SaxKeys__7__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
SaxKeys__7__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
SaxKeys__7__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
SaxKeys__7__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
SaxKeys__7__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
SaxKeys__7__PS EQU CYREG_PRT4_PS
SaxKeys__7__SHIFT EQU 7
SaxKeys__7__SLW EQU CYREG_PRT4_SLW
SaxKeys__8__AG EQU CYREG_PRT5_AG
SaxKeys__8__AMUX EQU CYREG_PRT5_AMUX
SaxKeys__8__BIE EQU CYREG_PRT5_BIE
SaxKeys__8__BIT_MASK EQU CYREG_PRT5_BIT_MASK
SaxKeys__8__BYP EQU CYREG_PRT5_BYP
SaxKeys__8__CTL EQU CYREG_PRT5_CTL
SaxKeys__8__DM0 EQU CYREG_PRT5_DM0
SaxKeys__8__DM1 EQU CYREG_PRT5_DM1
SaxKeys__8__DM2 EQU CYREG_PRT5_DM2
SaxKeys__8__DR EQU CYREG_PRT5_DR
SaxKeys__8__INP_DIS EQU CYREG_PRT5_INP_DIS
SaxKeys__8__INTTYPE EQU CYREG_PICU5_INTTYPE0
SaxKeys__8__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
SaxKeys__8__LCD_EN EQU CYREG_PRT5_LCD_EN
SaxKeys__8__MASK EQU 0x01
SaxKeys__8__PC EQU CYREG_PRT5_PC0
SaxKeys__8__PORT EQU 5
SaxKeys__8__PRT EQU CYREG_PRT5_PRT
SaxKeys__8__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
SaxKeys__8__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
SaxKeys__8__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
SaxKeys__8__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
SaxKeys__8__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
SaxKeys__8__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
SaxKeys__8__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
SaxKeys__8__PS EQU CYREG_PRT5_PS
SaxKeys__8__SHIFT EQU 0
SaxKeys__8__SLW EQU CYREG_PRT5_SLW
SaxKeys__9__AG EQU CYREG_PRT5_AG
SaxKeys__9__AMUX EQU CYREG_PRT5_AMUX
SaxKeys__9__BIE EQU CYREG_PRT5_BIE
SaxKeys__9__BIT_MASK EQU CYREG_PRT5_BIT_MASK
SaxKeys__9__BYP EQU CYREG_PRT5_BYP
SaxKeys__9__CTL EQU CYREG_PRT5_CTL
SaxKeys__9__DM0 EQU CYREG_PRT5_DM0
SaxKeys__9__DM1 EQU CYREG_PRT5_DM1
SaxKeys__9__DM2 EQU CYREG_PRT5_DM2
SaxKeys__9__DR EQU CYREG_PRT5_DR
SaxKeys__9__INP_DIS EQU CYREG_PRT5_INP_DIS
SaxKeys__9__INTTYPE EQU CYREG_PICU5_INTTYPE1
SaxKeys__9__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
SaxKeys__9__LCD_EN EQU CYREG_PRT5_LCD_EN
SaxKeys__9__MASK EQU 0x02
SaxKeys__9__PC EQU CYREG_PRT5_PC1
SaxKeys__9__PORT EQU 5
SaxKeys__9__PRT EQU CYREG_PRT5_PRT
SaxKeys__9__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
SaxKeys__9__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
SaxKeys__9__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
SaxKeys__9__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
SaxKeys__9__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
SaxKeys__9__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
SaxKeys__9__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
SaxKeys__9__PS EQU CYREG_PRT5_PS
SaxKeys__9__SHIFT EQU 1
SaxKeys__9__SLW EQU CYREG_PRT5_SLW

; Wave_Out
Wave_Out_DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
Wave_Out_DMA__DRQ_NUMBER EQU 0
Wave_Out_DMA__NUMBEROF_TDS EQU 0
Wave_Out_DMA__PRIORITY EQU 2
Wave_Out_DMA__TERMIN_EN EQU 0
Wave_Out_DMA__TERMIN_SEL EQU 0
Wave_Out_DMA__TERMOUT0_EN EQU 0
Wave_Out_DMA__TERMOUT0_SEL EQU 0
Wave_Out_DMA__TERMOUT1_EN EQU 0
Wave_Out_DMA__TERMOUT1_SEL EQU 0
Wave_Out_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
Wave_Out_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
Wave_Out_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
Wave_Out_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
Wave_Out_IntClock__INDEX EQU 0x02
Wave_Out_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Wave_Out_IntClock__PM_ACT_MSK EQU 0x04
Wave_Out_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Wave_Out_IntClock__PM_STBY_MSK EQU 0x04
Wave_Out_VDAC8_viDAC8__CR0 EQU CYREG_DAC2_CR0
Wave_Out_VDAC8_viDAC8__CR1 EQU CYREG_DAC2_CR1
Wave_Out_VDAC8_viDAC8__D EQU CYREG_DAC2_D
Wave_Out_VDAC8_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
Wave_Out_VDAC8_viDAC8__PM_ACT_MSK EQU 0x04
Wave_Out_VDAC8_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
Wave_Out_VDAC8_viDAC8__PM_STBY_MSK EQU 0x04
Wave_Out_VDAC8_viDAC8__STROBE EQU CYREG_DAC2_STROBE
Wave_Out_VDAC8_viDAC8__SW0 EQU CYREG_DAC2_SW0
Wave_Out_VDAC8_viDAC8__SW2 EQU CYREG_DAC2_SW2
Wave_Out_VDAC8_viDAC8__SW3 EQU CYREG_DAC2_SW3
Wave_Out_VDAC8_viDAC8__SW4 EQU CYREG_DAC2_SW4
Wave_Out_VDAC8_viDAC8__TR EQU CYREG_DAC2_TR
Wave_Out_VDAC8_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M1
Wave_Out_VDAC8_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M2
Wave_Out_VDAC8_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M3
Wave_Out_VDAC8_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M4
Wave_Out_VDAC8_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M5
Wave_Out_VDAC8_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M6
Wave_Out_VDAC8_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M7
Wave_Out_VDAC8_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M8
Wave_Out_VDAC8_viDAC8__TST EQU CYREG_DAC2_TST

; Waveform
Waveform__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
Waveform__0__MASK EQU 0x02
Waveform__0__PC EQU CYREG_PRT0_PC1
Waveform__0__PORT EQU 0
Waveform__0__SHIFT EQU 1
Waveform__AG EQU CYREG_PRT0_AG
Waveform__AMUX EQU CYREG_PRT0_AMUX
Waveform__BIE EQU CYREG_PRT0_BIE
Waveform__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Waveform__BYP EQU CYREG_PRT0_BYP
Waveform__CTL EQU CYREG_PRT0_CTL
Waveform__DM0 EQU CYREG_PRT0_DM0
Waveform__DM1 EQU CYREG_PRT0_DM1
Waveform__DM2 EQU CYREG_PRT0_DM2
Waveform__DR EQU CYREG_PRT0_DR
Waveform__INP_DIS EQU CYREG_PRT0_INP_DIS
Waveform__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Waveform__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Waveform__LCD_EN EQU CYREG_PRT0_LCD_EN
Waveform__MASK EQU 0x02
Waveform__PORT EQU 0
Waveform__PRT EQU CYREG_PRT0_PRT
Waveform__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Waveform__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Waveform__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Waveform__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Waveform__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Waveform__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Waveform__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Waveform__PS EQU CYREG_PRT0_PS
Waveform__SHIFT EQU 1
Waveform__SLW EQU CYREG_PRT0_SLW
Waveform_ISR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Waveform_ISR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Waveform_ISR__INTC_MASK EQU 0x40000
Waveform_ISR__INTC_NUMBER EQU 18
Waveform_ISR__INTC_PRIOR_NUM EQU 0
Waveform_ISR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_18
Waveform_ISR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Waveform_ISR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
Waveform_Send_TimerHW__CAP0 EQU CYREG_TMR1_CAP0
Waveform_Send_TimerHW__CAP1 EQU CYREG_TMR1_CAP1
Waveform_Send_TimerHW__CFG0 EQU CYREG_TMR1_CFG0
Waveform_Send_TimerHW__CFG1 EQU CYREG_TMR1_CFG1
Waveform_Send_TimerHW__CFG2 EQU CYREG_TMR1_CFG2
Waveform_Send_TimerHW__CNT_CMP0 EQU CYREG_TMR1_CNT_CMP0
Waveform_Send_TimerHW__CNT_CMP1 EQU CYREG_TMR1_CNT_CMP1
Waveform_Send_TimerHW__PER0 EQU CYREG_TMR1_PER0
Waveform_Send_TimerHW__PER1 EQU CYREG_TMR1_PER1
Waveform_Send_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
Waveform_Send_TimerHW__PM_ACT_MSK EQU 0x02
Waveform_Send_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
Waveform_Send_TimerHW__PM_STBY_MSK EQU 0x02
Waveform_Send_TimerHW__RT0 EQU CYREG_TMR1_RT0
Waveform_Send_TimerHW__RT1 EQU CYREG_TMR1_RT1
Waveform_Send_TimerHW__SR0 EQU CYREG_TMR1_SR0

; DACBuffer
DACBuffer_ABuf__CR EQU CYREG_OPAMP0_CR
DACBuffer_ABuf__MX EQU CYREG_OPAMP0_MX
DACBuffer_ABuf__NPUMP_OPAMP_TR0 EQU CYREG_NPUMP_OPAMP_TR0
DACBuffer_ABuf__PM_ACT_CFG EQU CYREG_PM_ACT_CFG4
DACBuffer_ABuf__PM_ACT_MSK EQU 0x01
DACBuffer_ABuf__PM_STBY_CFG EQU CYREG_PM_STBY_CFG4
DACBuffer_ABuf__PM_STBY_MSK EQU 0x01
DACBuffer_ABuf__RSVD EQU CYREG_OPAMP0_RSVD
DACBuffer_ABuf__SW EQU CYREG_OPAMP0_SW
DACBuffer_ABuf__TR0 EQU CYREG_OPAMP0_TR0
DACBuffer_ABuf__TR1 EQU CYREG_OPAMP0_TR1

; Output_LED
Output_LED__0__AG EQU CYREG_PRT3_AG
Output_LED__0__AMUX EQU CYREG_PRT3_AMUX
Output_LED__0__BIE EQU CYREG_PRT3_BIE
Output_LED__0__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Output_LED__0__BYP EQU CYREG_PRT3_BYP
Output_LED__0__CTL EQU CYREG_PRT3_CTL
Output_LED__0__DM0 EQU CYREG_PRT3_DM0
Output_LED__0__DM1 EQU CYREG_PRT3_DM1
Output_LED__0__DM2 EQU CYREG_PRT3_DM2
Output_LED__0__DR EQU CYREG_PRT3_DR
Output_LED__0__INP_DIS EQU CYREG_PRT3_INP_DIS
Output_LED__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
Output_LED__0__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Output_LED__0__LCD_EN EQU CYREG_PRT3_LCD_EN
Output_LED__0__MASK EQU 0x01
Output_LED__0__PC EQU CYREG_PRT3_PC0
Output_LED__0__PORT EQU 3
Output_LED__0__PRT EQU CYREG_PRT3_PRT
Output_LED__0__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Output_LED__0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Output_LED__0__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Output_LED__0__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Output_LED__0__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Output_LED__0__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Output_LED__0__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Output_LED__0__PS EQU CYREG_PRT3_PS
Output_LED__0__SHIFT EQU 0
Output_LED__0__SLW EQU CYREG_PRT3_SLW
Output_LED__1__AG EQU CYREG_PRT3_AG
Output_LED__1__AMUX EQU CYREG_PRT3_AMUX
Output_LED__1__BIE EQU CYREG_PRT3_BIE
Output_LED__1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Output_LED__1__BYP EQU CYREG_PRT3_BYP
Output_LED__1__CTL EQU CYREG_PRT3_CTL
Output_LED__1__DM0 EQU CYREG_PRT3_DM0
Output_LED__1__DM1 EQU CYREG_PRT3_DM1
Output_LED__1__DM2 EQU CYREG_PRT3_DM2
Output_LED__1__DR EQU CYREG_PRT3_DR
Output_LED__1__INP_DIS EQU CYREG_PRT3_INP_DIS
Output_LED__1__INTTYPE EQU CYREG_PICU3_INTTYPE1
Output_LED__1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Output_LED__1__LCD_EN EQU CYREG_PRT3_LCD_EN
Output_LED__1__MASK EQU 0x02
Output_LED__1__PC EQU CYREG_PRT3_PC1
Output_LED__1__PORT EQU 3
Output_LED__1__PRT EQU CYREG_PRT3_PRT
Output_LED__1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Output_LED__1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Output_LED__1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Output_LED__1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Output_LED__1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Output_LED__1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Output_LED__1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Output_LED__1__PS EQU CYREG_PRT3_PS
Output_LED__1__SHIFT EQU 1
Output_LED__1__SLW EQU CYREG_PRT3_SLW
Output_LED__10__AG EQU CYREG_PRT0_AG
Output_LED__10__AMUX EQU CYREG_PRT0_AMUX
Output_LED__10__BIE EQU CYREG_PRT0_BIE
Output_LED__10__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Output_LED__10__BYP EQU CYREG_PRT0_BYP
Output_LED__10__CTL EQU CYREG_PRT0_CTL
Output_LED__10__DM0 EQU CYREG_PRT0_DM0
Output_LED__10__DM1 EQU CYREG_PRT0_DM1
Output_LED__10__DM2 EQU CYREG_PRT0_DM2
Output_LED__10__DR EQU CYREG_PRT0_DR
Output_LED__10__INP_DIS EQU CYREG_PRT0_INP_DIS
Output_LED__10__INTTYPE EQU CYREG_PICU0_INTTYPE4
Output_LED__10__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Output_LED__10__LCD_EN EQU CYREG_PRT0_LCD_EN
Output_LED__10__MASK EQU 0x10
Output_LED__10__PC EQU CYREG_PRT0_PC4
Output_LED__10__PORT EQU 0
Output_LED__10__PRT EQU CYREG_PRT0_PRT
Output_LED__10__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Output_LED__10__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Output_LED__10__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Output_LED__10__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Output_LED__10__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Output_LED__10__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Output_LED__10__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Output_LED__10__PS EQU CYREG_PRT0_PS
Output_LED__10__SHIFT EQU 4
Output_LED__10__SLW EQU CYREG_PRT0_SLW
Output_LED__11__AG EQU CYREG_PRT0_AG
Output_LED__11__AMUX EQU CYREG_PRT0_AMUX
Output_LED__11__BIE EQU CYREG_PRT0_BIE
Output_LED__11__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Output_LED__11__BYP EQU CYREG_PRT0_BYP
Output_LED__11__CTL EQU CYREG_PRT0_CTL
Output_LED__11__DM0 EQU CYREG_PRT0_DM0
Output_LED__11__DM1 EQU CYREG_PRT0_DM1
Output_LED__11__DM2 EQU CYREG_PRT0_DM2
Output_LED__11__DR EQU CYREG_PRT0_DR
Output_LED__11__INP_DIS EQU CYREG_PRT0_INP_DIS
Output_LED__11__INTTYPE EQU CYREG_PICU0_INTTYPE5
Output_LED__11__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Output_LED__11__LCD_EN EQU CYREG_PRT0_LCD_EN
Output_LED__11__MASK EQU 0x20
Output_LED__11__PC EQU CYREG_PRT0_PC5
Output_LED__11__PORT EQU 0
Output_LED__11__PRT EQU CYREG_PRT0_PRT
Output_LED__11__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Output_LED__11__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Output_LED__11__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Output_LED__11__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Output_LED__11__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Output_LED__11__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Output_LED__11__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Output_LED__11__PS EQU CYREG_PRT0_PS
Output_LED__11__SHIFT EQU 5
Output_LED__11__SLW EQU CYREG_PRT0_SLW
Output_LED__12__AG EQU CYREG_PRT0_AG
Output_LED__12__AMUX EQU CYREG_PRT0_AMUX
Output_LED__12__BIE EQU CYREG_PRT0_BIE
Output_LED__12__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Output_LED__12__BYP EQU CYREG_PRT0_BYP
Output_LED__12__CTL EQU CYREG_PRT0_CTL
Output_LED__12__DM0 EQU CYREG_PRT0_DM0
Output_LED__12__DM1 EQU CYREG_PRT0_DM1
Output_LED__12__DM2 EQU CYREG_PRT0_DM2
Output_LED__12__DR EQU CYREG_PRT0_DR
Output_LED__12__INP_DIS EQU CYREG_PRT0_INP_DIS
Output_LED__12__INTTYPE EQU CYREG_PICU0_INTTYPE2
Output_LED__12__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Output_LED__12__LCD_EN EQU CYREG_PRT0_LCD_EN
Output_LED__12__MASK EQU 0x04
Output_LED__12__PC EQU CYREG_PRT0_PC2
Output_LED__12__PORT EQU 0
Output_LED__12__PRT EQU CYREG_PRT0_PRT
Output_LED__12__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Output_LED__12__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Output_LED__12__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Output_LED__12__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Output_LED__12__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Output_LED__12__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Output_LED__12__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Output_LED__12__PS EQU CYREG_PRT0_PS
Output_LED__12__SHIFT EQU 2
Output_LED__12__SLW EQU CYREG_PRT0_SLW
Output_LED__13__AG EQU CYREG_PRT0_AG
Output_LED__13__AMUX EQU CYREG_PRT0_AMUX
Output_LED__13__BIE EQU CYREG_PRT0_BIE
Output_LED__13__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Output_LED__13__BYP EQU CYREG_PRT0_BYP
Output_LED__13__CTL EQU CYREG_PRT0_CTL
Output_LED__13__DM0 EQU CYREG_PRT0_DM0
Output_LED__13__DM1 EQU CYREG_PRT0_DM1
Output_LED__13__DM2 EQU CYREG_PRT0_DM2
Output_LED__13__DR EQU CYREG_PRT0_DR
Output_LED__13__INP_DIS EQU CYREG_PRT0_INP_DIS
Output_LED__13__INTTYPE EQU CYREG_PICU0_INTTYPE3
Output_LED__13__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Output_LED__13__LCD_EN EQU CYREG_PRT0_LCD_EN
Output_LED__13__MASK EQU 0x08
Output_LED__13__PC EQU CYREG_PRT0_PC3
Output_LED__13__PORT EQU 0
Output_LED__13__PRT EQU CYREG_PRT0_PRT
Output_LED__13__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Output_LED__13__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Output_LED__13__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Output_LED__13__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Output_LED__13__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Output_LED__13__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Output_LED__13__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Output_LED__13__PS EQU CYREG_PRT0_PS
Output_LED__13__SHIFT EQU 3
Output_LED__13__SLW EQU CYREG_PRT0_SLW
Output_LED__2__AG EQU CYREG_PRT3_AG
Output_LED__2__AMUX EQU CYREG_PRT3_AMUX
Output_LED__2__BIE EQU CYREG_PRT3_BIE
Output_LED__2__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Output_LED__2__BYP EQU CYREG_PRT3_BYP
Output_LED__2__CTL EQU CYREG_PRT3_CTL
Output_LED__2__DM0 EQU CYREG_PRT3_DM0
Output_LED__2__DM1 EQU CYREG_PRT3_DM1
Output_LED__2__DM2 EQU CYREG_PRT3_DM2
Output_LED__2__DR EQU CYREG_PRT3_DR
Output_LED__2__INP_DIS EQU CYREG_PRT3_INP_DIS
Output_LED__2__INTTYPE EQU CYREG_PICU3_INTTYPE2
Output_LED__2__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Output_LED__2__LCD_EN EQU CYREG_PRT3_LCD_EN
Output_LED__2__MASK EQU 0x04
Output_LED__2__PC EQU CYREG_PRT3_PC2
Output_LED__2__PORT EQU 3
Output_LED__2__PRT EQU CYREG_PRT3_PRT
Output_LED__2__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Output_LED__2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Output_LED__2__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Output_LED__2__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Output_LED__2__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Output_LED__2__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Output_LED__2__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Output_LED__2__PS EQU CYREG_PRT3_PS
Output_LED__2__SHIFT EQU 2
Output_LED__2__SLW EQU CYREG_PRT3_SLW
Output_LED__3__AG EQU CYREG_PRT3_AG
Output_LED__3__AMUX EQU CYREG_PRT3_AMUX
Output_LED__3__BIE EQU CYREG_PRT3_BIE
Output_LED__3__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Output_LED__3__BYP EQU CYREG_PRT3_BYP
Output_LED__3__CTL EQU CYREG_PRT3_CTL
Output_LED__3__DM0 EQU CYREG_PRT3_DM0
Output_LED__3__DM1 EQU CYREG_PRT3_DM1
Output_LED__3__DM2 EQU CYREG_PRT3_DM2
Output_LED__3__DR EQU CYREG_PRT3_DR
Output_LED__3__INP_DIS EQU CYREG_PRT3_INP_DIS
Output_LED__3__INTTYPE EQU CYREG_PICU3_INTTYPE3
Output_LED__3__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Output_LED__3__LCD_EN EQU CYREG_PRT3_LCD_EN
Output_LED__3__MASK EQU 0x08
Output_LED__3__PC EQU CYREG_PRT3_PC3
Output_LED__3__PORT EQU 3
Output_LED__3__PRT EQU CYREG_PRT3_PRT
Output_LED__3__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Output_LED__3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Output_LED__3__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Output_LED__3__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Output_LED__3__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Output_LED__3__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Output_LED__3__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Output_LED__3__PS EQU CYREG_PRT3_PS
Output_LED__3__SHIFT EQU 3
Output_LED__3__SLW EQU CYREG_PRT3_SLW
Output_LED__4__AG EQU CYREG_PRT3_AG
Output_LED__4__AMUX EQU CYREG_PRT3_AMUX
Output_LED__4__BIE EQU CYREG_PRT3_BIE
Output_LED__4__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Output_LED__4__BYP EQU CYREG_PRT3_BYP
Output_LED__4__CTL EQU CYREG_PRT3_CTL
Output_LED__4__DM0 EQU CYREG_PRT3_DM0
Output_LED__4__DM1 EQU CYREG_PRT3_DM1
Output_LED__4__DM2 EQU CYREG_PRT3_DM2
Output_LED__4__DR EQU CYREG_PRT3_DR
Output_LED__4__INP_DIS EQU CYREG_PRT3_INP_DIS
Output_LED__4__INTTYPE EQU CYREG_PICU3_INTTYPE4
Output_LED__4__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Output_LED__4__LCD_EN EQU CYREG_PRT3_LCD_EN
Output_LED__4__MASK EQU 0x10
Output_LED__4__PC EQU CYREG_PRT3_PC4
Output_LED__4__PORT EQU 3
Output_LED__4__PRT EQU CYREG_PRT3_PRT
Output_LED__4__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Output_LED__4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Output_LED__4__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Output_LED__4__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Output_LED__4__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Output_LED__4__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Output_LED__4__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Output_LED__4__PS EQU CYREG_PRT3_PS
Output_LED__4__SHIFT EQU 4
Output_LED__4__SLW EQU CYREG_PRT3_SLW
Output_LED__5__AG EQU CYREG_PRT3_AG
Output_LED__5__AMUX EQU CYREG_PRT3_AMUX
Output_LED__5__BIE EQU CYREG_PRT3_BIE
Output_LED__5__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Output_LED__5__BYP EQU CYREG_PRT3_BYP
Output_LED__5__CTL EQU CYREG_PRT3_CTL
Output_LED__5__DM0 EQU CYREG_PRT3_DM0
Output_LED__5__DM1 EQU CYREG_PRT3_DM1
Output_LED__5__DM2 EQU CYREG_PRT3_DM2
Output_LED__5__DR EQU CYREG_PRT3_DR
Output_LED__5__INP_DIS EQU CYREG_PRT3_INP_DIS
Output_LED__5__INTTYPE EQU CYREG_PICU3_INTTYPE5
Output_LED__5__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Output_LED__5__LCD_EN EQU CYREG_PRT3_LCD_EN
Output_LED__5__MASK EQU 0x20
Output_LED__5__PC EQU CYREG_PRT3_PC5
Output_LED__5__PORT EQU 3
Output_LED__5__PRT EQU CYREG_PRT3_PRT
Output_LED__5__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Output_LED__5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Output_LED__5__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Output_LED__5__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Output_LED__5__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Output_LED__5__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Output_LED__5__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Output_LED__5__PS EQU CYREG_PRT3_PS
Output_LED__5__SHIFT EQU 5
Output_LED__5__SLW EQU CYREG_PRT3_SLW
Output_LED__6__AG EQU CYREG_PRT3_AG
Output_LED__6__AMUX EQU CYREG_PRT3_AMUX
Output_LED__6__BIE EQU CYREG_PRT3_BIE
Output_LED__6__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Output_LED__6__BYP EQU CYREG_PRT3_BYP
Output_LED__6__CTL EQU CYREG_PRT3_CTL
Output_LED__6__DM0 EQU CYREG_PRT3_DM0
Output_LED__6__DM1 EQU CYREG_PRT3_DM1
Output_LED__6__DM2 EQU CYREG_PRT3_DM2
Output_LED__6__DR EQU CYREG_PRT3_DR
Output_LED__6__INP_DIS EQU CYREG_PRT3_INP_DIS
Output_LED__6__INTTYPE EQU CYREG_PICU3_INTTYPE6
Output_LED__6__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Output_LED__6__LCD_EN EQU CYREG_PRT3_LCD_EN
Output_LED__6__MASK EQU 0x40
Output_LED__6__PC EQU CYREG_PRT3_PC6
Output_LED__6__PORT EQU 3
Output_LED__6__PRT EQU CYREG_PRT3_PRT
Output_LED__6__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Output_LED__6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Output_LED__6__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Output_LED__6__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Output_LED__6__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Output_LED__6__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Output_LED__6__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Output_LED__6__PS EQU CYREG_PRT3_PS
Output_LED__6__SHIFT EQU 6
Output_LED__6__SLW EQU CYREG_PRT3_SLW
Output_LED__7__AG EQU CYREG_PRT3_AG
Output_LED__7__AMUX EQU CYREG_PRT3_AMUX
Output_LED__7__BIE EQU CYREG_PRT3_BIE
Output_LED__7__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Output_LED__7__BYP EQU CYREG_PRT3_BYP
Output_LED__7__CTL EQU CYREG_PRT3_CTL
Output_LED__7__DM0 EQU CYREG_PRT3_DM0
Output_LED__7__DM1 EQU CYREG_PRT3_DM1
Output_LED__7__DM2 EQU CYREG_PRT3_DM2
Output_LED__7__DR EQU CYREG_PRT3_DR
Output_LED__7__INP_DIS EQU CYREG_PRT3_INP_DIS
Output_LED__7__INTTYPE EQU CYREG_PICU3_INTTYPE7
Output_LED__7__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Output_LED__7__LCD_EN EQU CYREG_PRT3_LCD_EN
Output_LED__7__MASK EQU 0x80
Output_LED__7__PC EQU CYREG_PRT3_PC7
Output_LED__7__PORT EQU 3
Output_LED__7__PRT EQU CYREG_PRT3_PRT
Output_LED__7__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Output_LED__7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Output_LED__7__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Output_LED__7__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Output_LED__7__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Output_LED__7__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Output_LED__7__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Output_LED__7__PS EQU CYREG_PRT3_PS
Output_LED__7__SHIFT EQU 7
Output_LED__7__SLW EQU CYREG_PRT3_SLW
Output_LED__8__AG EQU CYREG_PRT0_AG
Output_LED__8__AMUX EQU CYREG_PRT0_AMUX
Output_LED__8__BIE EQU CYREG_PRT0_BIE
Output_LED__8__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Output_LED__8__BYP EQU CYREG_PRT0_BYP
Output_LED__8__CTL EQU CYREG_PRT0_CTL
Output_LED__8__DM0 EQU CYREG_PRT0_DM0
Output_LED__8__DM1 EQU CYREG_PRT0_DM1
Output_LED__8__DM2 EQU CYREG_PRT0_DM2
Output_LED__8__DR EQU CYREG_PRT0_DR
Output_LED__8__INP_DIS EQU CYREG_PRT0_INP_DIS
Output_LED__8__INTTYPE EQU CYREG_PICU0_INTTYPE6
Output_LED__8__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Output_LED__8__LCD_EN EQU CYREG_PRT0_LCD_EN
Output_LED__8__MASK EQU 0x40
Output_LED__8__PC EQU CYREG_PRT0_PC6
Output_LED__8__PORT EQU 0
Output_LED__8__PRT EQU CYREG_PRT0_PRT
Output_LED__8__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Output_LED__8__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Output_LED__8__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Output_LED__8__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Output_LED__8__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Output_LED__8__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Output_LED__8__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Output_LED__8__PS EQU CYREG_PRT0_PS
Output_LED__8__SHIFT EQU 6
Output_LED__8__SLW EQU CYREG_PRT0_SLW
Output_LED__9__AG EQU CYREG_PRT0_AG
Output_LED__9__AMUX EQU CYREG_PRT0_AMUX
Output_LED__9__BIE EQU CYREG_PRT0_BIE
Output_LED__9__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Output_LED__9__BYP EQU CYREG_PRT0_BYP
Output_LED__9__CTL EQU CYREG_PRT0_CTL
Output_LED__9__DM0 EQU CYREG_PRT0_DM0
Output_LED__9__DM1 EQU CYREG_PRT0_DM1
Output_LED__9__DM2 EQU CYREG_PRT0_DM2
Output_LED__9__DR EQU CYREG_PRT0_DR
Output_LED__9__INP_DIS EQU CYREG_PRT0_INP_DIS
Output_LED__9__INTTYPE EQU CYREG_PICU0_INTTYPE7
Output_LED__9__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Output_LED__9__LCD_EN EQU CYREG_PRT0_LCD_EN
Output_LED__9__MASK EQU 0x80
Output_LED__9__PC EQU CYREG_PRT0_PC7
Output_LED__9__PORT EQU 0
Output_LED__9__PRT EQU CYREG_PRT0_PRT
Output_LED__9__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Output_LED__9__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Output_LED__9__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Output_LED__9__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Output_LED__9__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Output_LED__9__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Output_LED__9__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Output_LED__9__PS EQU CYREG_PRT0_PS
Output_LED__9__SHIFT EQU 7
Output_LED__9__SLW EQU CYREG_PRT0_SLW

; ReadInputs
ReadInputs_TimerHW__CAP0 EQU CYREG_TMR0_CAP0
ReadInputs_TimerHW__CAP1 EQU CYREG_TMR0_CAP1
ReadInputs_TimerHW__CFG0 EQU CYREG_TMR0_CFG0
ReadInputs_TimerHW__CFG1 EQU CYREG_TMR0_CFG1
ReadInputs_TimerHW__CFG2 EQU CYREG_TMR0_CFG2
ReadInputs_TimerHW__CNT_CMP0 EQU CYREG_TMR0_CNT_CMP0
ReadInputs_TimerHW__CNT_CMP1 EQU CYREG_TMR0_CNT_CMP1
ReadInputs_TimerHW__PER0 EQU CYREG_TMR0_PER0
ReadInputs_TimerHW__PER1 EQU CYREG_TMR0_PER1
ReadInputs_TimerHW__PM_ACT_CFG EQU CYREG_PM_ACT_CFG3
ReadInputs_TimerHW__PM_ACT_MSK EQU 0x01
ReadInputs_TimerHW__PM_STBY_CFG EQU CYREG_PM_STBY_CFG3
ReadInputs_TimerHW__PM_STBY_MSK EQU 0x01
ReadInputs_TimerHW__RT0 EQU CYREG_TMR0_RT0
ReadInputs_TimerHW__RT1 EQU CYREG_TMR0_RT1
ReadInputs_TimerHW__SR0 EQU CYREG_TMR0_SR0

; UpdateNote
UpdateNote_TimerUDB_rstSts_stsreg__0__MASK EQU 0x01
UpdateNote_TimerUDB_rstSts_stsreg__0__POS EQU 0
UpdateNote_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
UpdateNote_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
UpdateNote_TimerUDB_rstSts_stsreg__2__MASK EQU 0x04
UpdateNote_TimerUDB_rstSts_stsreg__2__POS EQU 2
UpdateNote_TimerUDB_rstSts_stsreg__3__MASK EQU 0x08
UpdateNote_TimerUDB_rstSts_stsreg__3__POS EQU 3
UpdateNote_TimerUDB_rstSts_stsreg__MASK EQU 0x0D
UpdateNote_TimerUDB_rstSts_stsreg__MASK_REG EQU CYREG_B1_UDB07_MSK
UpdateNote_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
UpdateNote_TimerUDB_rstSts_stsreg__STATUS_REG EQU CYREG_B1_UDB07_ST
UpdateNote_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
UpdateNote_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
UpdateNote_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
UpdateNote_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB04_05_CTL
UpdateNote_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB04_05_CTL
UpdateNote_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB04_05_MSK
UpdateNote_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
UpdateNote_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB04_05_MSK
UpdateNote_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB04_05_MSK
UpdateNote_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK EQU 0x80
UpdateNote_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS EQU 7
UpdateNote_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
UpdateNote_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB04_CTL
UpdateNote_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB04_ST_CTL
UpdateNote_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG EQU CYREG_B1_UDB04_CTL
UpdateNote_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB04_ST_CTL
UpdateNote_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK EQU 0x80
UpdateNote_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
UpdateNote_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
UpdateNote_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB04_MSK
UpdateNote_TimerUDB_sT32_timerdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
UpdateNote_TimerUDB_sT32_timerdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
UpdateNote_TimerUDB_sT32_timerdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
UpdateNote_TimerUDB_sT32_timerdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
UpdateNote_TimerUDB_sT32_timerdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
UpdateNote_TimerUDB_sT32_timerdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
UpdateNote_TimerUDB_sT32_timerdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
UpdateNote_TimerUDB_sT32_timerdp_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
UpdateNote_TimerUDB_sT32_timerdp_u0__A0_REG EQU CYREG_B1_UDB04_A0
UpdateNote_TimerUDB_sT32_timerdp_u0__A1_REG EQU CYREG_B1_UDB04_A1
UpdateNote_TimerUDB_sT32_timerdp_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
UpdateNote_TimerUDB_sT32_timerdp_u0__D0_REG EQU CYREG_B1_UDB04_D0
UpdateNote_TimerUDB_sT32_timerdp_u0__D1_REG EQU CYREG_B1_UDB04_D1
UpdateNote_TimerUDB_sT32_timerdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
UpdateNote_TimerUDB_sT32_timerdp_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
UpdateNote_TimerUDB_sT32_timerdp_u0__F0_REG EQU CYREG_B1_UDB04_F0
UpdateNote_TimerUDB_sT32_timerdp_u0__F1_REG EQU CYREG_B1_UDB04_F1
UpdateNote_TimerUDB_sT32_timerdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
UpdateNote_TimerUDB_sT32_timerdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_MSK_ACTL
UpdateNote_TimerUDB_sT32_timerdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
UpdateNote_TimerUDB_sT32_timerdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
UpdateNote_TimerUDB_sT32_timerdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
UpdateNote_TimerUDB_sT32_timerdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
UpdateNote_TimerUDB_sT32_timerdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
UpdateNote_TimerUDB_sT32_timerdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
UpdateNote_TimerUDB_sT32_timerdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
UpdateNote_TimerUDB_sT32_timerdp_u1__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
UpdateNote_TimerUDB_sT32_timerdp_u1__A0_REG EQU CYREG_B1_UDB05_A0
UpdateNote_TimerUDB_sT32_timerdp_u1__A1_REG EQU CYREG_B1_UDB05_A1
UpdateNote_TimerUDB_sT32_timerdp_u1__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
UpdateNote_TimerUDB_sT32_timerdp_u1__D0_REG EQU CYREG_B1_UDB05_D0
UpdateNote_TimerUDB_sT32_timerdp_u1__D1_REG EQU CYREG_B1_UDB05_D1
UpdateNote_TimerUDB_sT32_timerdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
UpdateNote_TimerUDB_sT32_timerdp_u1__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
UpdateNote_TimerUDB_sT32_timerdp_u1__F0_REG EQU CYREG_B1_UDB05_F0
UpdateNote_TimerUDB_sT32_timerdp_u1__F1_REG EQU CYREG_B1_UDB05_F1
UpdateNote_TimerUDB_sT32_timerdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
UpdateNote_TimerUDB_sT32_timerdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
UpdateNote_TimerUDB_sT32_timerdp_u2__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
UpdateNote_TimerUDB_sT32_timerdp_u2__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
UpdateNote_TimerUDB_sT32_timerdp_u2__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
UpdateNote_TimerUDB_sT32_timerdp_u2__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
UpdateNote_TimerUDB_sT32_timerdp_u2__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
UpdateNote_TimerUDB_sT32_timerdp_u2__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
UpdateNote_TimerUDB_sT32_timerdp_u2__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
UpdateNote_TimerUDB_sT32_timerdp_u2__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
UpdateNote_TimerUDB_sT32_timerdp_u2__A0_REG EQU CYREG_B1_UDB06_A0
UpdateNote_TimerUDB_sT32_timerdp_u2__A1_REG EQU CYREG_B1_UDB06_A1
UpdateNote_TimerUDB_sT32_timerdp_u2__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
UpdateNote_TimerUDB_sT32_timerdp_u2__D0_REG EQU CYREG_B1_UDB06_D0
UpdateNote_TimerUDB_sT32_timerdp_u2__D1_REG EQU CYREG_B1_UDB06_D1
UpdateNote_TimerUDB_sT32_timerdp_u2__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
UpdateNote_TimerUDB_sT32_timerdp_u2__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
UpdateNote_TimerUDB_sT32_timerdp_u2__F0_REG EQU CYREG_B1_UDB06_F0
UpdateNote_TimerUDB_sT32_timerdp_u2__F1_REG EQU CYREG_B1_UDB06_F1
UpdateNote_TimerUDB_sT32_timerdp_u3__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
UpdateNote_TimerUDB_sT32_timerdp_u3__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
UpdateNote_TimerUDB_sT32_timerdp_u3__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
UpdateNote_TimerUDB_sT32_timerdp_u3__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
UpdateNote_TimerUDB_sT32_timerdp_u3__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
UpdateNote_TimerUDB_sT32_timerdp_u3__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
UpdateNote_TimerUDB_sT32_timerdp_u3__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
UpdateNote_TimerUDB_sT32_timerdp_u3__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
UpdateNote_TimerUDB_sT32_timerdp_u3__A0_REG EQU CYREG_B1_UDB07_A0
UpdateNote_TimerUDB_sT32_timerdp_u3__A1_REG EQU CYREG_B1_UDB07_A1
UpdateNote_TimerUDB_sT32_timerdp_u3__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
UpdateNote_TimerUDB_sT32_timerdp_u3__D0_REG EQU CYREG_B1_UDB07_D0
UpdateNote_TimerUDB_sT32_timerdp_u3__D1_REG EQU CYREG_B1_UDB07_D1
UpdateNote_TimerUDB_sT32_timerdp_u3__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
UpdateNote_TimerUDB_sT32_timerdp_u3__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
UpdateNote_TimerUDB_sT32_timerdp_u3__F0_REG EQU CYREG_B1_UDB07_F0
UpdateNote_TimerUDB_sT32_timerdp_u3__F1_REG EQU CYREG_B1_UDB07_F1

; KeyNote_Low
KeyNote_Low_sts_sts_reg__0__MASK EQU 0x01
KeyNote_Low_sts_sts_reg__0__POS EQU 0
KeyNote_Low_sts_sts_reg__1__MASK EQU 0x02
KeyNote_Low_sts_sts_reg__1__POS EQU 1
KeyNote_Low_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
KeyNote_Low_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
KeyNote_Low_sts_sts_reg__2__MASK EQU 0x04
KeyNote_Low_sts_sts_reg__2__POS EQU 2
KeyNote_Low_sts_sts_reg__3__MASK EQU 0x08
KeyNote_Low_sts_sts_reg__3__POS EQU 3
KeyNote_Low_sts_sts_reg__4__MASK EQU 0x10
KeyNote_Low_sts_sts_reg__4__POS EQU 4
KeyNote_Low_sts_sts_reg__5__MASK EQU 0x20
KeyNote_Low_sts_sts_reg__5__POS EQU 5
KeyNote_Low_sts_sts_reg__6__MASK EQU 0x40
KeyNote_Low_sts_sts_reg__6__POS EQU 6
KeyNote_Low_sts_sts_reg__7__MASK EQU 0x80
KeyNote_Low_sts_sts_reg__7__POS EQU 7
KeyNote_Low_sts_sts_reg__MASK EQU 0xFF
KeyNote_Low_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB03_MSK
KeyNote_Low_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
KeyNote_Low_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB03_ST

; KeyNote_High
KeyNote_High_sts_sts_reg__0__MASK EQU 0x01
KeyNote_High_sts_sts_reg__0__POS EQU 0
KeyNote_High_sts_sts_reg__1__MASK EQU 0x02
KeyNote_High_sts_sts_reg__1__POS EQU 1
KeyNote_High_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
KeyNote_High_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
KeyNote_High_sts_sts_reg__2__MASK EQU 0x04
KeyNote_High_sts_sts_reg__2__POS EQU 2
KeyNote_High_sts_sts_reg__3__MASK EQU 0x08
KeyNote_High_sts_sts_reg__3__POS EQU 3
KeyNote_High_sts_sts_reg__4__MASK EQU 0x10
KeyNote_High_sts_sts_reg__4__POS EQU 4
KeyNote_High_sts_sts_reg__5__MASK EQU 0x20
KeyNote_High_sts_sts_reg__5__POS EQU 5
KeyNote_High_sts_sts_reg__MASK EQU 0x3F
KeyNote_High_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB04_MSK
KeyNote_High_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
KeyNote_High_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB04_ST

; Button_Switch
Button_Switch__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Button_Switch__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Button_Switch__INTC_MASK EQU 0x01
Button_Switch__INTC_NUMBER EQU 0
Button_Switch__INTC_PRIOR_NUM EQU 1
Button_Switch__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
Button_Switch__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Button_Switch__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Control_Reg_1
Control_Reg_1_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Reg_1_Sync_ctrl_reg__0__POS EQU 0
Control_Reg_1_Sync_ctrl_reg__1__MASK EQU 0x02
Control_Reg_1_Sync_ctrl_reg__1__POS EQU 1
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
Control_Reg_1_Sync_ctrl_reg__2__MASK EQU 0x04
Control_Reg_1_Sync_ctrl_reg__2__POS EQU 2
Control_Reg_1_Sync_ctrl_reg__3__MASK EQU 0x08
Control_Reg_1_Sync_ctrl_reg__3__POS EQU 3
Control_Reg_1_Sync_ctrl_reg__4__MASK EQU 0x10
Control_Reg_1_Sync_ctrl_reg__4__POS EQU 4
Control_Reg_1_Sync_ctrl_reg__5__MASK EQU 0x20
Control_Reg_1_Sync_ctrl_reg__5__POS EQU 5
Control_Reg_1_Sync_ctrl_reg__6__MASK EQU 0x40
Control_Reg_1_Sync_ctrl_reg__6__POS EQU 6
Control_Reg_1_Sync_ctrl_reg__7__MASK EQU 0x80
Control_Reg_1_Sync_ctrl_reg__7__POS EQU 7
Control_Reg_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Control_Reg_1_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB05_CTL
Control_Reg_1_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
Control_Reg_1_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB05_CTL
Control_Reg_1_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
Control_Reg_1_Sync_ctrl_reg__MASK EQU 0xFF
Control_Reg_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Control_Reg_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Control_Reg_1_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB05_MSK

; Control_Reg_2
Control_Reg_2_Sync_ctrl_reg__0__MASK EQU 0x01
Control_Reg_2_Sync_ctrl_reg__0__POS EQU 0
Control_Reg_2_Sync_ctrl_reg__1__MASK EQU 0x02
Control_Reg_2_Sync_ctrl_reg__1__POS EQU 1
Control_Reg_2_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
Control_Reg_2_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
Control_Reg_2_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
Control_Reg_2_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
Control_Reg_2_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
Control_Reg_2_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
Control_Reg_2_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
Control_Reg_2_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
Control_Reg_2_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
Control_Reg_2_Sync_ctrl_reg__2__MASK EQU 0x04
Control_Reg_2_Sync_ctrl_reg__2__POS EQU 2
Control_Reg_2_Sync_ctrl_reg__3__MASK EQU 0x08
Control_Reg_2_Sync_ctrl_reg__3__POS EQU 3
Control_Reg_2_Sync_ctrl_reg__4__MASK EQU 0x10
Control_Reg_2_Sync_ctrl_reg__4__POS EQU 4
Control_Reg_2_Sync_ctrl_reg__5__MASK EQU 0x20
Control_Reg_2_Sync_ctrl_reg__5__POS EQU 5
Control_Reg_2_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
Control_Reg_2_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB02_CTL
Control_Reg_2_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
Control_Reg_2_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB02_CTL
Control_Reg_2_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
Control_Reg_2_Sync_ctrl_reg__MASK EQU 0x3F
Control_Reg_2_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Control_Reg_2_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
Control_Reg_2_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB02_MSK

; VolumePedalIn
VolumePedalIn__0__INTTYPE EQU CYREG_PICU5_INTTYPE6
VolumePedalIn__0__MASK EQU 0x40
VolumePedalIn__0__PC EQU CYREG_PRT5_PC6
VolumePedalIn__0__PORT EQU 5
VolumePedalIn__0__SHIFT EQU 6
VolumePedalIn__AG EQU CYREG_PRT5_AG
VolumePedalIn__AMUX EQU CYREG_PRT5_AMUX
VolumePedalIn__BIE EQU CYREG_PRT5_BIE
VolumePedalIn__BIT_MASK EQU CYREG_PRT5_BIT_MASK
VolumePedalIn__BYP EQU CYREG_PRT5_BYP
VolumePedalIn__CTL EQU CYREG_PRT5_CTL
VolumePedalIn__DM0 EQU CYREG_PRT5_DM0
VolumePedalIn__DM1 EQU CYREG_PRT5_DM1
VolumePedalIn__DM2 EQU CYREG_PRT5_DM2
VolumePedalIn__DR EQU CYREG_PRT5_DR
VolumePedalIn__INP_DIS EQU CYREG_PRT5_INP_DIS
VolumePedalIn__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
VolumePedalIn__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
VolumePedalIn__LCD_EN EQU CYREG_PRT5_LCD_EN
VolumePedalIn__MASK EQU 0x40
VolumePedalIn__PORT EQU 5
VolumePedalIn__PRT EQU CYREG_PRT5_PRT
VolumePedalIn__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
VolumePedalIn__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
VolumePedalIn__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
VolumePedalIn__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
VolumePedalIn__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
VolumePedalIn__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
VolumePedalIn__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
VolumePedalIn__PS EQU CYREG_PRT5_PS
VolumePedalIn__SHIFT EQU 6
VolumePedalIn__SLW EQU CYREG_PRT5_SLW

; ADC_VolumePedal
ADC_VolumePedal_DEC__COHER EQU CYREG_DEC_COHER
ADC_VolumePedal_DEC__CR EQU CYREG_DEC_CR
ADC_VolumePedal_DEC__DR1 EQU CYREG_DEC_DR1
ADC_VolumePedal_DEC__DR2 EQU CYREG_DEC_DR2
ADC_VolumePedal_DEC__DR2H EQU CYREG_DEC_DR2H
ADC_VolumePedal_DEC__GCOR EQU CYREG_DEC_GCOR
ADC_VolumePedal_DEC__GCORH EQU CYREG_DEC_GCORH
ADC_VolumePedal_DEC__GVAL EQU CYREG_DEC_GVAL
ADC_VolumePedal_DEC__OCOR EQU CYREG_DEC_OCOR
ADC_VolumePedal_DEC__OCORH EQU CYREG_DEC_OCORH
ADC_VolumePedal_DEC__OCORM EQU CYREG_DEC_OCORM
ADC_VolumePedal_DEC__OUTSAMP EQU CYREG_DEC_OUTSAMP
ADC_VolumePedal_DEC__OUTSAMPH EQU CYREG_DEC_OUTSAMPH
ADC_VolumePedal_DEC__OUTSAMPM EQU CYREG_DEC_OUTSAMPM
ADC_VolumePedal_DEC__OUTSAMPS EQU CYREG_DEC_OUTSAMPS
ADC_VolumePedal_DEC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG10
ADC_VolumePedal_DEC__PM_ACT_MSK EQU 0x01
ADC_VolumePedal_DEC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG10
ADC_VolumePedal_DEC__PM_STBY_MSK EQU 0x01
ADC_VolumePedal_DEC__SHIFT1 EQU CYREG_DEC_SHIFT1
ADC_VolumePedal_DEC__SHIFT2 EQU CYREG_DEC_SHIFT2
ADC_VolumePedal_DEC__SR EQU CYREG_DEC_SR
ADC_VolumePedal_DEC__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DEC_M1
ADC_VolumePedal_DEC__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DEC_M2
ADC_VolumePedal_DEC__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DEC_M3
ADC_VolumePedal_DEC__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DEC_M4
ADC_VolumePedal_DEC__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DEC_M5
ADC_VolumePedal_DEC__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DEC_M6
ADC_VolumePedal_DEC__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DEC_M7
ADC_VolumePedal_DEC__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DEC_M8
ADC_VolumePedal_DSM__BUF0 EQU CYREG_DSM0_BUF0
ADC_VolumePedal_DSM__BUF1 EQU CYREG_DSM0_BUF1
ADC_VolumePedal_DSM__BUF2 EQU CYREG_DSM0_BUF2
ADC_VolumePedal_DSM__BUF3 EQU CYREG_DSM0_BUF3
ADC_VolumePedal_DSM__CLK EQU CYREG_DSM0_CLK
ADC_VolumePedal_DSM__CR0 EQU CYREG_DSM0_CR0
ADC_VolumePedal_DSM__CR1 EQU CYREG_DSM0_CR1
ADC_VolumePedal_DSM__CR10 EQU CYREG_DSM0_CR10
ADC_VolumePedal_DSM__CR11 EQU CYREG_DSM0_CR11
ADC_VolumePedal_DSM__CR12 EQU CYREG_DSM0_CR12
ADC_VolumePedal_DSM__CR13 EQU CYREG_DSM0_CR13
ADC_VolumePedal_DSM__CR14 EQU CYREG_DSM0_CR14
ADC_VolumePedal_DSM__CR15 EQU CYREG_DSM0_CR15
ADC_VolumePedal_DSM__CR16 EQU CYREG_DSM0_CR16
ADC_VolumePedal_DSM__CR17 EQU CYREG_DSM0_CR17
ADC_VolumePedal_DSM__CR2 EQU CYREG_DSM0_CR2
ADC_VolumePedal_DSM__CR3 EQU CYREG_DSM0_CR3
ADC_VolumePedal_DSM__CR4 EQU CYREG_DSM0_CR4
ADC_VolumePedal_DSM__CR5 EQU CYREG_DSM0_CR5
ADC_VolumePedal_DSM__CR6 EQU CYREG_DSM0_CR6
ADC_VolumePedal_DSM__CR7 EQU CYREG_DSM0_CR7
ADC_VolumePedal_DSM__CR8 EQU CYREG_DSM0_CR8
ADC_VolumePedal_DSM__CR9 EQU CYREG_DSM0_CR9
ADC_VolumePedal_DSM__DEM0 EQU CYREG_DSM0_DEM0
ADC_VolumePedal_DSM__DEM1 EQU CYREG_DSM0_DEM1
ADC_VolumePedal_DSM__MISC EQU CYREG_DSM0_MISC
ADC_VolumePedal_DSM__OUT0 EQU CYREG_DSM0_OUT0
ADC_VolumePedal_DSM__OUT1 EQU CYREG_DSM0_OUT1
ADC_VolumePedal_DSM__REF0 EQU CYREG_DSM0_REF0
ADC_VolumePedal_DSM__REF1 EQU CYREG_DSM0_REF1
ADC_VolumePedal_DSM__REF2 EQU CYREG_DSM0_REF2
ADC_VolumePedal_DSM__REF3 EQU CYREG_DSM0_REF3
ADC_VolumePedal_DSM__RSVD1 EQU CYREG_DSM0_RSVD1
ADC_VolumePedal_DSM__SW0 EQU CYREG_DSM0_SW0
ADC_VolumePedal_DSM__SW2 EQU CYREG_DSM0_SW2
ADC_VolumePedal_DSM__SW3 EQU CYREG_DSM0_SW3
ADC_VolumePedal_DSM__SW4 EQU CYREG_DSM0_SW4
ADC_VolumePedal_DSM__SW6 EQU CYREG_DSM0_SW6
ADC_VolumePedal_DSM__TR0 EQU CYREG_NPUMP_DSM_TR0
ADC_VolumePedal_DSM__TST0 EQU CYREG_DSM0_TST0
ADC_VolumePedal_DSM__TST1 EQU CYREG_DSM0_TST1
ADC_VolumePedal_Ext_CP_Clk__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
ADC_VolumePedal_Ext_CP_Clk__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
ADC_VolumePedal_Ext_CP_Clk__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
ADC_VolumePedal_Ext_CP_Clk__CFG2_SRC_SEL_MASK EQU 0x07
ADC_VolumePedal_Ext_CP_Clk__INDEX EQU 0x00
ADC_VolumePedal_Ext_CP_Clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_VolumePedal_Ext_CP_Clk__PM_ACT_MSK EQU 0x01
ADC_VolumePedal_Ext_CP_Clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_VolumePedal_Ext_CP_Clk__PM_STBY_MSK EQU 0x01
ADC_VolumePedal_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_VolumePedal_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_VolumePedal_IRQ__INTC_MASK EQU 0x20000000
ADC_VolumePedal_IRQ__INTC_NUMBER EQU 29
ADC_VolumePedal_IRQ__INTC_PRIOR_NUM EQU 3
ADC_VolumePedal_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_29
ADC_VolumePedal_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_VolumePedal_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_VolumePedal_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_VolumePedal_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_VolumePedal_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_VolumePedal_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_VolumePedal_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_VolumePedal_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_VolumePedal_theACLK__INDEX EQU 0x00
ADC_VolumePedal_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_VolumePedal_theACLK__PM_ACT_MSK EQU 0x01
ADC_VolumePedal_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_VolumePedal_theACLK__PM_STBY_MSK EQU 0x01

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000003
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000001
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
