$date
	Fri Sep 10 16:00:15 2021
$end
$version
	QuestaSim Version 10.6c
$end
$timescale
	1ps
$end

$scope module tb_clk_div3 $end
$var reg 1 ! iclk $end
$var reg 1 " rstn $end
$var reg 1 # oclk $end

$scope module dut $end
$var wire 1 $ iclk $end
$var wire 1 % rstn $end
$var wire 1 & oclk $end
$var reg 3 ' shift_p [2:0] $end
$var reg 3 ( shift_n [2:0] $end
$var reg 1 ) oclk_r $end
$var wire 1 * reve_p $end
$var wire 1 + reve_n $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
b100 '
b100 (
0)
1*
0+
0$
0%
0&
$end
#10
1!
1$
#20
0!
0$
#30
1!
1$
#40
0!
0$
#50
1!
1$
#60
0!
0$
#70
1!
1$
#80
0!
0$
#90
1!
1$
#100
1"
0!
1%
0$
b10 (
1)
0*
1&
1#
#110
1!
1$
b10 '
#120
0!
0$
b1 (
1+
#130
1!
1$
b1 '
0)
0+
0&
0#
#140
0!
0$
b100 (
#150
1!
1$
b100 '
1*
#160
0!
0$
b10 (
1)
0*
1&
1#
#170
1!
1$
b10 '
#180
0!
0$
b1 (
1+
#190
1!
1$
b1 '
0)
0+
0&
0#
#200
0!
0$
b100 (
#210
1!
1$
b100 '
1*
#220
0!
0$
b10 (
1)
0*
1&
1#
#230
1!
1$
b10 '
#240
0!
0$
b1 (
1+
#250
1!
1$
b1 '
0)
0+
0&
0#
#260
0!
0$
b100 (
#270
1!
1$
b100 '
1*
#280
0!
0$
b10 (
1)
0*
1&
1#
#290
1!
1$
b10 '
#300
0!
0$
b1 (
1+
#310
1!
1$
b1 '
0)
0+
0&
0#
#320
0!
0$
b100 (
#330
1!
1$
b100 '
1*
#340
0!
0$
b10 (
1)
0*
1&
1#
#350
1!
1$
b10 '
#360
0!
0$
b1 (
1+
#370
1!
1$
b1 '
0)
0+
0&
0#
#380
0!
0$
b100 (
#390
1!
1$
b100 '
1*
#400
0!
0$
b10 (
1)
0*
1&
1#
#410
1!
1$
b10 '
#420
0!
0$
b1 (
1+
#430
1!
1$
b1 '
0)
0+
0&
0#
#440
0!
0$
b100 (
#450
1!
1$
b100 '
1*
#460
0!
0$
b10 (
1)
0*
1&
1#
#470
1!
1$
b10 '
#480
0!
0$
b1 (
1+
#490
1!
1$
b1 '
0)
0+
0&
0#
#500
0!
0$
b100 (
#510
1!
1$
b100 '
1*
#520
0!
0$
b10 (
1)
0*
1&
1#
#530
1!
1$
b10 '
#540
0!
0$
b1 (
1+
#550
1!
1$
b1 '
0)
0+
0&
0#
#560
0!
0$
b100 (
#570
1!
1$
b100 '
1*
#580
0!
0$
b10 (
1)
0*
1&
1#
#590
1!
1$
b10 '
