// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        bckgndYUV_din,
        bckgndYUV_num_data_valid,
        bckgndYUV_fifo_cap,
        bckgndYUV_full_n,
        bckgndYUV_write,
        rampVal_3_flag_0,
        hdata_flag_0,
        rampVal_2_flag_0,
        width_val,
        conv2_i_i_i282,
        conv2_i_i_i268,
        conv2_i_i_i255,
        conv2_i_i_i240_cast_cast,
        conv2_i_i_i_cast,
        cond_i235,
        conv2_i_i10_i254_cast_cast_cast_cast,
        conv2_i_i10_i239,
        conv2_i_i10_i236,
        rampStart_1,
        ZplateHorContStart_val,
        patternId_val,
        cmp2_i,
        conv2_i_i10_i233_cast,
        y,
        colorFormat_val,
        empty,
        barWidth_cast,
        barWidth,
        shl_i,
        ZplateHorContDelta_val,
        ZplateVerContStart_val,
        cmp12_i,
        ZplateVerContDelta_val,
        sub_i_i_i,
        barWidthMinSamples,
        cmp11_i,
        cmp_i34,
        sub35_i,
        add_i349,
        icmp,
        Sel_cast,
        cmp54_i,
        cmp136_i,
        cmp121_i,
        rampVal_3_flag_1_out,
        rampVal_3_flag_1_out_ap_vld,
        rampVal_3_new_1_out,
        rampVal_3_new_1_out_ap_vld,
        rampVal_3_loc_1_out_i,
        rampVal_3_loc_1_out_o,
        rampVal_3_loc_1_out_o_ap_vld,
        rampVal_loc_1_out_i,
        rampVal_loc_1_out_o,
        rampVal_loc_1_out_o_ap_vld,
        hBarSel_4_0_loc_1_out_i,
        hBarSel_4_0_loc_1_out_o,
        hBarSel_4_0_loc_1_out_o_ap_vld,
        zonePlateVAddr_loc_1_out_i,
        zonePlateVAddr_loc_1_out_o,
        zonePlateVAddr_loc_1_out_o_ap_vld,
        vBarSel_loc_1_out_i,
        vBarSel_loc_1_out_o,
        vBarSel_loc_1_out_o_ap_vld,
        hBarSel_0_loc_1_out_i,
        hBarSel_0_loc_1_out_o,
        hBarSel_0_loc_1_out_o_ap_vld,
        hdata_flag_1_out,
        hdata_flag_1_out_ap_vld,
        hdata_new_1_out,
        hdata_new_1_out_ap_vld,
        hdata_loc_1_out_i,
        hdata_loc_1_out_o,
        hdata_loc_1_out_o_ap_vld,
        vBarSel_2_loc_1_out_i,
        vBarSel_2_loc_1_out_o,
        vBarSel_2_loc_1_out_o_ap_vld,
        hBarSel_3_0_loc_1_out_i,
        hBarSel_3_0_loc_1_out_o,
        hBarSel_3_0_loc_1_out_o_ap_vld,
        rampVal_2_flag_1_out,
        rampVal_2_flag_1_out_ap_vld,
        rampVal_2_new_1_out,
        rampVal_2_new_1_out_ap_vld,
        rampVal_2_loc_1_out_i,
        rampVal_2_loc_1_out_o,
        rampVal_2_loc_1_out_o_ap_vld,
        vBarSel_3_loc_1_out_i,
        vBarSel_3_loc_1_out_o,
        vBarSel_3_loc_1_out_o_ap_vld,
        hBarSel_5_0_loc_1_out_i,
        hBarSel_5_0_loc_1_out_o,
        hBarSel_5_0_loc_1_out_o_ap_vld,
        outpix_0_2_0_0_0_load216_out_i,
        outpix_0_2_0_0_0_load216_out_o,
        outpix_0_2_0_0_0_load216_out_o_ap_vld,
        outpix_0_1_0_0_0_load214_out_i,
        outpix_0_1_0_0_0_load214_out_o,
        outpix_0_1_0_0_0_load214_out_o_ap_vld,
        outpix_0_0_0_0_0_load212_out_i,
        outpix_0_0_0_0_0_load212_out_o,
        outpix_0_0_0_0_0_load212_out_o_ap_vld,
        rampVal,
        rampVal_ap_vld,
        hBarSel_4_0,
        hBarSel_4_0_ap_vld,
        zonePlateVAddr,
        zonePlateVAddr_ap_vld,
        hBarSel_0,
        hBarSel_0_ap_vld,
        vBarSel,
        vBarSel_ap_vld,
        hBarSel_3_0,
        hBarSel_3_0_ap_vld,
        vBarSel_2,
        vBarSel_2_ap_vld,
        hBarSel_5_0,
        hBarSel_5_0_ap_vld,
        vBarSel_1,
        vBarSel_1_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [23:0] bckgndYUV_din;
input  [4:0] bckgndYUV_num_data_valid;
input  [4:0] bckgndYUV_fifo_cap;
input   bckgndYUV_full_n;
output   bckgndYUV_write;
input  [0:0] rampVal_3_flag_0;
input  [0:0] hdata_flag_0;
input  [0:0] rampVal_2_flag_0;
input  [15:0] width_val;
input  [7:0] conv2_i_i_i282;
input  [7:0] conv2_i_i_i268;
input  [7:0] conv2_i_i_i255;
input  [4:0] conv2_i_i_i240_cast_cast;
input  [0:0] conv2_i_i_i_cast;
input  [7:0] cond_i235;
input  [2:0] conv2_i_i10_i254_cast_cast_cast_cast;
input  [7:0] conv2_i_i10_i239;
input  [7:0] conv2_i_i10_i236;
input  [7:0] rampStart_1;
input  [15:0] ZplateHorContStart_val;
input  [7:0] patternId_val;
input  [0:0] cmp2_i;
input  [7:0] conv2_i_i10_i233_cast;
input  [15:0] y;
input  [7:0] colorFormat_val;
input  [7:0] empty;
input  [10:0] barWidth_cast;
input  [10:0] barWidth;
input  [15:0] shl_i;
input  [15:0] ZplateHorContDelta_val;
input  [15:0] ZplateVerContStart_val;
input  [0:0] cmp12_i;
input  [15:0] ZplateVerContDelta_val;
input  [10:0] sub_i_i_i;
input  [9:0] barWidthMinSamples;
input  [0:0] cmp11_i;
input  [0:0] cmp_i34;
input  [16:0] sub35_i;
input  [7:0] add_i349;
input  [0:0] icmp;
input  [1:0] Sel_cast;
input  [0:0] cmp54_i;
input  [0:0] cmp136_i;
input  [0:0] cmp121_i;
output  [0:0] rampVal_3_flag_1_out;
output   rampVal_3_flag_1_out_ap_vld;
output  [15:0] rampVal_3_new_1_out;
output   rampVal_3_new_1_out_ap_vld;
input  [15:0] rampVal_3_loc_1_out_i;
output  [15:0] rampVal_3_loc_1_out_o;
output   rampVal_3_loc_1_out_o_ap_vld;
input  [15:0] rampVal_loc_1_out_i;
output  [15:0] rampVal_loc_1_out_o;
output   rampVal_loc_1_out_o_ap_vld;
input  [7:0] hBarSel_4_0_loc_1_out_i;
output  [7:0] hBarSel_4_0_loc_1_out_o;
output   hBarSel_4_0_loc_1_out_o_ap_vld;
input  [15:0] zonePlateVAddr_loc_1_out_i;
output  [15:0] zonePlateVAddr_loc_1_out_o;
output   zonePlateVAddr_loc_1_out_o_ap_vld;
input  [7:0] vBarSel_loc_1_out_i;
output  [7:0] vBarSel_loc_1_out_o;
output   vBarSel_loc_1_out_o_ap_vld;
input  [7:0] hBarSel_0_loc_1_out_i;
output  [7:0] hBarSel_0_loc_1_out_o;
output   hBarSel_0_loc_1_out_o_ap_vld;
output  [0:0] hdata_flag_1_out;
output   hdata_flag_1_out_ap_vld;
output  [15:0] hdata_new_1_out;
output   hdata_new_1_out_ap_vld;
input  [15:0] hdata_loc_1_out_i;
output  [15:0] hdata_loc_1_out_o;
output   hdata_loc_1_out_o_ap_vld;
input  [7:0] vBarSel_2_loc_1_out_i;
output  [7:0] vBarSel_2_loc_1_out_o;
output   vBarSel_2_loc_1_out_o_ap_vld;
input  [7:0] hBarSel_3_0_loc_1_out_i;
output  [7:0] hBarSel_3_0_loc_1_out_o;
output   hBarSel_3_0_loc_1_out_o_ap_vld;
output  [0:0] rampVal_2_flag_1_out;
output   rampVal_2_flag_1_out_ap_vld;
output  [15:0] rampVal_2_new_1_out;
output   rampVal_2_new_1_out_ap_vld;
input  [15:0] rampVal_2_loc_1_out_i;
output  [15:0] rampVal_2_loc_1_out_o;
output   rampVal_2_loc_1_out_o_ap_vld;
input  [7:0] vBarSel_3_loc_1_out_i;
output  [7:0] vBarSel_3_loc_1_out_o;
output   vBarSel_3_loc_1_out_o_ap_vld;
input  [7:0] hBarSel_5_0_loc_1_out_i;
output  [7:0] hBarSel_5_0_loc_1_out_o;
output   hBarSel_5_0_loc_1_out_o_ap_vld;
input  [7:0] outpix_0_2_0_0_0_load216_out_i;
output  [7:0] outpix_0_2_0_0_0_load216_out_o;
output   outpix_0_2_0_0_0_load216_out_o_ap_vld;
input  [7:0] outpix_0_1_0_0_0_load214_out_i;
output  [7:0] outpix_0_1_0_0_0_load214_out_o;
output   outpix_0_1_0_0_0_load214_out_o_ap_vld;
input  [7:0] outpix_0_0_0_0_0_load212_out_i;
output  [7:0] outpix_0_0_0_0_0_load212_out_o;
output   outpix_0_0_0_0_0_load212_out_o_ap_vld;
output  [7:0] rampVal;
output   rampVal_ap_vld;
output  [7:0] hBarSel_4_0;
output   hBarSel_4_0_ap_vld;
output  [15:0] zonePlateVAddr;
output   zonePlateVAddr_ap_vld;
output  [2:0] hBarSel_0;
output   hBarSel_0_ap_vld;
output  [2:0] vBarSel;
output   vBarSel_ap_vld;
output  [2:0] hBarSel_3_0;
output   hBarSel_3_0_ap_vld;
output  [7:0] vBarSel_2;
output   vBarSel_2_ap_vld;
output  [2:0] hBarSel_5_0;
output   hBarSel_5_0_ap_vld;
output  [0:0] vBarSel_1;
output   vBarSel_1_ap_vld;

reg ap_idle;
reg rampVal_3_flag_1_out_ap_vld;
reg rampVal_3_new_1_out_ap_vld;
reg[15:0] rampVal_3_loc_1_out_o;
reg rampVal_3_loc_1_out_o_ap_vld;
reg[15:0] rampVal_loc_1_out_o;
reg rampVal_loc_1_out_o_ap_vld;
reg[7:0] hBarSel_4_0_loc_1_out_o;
reg hBarSel_4_0_loc_1_out_o_ap_vld;
reg[15:0] zonePlateVAddr_loc_1_out_o;
reg zonePlateVAddr_loc_1_out_o_ap_vld;
reg[7:0] vBarSel_loc_1_out_o;
reg vBarSel_loc_1_out_o_ap_vld;
reg[7:0] hBarSel_0_loc_1_out_o;
reg hBarSel_0_loc_1_out_o_ap_vld;
reg hdata_flag_1_out_ap_vld;
reg hdata_new_1_out_ap_vld;
reg[15:0] hdata_loc_1_out_o;
reg hdata_loc_1_out_o_ap_vld;
reg[7:0] vBarSel_2_loc_1_out_o;
reg vBarSel_2_loc_1_out_o_ap_vld;
reg[7:0] hBarSel_3_0_loc_1_out_o;
reg hBarSel_3_0_loc_1_out_o_ap_vld;
reg rampVal_2_flag_1_out_ap_vld;
reg rampVal_2_new_1_out_ap_vld;
reg[15:0] rampVal_2_loc_1_out_o;
reg rampVal_2_loc_1_out_o_ap_vld;
reg[7:0] vBarSel_3_loc_1_out_o;
reg vBarSel_3_loc_1_out_o_ap_vld;
reg[7:0] hBarSel_5_0_loc_1_out_o;
reg hBarSel_5_0_loc_1_out_o_ap_vld;
reg[7:0] outpix_0_2_0_0_0_load216_out_o;
reg outpix_0_2_0_0_0_load216_out_o_ap_vld;
reg[7:0] outpix_0_1_0_0_0_load214_out_o;
reg outpix_0_1_0_0_0_load214_out_o_ap_vld;
reg[7:0] outpix_0_0_0_0_0_load212_out_o;
reg outpix_0_0_0_0_0_load212_out_o_ap_vld;
reg[7:0] rampVal;
reg rampVal_ap_vld;
reg[7:0] hBarSel_4_0;
reg hBarSel_4_0_ap_vld;
reg[15:0] zonePlateVAddr;
reg zonePlateVAddr_ap_vld;
reg[2:0] hBarSel_0;
reg hBarSel_0_ap_vld;
reg[2:0] vBarSel;
reg vBarSel_ap_vld;
reg[2:0] hBarSel_3_0;
reg hBarSel_3_0_ap_vld;
reg[7:0] vBarSel_2;
reg vBarSel_2_ap_vld;
reg[2:0] hBarSel_5_0;
reg hBarSel_5_0_ap_vld;
reg[0:0] vBarSel_1;
reg vBarSel_1_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_enable_reg_pp0_iter10;
reg    ap_enable_reg_pp0_iter11;
reg    ap_enable_reg_pp0_iter12;
reg    ap_enable_reg_pp0_iter13;
reg    ap_enable_reg_pp0_iter14;
reg    ap_enable_reg_pp0_iter15;
reg    ap_enable_reg_pp0_iter16;
reg    ap_enable_reg_pp0_iter17;
reg    ap_enable_reg_pp0_iter18;
reg    ap_enable_reg_pp0_iter19;
reg    ap_enable_reg_pp0_iter20;
reg    ap_enable_reg_pp0_iter21;
reg    ap_idle_pp0;
reg    ap_block_state22_pp0_stage0_iter21;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln565_fu_1533_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire   [1:0] redYuv_address0;
wire   [7:0] redYuv_q0;
wire   [1:0] grnYuv_address0;
wire   [7:0] grnYuv_q0;
wire   [1:0] bluYuv_address0;
wire   [7:0] bluYuv_q0;
wire   [1:0] blkYuv_address0;
wire   [7:0] blkYuv_q0;
wire   [1:0] whiYuv_address0;
wire   [7:0] whiYuv_q0;
wire   [1:0] tpgBarSelRgb_r_q0;
wire   [7:0] tpgBarSelYuv_y_q0;
wire   [1:0] tpgBarSelRgb_g_q0;
wire   [7:0] tpgBarSelYuv_u_q0;
wire   [7:0] tpgBarSelYuv_v_q0;
reg   [10:0] xBar_0;
wire   [1:0] tpgBarSelRgb_b_q0;
wire   [10:0] tpgSinTableArray_address0;
wire   [19:0] tpgSinTableArray_q0;
reg   [15:0] zonePlateVDelta;
wire   [5:0] tpgTartanBarArray_address0;
wire   [2:0] tpgTartanBarArray_q0;
reg   [9:0] xCount_0;
reg   [9:0] yCount;
reg   [9:0] xCount_4_0;
reg   [0:0] vHatch;
reg   [9:0] yCount_2;
wire   [1:0] whiYuv_1_address0;
wire   [7:0] whiYuv_1_q0;
wire   [1:0] blkYuv_1_address0;
wire   [7:0] blkYuv_1_q0;
wire   [9:0] tpgSinTableArray_9bit_0_address0;
wire   [7:0] tpgSinTableArray_9bit_0_q0;
wire   [9:0] tpgSinTableArray_9bit_0_address1;
wire   [7:0] tpgSinTableArray_9bit_0_q1;
wire   [9:0] tpgSinTableArray_9bit_0_address2;
wire   [7:0] tpgSinTableArray_9bit_0_q2;
wire   [9:0] tpgSinTableArray_9bit_1_address0;
wire   [7:0] tpgSinTableArray_9bit_1_q0;
wire   [9:0] tpgSinTableArray_9bit_1_address1;
wire   [7:0] tpgSinTableArray_9bit_1_q1;
wire   [9:0] tpgSinTableArray_9bit_1_address2;
wire   [7:0] tpgSinTableArray_9bit_1_q2;
wire   [9:0] tpgSinTableArray_9bit_2_address0;
wire   [8:0] tpgSinTableArray_9bit_2_q0;
wire   [9:0] tpgSinTableArray_9bit_2_address1;
wire   [8:0] tpgSinTableArray_9bit_2_q1;
wire   [9:0] tpgSinTableArray_9bit_2_address2;
wire   [8:0] tpgSinTableArray_9bit_2_q2;
wire   [4:0] tpgCheckerBoardArray_address0;
wire   [1:0] tpgCheckerBoardArray_q0;
reg   [9:0] xCount_3_0;
reg   [9:0] yCount_3;
reg   [27:0] rSerie;
reg   [27:0] gSerie;
reg   [27:0] bSerie;
wire   [2:0] DPtpgBarSelRgb_VESA_r_address0;
wire   [1:0] DPtpgBarSelRgb_VESA_r_q0;
wire   [2:0] DPtpgBarSelRgb_VESA_g_address0;
wire   [1:0] DPtpgBarSelRgb_VESA_g_q0;
wire   [2:0] DPtpgBarSelRgb_VESA_b_address0;
wire   [1:0] DPtpgBarSelRgb_VESA_b_q0;
wire   [3:0] DPtpgBarArray_address0;
wire   [2:0] DPtpgBarArray_q0;
reg   [9:0] xCount_5_0;
reg   [5:0] yCount_1;
wire   [2:0] DPtpgBarSelRgb_CEA_r_address0;
wire   [5:0] DPtpgBarSelRgb_CEA_r_q0;
wire   [2:0] DPtpgBarSelRgb_CEA_g_address0;
wire   [5:0] DPtpgBarSelRgb_CEA_g_q0;
wire   [2:0] DPtpgBarSelRgb_CEA_b_address0;
wire   [5:0] DPtpgBarSelRgb_CEA_b_q0;
wire   [2:0] DPtpgBarSelYuv_601_y_address0;
wire   [7:0] DPtpgBarSelYuv_601_y_q0;
wire   [2:0] DPtpgBarSelYuv_601_v_address0;
wire   [7:0] DPtpgBarSelYuv_601_v_q0;
wire   [2:0] DPtpgBarSelYuv_601_u_address0;
wire   [7:0] DPtpgBarSelYuv_601_u_q0;
wire   [2:0] DPtpgBarSelYuv_709_y_address0;
wire   [7:0] DPtpgBarSelYuv_709_y_q0;
wire   [2:0] DPtpgBarSelYuv_709_v_address0;
wire   [7:0] DPtpgBarSelYuv_709_v_q0;
wire   [2:0] DPtpgBarSelYuv_709_u_address0;
wire   [7:0] DPtpgBarSelYuv_709_u_q0;
reg    bckgndYUV_blk_n;
wire    ap_block_pp0_stage0;
wire   [1:0] grp_fu_1445_p3;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln565_reg_4765;
reg   [0:0] icmp_ln565_reg_4765_pp0_iter16_reg;
wire   [7:0] patternId_val_read_reg_4679;
wire   [7:0] colorFormat_val_read_reg_4656;
reg   [0:0] or_ln1494_reg_4883;
reg   [0:0] or_ln1494_reg_4883_pp0_iter16_reg;
reg    ap_predicate_pred540_state19;
reg    ap_predicate_pred545_state19;
reg    ap_predicate_pred554_state19;
reg    ap_predicate_pred563_state19;
reg    ap_predicate_pred572_state19;
reg    ap_predicate_pred581_state19;
reg    ap_predicate_pred590_state19;
wire   [0:0] cmp121_i_read_reg_4596;
wire   [0:0] cmp54_i_read_reg_4605;
wire   [0:0] cmp_i34_read_read_fu_542_p2;
wire   [0:0] cmp_i34_read_reg_4620;
wire   [7:0] colorFormat_val_read_read_fu_614_p2;
wire   [0:0] cmp2_i_read_reg_4662;
wire   [7:0] patternId_val_read_read_fu_638_p2;
wire   [15:0] Sel_cast_cast_fu_1473_p1;
reg   [15:0] Sel_cast_cast_reg_4735;
wire   [15:0] conv2_i_i10_i233_cast_cast_fu_1481_p1;
reg   [15:0] conv2_i_i10_i233_cast_cast_reg_4742;
wire   [7:0] conv2_i_i10_i254_cast_cast_cast_cast_cast_cast_fu_1489_p1;
reg   [7:0] conv2_i_i10_i254_cast_cast_cast_cast_cast_cast_reg_4747;
wire   [7:0] conv2_i_i_i_cast_cast_fu_1493_p3;
reg   [7:0] conv2_i_i_i_cast_cast_reg_4753;
wire   [7:0] conv2_i_i_i240_cast_cast_cast_fu_1501_p1;
reg   [7:0] conv2_i_i_i240_cast_cast_cast_reg_4759;
reg   [0:0] icmp_ln565_reg_4765_pp0_iter1_reg;
reg   [0:0] icmp_ln565_reg_4765_pp0_iter2_reg;
reg   [0:0] icmp_ln565_reg_4765_pp0_iter3_reg;
reg   [0:0] icmp_ln565_reg_4765_pp0_iter4_reg;
reg   [0:0] icmp_ln565_reg_4765_pp0_iter5_reg;
reg   [0:0] icmp_ln565_reg_4765_pp0_iter6_reg;
reg   [0:0] icmp_ln565_reg_4765_pp0_iter7_reg;
reg   [0:0] icmp_ln565_reg_4765_pp0_iter8_reg;
reg   [0:0] icmp_ln565_reg_4765_pp0_iter9_reg;
reg   [0:0] icmp_ln565_reg_4765_pp0_iter10_reg;
reg   [0:0] icmp_ln565_reg_4765_pp0_iter11_reg;
reg   [0:0] icmp_ln565_reg_4765_pp0_iter12_reg;
reg   [0:0] icmp_ln565_reg_4765_pp0_iter13_reg;
reg   [0:0] icmp_ln565_reg_4765_pp0_iter14_reg;
reg   [0:0] icmp_ln565_reg_4765_pp0_iter15_reg;
reg   [0:0] icmp_ln565_reg_4765_pp0_iter17_reg;
reg   [0:0] icmp_ln565_reg_4765_pp0_iter18_reg;
reg   [0:0] icmp_ln565_reg_4765_pp0_iter19_reg;
wire   [16:0] zext_ln1347_fu_1545_p1;
wire   [0:0] icmp_ln1072_fu_1549_p2;
reg   [0:0] icmp_ln1072_reg_4774;
reg   [0:0] icmp_ln1072_reg_4774_pp0_iter1_reg;
reg   [0:0] icmp_ln1072_reg_4774_pp0_iter2_reg;
reg   [0:0] icmp_ln1072_reg_4774_pp0_iter3_reg;
reg   [0:0] icmp_ln1072_reg_4774_pp0_iter4_reg;
reg   [0:0] icmp_ln1072_reg_4774_pp0_iter5_reg;
reg   [0:0] icmp_ln1072_reg_4774_pp0_iter6_reg;
reg   [0:0] icmp_ln1072_reg_4774_pp0_iter7_reg;
reg   [0:0] icmp_ln1072_reg_4774_pp0_iter8_reg;
reg   [0:0] icmp_ln1072_reg_4774_pp0_iter9_reg;
reg   [0:0] icmp_ln1072_reg_4774_pp0_iter10_reg;
reg   [0:0] icmp_ln1072_reg_4774_pp0_iter11_reg;
reg   [0:0] icmp_ln1072_reg_4774_pp0_iter12_reg;
reg   [0:0] icmp_ln1072_reg_4774_pp0_iter13_reg;
reg   [0:0] icmp_ln1072_reg_4774_pp0_iter14_reg;
reg   [0:0] icmp_ln1072_reg_4774_pp0_iter15_reg;
reg   [0:0] icmp_ln1072_reg_4774_pp0_iter16_reg;
reg   [0:0] icmp_ln1072_reg_4774_pp0_iter17_reg;
reg   [0:0] icmp_ln1072_reg_4774_pp0_iter18_reg;
reg   [0:0] icmp_ln1072_reg_4774_pp0_iter19_reg;
wire   [0:0] trunc_ln565_9_fu_1555_p1;
reg   [0:0] trunc_ln565_9_reg_4780;
reg   [0:0] trunc_ln565_9_reg_4780_pp0_iter1_reg;
reg   [0:0] trunc_ln565_9_reg_4780_pp0_iter2_reg;
reg   [0:0] trunc_ln565_9_reg_4780_pp0_iter3_reg;
reg   [0:0] trunc_ln565_9_reg_4780_pp0_iter4_reg;
reg   [0:0] trunc_ln565_9_reg_4780_pp0_iter5_reg;
reg   [0:0] trunc_ln565_9_reg_4780_pp0_iter6_reg;
reg   [0:0] trunc_ln565_9_reg_4780_pp0_iter7_reg;
reg   [0:0] trunc_ln565_9_reg_4780_pp0_iter8_reg;
reg   [0:0] trunc_ln565_9_reg_4780_pp0_iter9_reg;
reg   [0:0] trunc_ln565_9_reg_4780_pp0_iter10_reg;
reg   [0:0] trunc_ln565_9_reg_4780_pp0_iter11_reg;
reg   [0:0] trunc_ln565_9_reg_4780_pp0_iter12_reg;
reg   [0:0] trunc_ln565_9_reg_4780_pp0_iter13_reg;
reg   [0:0] trunc_ln565_9_reg_4780_pp0_iter14_reg;
reg   [0:0] trunc_ln565_9_reg_4780_pp0_iter15_reg;
reg   [0:0] trunc_ln565_9_reg_4780_pp0_iter16_reg;
reg   [0:0] trunc_ln565_9_reg_4780_pp0_iter17_reg;
reg   [0:0] trunc_ln565_9_reg_4780_pp0_iter18_reg;
reg   [0:0] trunc_ln565_9_reg_4780_pp0_iter19_reg;
wire   [10:0] trunc_ln565_11_fu_1563_p1;
reg   [10:0] trunc_ln565_11_reg_4792;
reg   [10:0] trunc_ln565_11_reg_4792_pp0_iter1_reg;
reg   [10:0] trunc_ln565_11_reg_4792_pp0_iter2_reg;
reg   [10:0] trunc_ln565_11_reg_4792_pp0_iter3_reg;
reg   [10:0] trunc_ln565_11_reg_4792_pp0_iter4_reg;
reg   [10:0] trunc_ln565_11_reg_4792_pp0_iter5_reg;
reg   [10:0] trunc_ln565_11_reg_4792_pp0_iter6_reg;
reg   [10:0] trunc_ln565_11_reg_4792_pp0_iter7_reg;
reg   [10:0] trunc_ln565_11_reg_4792_pp0_iter8_reg;
reg   [10:0] trunc_ln565_11_reg_4792_pp0_iter9_reg;
reg   [10:0] trunc_ln565_11_reg_4792_pp0_iter10_reg;
reg   [10:0] trunc_ln565_11_reg_4792_pp0_iter11_reg;
wire   [10:0] add_ln549_fu_1567_p2;
reg   [10:0] add_ln549_reg_4798;
reg   [10:0] add_ln549_reg_4798_pp0_iter1_reg;
reg   [10:0] add_ln549_reg_4798_pp0_iter2_reg;
reg   [10:0] add_ln549_reg_4798_pp0_iter3_reg;
reg   [10:0] add_ln549_reg_4798_pp0_iter4_reg;
reg   [10:0] add_ln549_reg_4798_pp0_iter5_reg;
reg   [10:0] add_ln549_reg_4798_pp0_iter6_reg;
reg   [10:0] add_ln549_reg_4798_pp0_iter7_reg;
reg   [10:0] add_ln549_reg_4798_pp0_iter8_reg;
reg   [10:0] add_ln549_reg_4798_pp0_iter9_reg;
reg   [10:0] add_ln549_reg_4798_pp0_iter10_reg;
reg   [10:0] add_ln549_reg_4798_pp0_iter11_reg;
wire   [10:0] add_ln549_1_fu_1573_p2;
reg   [10:0] add_ln549_1_reg_4804;
reg   [10:0] add_ln549_1_reg_4804_pp0_iter1_reg;
reg   [10:0] add_ln549_1_reg_4804_pp0_iter2_reg;
reg   [10:0] add_ln549_1_reg_4804_pp0_iter3_reg;
reg   [10:0] add_ln549_1_reg_4804_pp0_iter4_reg;
reg   [10:0] add_ln549_1_reg_4804_pp0_iter5_reg;
reg   [10:0] add_ln549_1_reg_4804_pp0_iter6_reg;
reg   [10:0] add_ln549_1_reg_4804_pp0_iter7_reg;
reg   [10:0] add_ln549_1_reg_4804_pp0_iter8_reg;
reg   [10:0] add_ln549_1_reg_4804_pp0_iter9_reg;
reg   [10:0] add_ln549_1_reg_4804_pp0_iter10_reg;
reg   [10:0] add_ln549_1_reg_4804_pp0_iter11_reg;
wire   [0:0] icmp_ln1746_fu_1585_p2;
reg   [0:0] icmp_ln1746_reg_4810;
reg   [0:0] icmp_ln1746_reg_4810_pp0_iter1_reg;
reg   [0:0] icmp_ln1746_reg_4810_pp0_iter2_reg;
reg   [0:0] icmp_ln1746_reg_4810_pp0_iter3_reg;
reg   [0:0] icmp_ln1746_reg_4810_pp0_iter4_reg;
reg   [0:0] icmp_ln1746_reg_4810_pp0_iter5_reg;
reg   [0:0] icmp_ln1746_reg_4810_pp0_iter6_reg;
reg   [0:0] icmp_ln1746_reg_4810_pp0_iter7_reg;
reg   [0:0] icmp_ln1746_reg_4810_pp0_iter8_reg;
reg   [0:0] icmp_ln1746_reg_4810_pp0_iter9_reg;
reg   [0:0] icmp_ln1746_reg_4810_pp0_iter10_reg;
reg   [0:0] icmp_ln1746_reg_4810_pp0_iter11_reg;
reg   [0:0] icmp_ln1746_reg_4810_pp0_iter12_reg;
reg   [0:0] icmp_ln1746_reg_4810_pp0_iter13_reg;
reg   [0:0] icmp_ln1746_reg_4810_pp0_iter14_reg;
reg   [0:0] icmp_ln1746_reg_4810_pp0_iter15_reg;
wire   [0:0] and_ln1751_fu_1601_p2;
reg   [0:0] and_ln1751_reg_4814;
reg   [0:0] and_ln1751_reg_4814_pp0_iter1_reg;
reg   [0:0] and_ln1751_reg_4814_pp0_iter2_reg;
reg   [0:0] and_ln1751_reg_4814_pp0_iter3_reg;
reg   [0:0] and_ln1751_reg_4814_pp0_iter4_reg;
reg   [0:0] and_ln1751_reg_4814_pp0_iter5_reg;
reg   [0:0] and_ln1751_reg_4814_pp0_iter6_reg;
reg   [0:0] and_ln1751_reg_4814_pp0_iter7_reg;
reg   [0:0] and_ln1751_reg_4814_pp0_iter8_reg;
reg   [0:0] and_ln1751_reg_4814_pp0_iter9_reg;
reg   [0:0] and_ln1751_reg_4814_pp0_iter10_reg;
reg   [0:0] and_ln1751_reg_4814_pp0_iter11_reg;
reg   [0:0] and_ln1751_reg_4814_pp0_iter12_reg;
reg   [0:0] and_ln1751_reg_4814_pp0_iter13_reg;
reg   [0:0] and_ln1751_reg_4814_pp0_iter14_reg;
reg   [0:0] and_ln1751_reg_4814_pp0_iter15_reg;
wire   [0:0] icmp_ln1629_fu_1631_p2;
reg   [0:0] icmp_ln1629_reg_4818;
reg   [0:0] icmp_ln1629_reg_4818_pp0_iter1_reg;
reg   [0:0] icmp_ln1629_reg_4818_pp0_iter2_reg;
reg   [0:0] icmp_ln1629_reg_4818_pp0_iter3_reg;
reg   [0:0] icmp_ln1629_reg_4818_pp0_iter4_reg;
reg   [0:0] icmp_ln1629_reg_4818_pp0_iter5_reg;
reg   [0:0] icmp_ln1629_reg_4818_pp0_iter6_reg;
reg   [0:0] icmp_ln1629_reg_4818_pp0_iter7_reg;
reg   [0:0] icmp_ln1629_reg_4818_pp0_iter8_reg;
reg   [0:0] icmp_ln1629_reg_4818_pp0_iter9_reg;
reg   [0:0] icmp_ln1629_reg_4818_pp0_iter10_reg;
reg   [0:0] icmp_ln1629_reg_4818_pp0_iter11_reg;
reg   [0:0] icmp_ln1629_reg_4818_pp0_iter12_reg;
reg   [0:0] icmp_ln1629_reg_4818_pp0_iter13_reg;
reg   [0:0] icmp_ln1629_reg_4818_pp0_iter14_reg;
reg   [0:0] icmp_ln1629_reg_4818_pp0_iter15_reg;
reg   [0:0] icmp_ln1629_reg_4818_pp0_iter16_reg;
reg   [0:0] icmp_ln1629_reg_4818_pp0_iter17_reg;
reg   [0:0] icmp_ln1629_reg_4818_pp0_iter18_reg;
wire   [0:0] icmp_ln1563_fu_1643_p2;
reg   [0:0] icmp_ln1563_reg_4823;
reg   [0:0] icmp_ln1563_reg_4823_pp0_iter1_reg;
reg   [0:0] icmp_ln1563_reg_4823_pp0_iter2_reg;
reg   [0:0] icmp_ln1563_reg_4823_pp0_iter3_reg;
reg   [0:0] icmp_ln1563_reg_4823_pp0_iter4_reg;
reg   [0:0] icmp_ln1563_reg_4823_pp0_iter5_reg;
reg   [0:0] icmp_ln1563_reg_4823_pp0_iter6_reg;
reg   [0:0] icmp_ln1563_reg_4823_pp0_iter7_reg;
reg   [0:0] icmp_ln1563_reg_4823_pp0_iter8_reg;
reg   [0:0] icmp_ln1563_reg_4823_pp0_iter9_reg;
reg   [0:0] icmp_ln1563_reg_4823_pp0_iter10_reg;
reg   [0:0] icmp_ln1563_reg_4823_pp0_iter11_reg;
reg   [0:0] icmp_ln1563_reg_4823_pp0_iter12_reg;
reg   [0:0] icmp_ln1563_reg_4823_pp0_iter13_reg;
reg   [0:0] icmp_ln1563_reg_4823_pp0_iter14_reg;
reg   [0:0] icmp_ln1563_reg_4823_pp0_iter15_reg;
wire   [0:0] and_ln1568_fu_1663_p2;
reg   [0:0] and_ln1568_reg_4827;
reg   [0:0] and_ln1568_reg_4827_pp0_iter1_reg;
reg   [0:0] and_ln1568_reg_4827_pp0_iter2_reg;
reg   [0:0] and_ln1568_reg_4827_pp0_iter3_reg;
reg   [0:0] and_ln1568_reg_4827_pp0_iter4_reg;
reg   [0:0] and_ln1568_reg_4827_pp0_iter5_reg;
reg   [0:0] and_ln1568_reg_4827_pp0_iter6_reg;
reg   [0:0] and_ln1568_reg_4827_pp0_iter7_reg;
reg   [0:0] and_ln1568_reg_4827_pp0_iter8_reg;
reg   [0:0] and_ln1568_reg_4827_pp0_iter9_reg;
reg   [0:0] and_ln1568_reg_4827_pp0_iter10_reg;
reg   [0:0] and_ln1568_reg_4827_pp0_iter11_reg;
reg   [0:0] and_ln1568_reg_4827_pp0_iter12_reg;
reg   [0:0] and_ln1568_reg_4827_pp0_iter13_reg;
reg   [0:0] and_ln1568_reg_4827_pp0_iter14_reg;
reg   [0:0] and_ln1568_reg_4827_pp0_iter15_reg;
wire   [0:0] icmp_ln1586_fu_1697_p2;
reg   [0:0] icmp_ln1586_reg_4831;
reg   [0:0] icmp_ln1586_reg_4831_pp0_iter1_reg;
reg   [0:0] icmp_ln1586_reg_4831_pp0_iter2_reg;
reg   [0:0] icmp_ln1586_reg_4831_pp0_iter3_reg;
reg   [0:0] icmp_ln1586_reg_4831_pp0_iter4_reg;
reg   [0:0] icmp_ln1586_reg_4831_pp0_iter5_reg;
reg   [0:0] icmp_ln1586_reg_4831_pp0_iter6_reg;
reg   [0:0] icmp_ln1586_reg_4831_pp0_iter7_reg;
reg   [0:0] icmp_ln1586_reg_4831_pp0_iter8_reg;
reg   [0:0] icmp_ln1586_reg_4831_pp0_iter9_reg;
reg   [0:0] icmp_ln1586_reg_4831_pp0_iter10_reg;
reg   [0:0] icmp_ln1586_reg_4831_pp0_iter11_reg;
reg   [0:0] icmp_ln1586_reg_4831_pp0_iter12_reg;
reg   [0:0] icmp_ln1586_reg_4831_pp0_iter13_reg;
reg   [0:0] icmp_ln1586_reg_4831_pp0_iter14_reg;
reg   [0:0] icmp_ln1586_reg_4831_pp0_iter15_reg;
wire   [0:0] and_ln1449_fu_1751_p2;
reg   [0:0] and_ln1449_reg_4835;
wire   [0:0] and_ln1454_fu_1771_p2;
reg   [0:0] and_ln1454_reg_4839;
wire   [0:0] icmp_ln1473_fu_1801_p2;
reg   [0:0] icmp_ln1473_reg_4843;
reg   [0:0] icmp_ln1473_reg_4843_pp0_iter1_reg;
wire   [0:0] icmp_ln1381_fu_1813_p2;
reg   [0:0] icmp_ln1381_reg_4847;
reg   [0:0] icmp_ln1381_reg_4847_pp0_iter1_reg;
reg   [0:0] icmp_ln1381_reg_4847_pp0_iter2_reg;
reg   [0:0] icmp_ln1381_reg_4847_pp0_iter3_reg;
reg   [0:0] icmp_ln1381_reg_4847_pp0_iter4_reg;
reg   [0:0] icmp_ln1381_reg_4847_pp0_iter5_reg;
reg   [0:0] icmp_ln1381_reg_4847_pp0_iter6_reg;
reg   [0:0] icmp_ln1381_reg_4847_pp0_iter7_reg;
reg   [0:0] icmp_ln1381_reg_4847_pp0_iter8_reg;
reg   [0:0] icmp_ln1381_reg_4847_pp0_iter9_reg;
reg   [0:0] icmp_ln1381_reg_4847_pp0_iter10_reg;
reg   [0:0] icmp_ln1381_reg_4847_pp0_iter11_reg;
reg   [0:0] icmp_ln1381_reg_4847_pp0_iter12_reg;
reg   [0:0] icmp_ln1381_reg_4847_pp0_iter13_reg;
reg   [0:0] icmp_ln1381_reg_4847_pp0_iter14_reg;
reg   [0:0] icmp_ln1381_reg_4847_pp0_iter15_reg;
wire   [0:0] and_ln1386_fu_1833_p2;
reg   [0:0] and_ln1386_reg_4851;
reg   [0:0] and_ln1386_reg_4851_pp0_iter1_reg;
reg   [0:0] and_ln1386_reg_4851_pp0_iter2_reg;
reg   [0:0] and_ln1386_reg_4851_pp0_iter3_reg;
reg   [0:0] and_ln1386_reg_4851_pp0_iter4_reg;
reg   [0:0] and_ln1386_reg_4851_pp0_iter5_reg;
reg   [0:0] and_ln1386_reg_4851_pp0_iter6_reg;
reg   [0:0] and_ln1386_reg_4851_pp0_iter7_reg;
reg   [0:0] and_ln1386_reg_4851_pp0_iter8_reg;
reg   [0:0] and_ln1386_reg_4851_pp0_iter9_reg;
reg   [0:0] and_ln1386_reg_4851_pp0_iter10_reg;
reg   [0:0] and_ln1386_reg_4851_pp0_iter11_reg;
reg   [0:0] and_ln1386_reg_4851_pp0_iter12_reg;
reg   [0:0] and_ln1386_reg_4851_pp0_iter13_reg;
reg   [0:0] and_ln1386_reg_4851_pp0_iter14_reg;
reg   [0:0] and_ln1386_reg_4851_pp0_iter15_reg;
wire   [0:0] icmp_ln1405_fu_1867_p2;
reg   [0:0] icmp_ln1405_reg_4855;
reg   [0:0] icmp_ln1405_reg_4855_pp0_iter1_reg;
reg   [0:0] icmp_ln1405_reg_4855_pp0_iter2_reg;
reg   [0:0] icmp_ln1405_reg_4855_pp0_iter3_reg;
reg   [0:0] icmp_ln1405_reg_4855_pp0_iter4_reg;
reg   [0:0] icmp_ln1405_reg_4855_pp0_iter5_reg;
reg   [0:0] icmp_ln1405_reg_4855_pp0_iter6_reg;
reg   [0:0] icmp_ln1405_reg_4855_pp0_iter7_reg;
reg   [0:0] icmp_ln1405_reg_4855_pp0_iter8_reg;
reg   [0:0] icmp_ln1405_reg_4855_pp0_iter9_reg;
reg   [0:0] icmp_ln1405_reg_4855_pp0_iter10_reg;
reg   [0:0] icmp_ln1405_reg_4855_pp0_iter11_reg;
reg   [0:0] icmp_ln1405_reg_4855_pp0_iter12_reg;
reg   [0:0] icmp_ln1405_reg_4855_pp0_iter13_reg;
reg   [0:0] icmp_ln1405_reg_4855_pp0_iter14_reg;
reg   [0:0] icmp_ln1405_reg_4855_pp0_iter15_reg;
wire   [0:0] icmp_ln1330_fu_1909_p2;
reg   [0:0] icmp_ln1330_reg_4859;
reg   [0:0] icmp_ln1330_reg_4859_pp0_iter1_reg;
reg   [0:0] icmp_ln1330_reg_4859_pp0_iter2_reg;
reg   [0:0] icmp_ln1330_reg_4859_pp0_iter3_reg;
wire   [0:0] and_ln1337_fu_1915_p2;
reg   [0:0] and_ln1337_reg_4863;
reg   [0:0] and_ln1337_reg_4863_pp0_iter1_reg;
reg   [0:0] and_ln1337_reg_4863_pp0_iter2_reg;
reg   [0:0] and_ln1337_reg_4863_pp0_iter3_reg;
wire   [0:0] icmp_ln1250_fu_1935_p2;
reg   [0:0] icmp_ln1250_reg_4867;
reg   [0:0] icmp_ln1250_reg_4867_pp0_iter1_reg;
reg   [0:0] icmp_ln1250_reg_4867_pp0_iter2_reg;
reg   [0:0] icmp_ln1250_reg_4867_pp0_iter3_reg;
reg   [0:0] icmp_ln1250_reg_4867_pp0_iter4_reg;
reg   [0:0] icmp_ln1250_reg_4867_pp0_iter5_reg;
reg   [0:0] icmp_ln1250_reg_4867_pp0_iter6_reg;
reg   [0:0] icmp_ln1250_reg_4867_pp0_iter7_reg;
reg   [0:0] icmp_ln1250_reg_4867_pp0_iter8_reg;
reg   [0:0] icmp_ln1250_reg_4867_pp0_iter9_reg;
reg   [0:0] icmp_ln1250_reg_4867_pp0_iter10_reg;
reg   [0:0] icmp_ln1250_reg_4867_pp0_iter11_reg;
reg   [0:0] icmp_ln1250_reg_4867_pp0_iter12_reg;
reg   [0:0] icmp_ln1250_reg_4867_pp0_iter13_reg;
reg   [0:0] icmp_ln1250_reg_4867_pp0_iter14_reg;
reg   [0:0] icmp_ln1250_reg_4867_pp0_iter15_reg;
reg   [0:0] icmp_ln1250_reg_4867_pp0_iter16_reg;
wire   [0:0] icmp_ln1095_fu_1977_p2;
reg   [0:0] icmp_ln1095_reg_4871;
reg   [0:0] icmp_ln1095_reg_4871_pp0_iter1_reg;
reg   [0:0] icmp_ln1095_reg_4871_pp0_iter2_reg;
reg   [0:0] icmp_ln1095_reg_4871_pp0_iter3_reg;
reg   [0:0] icmp_ln1095_reg_4871_pp0_iter4_reg;
reg   [0:0] icmp_ln1095_reg_4871_pp0_iter5_reg;
reg   [0:0] icmp_ln1095_reg_4871_pp0_iter6_reg;
reg   [0:0] icmp_ln1095_reg_4871_pp0_iter7_reg;
reg   [0:0] icmp_ln1095_reg_4871_pp0_iter8_reg;
reg   [0:0] icmp_ln1095_reg_4871_pp0_iter9_reg;
reg   [0:0] icmp_ln1095_reg_4871_pp0_iter10_reg;
reg   [0:0] icmp_ln1095_reg_4871_pp0_iter11_reg;
reg   [0:0] icmp_ln1095_reg_4871_pp0_iter12_reg;
reg   [0:0] icmp_ln1095_reg_4871_pp0_iter13_reg;
reg   [0:0] icmp_ln1095_reg_4871_pp0_iter14_reg;
reg   [0:0] icmp_ln1095_reg_4871_pp0_iter15_reg;
reg   [0:0] icmp_ln1095_reg_4871_pp0_iter16_reg;
reg   [0:0] icmp_ln1095_reg_4871_pp0_iter17_reg;
wire   [0:0] icmp_ln1478_fu_2015_p2;
wire   [0:0] icmp_ln1483_fu_2021_p2;
wire   [0:0] or_ln1494_fu_2073_p2;
reg   [0:0] or_ln1494_reg_4883_pp0_iter4_reg;
reg   [0:0] or_ln1494_reg_4883_pp0_iter5_reg;
reg   [0:0] or_ln1494_reg_4883_pp0_iter6_reg;
reg   [0:0] or_ln1494_reg_4883_pp0_iter7_reg;
reg   [0:0] or_ln1494_reg_4883_pp0_iter8_reg;
reg   [0:0] or_ln1494_reg_4883_pp0_iter9_reg;
reg   [0:0] or_ln1494_reg_4883_pp0_iter10_reg;
reg   [0:0] or_ln1494_reg_4883_pp0_iter11_reg;
reg   [0:0] or_ln1494_reg_4883_pp0_iter12_reg;
reg   [0:0] or_ln1494_reg_4883_pp0_iter13_reg;
reg   [0:0] or_ln1494_reg_4883_pp0_iter14_reg;
reg   [0:0] or_ln1494_reg_4883_pp0_iter15_reg;
reg   [0:0] or_ln1494_reg_4883_pp0_iter17_reg;
reg   [0:0] or_ln1494_reg_4883_pp0_iter18_reg;
reg   [15:0] zonePlateVDelta_load_reg_4887;
wire  signed [15:0] grp_reg_int_s_fu_2088_ap_return;
reg   [10:0] lshr_ln3_reg_4902;
reg   [10:0] lshr_ln3_reg_4902_pp0_iter8_reg;
reg   [10:0] lshr_ln3_reg_4902_pp0_iter9_reg;
reg   [10:0] lshr_ln3_reg_4902_pp0_iter10_reg;
reg   [10:0] lshr_ln3_reg_4902_pp0_iter11_reg;
reg   [10:0] lshr_ln3_reg_4902_pp0_iter12_reg;
reg   [10:0] lshr_ln3_reg_4902_pp0_iter13_reg;
reg   [10:0] lshr_ln3_reg_4902_pp0_iter14_reg;
reg   [10:0] lshr_ln3_reg_4902_pp0_iter15_reg;
reg   [9:0] tmp_13_reg_4907;
reg   [9:0] tmp_15_reg_4912;
reg   [9:0] tmp_18_reg_4917;
wire   [8:0] tmp_fu_2267_p9;
reg   [8:0] tmp_reg_4967;
wire   [8:0] tmp_3_fu_2299_p9;
reg   [8:0] tmp_3_reg_4972;
wire   [8:0] tmp_4_fu_2331_p9;
reg   [8:0] tmp_4_reg_4977;
wire   [7:0] r_fu_2368_p3;
reg   [7:0] r_reg_4982;
reg   [7:0] r_reg_4982_pp0_iter16_reg;
reg   [7:0] r_reg_4982_pp0_iter17_reg;
reg   [7:0] r_reg_4982_pp0_iter18_reg;
reg   [7:0] r_reg_4982_pp0_iter19_reg;
wire   [7:0] g_fu_2393_p3;
reg   [7:0] g_reg_4988;
reg   [7:0] g_reg_4988_pp0_iter16_reg;
reg   [7:0] g_reg_4988_pp0_iter17_reg;
reg   [7:0] g_reg_4988_pp0_iter18_reg;
wire   [7:0] b_fu_2418_p3;
reg   [7:0] b_reg_4993;
reg   [7:0] b_reg_4993_pp0_iter16_reg;
reg   [7:0] b_reg_4993_pp0_iter17_reg;
reg   [7:0] b_reg_4993_pp0_iter18_reg;
wire   [14:0] zext_ln1302_fu_2426_p1;
wire   [15:0] zext_ln1302_1_fu_2430_p1;
reg   [15:0] zext_ln1302_1_reg_5006;
reg  signed [19:0] tpgSinTableArray_load_reg_5036;
wire  signed [15:0] grp_fu_4506_p3;
wire   [7:0] b_2_fu_2871_p3;
reg   [7:0] b_2_reg_5061;
reg   [7:0] b_2_reg_5061_pp0_iter19_reg;
wire   [27:0] mul_ln1356_fu_2915_p2;
reg   [27:0] mul_ln1356_reg_5074;
wire   [26:0] trunc_ln1356_fu_2921_p1;
reg   [26:0] trunc_ln1356_reg_5080;
wire   [7:0] tmp_26_fu_2992_p1;
reg   [7:0] tmp_26_reg_5145;
wire   [0:0] or_ln565_2_fu_3039_p2;
reg   [0:0] or_ln565_2_reg_5180;
wire   [7:0] g_2_fu_3094_p3;
reg   [7:0] g_2_reg_5195;
wire   [0:0] or_ln565_1_fu_3131_p2;
reg   [0:0] or_ln565_1_reg_5236;
wire   [7:0] add_ln1359_fu_3182_p2;
reg   [7:0] add_ln1359_reg_5246;
wire   [0:0] or_ln565_fu_3213_p2;
reg   [0:0] or_ln565_reg_5277;
wire    grp_reg_ap_uint_10_s_fu_1988_ap_start;
wire    grp_reg_ap_uint_10_s_fu_1988_ap_done;
wire    grp_reg_ap_uint_10_s_fu_1988_ap_idle;
wire    grp_reg_ap_uint_10_s_fu_1988_ap_ready;
reg    grp_reg_ap_uint_10_s_fu_1988_ap_ce;
wire   [9:0] grp_reg_ap_uint_10_s_fu_1988_ap_return;
reg    ap_predicate_op212_call_state2;
reg    ap_block_state22_pp0_stage0_iter21_ignore_call0;
reg    ap_block_pp0_stage0_11001_ignoreCallOp212;
wire    grp_reg_int_s_fu_2088_ap_start;
wire    grp_reg_int_s_fu_2088_ap_done;
wire    grp_reg_int_s_fu_2088_ap_idle;
wire    grp_reg_int_s_fu_2088_ap_ready;
reg    grp_reg_int_s_fu_2088_ap_ce;
wire   [15:0] grp_reg_int_s_fu_2088_d;
reg    ap_predicate_op254_call_state4;
reg    ap_block_state22_pp0_stage0_iter21_ignore_call5;
reg    ap_block_pp0_stage0_11001_ignoreCallOp254;
wire   [0:0] ap_phi_reg_pp0_iter0_hHatch_reg_1346;
reg   [0:0] ap_phi_reg_pp0_iter1_hHatch_reg_1346;
reg   [0:0] ap_phi_reg_pp0_iter2_hHatch_reg_1346;
reg   [0:0] ap_phi_reg_pp0_iter3_hHatch_reg_1346;
reg    ap_predicate_pred1849_state3;
reg    ap_predicate_pred1858_state3;
wire   [1:0] ap_phi_reg_pp0_iter0_phi_ln1519_reg_1368;
reg   [1:0] ap_phi_reg_pp0_iter1_phi_ln1519_reg_1368;
reg   [1:0] ap_phi_reg_pp0_iter2_phi_ln1519_reg_1368;
reg   [1:0] ap_phi_reg_pp0_iter3_phi_ln1519_reg_1368;
reg   [1:0] ap_phi_reg_pp0_iter4_phi_ln1519_reg_1368;
reg   [1:0] ap_phi_reg_pp0_iter5_phi_ln1519_reg_1368;
reg   [1:0] ap_phi_reg_pp0_iter6_phi_ln1519_reg_1368;
reg   [1:0] ap_phi_reg_pp0_iter7_phi_ln1519_reg_1368;
reg   [1:0] ap_phi_reg_pp0_iter8_phi_ln1519_reg_1368;
reg   [1:0] ap_phi_reg_pp0_iter9_phi_ln1519_reg_1368;
reg   [1:0] ap_phi_reg_pp0_iter10_phi_ln1519_reg_1368;
reg   [1:0] ap_phi_reg_pp0_iter11_phi_ln1519_reg_1368;
reg   [1:0] ap_phi_reg_pp0_iter12_phi_ln1519_reg_1368;
reg   [1:0] ap_phi_reg_pp0_iter13_phi_ln1519_reg_1368;
reg   [1:0] ap_phi_reg_pp0_iter14_phi_ln1519_reg_1368;
reg   [1:0] ap_phi_reg_pp0_iter15_phi_ln1519_reg_1368;
reg   [1:0] ap_phi_reg_pp0_iter16_phi_ln1519_reg_1368;
reg   [1:0] ap_phi_reg_pp0_iter17_phi_ln1519_reg_1368;
reg   [1:0] ap_phi_reg_pp0_iter18_phi_ln1519_reg_1368;
reg   [1:0] ap_phi_reg_pp0_iter19_phi_ln1519_reg_1368;
wire   [1:0] ap_phi_reg_pp0_iter0_phi_ln1504_reg_1379;
reg   [1:0] ap_phi_reg_pp0_iter1_phi_ln1504_reg_1379;
reg   [1:0] ap_phi_reg_pp0_iter2_phi_ln1504_reg_1379;
reg   [1:0] ap_phi_reg_pp0_iter3_phi_ln1504_reg_1379;
reg   [1:0] ap_phi_reg_pp0_iter4_phi_ln1504_reg_1379;
reg   [1:0] ap_phi_reg_pp0_iter5_phi_ln1504_reg_1379;
reg   [1:0] ap_phi_reg_pp0_iter6_phi_ln1504_reg_1379;
reg   [1:0] ap_phi_reg_pp0_iter7_phi_ln1504_reg_1379;
reg   [1:0] ap_phi_reg_pp0_iter8_phi_ln1504_reg_1379;
reg   [1:0] ap_phi_reg_pp0_iter9_phi_ln1504_reg_1379;
reg   [1:0] ap_phi_reg_pp0_iter10_phi_ln1504_reg_1379;
reg   [1:0] ap_phi_reg_pp0_iter11_phi_ln1504_reg_1379;
reg   [1:0] ap_phi_reg_pp0_iter12_phi_ln1504_reg_1379;
reg   [1:0] ap_phi_reg_pp0_iter13_phi_ln1504_reg_1379;
reg   [1:0] ap_phi_reg_pp0_iter14_phi_ln1504_reg_1379;
reg   [1:0] ap_phi_reg_pp0_iter15_phi_ln1504_reg_1379;
reg   [1:0] ap_phi_reg_pp0_iter16_phi_ln1504_reg_1379;
reg   [1:0] ap_phi_reg_pp0_iter17_phi_ln1504_reg_1379;
reg   [1:0] ap_phi_reg_pp0_iter18_phi_ln1504_reg_1379;
reg   [1:0] ap_phi_reg_pp0_iter19_phi_ln1504_reg_1379;
wire   [1:0] ap_phi_reg_pp0_iter0_phi_ln1228_reg_1390;
reg   [1:0] ap_phi_reg_pp0_iter1_phi_ln1228_reg_1390;
reg   [1:0] ap_phi_reg_pp0_iter2_phi_ln1228_reg_1390;
reg   [1:0] ap_phi_reg_pp0_iter3_phi_ln1228_reg_1390;
reg   [1:0] ap_phi_reg_pp0_iter4_phi_ln1228_reg_1390;
reg   [1:0] ap_phi_reg_pp0_iter5_phi_ln1228_reg_1390;
reg   [1:0] ap_phi_reg_pp0_iter6_phi_ln1228_reg_1390;
reg   [1:0] ap_phi_reg_pp0_iter7_phi_ln1228_reg_1390;
reg   [1:0] ap_phi_reg_pp0_iter8_phi_ln1228_reg_1390;
reg   [1:0] ap_phi_reg_pp0_iter9_phi_ln1228_reg_1390;
reg   [1:0] ap_phi_reg_pp0_iter10_phi_ln1228_reg_1390;
reg   [1:0] ap_phi_reg_pp0_iter11_phi_ln1228_reg_1390;
reg   [1:0] ap_phi_reg_pp0_iter12_phi_ln1228_reg_1390;
reg   [1:0] ap_phi_reg_pp0_iter13_phi_ln1228_reg_1390;
reg   [1:0] ap_phi_reg_pp0_iter14_phi_ln1228_reg_1390;
reg   [1:0] ap_phi_reg_pp0_iter15_phi_ln1228_reg_1390;
reg   [1:0] ap_phi_reg_pp0_iter16_phi_ln1228_reg_1390;
reg   [1:0] ap_phi_reg_pp0_iter17_phi_ln1228_reg_1390;
reg   [1:0] ap_phi_reg_pp0_iter18_phi_ln1228_reg_1390;
reg   [1:0] ap_phi_reg_pp0_iter19_phi_ln1228_reg_1390;
wire   [1:0] ap_phi_reg_pp0_iter0_phi_ln1207_reg_1401;
reg   [1:0] ap_phi_reg_pp0_iter1_phi_ln1207_reg_1401;
reg   [1:0] ap_phi_reg_pp0_iter2_phi_ln1207_reg_1401;
reg   [1:0] ap_phi_reg_pp0_iter3_phi_ln1207_reg_1401;
reg   [1:0] ap_phi_reg_pp0_iter4_phi_ln1207_reg_1401;
reg   [1:0] ap_phi_reg_pp0_iter5_phi_ln1207_reg_1401;
reg   [1:0] ap_phi_reg_pp0_iter6_phi_ln1207_reg_1401;
reg   [1:0] ap_phi_reg_pp0_iter7_phi_ln1207_reg_1401;
reg   [1:0] ap_phi_reg_pp0_iter8_phi_ln1207_reg_1401;
reg   [1:0] ap_phi_reg_pp0_iter9_phi_ln1207_reg_1401;
reg   [1:0] ap_phi_reg_pp0_iter10_phi_ln1207_reg_1401;
reg   [1:0] ap_phi_reg_pp0_iter11_phi_ln1207_reg_1401;
reg   [1:0] ap_phi_reg_pp0_iter12_phi_ln1207_reg_1401;
reg   [1:0] ap_phi_reg_pp0_iter13_phi_ln1207_reg_1401;
reg   [1:0] ap_phi_reg_pp0_iter14_phi_ln1207_reg_1401;
reg   [1:0] ap_phi_reg_pp0_iter15_phi_ln1207_reg_1401;
reg   [1:0] ap_phi_reg_pp0_iter16_phi_ln1207_reg_1401;
reg   [1:0] ap_phi_reg_pp0_iter17_phi_ln1207_reg_1401;
reg   [1:0] ap_phi_reg_pp0_iter18_phi_ln1207_reg_1401;
reg   [1:0] ap_phi_reg_pp0_iter19_phi_ln1207_reg_1401;
wire   [1:0] ap_phi_reg_pp0_iter0_phi_ln1186_reg_1412;
reg   [1:0] ap_phi_reg_pp0_iter1_phi_ln1186_reg_1412;
reg   [1:0] ap_phi_reg_pp0_iter2_phi_ln1186_reg_1412;
reg   [1:0] ap_phi_reg_pp0_iter3_phi_ln1186_reg_1412;
reg   [1:0] ap_phi_reg_pp0_iter4_phi_ln1186_reg_1412;
reg   [1:0] ap_phi_reg_pp0_iter5_phi_ln1186_reg_1412;
reg   [1:0] ap_phi_reg_pp0_iter6_phi_ln1186_reg_1412;
reg   [1:0] ap_phi_reg_pp0_iter7_phi_ln1186_reg_1412;
reg   [1:0] ap_phi_reg_pp0_iter8_phi_ln1186_reg_1412;
reg   [1:0] ap_phi_reg_pp0_iter9_phi_ln1186_reg_1412;
reg   [1:0] ap_phi_reg_pp0_iter10_phi_ln1186_reg_1412;
reg   [1:0] ap_phi_reg_pp0_iter11_phi_ln1186_reg_1412;
reg   [1:0] ap_phi_reg_pp0_iter12_phi_ln1186_reg_1412;
reg   [1:0] ap_phi_reg_pp0_iter13_phi_ln1186_reg_1412;
reg   [1:0] ap_phi_reg_pp0_iter14_phi_ln1186_reg_1412;
reg   [1:0] ap_phi_reg_pp0_iter15_phi_ln1186_reg_1412;
reg   [1:0] ap_phi_reg_pp0_iter16_phi_ln1186_reg_1412;
reg   [1:0] ap_phi_reg_pp0_iter17_phi_ln1186_reg_1412;
reg   [1:0] ap_phi_reg_pp0_iter18_phi_ln1186_reg_1412;
reg   [1:0] ap_phi_reg_pp0_iter19_phi_ln1186_reg_1412;
wire   [1:0] ap_phi_reg_pp0_iter0_phi_ln1165_reg_1423;
reg   [1:0] ap_phi_reg_pp0_iter1_phi_ln1165_reg_1423;
reg   [1:0] ap_phi_reg_pp0_iter2_phi_ln1165_reg_1423;
reg   [1:0] ap_phi_reg_pp0_iter3_phi_ln1165_reg_1423;
reg   [1:0] ap_phi_reg_pp0_iter4_phi_ln1165_reg_1423;
reg   [1:0] ap_phi_reg_pp0_iter5_phi_ln1165_reg_1423;
reg   [1:0] ap_phi_reg_pp0_iter6_phi_ln1165_reg_1423;
reg   [1:0] ap_phi_reg_pp0_iter7_phi_ln1165_reg_1423;
reg   [1:0] ap_phi_reg_pp0_iter8_phi_ln1165_reg_1423;
reg   [1:0] ap_phi_reg_pp0_iter9_phi_ln1165_reg_1423;
reg   [1:0] ap_phi_reg_pp0_iter10_phi_ln1165_reg_1423;
reg   [1:0] ap_phi_reg_pp0_iter11_phi_ln1165_reg_1423;
reg   [1:0] ap_phi_reg_pp0_iter12_phi_ln1165_reg_1423;
reg   [1:0] ap_phi_reg_pp0_iter13_phi_ln1165_reg_1423;
reg   [1:0] ap_phi_reg_pp0_iter14_phi_ln1165_reg_1423;
reg   [1:0] ap_phi_reg_pp0_iter15_phi_ln1165_reg_1423;
reg   [1:0] ap_phi_reg_pp0_iter16_phi_ln1165_reg_1423;
reg   [1:0] ap_phi_reg_pp0_iter17_phi_ln1165_reg_1423;
reg   [1:0] ap_phi_reg_pp0_iter18_phi_ln1165_reg_1423;
reg   [1:0] ap_phi_reg_pp0_iter19_phi_ln1165_reg_1423;
wire   [1:0] ap_phi_reg_pp0_iter0_phi_ln1144_reg_1434;
reg   [1:0] ap_phi_reg_pp0_iter1_phi_ln1144_reg_1434;
reg   [1:0] ap_phi_reg_pp0_iter2_phi_ln1144_reg_1434;
reg   [1:0] ap_phi_reg_pp0_iter3_phi_ln1144_reg_1434;
reg   [1:0] ap_phi_reg_pp0_iter4_phi_ln1144_reg_1434;
reg   [1:0] ap_phi_reg_pp0_iter5_phi_ln1144_reg_1434;
reg   [1:0] ap_phi_reg_pp0_iter6_phi_ln1144_reg_1434;
reg   [1:0] ap_phi_reg_pp0_iter7_phi_ln1144_reg_1434;
reg   [1:0] ap_phi_reg_pp0_iter8_phi_ln1144_reg_1434;
reg   [1:0] ap_phi_reg_pp0_iter9_phi_ln1144_reg_1434;
reg   [1:0] ap_phi_reg_pp0_iter10_phi_ln1144_reg_1434;
reg   [1:0] ap_phi_reg_pp0_iter11_phi_ln1144_reg_1434;
reg   [1:0] ap_phi_reg_pp0_iter12_phi_ln1144_reg_1434;
reg   [1:0] ap_phi_reg_pp0_iter13_phi_ln1144_reg_1434;
reg   [1:0] ap_phi_reg_pp0_iter14_phi_ln1144_reg_1434;
reg   [1:0] ap_phi_reg_pp0_iter15_phi_ln1144_reg_1434;
reg   [1:0] ap_phi_reg_pp0_iter16_phi_ln1144_reg_1434;
reg   [1:0] ap_phi_reg_pp0_iter17_phi_ln1144_reg_1434;
reg   [1:0] ap_phi_reg_pp0_iter18_phi_ln1144_reg_1434;
reg   [1:0] ap_phi_reg_pp0_iter19_phi_ln1144_reg_1434;
reg    grp_reg_ap_uint_10_s_fu_1988_ap_start_reg;
reg    ap_predicate_op212_call_state2_state1;
wire    ap_block_pp0_stage0_ignoreCallOp212;
reg    grp_reg_int_s_fu_2088_ap_start_reg;
reg    ap_predicate_op254_call_state4_state3;
wire    ap_block_pp0_stage0_ignoreCallOp254;
wire   [63:0] zext_ln1281_fu_2237_p1;
wire   [63:0] zext_ln1285_fu_2243_p1;
wire   [63:0] zext_ln1289_fu_2249_p1;
wire   [63:0] zext_ln1355_fu_2438_p1;
wire   [63:0] zext_ln1784_fu_2786_p1;
wire   [63:0] zext_ln1600_fu_2821_p1;
wire   [63:0] zext_ln1419_fu_2907_p1;
wire   [63:0] zext_ln1784_1_fu_2965_p1;
wire   [63:0] zext_ln1600_1_fu_3018_p1;
reg    ap_predicate_pred2175_state20;
reg    ap_predicate_pred2179_state20;
reg    ap_predicate_pred2138_state20;
wire   [63:0] zext_ln1519_fu_3100_p1;
wire   [63:0] zext_ln1504_fu_3105_p1;
wire   [63:0] zext_ln1419_1_fu_3110_p1;
reg    ap_predicate_pred2200_state20;
reg    ap_predicate_pred2204_state20;
reg    ap_predicate_pred2144_state20;
wire   [63:0] zext_ln1260_fu_3192_p1;
reg    ap_predicate_pred2214_state20;
reg    ap_predicate_pred2218_state20;
reg    ap_predicate_pred2213_state20;
wire   [63:0] zext_ln1228_fu_3219_p1;
wire   [63:0] zext_ln1207_fu_3224_p1;
wire   [63:0] zext_ln1186_fu_3229_p1;
wire   [63:0] zext_ln1165_fu_3234_p1;
wire   [63:0] zext_ln1144_fu_3239_p1;
wire   [15:0] zext_ln589_fu_4406_p1;
reg    ap_predicate_pred2253_state21;
wire   [15:0] zext_ln1101_fu_3250_p1;
reg    ap_predicate_pred2273_state20;
reg    ap_predicate_pred2279_state20;
reg    ap_predicate_pred2269_state21;
wire   [7:0] zext_ln1257_fu_2931_p1;
reg    ap_predicate_pred2299_state19;
reg    ap_predicate_pred2305_state19;
wire   [15:0] add_ln1341_fu_2118_p2;
reg    ap_predicate_pred2323_state6;
reg    ap_predicate_pred2329_state6;
wire   [7:0] zext_ln1393_fu_2686_p1;
reg    ap_predicate_pred2351_state18;
reg    ap_predicate_pred2357_state18;
wire   [7:0] zext_ln1412_fu_2720_p1;
reg    ap_predicate_pred2373_state18;
reg    ap_predicate_pred2347_state18;
wire   [15:0] zext_ln693_fu_3829_p1;
reg    ap_predicate_pred2389_state21;
wire   [7:0] add_ln1575_fu_2602_p2;
reg    ap_predicate_pred2403_state18;
reg    ap_predicate_pred2409_state18;
wire   [7:0] zext_ln1593_fu_2638_p1;
reg    ap_predicate_pred2423_state18;
reg    ap_predicate_pred2399_state18;
wire   [15:0] add_ln1664_fu_2996_p2;
reg    ap_predicate_pred2439_state20;
wire   [7:0] zext_ln1758_fu_2488_p1;
reg    ap_predicate_pred2458_state18;
reg    ap_predicate_pred2464_state18;
wire   [7:0] zext_ln1775_fu_2548_p1;
wire   [0:0] icmp_ln1768_fu_2524_p2;
reg    ap_predicate_pred2483_state18;
wire  signed [7:0] pix_9_cast_fu_3356_p1;
wire  signed [7:0] sext_ln1786_fu_3386_p1;
wire   [7:0] select_ln718_fu_3408_p3;
wire   [7:0] tmp_2_fu_3433_p9;
wire   [7:0] tmp_1_fu_3671_p3;
wire  signed [7:0] tpgBarSelRgb_b_load_2_cast_fu_3800_p1;
wire   [7:0] select_ln1540_fu_3816_p3;
wire  signed [7:0] tpgBarSelRgb_b_load_1_cast_fu_4073_p1;
wire   [7:0] select_ln1361_fu_4083_p3;
wire  signed [7:0] tpgBarSelRgb_b_load_cast_fu_4165_p1;
wire   [7:0] select_ln1107_fu_4362_p3;
wire   [7:0] select_ln1079_fu_4393_p3;
reg    ap_predicate_pred2153_state21;
reg    ap_predicate_pred2158_state21;
reg    ap_predicate_pred2165_state21;
reg    ap_predicate_pred2170_state21;
reg    ap_predicate_pred2529_state21;
reg    ap_predicate_pred2439_state21;
reg    ap_predicate_pred2541_state21;
reg    ap_predicate_pred2179_state21;
reg    ap_predicate_pred2175_state21;
reg    ap_predicate_pred2558_state21;
reg    ap_predicate_pred2568_state21;
reg    ap_predicate_pred2577_state21;
reg    ap_predicate_pred2586_state21;
reg    ap_predicate_pred2592_state21;
reg    ap_predicate_pred2600_state21;
reg    ap_predicate_pred2606_state21;
reg    ap_predicate_pred2204_state21;
reg    ap_predicate_pred2200_state21;
reg    ap_predicate_pred1820_state21;
reg    ap_predicate_pred2218_state21;
reg    ap_predicate_pred2214_state21;
reg    ap_predicate_pred2640_state21;
reg    ap_predicate_pred2226_state21;
reg    ap_predicate_pred2653_state21;
reg    ap_predicate_pred2231_state21;
reg    ap_predicate_pred2666_state21;
reg    ap_predicate_pred2236_state21;
reg    ap_predicate_pred2678_state21;
reg    ap_predicate_pred2241_state21;
reg    ap_predicate_pred2690_state21;
reg    ap_predicate_pred2246_state21;
reg    ap_predicate_pred2703_state21;
wire   [7:0] pix_14_fu_3296_p3;
wire   [7:0] pix_11_fu_3322_p3;
wire  signed [7:0] pix_8_cast_fu_3352_p1;
wire  signed [7:0] sext_ln1785_fu_3382_p1;
wire   [7:0] select_ln1660_fu_3488_p3;
wire   [7:0] select_ln1862_fu_3697_p3;
wire   [7:0] phi_ln2_fu_3762_p9;
wire   [7:0] phi_ln1_fu_4035_p9;
wire   [7:0] phi_ln_fu_4127_p9;
reg    ap_predicate_pred2138_state21;
reg    ap_predicate_pred2144_state21;
reg    ap_predicate_pred2213_state21;
wire  signed [7:0] pix_7_cast_fu_3348_p1;
wire  signed [7:0] sext_ln1784_fu_3378_p1;
wire   [7:0] tmp_6_fu_3467_p9;
wire   [7:0] trunc_ln_fu_3649_p3;
wire   [7:0] phi_ln1599_fu_3745_p3;
wire   [7:0] select_ln1532_fu_3810_p3;
wire   [7:0] r_2_fu_3892_p3;
wire   [7:0] phi_ln1418_fu_4018_p3;
wire   [7:0] phi_ln1260_fu_4110_p3;
wire   [7:0] empty_91_fu_4358_p1;
wire   [7:0] select_ln1072_fu_4387_p3;
wire   [7:0] add_ln1101_fu_3244_p2;
wire   [10:0] sub_ln1256_fu_1947_p2;
wire   [10:0] add_ln1252_fu_1941_p2;
wire   [15:0] add_ln1343_fu_2098_p2;
reg    ap_predicate_pred2826_state5;
reg    ap_predicate_pred2831_state5;
wire   [2:0] add_ln1412_fu_2714_p2;
wire   [9:0] sub_ln1411_fu_1873_p2;
wire   [9:0] add_ln1407_fu_1885_p2;
wire   [9:0] add_ln1388_fu_1845_p2;
wire   [2:0] add_ln1393_fu_2680_p2;
wire   [9:0] sub_ln1490_fu_2027_p2;
wire   [9:0] add_ln1480_fu_2045_p2;
reg    ap_predicate_pred2884_state3;
reg    ap_predicate_pred2894_state3;
reg    ap_predicate_pred2905_state3;
reg    ap_predicate_pred2912_state3;
wire   [9:0] add_ln1461_fu_1777_p2;
wire   [2:0] add_ln1593_fu_2632_p2;
wire   [9:0] sub_ln1592_fu_1703_p2;
wire   [9:0] add_ln1588_fu_1715_p2;
wire   [9:0] add_ln1570_fu_1675_p2;
wire   [27:0] lfsr_r_1_fu_3559_p3;
wire   [27:0] lfsr_g_1_fu_3595_p3;
wire   [27:0] lfsr_b_1_fu_3631_p3;
wire   [2:0] add_ln1775_fu_2542_p2;
wire   [9:0] add_ln1774_fu_2530_p2;
wire   [9:0] zext_ln1770_fu_2570_p1;
reg    ap_predicate_pred2476_state18;
wire   [5:0] add_ln1753_fu_1613_p2;
wire   [0:0] xor_ln1758_fu_2482_p2;
reg   [15:0] phi_mul_fu_480;
wire   [15:0] add_ln573_fu_2148_p2;
wire    ap_loop_init;
reg   [15:0] x_fu_484;
wire   [15:0] add_ln565_fu_1539_p2;
reg   [15:0] ap_sig_allocacmp_x_4;
reg   [0:0] rampVal_2_flag_1_fu_488;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg    ap_loop_exit_ready_pp0_iter6_reg;
reg    ap_loop_exit_ready_pp0_iter7_reg;
reg    ap_loop_exit_ready_pp0_iter8_reg;
reg    ap_loop_exit_ready_pp0_iter9_reg;
reg    ap_loop_exit_ready_pp0_iter10_reg;
reg    ap_loop_exit_ready_pp0_iter11_reg;
reg    ap_loop_exit_ready_pp0_iter12_reg;
reg    ap_loop_exit_ready_pp0_iter13_reg;
reg    ap_loop_exit_ready_pp0_iter14_reg;
reg    ap_loop_exit_ready_pp0_iter15_reg;
reg    ap_loop_exit_ready_pp0_iter16_reg;
reg    ap_loop_exit_ready_pp0_iter17_reg;
reg    ap_loop_exit_ready_pp0_iter18_reg;
reg    ap_loop_exit_ready_pp0_iter19_reg;
reg    ap_loop_exit_ready_pp0_iter20_reg;
reg   [0:0] hdata_flag_1_fu_492;
reg   [0:0] rampVal_3_flag_1_fu_496;
wire   [23:0] p_0_fu_4457_p4;
reg    ap_block_pp0_stage0_01001;
reg    bckgndYUV_write_local;
reg    tpgSinTableArray_9bit_0_ce2_local;
reg    tpgSinTableArray_9bit_0_ce1_local;
reg    tpgSinTableArray_9bit_0_ce0_local;
reg    tpgSinTableArray_9bit_1_ce2_local;
reg    tpgSinTableArray_9bit_1_ce1_local;
reg    tpgSinTableArray_9bit_1_ce0_local;
reg    tpgSinTableArray_9bit_2_ce2_local;
reg    tpgSinTableArray_9bit_2_ce1_local;
reg    tpgSinTableArray_9bit_2_ce0_local;
reg    tpgSinTableArray_ce0_local;
reg    DPtpgBarArray_ce0_local;
reg    tpgCheckerBoardArray_ce0_local;
reg    tpgTartanBarArray_ce0_local;
reg    DPtpgBarSelYuv_709_y_ce0_local;
reg    DPtpgBarSelYuv_709_v_ce0_local;
reg    DPtpgBarSelYuv_709_u_ce0_local;
reg    DPtpgBarSelYuv_601_y_ce0_local;
reg    DPtpgBarSelYuv_601_v_ce0_local;
reg    DPtpgBarSelYuv_601_u_ce0_local;
reg    DPtpgBarSelRgb_CEA_r_ce0_local;
reg    DPtpgBarSelRgb_CEA_g_ce0_local;
reg    DPtpgBarSelRgb_CEA_b_ce0_local;
reg    DPtpgBarSelRgb_VESA_r_ce0_local;
reg    DPtpgBarSelRgb_VESA_g_ce0_local;
reg    DPtpgBarSelRgb_VESA_b_ce0_local;
reg    tpgBarSelRgb_r_ce0_local;
reg   [2:0] tpgBarSelRgb_r_address0_local;
reg    tpgBarSelYuv_y_ce0_local;
reg   [2:0] tpgBarSelYuv_y_address0_local;
reg    tpgBarSelRgb_g_ce0_local;
reg   [2:0] tpgBarSelRgb_g_address0_local;
reg    tpgBarSelYuv_u_ce0_local;
reg   [2:0] tpgBarSelYuv_u_address0_local;
reg    tpgBarSelYuv_v_ce0_local;
reg   [2:0] tpgBarSelYuv_v_address0_local;
reg    tpgBarSelRgb_b_ce0_local;
reg   [2:0] tpgBarSelRgb_b_address0_local;
reg    blkYuv_1_ce0_local;
reg    whiYuv_1_ce0_local;
reg    whiYuv_ce0_local;
reg    blkYuv_ce0_local;
reg    bluYuv_ce0_local;
reg    grnYuv_ce0_local;
reg    redYuv_ce0_local;
wire  signed [4:0] conv2_i_i10_i254_cast_cast_cast_cast_cast_fu_1485_p1;
wire   [15:0] or_ln1746_fu_1579_p2;
wire   [0:0] icmp_ln1751_fu_1595_p2;
wire   [7:0] trunc_ln565_10_fu_1559_p1;
wire   [15:0] or_ln1563_fu_1637_p2;
wire   [10:0] zext_ln1568_fu_1653_p1;
wire   [0:0] icmp_ln1568_fu_1657_p2;
wire   [2:0] grp_fu_1733_p1;
wire   [10:0] grp_fu_1739_p0;
wire   [2:0] grp_fu_1739_p1;
wire   [10:0] grp_fu_1745_p0;
wire   [2:0] grp_fu_1745_p1;
wire   [10:0] zext_ln1454_fu_1761_p1;
wire   [0:0] icmp_ln1454_fu_1765_p2;
wire   [15:0] or_ln1381_fu_1807_p2;
wire   [10:0] zext_ln1386_fu_1823_p1;
wire   [0:0] icmp_ln1386_fu_1827_p2;
wire   [15:0] or_ln1330_fu_1903_p2;
wire   [11:0] zext_ln1250_fu_1925_p1;
wire   [11:0] add_ln1250_fu_1929_p2;
wire   [11:0] barWidth_cast_cast_fu_1477_p1;
wire   [15:0] or_ln1095_fu_1971_p2;
wire  signed [16:0] grp_fu_4480_p3;
wire  signed [15:0] lshr_ln3_fu_2171_p1;
wire   [15:0] grp_fu_4489_p3;
wire   [10:0] mul_ln1281_fu_2183_p0;
wire   [12:0] mul_ln1281_fu_2183_p1;
wire   [22:0] mul_ln1281_fu_2183_p2;
wire   [10:0] mul_ln1285_fu_2202_p0;
wire   [12:0] mul_ln1285_fu_2202_p1;
wire   [22:0] mul_ln1285_fu_2202_p2;
wire   [10:0] mul_ln1289_fu_2221_p0;
wire   [12:0] mul_ln1289_fu_2221_p1;
wire   [22:0] mul_ln1289_fu_2221_p2;
wire   [1:0] grp_fu_1733_p2;
wire  signed [8:0] tmp_fu_2267_p2;
wire  signed [8:0] tmp_fu_2267_p4;
wire   [8:0] tmp_fu_2267_p7;
wire   [1:0] tmp_fu_2267_p8;
wire   [1:0] grp_fu_1739_p2;
wire  signed [8:0] tmp_3_fu_2299_p2;
wire  signed [8:0] tmp_3_fu_2299_p4;
wire   [8:0] tmp_3_fu_2299_p7;
wire   [1:0] tmp_3_fu_2299_p8;
wire   [1:0] grp_fu_1745_p2;
wire  signed [8:0] tmp_4_fu_2331_p2;
wire  signed [8:0] tmp_4_fu_2331_p4;
wire   [8:0] tmp_4_fu_2331_p7;
wire   [1:0] tmp_4_fu_2331_p8;
wire   [8:0] add_ln1281_fu_2351_p2;
wire   [0:0] tmp_14_fu_2356_p3;
wire   [7:0] trunc_ln1281_1_fu_2364_p1;
wire   [8:0] add_ln1285_fu_2376_p2;
wire   [0:0] tmp_17_fu_2381_p3;
wire   [7:0] trunc_ln1285_1_fu_2389_p1;
wire   [8:0] add_ln1289_fu_2401_p2;
wire   [0:0] tmp_19_fu_2406_p3;
wire   [7:0] trunc_ln1289_1_fu_2414_p1;
wire   [0:0] trunc_ln565_5_fu_2474_p1;
wire   [2:0] trunc_ln565_2_fu_2462_p1;
wire   [5:0] trunc_ln1768_fu_2520_p1;
wire   [5:0] add_ln1770_fu_2564_p2;
wire   [2:0] trunc_ln565_3_fu_2466_p1;
wire   [14:0] shl_ln1_fu_2669_p3;
wire   [2:0] trunc_ln565_6_fu_2478_p1;
wire   [2:0] trunc_ln565_4_fu_2470_p1;
wire   [0:0] trunc_ln1778_fu_2760_p1;
wire   [3:0] shl_ln3_fu_2764_p3;
wire   [3:0] trunc_ln1778_1_fu_2776_p1;
wire   [3:0] or_ln1778_fu_2780_p2;
wire   [0:0] empty_92_fu_2795_p1;
wire   [4:0] trunc_ln1596_fu_2811_p1;
wire   [4:0] tmp_12_fu_2799_p3;
wire   [4:0] tBarSel_fu_2815_p2;
wire   [14:0] grp_fu_4497_p3;
wire  signed [15:0] zext_ln1304_1_fu_2829_p0;
wire   [15:0] grp_fu_4514_p3;
wire  signed [15:0] grp_fu_4524_p3;
wire  signed [15:0] add_ln1304_3_fu_2835_p1;
wire  signed [16:0] sext_ln1304_1_fu_2832_p1;
wire   [16:0] zext_ln1304_1_fu_2829_p1;
wire   [16:0] add_ln1304_2_fu_2839_p2;
(* use_dsp48 = "no" *) wire   [15:0] add_ln1304_3_fu_2835_p2;
wire   [0:0] tmp_22_fu_2845_p3;
wire   [7:0] trunc_ln7_fu_2853_p4;
wire   [7:0] b_1_fu_2863_p3;
wire   [2:0] trunc_ln1415_fu_2881_p1;
wire   [5:0] shl_ln2_fu_2885_p3;
wire   [5:0] trunc_ln1415_1_fu_2897_p1;
wire   [5:0] or_ln1415_fu_2901_p2;
wire   [8:0] mul_ln1356_fu_2915_p1;
wire   [2:0] trunc_ln565_7_fu_2752_p1;
wire   [2:0] add_ln1257_fu_2925_p2;
wire   [15:0] select_ln1629_fu_2985_p3;
wire  signed [2:0] sext_ln1600_fu_3014_p1;
wire   [0:0] grp_fu_1457_p2;
wire   [0:0] xor_ln565_2_fu_3028_p2;
wire   [0:0] grp_fu_1452_p2;
wire   [0:0] and_ln565_2_fu_3033_p2;
wire   [15:0] grp_fu_4534_p3;
wire   [14:0] shl_ln_fu_3048_p3;
wire  signed [15:0] zext_ln1303_1_fu_3059_p0;
wire   [15:0] grp_fu_4542_p3;
wire   [16:0] zext_ln1303_1_fu_3059_p1;
wire   [16:0] zext_ln1303_fu_3055_p1;
wire   [16:0] add_ln1303_2_fu_3062_p2;
wire   [0:0] tmp_21_fu_3068_p3;
wire   [7:0] trunc_ln6_fu_3076_p4;
wire   [7:0] g_1_fu_3086_p3;
wire   [0:0] xor_ln565_1_fu_3120_p2;
wire   [0:0] and_ln565_1_fu_3125_p2;
wire   [26:0] sub_ln1356_fu_3144_p2;
wire   [7:0] trunc_ln1356_1_fu_3149_p4;
wire   [0:0] tmp_27_fu_3137_p3;
wire   [7:0] sub_ln1356_1_fu_3159_p2;
wire   [7:0] trunc_ln1356_2_fu_3165_p4;
wire   [7:0] select_ln1356_fu_3174_p3;
wire   [0:0] xor_ln565_fu_3202_p2;
wire   [0:0] and_ln565_fu_3207_p2;
wire   [7:0] trunc_ln565_8_fu_2961_p1;
wire   [0:0] and_ln1801_fu_3292_p2;
wire   [0:0] and_ln1661_fu_3484_p2;
wire   [7:0] tmp_5_fu_3450_p9;
wire   [0:0] tmp_23_fu_3535_p3;
wire   [0:0] trunc_ln1838_fu_3531_p1;
wire   [0:0] xor_ln1839_fu_3553_p2;
wire   [26:0] lshr_ln_fu_3543_p4;
wire   [0:0] tmp_24_fu_3571_p3;
wire   [0:0] trunc_ln1845_fu_3567_p1;
wire   [0:0] xor_ln1846_fu_3589_p2;
wire   [26:0] lshr_ln1_fu_3579_p4;
wire   [0:0] tmp_25_fu_3607_p3;
wire   [0:0] trunc_ln1852_fu_3603_p1;
wire   [0:0] xor_ln1853_fu_3625_p2;
wire   [26:0] lshr_ln2_fu_3615_p4;
wire   [6:0] tmp_8_fu_3639_p4;
wire   [6:0] tmp_9_fu_3661_p4;
wire   [6:0] tmp_10_fu_3679_p4;
wire   [0:0] and_ln1862_fu_3657_p2;
wire   [7:0] tmp_11_fu_3689_p3;
wire  signed [7:0] tpgBarSelRgb_r_load_2_cast_fu_3741_p1;
wire  signed [7:0] phi_ln2_fu_3762_p2;
wire   [7:0] phi_ln2_fu_3762_p7;
wire   [1:0] phi_ln2_fu_3762_p8;
wire   [7:0] trunc_ln565_fu_3284_p1;
wire   [7:0] add_ln1545_fu_3823_p2;
wire   [16:0] grp_fu_4550_p3;
wire   [0:0] tmp_20_fu_3868_p3;
wire   [7:0] trunc_ln5_fu_3875_p4;
wire   [7:0] r_1_fu_3884_p3;
wire  signed [7:0] tpgBarSelRgb_r_load_1_cast_fu_4014_p1;
wire  signed [7:0] phi_ln1_fu_4035_p2;
wire   [7:0] phi_ln1_fu_4035_p7;
wire   [1:0] phi_ln1_fu_4035_p8;
wire  signed [7:0] tpgBarSelRgb_r_load_cast_fu_4106_p1;
wire  signed [7:0] phi_ln_fu_4127_p2;
wire   [7:0] phi_ln_fu_4127_p7;
wire   [1:0] phi_ln_fu_4127_p8;
wire   [7:0] trunc_ln565_1_fu_3288_p1;
wire   [7:0] add_ln1084_fu_4400_p2;
wire   [15:0] grp_fu_4480_p0;
wire  signed [0:0] grp_fu_4480_p1;
wire   [15:0] grp_fu_4480_p2;
wire   [15:0] grp_fu_4489_p2;
wire   [7:0] grp_fu_4497_p0;
wire   [6:0] grp_fu_4497_p1;
wire   [12:0] grp_fu_4497_p2;
wire   [7:0] grp_fu_4506_p0;
wire  signed [6:0] grp_fu_4506_p1;
wire   [7:0] grp_fu_4514_p0;
wire  signed [7:0] grp_fu_4514_p1;
wire   [7:0] grp_fu_4524_p0;
wire  signed [5:0] grp_fu_4524_p1;
wire   [14:0] grp_fu_4524_p2;
wire   [7:0] grp_fu_4534_p0;
wire   [7:0] grp_fu_4534_p1;
wire   [14:0] grp_fu_4534_p2;
wire   [7:0] grp_fu_4542_p0;
wire  signed [7:0] grp_fu_4542_p1;
wire   [7:0] grp_fu_4550_p0;
wire   [4:0] grp_fu_4550_p1;
wire   [15:0] grp_fu_4550_p2;
reg    grp_fu_1733_ce;
reg    grp_fu_1739_ce;
reg    grp_fu_1745_ce;
reg    grp_fu_4480_ce;
reg    grp_fu_4489_ce;
reg    grp_fu_4497_ce;
reg    grp_fu_4506_ce;
reg    grp_fu_4514_ce;
reg    grp_fu_4524_ce;
reg    grp_fu_4534_ce;
reg    grp_fu_4542_ce;
reg    grp_fu_4550_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [15:0] grp_fu_4514_p00;
wire   [13:0] grp_fu_4524_p00;
wire   [15:0] grp_fu_4524_p20;
wire   [15:0] grp_fu_4534_p20;
wire   [12:0] grp_fu_4550_p00;
wire   [16:0] grp_fu_4550_p20;
wire   [22:0] mul_ln1281_fu_2183_p00;
wire   [22:0] mul_ln1285_fu_2202_p00;
wire   [22:0] mul_ln1289_fu_2221_p00;
reg    ap_condition_2089;
reg    ap_condition_1840;
reg    ap_condition_2064;
reg    ap_condition_2039;
reg    ap_condition_2014;
reg    ap_condition_1989;
reg    ap_condition_1962;
reg    ap_condition_1938;
reg    ap_condition_2480;
reg    ap_condition_4594;
reg    ap_condition_4093;
reg    ap_condition_4055;
reg    ap_condition_1879;
reg    ap_condition_1875;
reg    ap_condition_1870;
reg    ap_condition_3000;
reg    ap_condition_4629;
reg    ap_condition_4634;
reg    ap_condition_4044;
reg    ap_condition_4641;
wire   [1:0] tmp_fu_2267_p1;
wire   [1:0] tmp_fu_2267_p3;
wire  signed [1:0] tmp_fu_2267_p5;
wire   [1:0] tmp_3_fu_2299_p1;
wire   [1:0] tmp_3_fu_2299_p3;
wire  signed [1:0] tmp_3_fu_2299_p5;
wire   [1:0] tmp_4_fu_2331_p1;
wire   [1:0] tmp_4_fu_2331_p3;
wire  signed [1:0] tmp_4_fu_2331_p5;
wire   [15:0] tmp_2_fu_3433_p1;
wire   [15:0] tmp_2_fu_3433_p3;
wire   [15:0] tmp_2_fu_3433_p5;
wire   [15:0] tmp_5_fu_3450_p1;
wire   [15:0] tmp_5_fu_3450_p3;
wire   [15:0] tmp_5_fu_3450_p5;
wire   [15:0] tmp_6_fu_3467_p1;
wire   [15:0] tmp_6_fu_3467_p3;
wire   [15:0] tmp_6_fu_3467_p5;
wire  signed [1:0] phi_ln2_fu_3762_p1;
wire   [1:0] phi_ln2_fu_3762_p3;
wire   [1:0] phi_ln2_fu_3762_p5;
wire  signed [1:0] phi_ln1_fu_4035_p1;
wire   [1:0] phi_ln1_fu_4035_p3;
wire   [1:0] phi_ln1_fu_4035_p5;
wire  signed [1:0] phi_ln_fu_4127_p1;
wire   [1:0] phi_ln_fu_4127_p3;
wire   [1:0] phi_ln_fu_4127_p5;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter11 = 1'b0;
#0 ap_enable_reg_pp0_iter12 = 1'b0;
#0 ap_enable_reg_pp0_iter13 = 1'b0;
#0 ap_enable_reg_pp0_iter14 = 1'b0;
#0 ap_enable_reg_pp0_iter15 = 1'b0;
#0 ap_enable_reg_pp0_iter16 = 1'b0;
#0 ap_enable_reg_pp0_iter17 = 1'b0;
#0 ap_enable_reg_pp0_iter18 = 1'b0;
#0 ap_enable_reg_pp0_iter19 = 1'b0;
#0 ap_enable_reg_pp0_iter20 = 1'b0;
#0 ap_enable_reg_pp0_iter21 = 1'b0;
#0 xBar_0 = 11'd0;
#0 zonePlateVDelta = 16'd0;
#0 xCount_0 = 10'd0;
#0 yCount = 10'd0;
#0 xCount_4_0 = 10'd0;
#0 vHatch = 1'd0;
#0 yCount_2 = 10'd0;
#0 xCount_3_0 = 10'd0;
#0 yCount_3 = 10'd0;
#0 rSerie = 28'd94741925;
#0 gSerie = 28'd178608805;
#0 bSerie = 28'd1044495;
#0 xCount_5_0 = 10'd0;
#0 yCount_1 = 6'd0;
#0 grp_reg_ap_uint_10_s_fu_1988_ap_start_reg = 1'b0;
#0 grp_reg_int_s_fu_2088_ap_start_reg = 1'b0;
#0 phi_mul_fu_480 = 16'd0;
#0 x_fu_484 = 16'd0;
#0 rampVal_2_flag_1_fu_488 = 1'd0;
#0 hdata_flag_1_fu_492 = 1'd0;
#0 rampVal_3_flag_1_fu_496 = 1'd0;
#0 ap_done_reg = 1'b0;
end

design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_redYuv_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
redYuv_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(redYuv_address0),
    .ce0(redYuv_ce0_local),
    .q0(redYuv_q0)
);

design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_grnYuv_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
grnYuv_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grnYuv_address0),
    .ce0(grnYuv_ce0_local),
    .q0(grnYuv_q0)
);

design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_bluYuv_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
bluYuv_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(bluYuv_address0),
    .ce0(bluYuv_ce0_local),
    .q0(bluYuv_q0)
);

design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_blkYuv_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
blkYuv_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(blkYuv_address0),
    .ce0(blkYuv_ce0_local),
    .q0(blkYuv_q0)
);

design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_whiYuv_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
whiYuv_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(whiYuv_address0),
    .ce0(whiYuv_ce0_local),
    .q0(whiYuv_q0)
);

design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_r_ROM_AUTO_1R #(
    .DataWidth( 2 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelRgb_r_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelRgb_r_address0_local),
    .ce0(tpgBarSelRgb_r_ce0_local),
    .q0(tpgBarSelRgb_r_q0)
);

design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_y_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelYuv_y_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelYuv_y_address0_local),
    .ce0(tpgBarSelYuv_y_ce0_local),
    .q0(tpgBarSelYuv_y_q0)
);

design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_g_ROM_AUTO_1R #(
    .DataWidth( 2 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelRgb_g_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelRgb_g_address0_local),
    .ce0(tpgBarSelRgb_g_ce0_local),
    .q0(tpgBarSelRgb_g_q0)
);

design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_u_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelYuv_u_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelYuv_u_address0_local),
    .ce0(tpgBarSelYuv_u_ce0_local),
    .q0(tpgBarSelYuv_u_q0)
);

design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelYuv_v_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelYuv_v_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelYuv_v_address0_local),
    .ce0(tpgBarSelYuv_v_ce0_local),
    .q0(tpgBarSelYuv_v_q0)
);

design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_b_ROM_AUTO_1R #(
    .DataWidth( 2 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
tpgBarSelRgb_b_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgBarSelRgb_b_address0_local),
    .ce0(tpgBarSelRgb_b_ce0_local),
    .q0(tpgBarSelRgb_b_q0)
);

design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_ROM_AUTO_1R #(
    .DataWidth( 20 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
tpgSinTableArray_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgSinTableArray_address0),
    .ce0(tpgSinTableArray_ce0_local),
    .q0(tpgSinTableArray_q0)
);

design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgTartanBarArray_ROM_AUTO_1R #(
    .DataWidth( 3 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
tpgTartanBarArray_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgTartanBarArray_address0),
    .ce0(tpgTartanBarArray_ce0_local),
    .q0(tpgTartanBarArray_q0)
);

design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_whiYuv_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
whiYuv_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(whiYuv_1_address0),
    .ce0(whiYuv_1_ce0_local),
    .q0(whiYuv_1_q0)
);

design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_blkYuv_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 3 ),
    .AddressWidth( 2 ))
blkYuv_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(blkYuv_1_address0),
    .ce0(blkYuv_1_ce0_local),
    .q0(blkYuv_1_q0)
);

design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_0_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 683 ),
    .AddressWidth( 10 ))
tpgSinTableArray_9bit_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgSinTableArray_9bit_0_address0),
    .ce0(tpgSinTableArray_9bit_0_ce0_local),
    .q0(tpgSinTableArray_9bit_0_q0),
    .address1(tpgSinTableArray_9bit_0_address1),
    .ce1(tpgSinTableArray_9bit_0_ce1_local),
    .q1(tpgSinTableArray_9bit_0_q1),
    .address2(tpgSinTableArray_9bit_0_address2),
    .ce2(tpgSinTableArray_9bit_0_ce2_local),
    .q2(tpgSinTableArray_9bit_0_q2)
);

design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_1_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 683 ),
    .AddressWidth( 10 ))
tpgSinTableArray_9bit_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgSinTableArray_9bit_1_address0),
    .ce0(tpgSinTableArray_9bit_1_ce0_local),
    .q0(tpgSinTableArray_9bit_1_q0),
    .address1(tpgSinTableArray_9bit_1_address1),
    .ce1(tpgSinTableArray_9bit_1_ce1_local),
    .q1(tpgSinTableArray_9bit_1_q1),
    .address2(tpgSinTableArray_9bit_1_address2),
    .ce2(tpgSinTableArray_9bit_1_ce2_local),
    .q2(tpgSinTableArray_9bit_1_q2)
);

design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgSinTableArray_9bit_2_ROM_AUTO_1R #(
    .DataWidth( 9 ),
    .AddressRange( 683 ),
    .AddressWidth( 10 ))
tpgSinTableArray_9bit_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgSinTableArray_9bit_2_address0),
    .ce0(tpgSinTableArray_9bit_2_ce0_local),
    .q0(tpgSinTableArray_9bit_2_q0),
    .address1(tpgSinTableArray_9bit_2_address1),
    .ce1(tpgSinTableArray_9bit_2_ce1_local),
    .q1(tpgSinTableArray_9bit_2_q1),
    .address2(tpgSinTableArray_9bit_2_address2),
    .ce2(tpgSinTableArray_9bit_2_ce2_local),
    .q2(tpgSinTableArray_9bit_2_q2)
);

design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgCheckerBoardArray_ROM_AUTO_1R #(
    .DataWidth( 2 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
tpgCheckerBoardArray_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(tpgCheckerBoardArray_address0),
    .ce0(tpgCheckerBoardArray_ce0_local),
    .q0(tpgCheckerBoardArray_q0)
);

design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_r_ROM_AUTO_1R #(
    .DataWidth( 2 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelRgb_VESA_r_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelRgb_VESA_r_address0),
    .ce0(DPtpgBarSelRgb_VESA_r_ce0_local),
    .q0(DPtpgBarSelRgb_VESA_r_q0)
);

design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_g_ROM_AUTO_1R #(
    .DataWidth( 2 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelRgb_VESA_g_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelRgb_VESA_g_address0),
    .ce0(DPtpgBarSelRgb_VESA_g_ce0_local),
    .q0(DPtpgBarSelRgb_VESA_g_q0)
);

design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_tpgBarSelRgb_b_ROM_AUTO_1R #(
    .DataWidth( 2 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelRgb_VESA_b_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelRgb_VESA_b_address0),
    .ce0(DPtpgBarSelRgb_VESA_b_ce0_local),
    .q0(DPtpgBarSelRgb_VESA_b_q0)
);

design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarArray_ROM_AUTO_1R #(
    .DataWidth( 3 ),
    .AddressRange( 16 ),
    .AddressWidth( 4 ))
DPtpgBarArray_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarArray_address0),
    .ce0(DPtpgBarArray_ce0_local),
    .q0(DPtpgBarArray_q0)
);

design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_r_ROM_AUTO_1R #(
    .DataWidth( 6 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelRgb_CEA_r_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelRgb_CEA_r_address0),
    .ce0(DPtpgBarSelRgb_CEA_r_ce0_local),
    .q0(DPtpgBarSelRgb_CEA_r_q0)
);

design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_g_ROM_AUTO_1R #(
    .DataWidth( 6 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelRgb_CEA_g_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelRgb_CEA_g_address0),
    .ce0(DPtpgBarSelRgb_CEA_g_ce0_local),
    .q0(DPtpgBarSelRgb_CEA_g_q0)
);

design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelRgb_CEA_b_ROM_AUTO_1R #(
    .DataWidth( 6 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelRgb_CEA_b_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelRgb_CEA_b_address0),
    .ce0(DPtpgBarSelRgb_CEA_b_ce0_local),
    .q0(DPtpgBarSelRgb_CEA_b_q0)
);

design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_y_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelYuv_601_y_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelYuv_601_y_address0),
    .ce0(DPtpgBarSelYuv_601_y_ce0_local),
    .q0(DPtpgBarSelYuv_601_y_q0)
);

design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_v_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelYuv_601_v_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelYuv_601_v_address0),
    .ce0(DPtpgBarSelYuv_601_v_ce0_local),
    .q0(DPtpgBarSelYuv_601_v_q0)
);

design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_601_u_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelYuv_601_u_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelYuv_601_u_address0),
    .ce0(DPtpgBarSelYuv_601_u_ce0_local),
    .q0(DPtpgBarSelYuv_601_u_q0)
);

design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_y_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelYuv_709_y_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelYuv_709_y_address0),
    .ce0(DPtpgBarSelYuv_709_y_ce0_local),
    .q0(DPtpgBarSelYuv_709_y_q0)
);

design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_v_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelYuv_709_v_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelYuv_709_v_address0),
    .ce0(DPtpgBarSelYuv_709_v_ce0_local),
    .q0(DPtpgBarSelYuv_709_v_q0)
);

design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2_DPtpgBarSelYuv_709_u_ROM_AUTO_1R #(
    .DataWidth( 8 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
DPtpgBarSelYuv_709_u_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(DPtpgBarSelYuv_709_u_address0),
    .ce0(DPtpgBarSelYuv_709_u_ce0_local),
    .q0(DPtpgBarSelYuv_709_u_q0)
);

design_1_v_tpg_0_1_reg_ap_uint_10_s grp_reg_ap_uint_10_s_fu_1988(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_reg_ap_uint_10_s_fu_1988_ap_start),
    .ap_done(grp_reg_ap_uint_10_s_fu_1988_ap_done),
    .ap_idle(grp_reg_ap_uint_10_s_fu_1988_ap_idle),
    .ap_ready(grp_reg_ap_uint_10_s_fu_1988_ap_ready),
    .ap_ce(grp_reg_ap_uint_10_s_fu_1988_ap_ce),
    .d(barWidthMinSamples),
    .ap_return(grp_reg_ap_uint_10_s_fu_1988_ap_return)
);

design_1_v_tpg_0_1_reg_int_s grp_reg_int_s_fu_2088(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_reg_int_s_fu_2088_ap_start),
    .ap_done(grp_reg_int_s_fu_2088_ap_done),
    .ap_idle(grp_reg_int_s_fu_2088_ap_idle),
    .ap_ready(grp_reg_int_s_fu_2088_ap_ready),
    .ap_ce(grp_reg_int_s_fu_2088_ap_ce),
    .d(grp_reg_int_s_fu_2088_d),
    .ap_return(grp_reg_int_s_fu_2088_ap_return)
);

design_1_v_tpg_0_1_urem_11ns_3ns_2_15_1 #(
    .ID( 1 ),
    .NUM_STAGE( 15 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 2 ))
urem_11ns_3ns_2_15_1_U24(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln565_11_fu_1563_p1),
    .din1(grp_fu_1733_p1),
    .ce(grp_fu_1733_ce),
    .dout(grp_fu_1733_p2)
);

design_1_v_tpg_0_1_urem_11ns_3ns_2_15_1 #(
    .ID( 1 ),
    .NUM_STAGE( 15 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 2 ))
urem_11ns_3ns_2_15_1_U25(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1739_p0),
    .din1(grp_fu_1739_p1),
    .ce(grp_fu_1739_ce),
    .dout(grp_fu_1739_p2)
);

design_1_v_tpg_0_1_urem_11ns_3ns_2_15_1 #(
    .ID( 1 ),
    .NUM_STAGE( 15 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 2 ))
urem_11ns_3ns_2_15_1_U26(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1745_p0),
    .din1(grp_fu_1745_p1),
    .ce(grp_fu_1745_ce),
    .dout(grp_fu_1745_p2)
);

design_1_v_tpg_0_1_mul_11ns_13ns_23_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 23 ))
mul_11ns_13ns_23_1_1_U27(
    .din0(mul_ln1281_fu_2183_p0),
    .din1(mul_ln1281_fu_2183_p1),
    .dout(mul_ln1281_fu_2183_p2)
);

design_1_v_tpg_0_1_mul_11ns_13ns_23_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 23 ))
mul_11ns_13ns_23_1_1_U28(
    .din0(mul_ln1285_fu_2202_p0),
    .din1(mul_ln1285_fu_2202_p1),
    .dout(mul_ln1285_fu_2202_p2)
);

design_1_v_tpg_0_1_mul_11ns_13ns_23_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 23 ))
mul_11ns_13ns_23_1_1_U29(
    .din0(mul_ln1289_fu_2221_p0),
    .din1(mul_ln1289_fu_2221_p1),
    .dout(mul_ln1289_fu_2221_p2)
);

(* dissolve_hierarchy = "yes" *) design_1_v_tpg_0_1_sparsemux_7_2_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 9 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 9 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 9 ),
    .def_WIDTH( 9 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 9 ))
sparsemux_7_2_9_1_1_U30(
    .din0(tmp_fu_2267_p2),
    .din1(tmp_fu_2267_p4),
    .din2(tpgSinTableArray_9bit_2_q2),
    .def(tmp_fu_2267_p7),
    .sel(tmp_fu_2267_p8),
    .dout(tmp_fu_2267_p9)
);

(* dissolve_hierarchy = "yes" *) design_1_v_tpg_0_1_sparsemux_7_2_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 9 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 9 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 9 ),
    .def_WIDTH( 9 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 9 ))
sparsemux_7_2_9_1_1_U31(
    .din0(tmp_3_fu_2299_p2),
    .din1(tmp_3_fu_2299_p4),
    .din2(tpgSinTableArray_9bit_2_q1),
    .def(tmp_3_fu_2299_p7),
    .sel(tmp_3_fu_2299_p8),
    .dout(tmp_3_fu_2299_p9)
);

(* dissolve_hierarchy = "yes" *) design_1_v_tpg_0_1_sparsemux_7_2_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 9 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 9 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 9 ),
    .def_WIDTH( 9 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 9 ))
sparsemux_7_2_9_1_1_U32(
    .din0(tmp_4_fu_2331_p2),
    .din1(tmp_4_fu_2331_p4),
    .din2(tpgSinTableArray_9bit_2_q0),
    .def(tmp_4_fu_2331_p7),
    .sel(tmp_4_fu_2331_p8),
    .dout(tmp_4_fu_2331_p9)
);

design_1_v_tpg_0_1_mul_20s_9ns_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 28 ))
mul_20s_9ns_28_1_1_U33(
    .din0(tpgSinTableArray_load_reg_5036),
    .din1(mul_ln1356_fu_2915_p1),
    .dout(mul_ln1356_fu_2915_p2)
);

(* dissolve_hierarchy = "yes" *) design_1_v_tpg_0_1_sparsemux_7_16_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 16'h0 ),
    .din0_WIDTH( 8 ),
    .CASE1( 16'h1 ),
    .din1_WIDTH( 8 ),
    .CASE2( 16'h2 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 16 ),
    .dout_WIDTH( 8 ))
sparsemux_7_16_8_1_1_U34(
    .din0(8'd0),
    .din1(8'd0),
    .din2(tmp_26_reg_5145),
    .def(tmp_26_reg_5145),
    .sel(Sel_cast_cast_reg_4735),
    .dout(tmp_2_fu_3433_p9)
);

(* dissolve_hierarchy = "yes" *) design_1_v_tpg_0_1_sparsemux_7_16_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 16'h0 ),
    .din0_WIDTH( 8 ),
    .CASE1( 16'h1 ),
    .din1_WIDTH( 8 ),
    .CASE2( 16'h2 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 16 ),
    .dout_WIDTH( 8 ))
sparsemux_7_16_8_1_1_U35(
    .din0(8'd0),
    .din1(tmp_26_reg_5145),
    .din2(8'd0),
    .def(tmp_26_reg_5145),
    .sel(Sel_cast_cast_reg_4735),
    .dout(tmp_5_fu_3450_p9)
);

(* dissolve_hierarchy = "yes" *) design_1_v_tpg_0_1_sparsemux_7_16_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 16'h0 ),
    .din0_WIDTH( 8 ),
    .CASE1( 16'h1 ),
    .din1_WIDTH( 8 ),
    .CASE2( 16'h2 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 16 ),
    .dout_WIDTH( 8 ))
sparsemux_7_16_8_1_1_U36(
    .din0(tmp_26_reg_5145),
    .din1(8'd0),
    .din2(8'd0),
    .def(tmp_26_reg_5145),
    .sel(Sel_cast_cast_reg_4735),
    .dout(tmp_6_fu_3467_p9)
);

(* dissolve_hierarchy = "yes" *) design_1_v_tpg_0_1_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U37(
    .din0(phi_ln2_fu_3762_p2),
    .din1(tpgBarSelYuv_u_q0),
    .din2(tpgBarSelYuv_v_q0),
    .def(phi_ln2_fu_3762_p7),
    .sel(phi_ln2_fu_3762_p8),
    .dout(phi_ln2_fu_3762_p9)
);

(* dissolve_hierarchy = "yes" *) design_1_v_tpg_0_1_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U38(
    .din0(phi_ln1_fu_4035_p2),
    .din1(tpgBarSelYuv_u_q0),
    .din2(tpgBarSelYuv_v_q0),
    .def(phi_ln1_fu_4035_p7),
    .sel(phi_ln1_fu_4035_p8),
    .dout(phi_ln1_fu_4035_p9)
);

(* dissolve_hierarchy = "yes" *) design_1_v_tpg_0_1_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h0 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U39(
    .din0(phi_ln_fu_4127_p2),
    .din1(tpgBarSelYuv_u_q0),
    .din2(tpgBarSelYuv_v_q0),
    .def(phi_ln_fu_4127_p7),
    .sel(phi_ln_fu_4127_p8),
    .dout(phi_ln_fu_4127_p9)
);

design_1_v_tpg_0_1_am_addmul_16ns_1s_16ns_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
am_addmul_16ns_1s_16ns_17_4_1_U40(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4480_p0),
    .din1(grp_fu_4480_p1),
    .din2(grp_fu_4480_p2),
    .ce(grp_fu_4480_ce),
    .dout(grp_fu_4480_p3)
);

design_1_v_tpg_0_1_mac_muladd_16s_16s_16ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_16s_16s_16ns_16_4_1_U41(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_reg_int_s_fu_2088_ap_return),
    .din1(ZplateHorContDelta_val),
    .din2(grp_fu_4489_p2),
    .ce(grp_fu_4489_ce),
    .dout(grp_fu_4489_p3)
);

design_1_v_tpg_0_1_mac_muladd_8ns_7ns_13ns_15_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 15 ))
mac_muladd_8ns_7ns_13ns_15_4_1_U42(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4497_p0),
    .din1(grp_fu_4497_p1),
    .din2(grp_fu_4497_p2),
    .ce(grp_fu_4497_ce),
    .dout(grp_fu_4497_p3)
);

design_1_v_tpg_0_1_mac_muladd_8ns_7s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_8ns_7s_16s_16_4_1_U43(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4506_p0),
    .din1(grp_fu_4506_p1),
    .din2(16'd32896),
    .ce(grp_fu_4506_ce),
    .dout(grp_fu_4506_p3)
);

design_1_v_tpg_0_1_mac_muladd_8ns_8s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_8ns_8s_16s_16_4_1_U44(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4514_p0),
    .din1(grp_fu_4514_p1),
    .din2(16'd32896),
    .ce(grp_fu_4514_ce),
    .dout(grp_fu_4514_p3)
);

design_1_v_tpg_0_1_mac_muladd_8ns_6s_15ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
mac_muladd_8ns_6s_15ns_16_4_1_U45(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4524_p0),
    .din1(grp_fu_4524_p1),
    .din2(grp_fu_4524_p2),
    .ce(grp_fu_4524_ce),
    .dout(grp_fu_4524_p3)
);

design_1_v_tpg_0_1_mac_muladd_8ns_8ns_15ns_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 15 ),
    .dout_WIDTH( 16 ))
mac_muladd_8ns_8ns_15ns_16_4_1_U46(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4534_p0),
    .din1(grp_fu_4534_p1),
    .din2(grp_fu_4534_p2),
    .ce(grp_fu_4534_ce),
    .dout(grp_fu_4534_p3)
);

design_1_v_tpg_0_1_mac_muladd_8ns_8s_16s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
mac_muladd_8ns_8s_16s_16_4_1_U47(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4542_p0),
    .din1(grp_fu_4542_p1),
    .din2(grp_fu_4506_p3),
    .ce(grp_fu_4542_ce),
    .dout(grp_fu_4542_p3)
);

design_1_v_tpg_0_1_mac_muladd_8ns_5ns_16ns_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 17 ))
mac_muladd_8ns_5ns_16ns_17_4_1_U48(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_4550_p0),
    .din1(grp_fu_4550_p1),
    .din2(grp_fu_4550_p2),
    .ce(grp_fu_4550_ce),
    .dout(grp_fu_4550_p3)
);

design_1_v_tpg_0_1_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready_pp0_iter20_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter11 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter12 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter13 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter14 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter15 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter16 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter17 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter18 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter19 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter20 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter20 <= ap_enable_reg_pp0_iter19;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter21 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter21 <= ap_enable_reg_pp0_iter20;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_reg_ap_uint_10_s_fu_1988_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (ap_predicate_op212_call_state2_state1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            grp_reg_ap_uint_10_s_fu_1988_ap_start_reg <= 1'b1;
        end else if ((grp_reg_ap_uint_10_s_fu_1988_ap_ready == 1'b1)) begin
            grp_reg_ap_uint_10_s_fu_1988_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_reg_int_s_fu_2088_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_op254_call_state4_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
            grp_reg_int_s_fu_2088_ap_start_reg <= 1'b1;
        end else if ((grp_reg_int_s_fu_2088_ap_ready == 1'b1)) begin
            grp_reg_int_s_fu_2088_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((ap_predicate_pred590_state19 == 1'b1)) begin
            ap_phi_reg_pp0_iter19_phi_ln1144_reg_1434 <= grp_fu_1445_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter19_phi_ln1144_reg_1434 <= ap_phi_reg_pp0_iter18_phi_ln1144_reg_1434;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((ap_predicate_pred581_state19 == 1'b1)) begin
            ap_phi_reg_pp0_iter19_phi_ln1165_reg_1423 <= grp_fu_1445_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter19_phi_ln1165_reg_1423 <= ap_phi_reg_pp0_iter18_phi_ln1165_reg_1423;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((ap_predicate_pred572_state19 == 1'b1)) begin
            ap_phi_reg_pp0_iter19_phi_ln1186_reg_1412 <= grp_fu_1445_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter19_phi_ln1186_reg_1412 <= ap_phi_reg_pp0_iter18_phi_ln1186_reg_1412;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((ap_predicate_pred563_state19 == 1'b1)) begin
            ap_phi_reg_pp0_iter19_phi_ln1207_reg_1401 <= grp_fu_1445_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter19_phi_ln1207_reg_1401 <= ap_phi_reg_pp0_iter18_phi_ln1207_reg_1401;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((ap_predicate_pred554_state19 == 1'b1)) begin
            ap_phi_reg_pp0_iter19_phi_ln1228_reg_1390 <= grp_fu_1445_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter19_phi_ln1228_reg_1390 <= ap_phi_reg_pp0_iter18_phi_ln1228_reg_1390;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((ap_predicate_pred545_state19 == 1'b1)) begin
            ap_phi_reg_pp0_iter19_phi_ln1504_reg_1379 <= grp_fu_1445_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter19_phi_ln1504_reg_1379 <= ap_phi_reg_pp0_iter18_phi_ln1504_reg_1379;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((ap_predicate_pred540_state19 == 1'b1)) begin
            ap_phi_reg_pp0_iter19_phi_ln1519_reg_1368 <= grp_fu_1445_p3;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter19_phi_ln1519_reg_1368 <= ap_phi_reg_pp0_iter18_phi_ln1519_reg_1368;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1840)) begin
        if ((1'b1 == ap_condition_2089)) begin
            ap_phi_reg_pp0_iter1_phi_ln1144_reg_1434 <= 2'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_phi_ln1144_reg_1434 <= ap_phi_reg_pp0_iter0_phi_ln1144_reg_1434;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1840)) begin
        if ((1'b1 == ap_condition_2064)) begin
            ap_phi_reg_pp0_iter1_phi_ln1165_reg_1423 <= 2'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_phi_ln1165_reg_1423 <= ap_phi_reg_pp0_iter0_phi_ln1165_reg_1423;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1840)) begin
        if ((1'b1 == ap_condition_2039)) begin
            ap_phi_reg_pp0_iter1_phi_ln1186_reg_1412 <= 2'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_phi_ln1186_reg_1412 <= ap_phi_reg_pp0_iter0_phi_ln1186_reg_1412;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1840)) begin
        if ((1'b1 == ap_condition_2014)) begin
            ap_phi_reg_pp0_iter1_phi_ln1207_reg_1401 <= 2'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_phi_ln1207_reg_1401 <= ap_phi_reg_pp0_iter0_phi_ln1207_reg_1401;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1840)) begin
        if ((1'b1 == ap_condition_1989)) begin
            ap_phi_reg_pp0_iter1_phi_ln1228_reg_1390 <= 2'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_phi_ln1228_reg_1390 <= ap_phi_reg_pp0_iter0_phi_ln1228_reg_1390;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((patternId_val == 8'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1483_fu_2021_p2 == 1'd0) & (icmp_ln1478_fu_2015_p2 == 1'd0) & (icmp_ln1473_reg_4843_pp0_iter1_reg == 1'd0) & (icmp_ln1072_reg_4774_pp0_iter1_reg == 1'd0) & (icmp_ln565_reg_4765_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((patternId_val == 8'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1478_fu_2015_p2 == 1'd1) & (icmp_ln1473_reg_4843_pp0_iter1_reg == 1'd0) & (icmp_ln1072_reg_4774_pp0_iter1_reg == 1'd0) & (icmp_ln565_reg_4765_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter3_hHatch_reg_1346 <= 1'd0;
    end else if ((((patternId_val == 8'd12) & (ap_enable_reg_pp0_iter2 == 1'b1) & (icmp_ln1483_fu_2021_p2 == 1'd1) & (icmp_ln1478_fu_2015_p2 == 1'd0) & (icmp_ln1473_reg_4843_pp0_iter1_reg == 1'd0) & (icmp_ln1072_reg_4774_pp0_iter1_reg == 1'd0) & (icmp_ln565_reg_4765_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_pred1858_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (ap_predicate_pred1849_state3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        ap_phi_reg_pp0_iter3_hHatch_reg_1346 <= 1'd1;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter3_hHatch_reg_1346 <= ap_phi_reg_pp0_iter2_hHatch_reg_1346;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_1962)) begin
            ap_phi_reg_pp0_iter4_phi_ln1504_reg_1379 <= 2'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_phi_ln1504_reg_1379 <= ap_phi_reg_pp0_iter3_phi_ln1504_reg_1379;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((1'b1 == ap_condition_1938)) begin
            ap_phi_reg_pp0_iter4_phi_ln1519_reg_1368 <= 2'd1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter4_phi_ln1519_reg_1368 <= ap_phi_reg_pp0_iter3_phi_ln1519_reg_1368;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            hdata_flag_1_fu_492 <= hdata_flag_0;
        end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2389_state21 == 1'b1))) begin
            hdata_flag_1_fu_492 <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            phi_mul_fu_480 <= 16'd0;
        end else if ((ap_enable_reg_pp0_iter6 == 1'b1)) begin
            phi_mul_fu_480 <= add_ln573_fu_2148_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            rampVal_2_flag_1_fu_488 <= rampVal_2_flag_0;
        end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2439_state21 == 1'b1))) begin
            rampVal_2_flag_1_fu_488 <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            rampVal_3_flag_1_fu_496 <= rampVal_3_flag_0;
        end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2253_state21 == 1'b1))) begin
            rampVal_3_flag_1_fu_496 <= 1'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_predicate_pred2912_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_predicate_pred2905_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        vHatch <= 1'd1;
    end else if (((ap_predicate_pred2894_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        vHatch <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_4594)) begin
        if ((icmp_ln1072_fu_1549_p2 == 1'd1)) begin
            xBar_0 <= 11'd0;
        end else if (((icmp_ln1250_fu_1935_p2 == 1'd1) & (icmp_ln1072_fu_1549_p2 == 1'd0))) begin
            xBar_0 <= add_ln1252_fu_1941_p2;
        end else if (((icmp_ln1250_fu_1935_p2 == 1'd0) & (icmp_ln1072_fu_1549_p2 == 1'd0))) begin
            xBar_0 <= sub_ln1256_fu_1947_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_4093)) begin
        if ((icmp_ln1072_fu_1549_p2 == 1'd1)) begin
            xCount_0 <= 10'd0;
        end else if (((icmp_ln1405_fu_1867_p2 == 1'd1) & (icmp_ln1072_fu_1549_p2 == 1'd0))) begin
            xCount_0 <= add_ln1407_fu_1885_p2;
        end else if (((icmp_ln1405_fu_1867_p2 == 1'd0) & (icmp_ln1072_fu_1549_p2 == 1'd0))) begin
            xCount_0 <= sub_ln1411_fu_1873_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_4055)) begin
        if ((icmp_ln1072_fu_1549_p2 == 1'd1)) begin
            xCount_3_0 <= 10'd0;
        end else if (((icmp_ln1586_fu_1697_p2 == 1'd1) & (icmp_ln1072_fu_1549_p2 == 1'd0))) begin
            xCount_3_0 <= add_ln1588_fu_1715_p2;
        end else if (((icmp_ln1586_fu_1697_p2 == 1'd0) & (icmp_ln1072_fu_1549_p2 == 1'd0))) begin
            xCount_3_0 <= sub_ln1592_fu_1703_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((ap_predicate_pred1849_state3 == 1'b1)) begin
            xCount_4_0 <= 10'd0;
        end else if ((ap_predicate_pred1858_state3 == 1'b1)) begin
            xCount_4_0 <= 10'd0;
        end else if ((1'b1 == ap_condition_1870)) begin
            xCount_4_0 <= add_ln1480_fu_2045_p2;
        end else if ((1'b1 == ap_condition_1875)) begin
            xCount_4_0 <= 10'd0;
        end else if ((1'b1 == ap_condition_1879)) begin
            xCount_4_0 <= sub_ln1490_fu_2027_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((ap_predicate_pred2483_state18 == 1'b1)) begin
            xCount_5_0 <= 10'd0;
        end else if ((1'b1 == ap_condition_3000)) begin
            xCount_5_0 <= zext_ln1770_fu_2570_p1;
        end else if ((1'b1 == ap_condition_2480)) begin
            xCount_5_0 <= add_ln1774_fu_2530_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln565_fu_1533_p2 == 1'd0))) begin
            x_fu_484 <= add_ln565_fu_1539_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            x_fu_484 <= 16'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_4093)) begin
        if ((icmp_ln1381_fu_1813_p2 == 1'd1)) begin
            yCount <= 10'd0;
        end else if (((icmp_ln1381_fu_1813_p2 == 1'd0) & (1'd1 == and_ln1386_fu_1833_p2))) begin
            yCount <= add_ln1388_fu_1845_p2;
        end else if ((1'b1 == ap_condition_4629)) begin
            yCount <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_4044)) begin
        if ((icmp_ln1746_fu_1585_p2 == 1'd1)) begin
            yCount_1 <= 6'd0;
        end else if (((icmp_ln1746_fu_1585_p2 == 1'd0) & (1'd1 == and_ln1751_fu_1601_p2))) begin
            yCount_1 <= add_ln1753_fu_1613_p2;
        end else if ((1'b1 == ap_condition_4634)) begin
            yCount_1 <= 6'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((patternId_val == 8'd12) & (cmp_i34_read_read_fu_542_p2 == 1'd1) & (icmp_ln1072_fu_1549_p2 == 1'd1) & (icmp_ln565_fu_1533_p2 == 1'd0)) | ((patternId_val == 8'd12) & (cmp_i34_read_read_fu_542_p2 == 1'd0) & (1'd1 == and_ln1449_fu_1751_p2) & (icmp_ln565_fu_1533_p2 == 1'd0)))) | ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001) & (((patternId_val == 8'd12) & (cmp_i34_read_read_fu_542_p2 == 1'd1) & (icmp_ln1072_fu_1549_p2 == 1'd0) & (1'd1 == and_ln1454_fu_1771_p2) & (icmp_ln565_fu_1533_p2 == 1'd0)) | ((patternId_val == 8'd12) & (cmp_i34_read_read_fu_542_p2 == 1'd0) & (1'd0 == and_ln1449_fu_1751_p2) & (1'd1 == and_ln1454_fu_1771_p2) & (icmp_ln565_fu_1533_p2 == 1'd0)))))) begin
        yCount_2 <= 10'd0;
    end else if (((patternId_val == 8'd12) & (cmp_i34_read_read_fu_542_p2 == 1'd0) & (1'd0 == and_ln1454_fu_1771_p2) & (1'd0 == and_ln1449_fu_1751_p2) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln1072_fu_1549_p2 == 1'd1) & (icmp_ln565_fu_1533_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        yCount_2 <= add_ln1461_fu_1777_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_4055)) begin
        if ((icmp_ln1563_fu_1643_p2 == 1'd1)) begin
            yCount_3 <= 10'd0;
        end else if (((icmp_ln1563_fu_1643_p2 == 1'd0) & (1'd1 == and_ln1568_fu_1663_p2))) begin
            yCount_3 <= add_ln1570_fu_1675_p2;
        end else if ((1'b1 == ap_condition_4641)) begin
            yCount_3 <= 10'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        if ((ap_predicate_pred2831_state5 == 1'b1)) begin
            zonePlateVDelta <= ZplateVerContStart_val;
        end else if ((ap_predicate_pred2826_state5 == 1'b1)) begin
            zonePlateVDelta <= add_ln1343_fu_2098_p2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        Sel_cast_cast_reg_4735[1 : 0] <= Sel_cast_cast_fu_1473_p1[1 : 0];
        add_ln549_1_reg_4804 <= add_ln549_1_fu_1573_p2;
        add_ln549_1_reg_4804_pp0_iter1_reg <= add_ln549_1_reg_4804;
        add_ln549_reg_4798 <= add_ln549_fu_1567_p2;
        add_ln549_reg_4798_pp0_iter1_reg <= add_ln549_reg_4798;
        and_ln1337_reg_4863 <= and_ln1337_fu_1915_p2;
        and_ln1337_reg_4863_pp0_iter1_reg <= and_ln1337_reg_4863;
        and_ln1386_reg_4851 <= and_ln1386_fu_1833_p2;
        and_ln1386_reg_4851_pp0_iter1_reg <= and_ln1386_reg_4851;
        and_ln1449_reg_4835 <= and_ln1449_fu_1751_p2;
        and_ln1454_reg_4839 <= and_ln1454_fu_1771_p2;
        and_ln1568_reg_4827 <= and_ln1568_fu_1663_p2;
        and_ln1568_reg_4827_pp0_iter1_reg <= and_ln1568_reg_4827;
        and_ln1751_reg_4814 <= and_ln1751_fu_1601_p2;
        and_ln1751_reg_4814_pp0_iter1_reg <= and_ln1751_reg_4814;
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        ap_predicate_pred1849_state3 <= ((patternId_val == 8'd12) & (icmp_ln565_reg_4765 == 1'd0) & (icmp_ln1072_reg_4774 == 1'd1));
        ap_predicate_pred1858_state3 <= ((patternId_val == 8'd12) & (icmp_ln565_reg_4765 == 1'd0) & (icmp_ln1473_reg_4843 == 1'd1) & (icmp_ln1072_reg_4774 == 1'd0));
        ap_predicate_pred2884_state3 <= ((patternId_val == 8'd12) & (icmp_ln1473_reg_4843 == 1'd0) & (icmp_ln1072_reg_4774 == 1'd0));
        ap_predicate_pred2894_state3 <= ((cmp_i34_read_reg_4620 == 1'd0) & (patternId_val == 8'd12) & (1'd0 == and_ln1454_reg_4839) & (1'd0 == and_ln1449_reg_4835) & (icmp_ln1072_reg_4774 == 1'd1));
        ap_predicate_pred2905_state3 <= (((cmp_i34_read_reg_4620 == 1'd1) & (patternId_val == 8'd12) & (icmp_ln1072_reg_4774 == 1'd0) & (1'd1 == and_ln1454_reg_4839)) | ((cmp_i34_read_reg_4620 == 1'd0) & (patternId_val == 8'd12) & (1'd0 == and_ln1449_reg_4835) & (1'd1 == and_ln1454_reg_4839)));
        ap_predicate_pred2912_state3 <= (((cmp_i34_read_reg_4620 == 1'd1) & (patternId_val == 8'd12) & (icmp_ln1072_reg_4774 == 1'd1)) | ((cmp_i34_read_reg_4620 == 1'd0) & (patternId_val == 8'd12) & (1'd1 == and_ln1449_reg_4835)));
        conv2_i_i10_i233_cast_cast_reg_4742[7 : 0] <= conv2_i_i10_i233_cast_cast_fu_1481_p1[7 : 0];
        conv2_i_i10_i254_cast_cast_cast_cast_cast_cast_reg_4747[4 : 0] <= conv2_i_i10_i254_cast_cast_cast_cast_cast_cast_fu_1489_p1[4 : 0];
        conv2_i_i_i240_cast_cast_cast_reg_4759[4 : 0] <= conv2_i_i_i240_cast_cast_cast_fu_1501_p1[4 : 0];
        conv2_i_i_i_cast_cast_reg_4753 <= conv2_i_i_i_cast_cast_fu_1493_p3;
        icmp_ln1072_reg_4774 <= icmp_ln1072_fu_1549_p2;
        icmp_ln1072_reg_4774_pp0_iter1_reg <= icmp_ln1072_reg_4774;
        icmp_ln1095_reg_4871 <= icmp_ln1095_fu_1977_p2;
        icmp_ln1095_reg_4871_pp0_iter1_reg <= icmp_ln1095_reg_4871;
        icmp_ln1250_reg_4867 <= icmp_ln1250_fu_1935_p2;
        icmp_ln1250_reg_4867_pp0_iter1_reg <= icmp_ln1250_reg_4867;
        icmp_ln1330_reg_4859 <= icmp_ln1330_fu_1909_p2;
        icmp_ln1330_reg_4859_pp0_iter1_reg <= icmp_ln1330_reg_4859;
        icmp_ln1381_reg_4847 <= icmp_ln1381_fu_1813_p2;
        icmp_ln1381_reg_4847_pp0_iter1_reg <= icmp_ln1381_reg_4847;
        icmp_ln1405_reg_4855 <= icmp_ln1405_fu_1867_p2;
        icmp_ln1405_reg_4855_pp0_iter1_reg <= icmp_ln1405_reg_4855;
        icmp_ln1473_reg_4843 <= icmp_ln1473_fu_1801_p2;
        icmp_ln1473_reg_4843_pp0_iter1_reg <= icmp_ln1473_reg_4843;
        icmp_ln1563_reg_4823 <= icmp_ln1563_fu_1643_p2;
        icmp_ln1563_reg_4823_pp0_iter1_reg <= icmp_ln1563_reg_4823;
        icmp_ln1586_reg_4831 <= icmp_ln1586_fu_1697_p2;
        icmp_ln1586_reg_4831_pp0_iter1_reg <= icmp_ln1586_reg_4831;
        icmp_ln1629_reg_4818 <= icmp_ln1629_fu_1631_p2;
        icmp_ln1629_reg_4818_pp0_iter1_reg <= icmp_ln1629_reg_4818;
        icmp_ln1746_reg_4810 <= icmp_ln1746_fu_1585_p2;
        icmp_ln1746_reg_4810_pp0_iter1_reg <= icmp_ln1746_reg_4810;
        icmp_ln565_reg_4765 <= icmp_ln565_fu_1533_p2;
        icmp_ln565_reg_4765_pp0_iter1_reg <= icmp_ln565_reg_4765;
        trunc_ln565_11_reg_4792 <= trunc_ln565_11_fu_1563_p1;
        trunc_ln565_11_reg_4792_pp0_iter1_reg <= trunc_ln565_11_reg_4792;
        trunc_ln565_9_reg_4780 <= trunc_ln565_9_fu_1555_p1;
        trunc_ln565_9_reg_4780_pp0_iter1_reg <= trunc_ln565_9_reg_4780;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln1359_reg_5246 <= add_ln1359_fu_3182_p2;
        add_ln549_1_reg_4804_pp0_iter10_reg <= add_ln549_1_reg_4804_pp0_iter9_reg;
        add_ln549_1_reg_4804_pp0_iter11_reg <= add_ln549_1_reg_4804_pp0_iter10_reg;
        add_ln549_1_reg_4804_pp0_iter2_reg <= add_ln549_1_reg_4804_pp0_iter1_reg;
        add_ln549_1_reg_4804_pp0_iter3_reg <= add_ln549_1_reg_4804_pp0_iter2_reg;
        add_ln549_1_reg_4804_pp0_iter4_reg <= add_ln549_1_reg_4804_pp0_iter3_reg;
        add_ln549_1_reg_4804_pp0_iter5_reg <= add_ln549_1_reg_4804_pp0_iter4_reg;
        add_ln549_1_reg_4804_pp0_iter6_reg <= add_ln549_1_reg_4804_pp0_iter5_reg;
        add_ln549_1_reg_4804_pp0_iter7_reg <= add_ln549_1_reg_4804_pp0_iter6_reg;
        add_ln549_1_reg_4804_pp0_iter8_reg <= add_ln549_1_reg_4804_pp0_iter7_reg;
        add_ln549_1_reg_4804_pp0_iter9_reg <= add_ln549_1_reg_4804_pp0_iter8_reg;
        add_ln549_reg_4798_pp0_iter10_reg <= add_ln549_reg_4798_pp0_iter9_reg;
        add_ln549_reg_4798_pp0_iter11_reg <= add_ln549_reg_4798_pp0_iter10_reg;
        add_ln549_reg_4798_pp0_iter2_reg <= add_ln549_reg_4798_pp0_iter1_reg;
        add_ln549_reg_4798_pp0_iter3_reg <= add_ln549_reg_4798_pp0_iter2_reg;
        add_ln549_reg_4798_pp0_iter4_reg <= add_ln549_reg_4798_pp0_iter3_reg;
        add_ln549_reg_4798_pp0_iter5_reg <= add_ln549_reg_4798_pp0_iter4_reg;
        add_ln549_reg_4798_pp0_iter6_reg <= add_ln549_reg_4798_pp0_iter5_reg;
        add_ln549_reg_4798_pp0_iter7_reg <= add_ln549_reg_4798_pp0_iter6_reg;
        add_ln549_reg_4798_pp0_iter8_reg <= add_ln549_reg_4798_pp0_iter7_reg;
        add_ln549_reg_4798_pp0_iter9_reg <= add_ln549_reg_4798_pp0_iter8_reg;
        and_ln1337_reg_4863_pp0_iter2_reg <= and_ln1337_reg_4863_pp0_iter1_reg;
        and_ln1337_reg_4863_pp0_iter3_reg <= and_ln1337_reg_4863_pp0_iter2_reg;
        and_ln1386_reg_4851_pp0_iter10_reg <= and_ln1386_reg_4851_pp0_iter9_reg;
        and_ln1386_reg_4851_pp0_iter11_reg <= and_ln1386_reg_4851_pp0_iter10_reg;
        and_ln1386_reg_4851_pp0_iter12_reg <= and_ln1386_reg_4851_pp0_iter11_reg;
        and_ln1386_reg_4851_pp0_iter13_reg <= and_ln1386_reg_4851_pp0_iter12_reg;
        and_ln1386_reg_4851_pp0_iter14_reg <= and_ln1386_reg_4851_pp0_iter13_reg;
        and_ln1386_reg_4851_pp0_iter15_reg <= and_ln1386_reg_4851_pp0_iter14_reg;
        and_ln1386_reg_4851_pp0_iter2_reg <= and_ln1386_reg_4851_pp0_iter1_reg;
        and_ln1386_reg_4851_pp0_iter3_reg <= and_ln1386_reg_4851_pp0_iter2_reg;
        and_ln1386_reg_4851_pp0_iter4_reg <= and_ln1386_reg_4851_pp0_iter3_reg;
        and_ln1386_reg_4851_pp0_iter5_reg <= and_ln1386_reg_4851_pp0_iter4_reg;
        and_ln1386_reg_4851_pp0_iter6_reg <= and_ln1386_reg_4851_pp0_iter5_reg;
        and_ln1386_reg_4851_pp0_iter7_reg <= and_ln1386_reg_4851_pp0_iter6_reg;
        and_ln1386_reg_4851_pp0_iter8_reg <= and_ln1386_reg_4851_pp0_iter7_reg;
        and_ln1386_reg_4851_pp0_iter9_reg <= and_ln1386_reg_4851_pp0_iter8_reg;
        and_ln1568_reg_4827_pp0_iter10_reg <= and_ln1568_reg_4827_pp0_iter9_reg;
        and_ln1568_reg_4827_pp0_iter11_reg <= and_ln1568_reg_4827_pp0_iter10_reg;
        and_ln1568_reg_4827_pp0_iter12_reg <= and_ln1568_reg_4827_pp0_iter11_reg;
        and_ln1568_reg_4827_pp0_iter13_reg <= and_ln1568_reg_4827_pp0_iter12_reg;
        and_ln1568_reg_4827_pp0_iter14_reg <= and_ln1568_reg_4827_pp0_iter13_reg;
        and_ln1568_reg_4827_pp0_iter15_reg <= and_ln1568_reg_4827_pp0_iter14_reg;
        and_ln1568_reg_4827_pp0_iter2_reg <= and_ln1568_reg_4827_pp0_iter1_reg;
        and_ln1568_reg_4827_pp0_iter3_reg <= and_ln1568_reg_4827_pp0_iter2_reg;
        and_ln1568_reg_4827_pp0_iter4_reg <= and_ln1568_reg_4827_pp0_iter3_reg;
        and_ln1568_reg_4827_pp0_iter5_reg <= and_ln1568_reg_4827_pp0_iter4_reg;
        and_ln1568_reg_4827_pp0_iter6_reg <= and_ln1568_reg_4827_pp0_iter5_reg;
        and_ln1568_reg_4827_pp0_iter7_reg <= and_ln1568_reg_4827_pp0_iter6_reg;
        and_ln1568_reg_4827_pp0_iter8_reg <= and_ln1568_reg_4827_pp0_iter7_reg;
        and_ln1568_reg_4827_pp0_iter9_reg <= and_ln1568_reg_4827_pp0_iter8_reg;
        and_ln1751_reg_4814_pp0_iter10_reg <= and_ln1751_reg_4814_pp0_iter9_reg;
        and_ln1751_reg_4814_pp0_iter11_reg <= and_ln1751_reg_4814_pp0_iter10_reg;
        and_ln1751_reg_4814_pp0_iter12_reg <= and_ln1751_reg_4814_pp0_iter11_reg;
        and_ln1751_reg_4814_pp0_iter13_reg <= and_ln1751_reg_4814_pp0_iter12_reg;
        and_ln1751_reg_4814_pp0_iter14_reg <= and_ln1751_reg_4814_pp0_iter13_reg;
        and_ln1751_reg_4814_pp0_iter15_reg <= and_ln1751_reg_4814_pp0_iter14_reg;
        and_ln1751_reg_4814_pp0_iter2_reg <= and_ln1751_reg_4814_pp0_iter1_reg;
        and_ln1751_reg_4814_pp0_iter3_reg <= and_ln1751_reg_4814_pp0_iter2_reg;
        and_ln1751_reg_4814_pp0_iter4_reg <= and_ln1751_reg_4814_pp0_iter3_reg;
        and_ln1751_reg_4814_pp0_iter5_reg <= and_ln1751_reg_4814_pp0_iter4_reg;
        and_ln1751_reg_4814_pp0_iter6_reg <= and_ln1751_reg_4814_pp0_iter5_reg;
        and_ln1751_reg_4814_pp0_iter7_reg <= and_ln1751_reg_4814_pp0_iter6_reg;
        and_ln1751_reg_4814_pp0_iter8_reg <= and_ln1751_reg_4814_pp0_iter7_reg;
        and_ln1751_reg_4814_pp0_iter9_reg <= and_ln1751_reg_4814_pp0_iter8_reg;
        ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
        ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
        ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
        ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
        ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
        ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
        ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
        ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
        ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
        ap_loop_exit_ready_pp0_iter19_reg <= ap_loop_exit_ready_pp0_iter18_reg;
        ap_loop_exit_ready_pp0_iter20_reg <= ap_loop_exit_ready_pp0_iter19_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
        ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
        ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
        ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
        ap_predicate_pred1820_state21 <= (patternId_val == 8'd10);
        ap_predicate_pred2138_state20 <= (patternId_val_read_reg_4679 == 8'd15);
        ap_predicate_pred2138_state21 <= (patternId_val_read_reg_4679 == 8'd15);
        ap_predicate_pred2144_state20 <= (patternId_val_read_reg_4679 == 8'd11);
        ap_predicate_pred2144_state21 <= (patternId_val_read_reg_4679 == 8'd11);
        ap_predicate_pred2153_state21 <= ((cmp2_i == 1'd0) & (cmp121_i_read_reg_4596 == 1'd0) & (patternId_val_read_reg_4679 == 8'd19));
        ap_predicate_pred2158_state21 <= ((cmp2_i == 1'd0) & (cmp121_i_read_reg_4596 == 1'd1) & (patternId_val_read_reg_4679 == 8'd19));
        ap_predicate_pred2165_state21 <= ((cmp2_i_read_reg_4662 == 1'd1) & (cmp54_i_read_reg_4605 == 1'd0) & (patternId_val_read_reg_4679 == 8'd19));
        ap_predicate_pred2170_state21 <= ((cmp2_i_read_reg_4662 == 1'd1) & (cmp54_i_read_reg_4605 == 1'd1) & (patternId_val_read_reg_4679 == 8'd19));
        ap_predicate_pred2175_state20 <= ((cmp2_i_read_reg_4662 == 1'd1) & (patternId_val_read_reg_4679 == 8'd15));
        ap_predicate_pred2175_state21 <= ((cmp2_i_read_reg_4662 == 1'd1) & (patternId_val_read_reg_4679 == 8'd15));
        ap_predicate_pred2179_state20 <= ((cmp2_i == 1'd0) & (patternId_val_read_reg_4679 == 8'd15));
        ap_predicate_pred2179_state21 <= ((cmp2_i == 1'd0) & (patternId_val_read_reg_4679 == 8'd15));
        ap_predicate_pred2200_state20 <= ((cmp2_i_read_reg_4662 == 1'd1) & (patternId_val_read_reg_4679 == 8'd11));
        ap_predicate_pred2200_state21 <= ((cmp2_i_read_reg_4662 == 1'd1) & (patternId_val_read_reg_4679 == 8'd11));
        ap_predicate_pred2204_state20 <= ((cmp2_i == 1'd0) & (patternId_val_read_reg_4679 == 8'd11));
        ap_predicate_pred2204_state21 <= ((cmp2_i == 1'd0) & (patternId_val_read_reg_4679 == 8'd11));
        ap_predicate_pred2213_state20 <= (patternId_val_read_reg_4679 == 8'd9);
        ap_predicate_pred2213_state21 <= (patternId_val_read_reg_4679 == 8'd9);
        ap_predicate_pred2214_state20 <= ((cmp2_i_read_reg_4662 == 1'd1) & (patternId_val_read_reg_4679 == 8'd9));
        ap_predicate_pred2214_state21 <= ((cmp2_i_read_reg_4662 == 1'd1) & (patternId_val_read_reg_4679 == 8'd9));
        ap_predicate_pred2218_state20 <= ((cmp2_i == 1'd0) & (patternId_val_read_reg_4679 == 8'd9));
        ap_predicate_pred2218_state21 <= ((cmp2_i == 1'd0) & (patternId_val_read_reg_4679 == 8'd9));
        ap_predicate_pred2226_state21 <= (~(colorFormat_val_read_reg_4656 == 8'd0) & (patternId_val_read_reg_4679 == 8'd8));
        ap_predicate_pred2231_state21 <= (~(colorFormat_val_read_reg_4656 == 8'd0) & (patternId_val_read_reg_4679 == 8'd7));
        ap_predicate_pred2236_state21 <= (~(colorFormat_val_read_reg_4656 == 8'd0) & (patternId_val_read_reg_4679 == 8'd6));
        ap_predicate_pred2241_state21 <= (~(colorFormat_val_read_reg_4656 == 8'd0) & (patternId_val_read_reg_4679 == 8'd5));
        ap_predicate_pred2246_state21 <= (~(colorFormat_val_read_reg_4656 == 8'd0) & (patternId_val_read_reg_4679 == 8'd4));
        ap_predicate_pred2253_state21 <= (patternId_val_read_reg_4679 == 8'd1);
        ap_predicate_pred2269_state21 <= (patternId_val_read_reg_4679 == 8'd2);
        ap_predicate_pred2273_state20 <= ((patternId_val_read_reg_4679 == 8'd2) & (icmp_ln1095_reg_4871_pp0_iter17_reg == 1'd0) & (icmp_ln1072_reg_4774_pp0_iter17_reg == 1'd1));
        ap_predicate_pred2279_state20 <= ((patternId_val_read_reg_4679 == 8'd2) & (icmp_ln1095_reg_4871_pp0_iter17_reg == 1'd1));
        ap_predicate_pred2299_state19 <= ((patternId_val_read_reg_4679 == 8'd9) & (icmp_ln1250_reg_4867_pp0_iter16_reg == 1'd0) & (icmp_ln1072_reg_4774_pp0_iter16_reg == 1'd0));
        ap_predicate_pred2305_state19 <= ((patternId_val_read_reg_4679 == 8'd9) & (icmp_ln1072_reg_4774_pp0_iter16_reg == 1'd1));
        ap_predicate_pred2323_state6 <= ((patternId_val == 8'd10) & (icmp_ln1330_reg_4859_pp0_iter3_reg == 1'd0) & (1'd1 == and_ln1337_reg_4863_pp0_iter3_reg));
        ap_predicate_pred2329_state6 <= ((patternId_val == 8'd10) & (icmp_ln1330_reg_4859_pp0_iter3_reg == 1'd1));
        ap_predicate_pred2347_state18 <= ((patternId_val_read_reg_4679 == 8'd11) & (icmp_ln1072_reg_4774_pp0_iter15_reg == 1'd1));
        ap_predicate_pred2351_state18 <= ((patternId_val_read_reg_4679 == 8'd11) & (1'd0 == and_ln1386_reg_4851_pp0_iter15_reg) & (icmp_ln1381_reg_4847_pp0_iter15_reg == 1'd0) & (icmp_ln1072_reg_4774_pp0_iter15_reg == 1'd1));
        ap_predicate_pred2357_state18 <= ((patternId_val_read_reg_4679 == 8'd11) & (icmp_ln1381_reg_4847_pp0_iter15_reg == 1'd1));
        ap_predicate_pred2373_state18 <= ((patternId_val_read_reg_4679 == 8'd11) & (icmp_ln1405_reg_4855_pp0_iter15_reg == 1'd0) & (icmp_ln1072_reg_4774_pp0_iter15_reg == 1'd0));
        ap_predicate_pred2389_state21 <= (patternId_val_read_reg_4679 == 8'd14);
        ap_predicate_pred2399_state18 <= ((patternId_val_read_reg_4679 == 8'd15) & (icmp_ln1072_reg_4774_pp0_iter15_reg == 1'd1));
        ap_predicate_pred2403_state18 <= ((patternId_val_read_reg_4679 == 8'd15) & (1'd0 == and_ln1568_reg_4827_pp0_iter15_reg) & (icmp_ln1563_reg_4823_pp0_iter15_reg == 1'd0) & (icmp_ln1072_reg_4774_pp0_iter15_reg == 1'd1));
        ap_predicate_pred2409_state18 <= ((patternId_val_read_reg_4679 == 8'd15) & (icmp_ln1563_reg_4823_pp0_iter15_reg == 1'd1));
        ap_predicate_pred2423_state18 <= ((patternId_val_read_reg_4679 == 8'd15) & (icmp_ln1586_reg_4831_pp0_iter15_reg == 1'd0) & (icmp_ln1072_reg_4774_pp0_iter15_reg == 1'd0));
        ap_predicate_pred2439_state20 <= (patternId_val_read_reg_4679 == 8'd17);
        ap_predicate_pred2439_state21 <= (patternId_val_read_reg_4679 == 8'd17);
        ap_predicate_pred2458_state18 <= ((patternId_val_read_reg_4679 == 8'd19) & (1'd0 == and_ln1751_reg_4814_pp0_iter15_reg) & (icmp_ln1746_reg_4810_pp0_iter15_reg == 1'd0) & (icmp_ln1072_reg_4774_pp0_iter15_reg == 1'd1));
        ap_predicate_pred2464_state18 <= ((patternId_val_read_reg_4679 == 8'd19) & (icmp_ln1746_reg_4810_pp0_iter15_reg == 1'd1));
        ap_predicate_pred2476_state18 <= ((patternId_val_read_reg_4679 == 8'd19) & (icmp_ln1072_reg_4774_pp0_iter15_reg == 1'd0));
        ap_predicate_pred2483_state18 <= ((patternId_val_read_reg_4679 == 8'd19) & (icmp_ln1072_reg_4774_pp0_iter15_reg == 1'd1));
        ap_predicate_pred2529_state21 <= (patternId_val_read_reg_4679 == 8'd18);
        ap_predicate_pred2541_state21 <= (patternId_val_read_reg_4679 == 8'd16);
        ap_predicate_pred2558_state21 <= ((colorFormat_val_read_reg_4656 == 8'd0) & (patternId_val == 8'd13));
        ap_predicate_pred2568_state21 <= (((colorFormat_val_read_reg_4656 == 8'd1) & (patternId_val == 8'd13)) | (~(colorFormat_val_read_reg_4656 == 8'd0) & (patternId_val == 8'd13) & (trunc_ln565_9_reg_4780_pp0_iter18_reg == 1'd0)));
        ap_predicate_pred2577_state21 <= (~(colorFormat_val_read_reg_4656 == 8'd1) & ~(colorFormat_val_read_reg_4656 == 8'd0) & (patternId_val == 8'd13) & (trunc_ln565_9_reg_4780_pp0_iter18_reg == 1'd1));
        ap_predicate_pred2586_state21 <= ((colorFormat_val_read_reg_4656 == 8'd0) & (patternId_val == 8'd12) & (or_ln1494_reg_4883_pp0_iter18_reg == 1'd0));
        ap_predicate_pred2592_state21 <= (~(colorFormat_val_read_reg_4656 == 8'd0) & (patternId_val == 8'd12) & (or_ln1494_reg_4883_pp0_iter18_reg == 1'd0));
        ap_predicate_pred2600_state21 <= ((colorFormat_val_read_reg_4656 == 8'd0) & (patternId_val == 8'd12) & (or_ln1494_reg_4883_pp0_iter18_reg == 1'd1));
        ap_predicate_pred2606_state21 <= (~(colorFormat_val_read_reg_4656 == 8'd0) & (patternId_val == 8'd12) & (or_ln1494_reg_4883_pp0_iter18_reg == 1'd1));
        ap_predicate_pred2640_state21 <= ((colorFormat_val_read_reg_4656 == 8'd0) & (patternId_val_read_reg_4679 == 8'd8));
        ap_predicate_pred2653_state21 <= ((colorFormat_val_read_reg_4656 == 8'd0) & (patternId_val_read_reg_4679 == 8'd7));
        ap_predicate_pred2666_state21 <= ((colorFormat_val_read_reg_4656 == 8'd0) & (patternId_val_read_reg_4679 == 8'd6));
        ap_predicate_pred2678_state21 <= ((colorFormat_val_read_reg_4656 == 8'd0) & (patternId_val_read_reg_4679 == 8'd5));
        ap_predicate_pred2690_state21 <= ((colorFormat_val_read_reg_4656 == 8'd0) & (patternId_val_read_reg_4679 == 8'd4));
        ap_predicate_pred2703_state21 <= (patternId_val_read_reg_4679 == 8'd3);
        ap_predicate_pred2826_state5 <= ((patternId_val == 8'd10) & (icmp_ln1330_reg_4859_pp0_iter2_reg == 1'd0) & (1'd1 == and_ln1337_reg_4863_pp0_iter2_reg));
        ap_predicate_pred2831_state5 <= ((patternId_val == 8'd10) & (icmp_ln1330_reg_4859_pp0_iter2_reg == 1'd1));
        ap_predicate_pred540_state19 <= (~(colorFormat_val_read_reg_4656 == 8'd1) & ~(colorFormat_val_read_reg_4656 == 8'd0) & (or_ln1494_reg_4883_pp0_iter16_reg == 1'd0) & (patternId_val == 8'd12) & (icmp_ln565_reg_4765_pp0_iter16_reg == 1'd0));
        ap_predicate_pred545_state19 <= (~(colorFormat_val_read_reg_4656 == 8'd1) & ~(colorFormat_val_read_reg_4656 == 8'd0) & (or_ln1494_reg_4883_pp0_iter16_reg == 1'd1) & (patternId_val == 8'd12) & (icmp_ln565_reg_4765_pp0_iter16_reg == 1'd0));
        ap_predicate_pred554_state19 <= (~(colorFormat_val_read_reg_4656 == 8'd1) & ~(colorFormat_val_read_reg_4656 == 8'd0) & (patternId_val_read_reg_4679 == 8'd8) & (icmp_ln565_reg_4765_pp0_iter16_reg == 1'd0));
        ap_predicate_pred563_state19 <= (~(colorFormat_val_read_reg_4656 == 8'd1) & ~(colorFormat_val_read_reg_4656 == 8'd0) & (patternId_val_read_reg_4679 == 8'd7) & (icmp_ln565_reg_4765_pp0_iter16_reg == 1'd0));
        ap_predicate_pred572_state19 <= (~(colorFormat_val_read_reg_4656 == 8'd1) & ~(colorFormat_val_read_reg_4656 == 8'd0) & (patternId_val_read_reg_4679 == 8'd6) & (icmp_ln565_reg_4765_pp0_iter16_reg == 1'd0));
        ap_predicate_pred581_state19 <= (~(colorFormat_val_read_reg_4656 == 8'd1) & ~(colorFormat_val_read_reg_4656 == 8'd0) & (patternId_val_read_reg_4679 == 8'd5) & (icmp_ln565_reg_4765_pp0_iter16_reg == 1'd0));
        ap_predicate_pred590_state19 <= (~(colorFormat_val_read_reg_4656 == 8'd1) & ~(colorFormat_val_read_reg_4656 == 8'd0) & (patternId_val_read_reg_4679 == 8'd4) & (icmp_ln565_reg_4765_pp0_iter16_reg == 1'd0));
        b_2_reg_5061 <= b_2_fu_2871_p3;
        b_2_reg_5061_pp0_iter19_reg <= b_2_reg_5061;
        b_reg_4993 <= b_fu_2418_p3;
        b_reg_4993_pp0_iter16_reg <= b_reg_4993;
        b_reg_4993_pp0_iter17_reg <= b_reg_4993_pp0_iter16_reg;
        b_reg_4993_pp0_iter18_reg <= b_reg_4993_pp0_iter17_reg;
        g_2_reg_5195 <= g_2_fu_3094_p3;
        g_reg_4988 <= g_fu_2393_p3;
        g_reg_4988_pp0_iter16_reg <= g_reg_4988;
        g_reg_4988_pp0_iter17_reg <= g_reg_4988_pp0_iter16_reg;
        g_reg_4988_pp0_iter18_reg <= g_reg_4988_pp0_iter17_reg;
        icmp_ln1072_reg_4774_pp0_iter10_reg <= icmp_ln1072_reg_4774_pp0_iter9_reg;
        icmp_ln1072_reg_4774_pp0_iter11_reg <= icmp_ln1072_reg_4774_pp0_iter10_reg;
        icmp_ln1072_reg_4774_pp0_iter12_reg <= icmp_ln1072_reg_4774_pp0_iter11_reg;
        icmp_ln1072_reg_4774_pp0_iter13_reg <= icmp_ln1072_reg_4774_pp0_iter12_reg;
        icmp_ln1072_reg_4774_pp0_iter14_reg <= icmp_ln1072_reg_4774_pp0_iter13_reg;
        icmp_ln1072_reg_4774_pp0_iter15_reg <= icmp_ln1072_reg_4774_pp0_iter14_reg;
        icmp_ln1072_reg_4774_pp0_iter16_reg <= icmp_ln1072_reg_4774_pp0_iter15_reg;
        icmp_ln1072_reg_4774_pp0_iter17_reg <= icmp_ln1072_reg_4774_pp0_iter16_reg;
        icmp_ln1072_reg_4774_pp0_iter18_reg <= icmp_ln1072_reg_4774_pp0_iter17_reg;
        icmp_ln1072_reg_4774_pp0_iter19_reg <= icmp_ln1072_reg_4774_pp0_iter18_reg;
        icmp_ln1072_reg_4774_pp0_iter2_reg <= icmp_ln1072_reg_4774_pp0_iter1_reg;
        icmp_ln1072_reg_4774_pp0_iter3_reg <= icmp_ln1072_reg_4774_pp0_iter2_reg;
        icmp_ln1072_reg_4774_pp0_iter4_reg <= icmp_ln1072_reg_4774_pp0_iter3_reg;
        icmp_ln1072_reg_4774_pp0_iter5_reg <= icmp_ln1072_reg_4774_pp0_iter4_reg;
        icmp_ln1072_reg_4774_pp0_iter6_reg <= icmp_ln1072_reg_4774_pp0_iter5_reg;
        icmp_ln1072_reg_4774_pp0_iter7_reg <= icmp_ln1072_reg_4774_pp0_iter6_reg;
        icmp_ln1072_reg_4774_pp0_iter8_reg <= icmp_ln1072_reg_4774_pp0_iter7_reg;
        icmp_ln1072_reg_4774_pp0_iter9_reg <= icmp_ln1072_reg_4774_pp0_iter8_reg;
        icmp_ln1095_reg_4871_pp0_iter10_reg <= icmp_ln1095_reg_4871_pp0_iter9_reg;
        icmp_ln1095_reg_4871_pp0_iter11_reg <= icmp_ln1095_reg_4871_pp0_iter10_reg;
        icmp_ln1095_reg_4871_pp0_iter12_reg <= icmp_ln1095_reg_4871_pp0_iter11_reg;
        icmp_ln1095_reg_4871_pp0_iter13_reg <= icmp_ln1095_reg_4871_pp0_iter12_reg;
        icmp_ln1095_reg_4871_pp0_iter14_reg <= icmp_ln1095_reg_4871_pp0_iter13_reg;
        icmp_ln1095_reg_4871_pp0_iter15_reg <= icmp_ln1095_reg_4871_pp0_iter14_reg;
        icmp_ln1095_reg_4871_pp0_iter16_reg <= icmp_ln1095_reg_4871_pp0_iter15_reg;
        icmp_ln1095_reg_4871_pp0_iter17_reg <= icmp_ln1095_reg_4871_pp0_iter16_reg;
        icmp_ln1095_reg_4871_pp0_iter2_reg <= icmp_ln1095_reg_4871_pp0_iter1_reg;
        icmp_ln1095_reg_4871_pp0_iter3_reg <= icmp_ln1095_reg_4871_pp0_iter2_reg;
        icmp_ln1095_reg_4871_pp0_iter4_reg <= icmp_ln1095_reg_4871_pp0_iter3_reg;
        icmp_ln1095_reg_4871_pp0_iter5_reg <= icmp_ln1095_reg_4871_pp0_iter4_reg;
        icmp_ln1095_reg_4871_pp0_iter6_reg <= icmp_ln1095_reg_4871_pp0_iter5_reg;
        icmp_ln1095_reg_4871_pp0_iter7_reg <= icmp_ln1095_reg_4871_pp0_iter6_reg;
        icmp_ln1095_reg_4871_pp0_iter8_reg <= icmp_ln1095_reg_4871_pp0_iter7_reg;
        icmp_ln1095_reg_4871_pp0_iter9_reg <= icmp_ln1095_reg_4871_pp0_iter8_reg;
        icmp_ln1250_reg_4867_pp0_iter10_reg <= icmp_ln1250_reg_4867_pp0_iter9_reg;
        icmp_ln1250_reg_4867_pp0_iter11_reg <= icmp_ln1250_reg_4867_pp0_iter10_reg;
        icmp_ln1250_reg_4867_pp0_iter12_reg <= icmp_ln1250_reg_4867_pp0_iter11_reg;
        icmp_ln1250_reg_4867_pp0_iter13_reg <= icmp_ln1250_reg_4867_pp0_iter12_reg;
        icmp_ln1250_reg_4867_pp0_iter14_reg <= icmp_ln1250_reg_4867_pp0_iter13_reg;
        icmp_ln1250_reg_4867_pp0_iter15_reg <= icmp_ln1250_reg_4867_pp0_iter14_reg;
        icmp_ln1250_reg_4867_pp0_iter16_reg <= icmp_ln1250_reg_4867_pp0_iter15_reg;
        icmp_ln1250_reg_4867_pp0_iter2_reg <= icmp_ln1250_reg_4867_pp0_iter1_reg;
        icmp_ln1250_reg_4867_pp0_iter3_reg <= icmp_ln1250_reg_4867_pp0_iter2_reg;
        icmp_ln1250_reg_4867_pp0_iter4_reg <= icmp_ln1250_reg_4867_pp0_iter3_reg;
        icmp_ln1250_reg_4867_pp0_iter5_reg <= icmp_ln1250_reg_4867_pp0_iter4_reg;
        icmp_ln1250_reg_4867_pp0_iter6_reg <= icmp_ln1250_reg_4867_pp0_iter5_reg;
        icmp_ln1250_reg_4867_pp0_iter7_reg <= icmp_ln1250_reg_4867_pp0_iter6_reg;
        icmp_ln1250_reg_4867_pp0_iter8_reg <= icmp_ln1250_reg_4867_pp0_iter7_reg;
        icmp_ln1250_reg_4867_pp0_iter9_reg <= icmp_ln1250_reg_4867_pp0_iter8_reg;
        icmp_ln1330_reg_4859_pp0_iter2_reg <= icmp_ln1330_reg_4859_pp0_iter1_reg;
        icmp_ln1330_reg_4859_pp0_iter3_reg <= icmp_ln1330_reg_4859_pp0_iter2_reg;
        icmp_ln1381_reg_4847_pp0_iter10_reg <= icmp_ln1381_reg_4847_pp0_iter9_reg;
        icmp_ln1381_reg_4847_pp0_iter11_reg <= icmp_ln1381_reg_4847_pp0_iter10_reg;
        icmp_ln1381_reg_4847_pp0_iter12_reg <= icmp_ln1381_reg_4847_pp0_iter11_reg;
        icmp_ln1381_reg_4847_pp0_iter13_reg <= icmp_ln1381_reg_4847_pp0_iter12_reg;
        icmp_ln1381_reg_4847_pp0_iter14_reg <= icmp_ln1381_reg_4847_pp0_iter13_reg;
        icmp_ln1381_reg_4847_pp0_iter15_reg <= icmp_ln1381_reg_4847_pp0_iter14_reg;
        icmp_ln1381_reg_4847_pp0_iter2_reg <= icmp_ln1381_reg_4847_pp0_iter1_reg;
        icmp_ln1381_reg_4847_pp0_iter3_reg <= icmp_ln1381_reg_4847_pp0_iter2_reg;
        icmp_ln1381_reg_4847_pp0_iter4_reg <= icmp_ln1381_reg_4847_pp0_iter3_reg;
        icmp_ln1381_reg_4847_pp0_iter5_reg <= icmp_ln1381_reg_4847_pp0_iter4_reg;
        icmp_ln1381_reg_4847_pp0_iter6_reg <= icmp_ln1381_reg_4847_pp0_iter5_reg;
        icmp_ln1381_reg_4847_pp0_iter7_reg <= icmp_ln1381_reg_4847_pp0_iter6_reg;
        icmp_ln1381_reg_4847_pp0_iter8_reg <= icmp_ln1381_reg_4847_pp0_iter7_reg;
        icmp_ln1381_reg_4847_pp0_iter9_reg <= icmp_ln1381_reg_4847_pp0_iter8_reg;
        icmp_ln1405_reg_4855_pp0_iter10_reg <= icmp_ln1405_reg_4855_pp0_iter9_reg;
        icmp_ln1405_reg_4855_pp0_iter11_reg <= icmp_ln1405_reg_4855_pp0_iter10_reg;
        icmp_ln1405_reg_4855_pp0_iter12_reg <= icmp_ln1405_reg_4855_pp0_iter11_reg;
        icmp_ln1405_reg_4855_pp0_iter13_reg <= icmp_ln1405_reg_4855_pp0_iter12_reg;
        icmp_ln1405_reg_4855_pp0_iter14_reg <= icmp_ln1405_reg_4855_pp0_iter13_reg;
        icmp_ln1405_reg_4855_pp0_iter15_reg <= icmp_ln1405_reg_4855_pp0_iter14_reg;
        icmp_ln1405_reg_4855_pp0_iter2_reg <= icmp_ln1405_reg_4855_pp0_iter1_reg;
        icmp_ln1405_reg_4855_pp0_iter3_reg <= icmp_ln1405_reg_4855_pp0_iter2_reg;
        icmp_ln1405_reg_4855_pp0_iter4_reg <= icmp_ln1405_reg_4855_pp0_iter3_reg;
        icmp_ln1405_reg_4855_pp0_iter5_reg <= icmp_ln1405_reg_4855_pp0_iter4_reg;
        icmp_ln1405_reg_4855_pp0_iter6_reg <= icmp_ln1405_reg_4855_pp0_iter5_reg;
        icmp_ln1405_reg_4855_pp0_iter7_reg <= icmp_ln1405_reg_4855_pp0_iter6_reg;
        icmp_ln1405_reg_4855_pp0_iter8_reg <= icmp_ln1405_reg_4855_pp0_iter7_reg;
        icmp_ln1405_reg_4855_pp0_iter9_reg <= icmp_ln1405_reg_4855_pp0_iter8_reg;
        icmp_ln1563_reg_4823_pp0_iter10_reg <= icmp_ln1563_reg_4823_pp0_iter9_reg;
        icmp_ln1563_reg_4823_pp0_iter11_reg <= icmp_ln1563_reg_4823_pp0_iter10_reg;
        icmp_ln1563_reg_4823_pp0_iter12_reg <= icmp_ln1563_reg_4823_pp0_iter11_reg;
        icmp_ln1563_reg_4823_pp0_iter13_reg <= icmp_ln1563_reg_4823_pp0_iter12_reg;
        icmp_ln1563_reg_4823_pp0_iter14_reg <= icmp_ln1563_reg_4823_pp0_iter13_reg;
        icmp_ln1563_reg_4823_pp0_iter15_reg <= icmp_ln1563_reg_4823_pp0_iter14_reg;
        icmp_ln1563_reg_4823_pp0_iter2_reg <= icmp_ln1563_reg_4823_pp0_iter1_reg;
        icmp_ln1563_reg_4823_pp0_iter3_reg <= icmp_ln1563_reg_4823_pp0_iter2_reg;
        icmp_ln1563_reg_4823_pp0_iter4_reg <= icmp_ln1563_reg_4823_pp0_iter3_reg;
        icmp_ln1563_reg_4823_pp0_iter5_reg <= icmp_ln1563_reg_4823_pp0_iter4_reg;
        icmp_ln1563_reg_4823_pp0_iter6_reg <= icmp_ln1563_reg_4823_pp0_iter5_reg;
        icmp_ln1563_reg_4823_pp0_iter7_reg <= icmp_ln1563_reg_4823_pp0_iter6_reg;
        icmp_ln1563_reg_4823_pp0_iter8_reg <= icmp_ln1563_reg_4823_pp0_iter7_reg;
        icmp_ln1563_reg_4823_pp0_iter9_reg <= icmp_ln1563_reg_4823_pp0_iter8_reg;
        icmp_ln1586_reg_4831_pp0_iter10_reg <= icmp_ln1586_reg_4831_pp0_iter9_reg;
        icmp_ln1586_reg_4831_pp0_iter11_reg <= icmp_ln1586_reg_4831_pp0_iter10_reg;
        icmp_ln1586_reg_4831_pp0_iter12_reg <= icmp_ln1586_reg_4831_pp0_iter11_reg;
        icmp_ln1586_reg_4831_pp0_iter13_reg <= icmp_ln1586_reg_4831_pp0_iter12_reg;
        icmp_ln1586_reg_4831_pp0_iter14_reg <= icmp_ln1586_reg_4831_pp0_iter13_reg;
        icmp_ln1586_reg_4831_pp0_iter15_reg <= icmp_ln1586_reg_4831_pp0_iter14_reg;
        icmp_ln1586_reg_4831_pp0_iter2_reg <= icmp_ln1586_reg_4831_pp0_iter1_reg;
        icmp_ln1586_reg_4831_pp0_iter3_reg <= icmp_ln1586_reg_4831_pp0_iter2_reg;
        icmp_ln1586_reg_4831_pp0_iter4_reg <= icmp_ln1586_reg_4831_pp0_iter3_reg;
        icmp_ln1586_reg_4831_pp0_iter5_reg <= icmp_ln1586_reg_4831_pp0_iter4_reg;
        icmp_ln1586_reg_4831_pp0_iter6_reg <= icmp_ln1586_reg_4831_pp0_iter5_reg;
        icmp_ln1586_reg_4831_pp0_iter7_reg <= icmp_ln1586_reg_4831_pp0_iter6_reg;
        icmp_ln1586_reg_4831_pp0_iter8_reg <= icmp_ln1586_reg_4831_pp0_iter7_reg;
        icmp_ln1586_reg_4831_pp0_iter9_reg <= icmp_ln1586_reg_4831_pp0_iter8_reg;
        icmp_ln1629_reg_4818_pp0_iter10_reg <= icmp_ln1629_reg_4818_pp0_iter9_reg;
        icmp_ln1629_reg_4818_pp0_iter11_reg <= icmp_ln1629_reg_4818_pp0_iter10_reg;
        icmp_ln1629_reg_4818_pp0_iter12_reg <= icmp_ln1629_reg_4818_pp0_iter11_reg;
        icmp_ln1629_reg_4818_pp0_iter13_reg <= icmp_ln1629_reg_4818_pp0_iter12_reg;
        icmp_ln1629_reg_4818_pp0_iter14_reg <= icmp_ln1629_reg_4818_pp0_iter13_reg;
        icmp_ln1629_reg_4818_pp0_iter15_reg <= icmp_ln1629_reg_4818_pp0_iter14_reg;
        icmp_ln1629_reg_4818_pp0_iter16_reg <= icmp_ln1629_reg_4818_pp0_iter15_reg;
        icmp_ln1629_reg_4818_pp0_iter17_reg <= icmp_ln1629_reg_4818_pp0_iter16_reg;
        icmp_ln1629_reg_4818_pp0_iter18_reg <= icmp_ln1629_reg_4818_pp0_iter17_reg;
        icmp_ln1629_reg_4818_pp0_iter2_reg <= icmp_ln1629_reg_4818_pp0_iter1_reg;
        icmp_ln1629_reg_4818_pp0_iter3_reg <= icmp_ln1629_reg_4818_pp0_iter2_reg;
        icmp_ln1629_reg_4818_pp0_iter4_reg <= icmp_ln1629_reg_4818_pp0_iter3_reg;
        icmp_ln1629_reg_4818_pp0_iter5_reg <= icmp_ln1629_reg_4818_pp0_iter4_reg;
        icmp_ln1629_reg_4818_pp0_iter6_reg <= icmp_ln1629_reg_4818_pp0_iter5_reg;
        icmp_ln1629_reg_4818_pp0_iter7_reg <= icmp_ln1629_reg_4818_pp0_iter6_reg;
        icmp_ln1629_reg_4818_pp0_iter8_reg <= icmp_ln1629_reg_4818_pp0_iter7_reg;
        icmp_ln1629_reg_4818_pp0_iter9_reg <= icmp_ln1629_reg_4818_pp0_iter8_reg;
        icmp_ln1746_reg_4810_pp0_iter10_reg <= icmp_ln1746_reg_4810_pp0_iter9_reg;
        icmp_ln1746_reg_4810_pp0_iter11_reg <= icmp_ln1746_reg_4810_pp0_iter10_reg;
        icmp_ln1746_reg_4810_pp0_iter12_reg <= icmp_ln1746_reg_4810_pp0_iter11_reg;
        icmp_ln1746_reg_4810_pp0_iter13_reg <= icmp_ln1746_reg_4810_pp0_iter12_reg;
        icmp_ln1746_reg_4810_pp0_iter14_reg <= icmp_ln1746_reg_4810_pp0_iter13_reg;
        icmp_ln1746_reg_4810_pp0_iter15_reg <= icmp_ln1746_reg_4810_pp0_iter14_reg;
        icmp_ln1746_reg_4810_pp0_iter2_reg <= icmp_ln1746_reg_4810_pp0_iter1_reg;
        icmp_ln1746_reg_4810_pp0_iter3_reg <= icmp_ln1746_reg_4810_pp0_iter2_reg;
        icmp_ln1746_reg_4810_pp0_iter4_reg <= icmp_ln1746_reg_4810_pp0_iter3_reg;
        icmp_ln1746_reg_4810_pp0_iter5_reg <= icmp_ln1746_reg_4810_pp0_iter4_reg;
        icmp_ln1746_reg_4810_pp0_iter6_reg <= icmp_ln1746_reg_4810_pp0_iter5_reg;
        icmp_ln1746_reg_4810_pp0_iter7_reg <= icmp_ln1746_reg_4810_pp0_iter6_reg;
        icmp_ln1746_reg_4810_pp0_iter8_reg <= icmp_ln1746_reg_4810_pp0_iter7_reg;
        icmp_ln1746_reg_4810_pp0_iter9_reg <= icmp_ln1746_reg_4810_pp0_iter8_reg;
        icmp_ln565_reg_4765_pp0_iter10_reg <= icmp_ln565_reg_4765_pp0_iter9_reg;
        icmp_ln565_reg_4765_pp0_iter11_reg <= icmp_ln565_reg_4765_pp0_iter10_reg;
        icmp_ln565_reg_4765_pp0_iter12_reg <= icmp_ln565_reg_4765_pp0_iter11_reg;
        icmp_ln565_reg_4765_pp0_iter13_reg <= icmp_ln565_reg_4765_pp0_iter12_reg;
        icmp_ln565_reg_4765_pp0_iter14_reg <= icmp_ln565_reg_4765_pp0_iter13_reg;
        icmp_ln565_reg_4765_pp0_iter15_reg <= icmp_ln565_reg_4765_pp0_iter14_reg;
        icmp_ln565_reg_4765_pp0_iter16_reg <= icmp_ln565_reg_4765_pp0_iter15_reg;
        icmp_ln565_reg_4765_pp0_iter17_reg <= icmp_ln565_reg_4765_pp0_iter16_reg;
        icmp_ln565_reg_4765_pp0_iter18_reg <= icmp_ln565_reg_4765_pp0_iter17_reg;
        icmp_ln565_reg_4765_pp0_iter19_reg <= icmp_ln565_reg_4765_pp0_iter18_reg;
        icmp_ln565_reg_4765_pp0_iter2_reg <= icmp_ln565_reg_4765_pp0_iter1_reg;
        icmp_ln565_reg_4765_pp0_iter3_reg <= icmp_ln565_reg_4765_pp0_iter2_reg;
        icmp_ln565_reg_4765_pp0_iter4_reg <= icmp_ln565_reg_4765_pp0_iter3_reg;
        icmp_ln565_reg_4765_pp0_iter5_reg <= icmp_ln565_reg_4765_pp0_iter4_reg;
        icmp_ln565_reg_4765_pp0_iter6_reg <= icmp_ln565_reg_4765_pp0_iter5_reg;
        icmp_ln565_reg_4765_pp0_iter7_reg <= icmp_ln565_reg_4765_pp0_iter6_reg;
        icmp_ln565_reg_4765_pp0_iter8_reg <= icmp_ln565_reg_4765_pp0_iter7_reg;
        icmp_ln565_reg_4765_pp0_iter9_reg <= icmp_ln565_reg_4765_pp0_iter8_reg;
        lshr_ln3_reg_4902 <= {{lshr_ln3_fu_2171_p1[15:5]}};
        lshr_ln3_reg_4902_pp0_iter10_reg <= lshr_ln3_reg_4902_pp0_iter9_reg;
        lshr_ln3_reg_4902_pp0_iter11_reg <= lshr_ln3_reg_4902_pp0_iter10_reg;
        lshr_ln3_reg_4902_pp0_iter12_reg <= lshr_ln3_reg_4902_pp0_iter11_reg;
        lshr_ln3_reg_4902_pp0_iter13_reg <= lshr_ln3_reg_4902_pp0_iter12_reg;
        lshr_ln3_reg_4902_pp0_iter14_reg <= lshr_ln3_reg_4902_pp0_iter13_reg;
        lshr_ln3_reg_4902_pp0_iter15_reg <= lshr_ln3_reg_4902_pp0_iter14_reg;
        lshr_ln3_reg_4902_pp0_iter8_reg <= lshr_ln3_reg_4902;
        lshr_ln3_reg_4902_pp0_iter9_reg <= lshr_ln3_reg_4902_pp0_iter8_reg;
        mul_ln1356_reg_5074 <= mul_ln1356_fu_2915_p2;
        or_ln1494_reg_4883 <= or_ln1494_fu_2073_p2;
        or_ln1494_reg_4883_pp0_iter10_reg <= or_ln1494_reg_4883_pp0_iter9_reg;
        or_ln1494_reg_4883_pp0_iter11_reg <= or_ln1494_reg_4883_pp0_iter10_reg;
        or_ln1494_reg_4883_pp0_iter12_reg <= or_ln1494_reg_4883_pp0_iter11_reg;
        or_ln1494_reg_4883_pp0_iter13_reg <= or_ln1494_reg_4883_pp0_iter12_reg;
        or_ln1494_reg_4883_pp0_iter14_reg <= or_ln1494_reg_4883_pp0_iter13_reg;
        or_ln1494_reg_4883_pp0_iter15_reg <= or_ln1494_reg_4883_pp0_iter14_reg;
        or_ln1494_reg_4883_pp0_iter16_reg <= or_ln1494_reg_4883_pp0_iter15_reg;
        or_ln1494_reg_4883_pp0_iter17_reg <= or_ln1494_reg_4883_pp0_iter16_reg;
        or_ln1494_reg_4883_pp0_iter18_reg <= or_ln1494_reg_4883_pp0_iter17_reg;
        or_ln1494_reg_4883_pp0_iter4_reg <= or_ln1494_reg_4883;
        or_ln1494_reg_4883_pp0_iter5_reg <= or_ln1494_reg_4883_pp0_iter4_reg;
        or_ln1494_reg_4883_pp0_iter6_reg <= or_ln1494_reg_4883_pp0_iter5_reg;
        or_ln1494_reg_4883_pp0_iter7_reg <= or_ln1494_reg_4883_pp0_iter6_reg;
        or_ln1494_reg_4883_pp0_iter8_reg <= or_ln1494_reg_4883_pp0_iter7_reg;
        or_ln1494_reg_4883_pp0_iter9_reg <= or_ln1494_reg_4883_pp0_iter8_reg;
        or_ln565_1_reg_5236 <= or_ln565_1_fu_3131_p2;
        or_ln565_2_reg_5180 <= or_ln565_2_fu_3039_p2;
        or_ln565_reg_5277 <= or_ln565_fu_3213_p2;
        r_reg_4982 <= r_fu_2368_p3;
        r_reg_4982_pp0_iter16_reg <= r_reg_4982;
        r_reg_4982_pp0_iter17_reg <= r_reg_4982_pp0_iter16_reg;
        r_reg_4982_pp0_iter18_reg <= r_reg_4982_pp0_iter17_reg;
        r_reg_4982_pp0_iter19_reg <= r_reg_4982_pp0_iter18_reg;
        tmp_13_reg_4907 <= {{mul_ln1281_fu_2183_p2[22:13]}};
        tmp_15_reg_4912 <= {{mul_ln1285_fu_2202_p2[22:13]}};
        tmp_18_reg_4917 <= {{mul_ln1289_fu_2221_p2[22:13]}};
        tmp_26_reg_5145 <= tmp_26_fu_2992_p1;
        tmp_3_reg_4972 <= tmp_3_fu_2299_p9;
        tmp_4_reg_4977 <= tmp_4_fu_2331_p9;
        tmp_reg_4967 <= tmp_fu_2267_p9;
        tpgSinTableArray_load_reg_5036 <= tpgSinTableArray_q0;
        trunc_ln1356_reg_5080 <= trunc_ln1356_fu_2921_p1;
        trunc_ln565_11_reg_4792_pp0_iter10_reg <= trunc_ln565_11_reg_4792_pp0_iter9_reg;
        trunc_ln565_11_reg_4792_pp0_iter11_reg <= trunc_ln565_11_reg_4792_pp0_iter10_reg;
        trunc_ln565_11_reg_4792_pp0_iter2_reg <= trunc_ln565_11_reg_4792_pp0_iter1_reg;
        trunc_ln565_11_reg_4792_pp0_iter3_reg <= trunc_ln565_11_reg_4792_pp0_iter2_reg;
        trunc_ln565_11_reg_4792_pp0_iter4_reg <= trunc_ln565_11_reg_4792_pp0_iter3_reg;
        trunc_ln565_11_reg_4792_pp0_iter5_reg <= trunc_ln565_11_reg_4792_pp0_iter4_reg;
        trunc_ln565_11_reg_4792_pp0_iter6_reg <= trunc_ln565_11_reg_4792_pp0_iter5_reg;
        trunc_ln565_11_reg_4792_pp0_iter7_reg <= trunc_ln565_11_reg_4792_pp0_iter6_reg;
        trunc_ln565_11_reg_4792_pp0_iter8_reg <= trunc_ln565_11_reg_4792_pp0_iter7_reg;
        trunc_ln565_11_reg_4792_pp0_iter9_reg <= trunc_ln565_11_reg_4792_pp0_iter8_reg;
        trunc_ln565_9_reg_4780_pp0_iter10_reg <= trunc_ln565_9_reg_4780_pp0_iter9_reg;
        trunc_ln565_9_reg_4780_pp0_iter11_reg <= trunc_ln565_9_reg_4780_pp0_iter10_reg;
        trunc_ln565_9_reg_4780_pp0_iter12_reg <= trunc_ln565_9_reg_4780_pp0_iter11_reg;
        trunc_ln565_9_reg_4780_pp0_iter13_reg <= trunc_ln565_9_reg_4780_pp0_iter12_reg;
        trunc_ln565_9_reg_4780_pp0_iter14_reg <= trunc_ln565_9_reg_4780_pp0_iter13_reg;
        trunc_ln565_9_reg_4780_pp0_iter15_reg <= trunc_ln565_9_reg_4780_pp0_iter14_reg;
        trunc_ln565_9_reg_4780_pp0_iter16_reg <= trunc_ln565_9_reg_4780_pp0_iter15_reg;
        trunc_ln565_9_reg_4780_pp0_iter17_reg <= trunc_ln565_9_reg_4780_pp0_iter16_reg;
        trunc_ln565_9_reg_4780_pp0_iter18_reg <= trunc_ln565_9_reg_4780_pp0_iter17_reg;
        trunc_ln565_9_reg_4780_pp0_iter19_reg <= trunc_ln565_9_reg_4780_pp0_iter18_reg;
        trunc_ln565_9_reg_4780_pp0_iter2_reg <= trunc_ln565_9_reg_4780_pp0_iter1_reg;
        trunc_ln565_9_reg_4780_pp0_iter3_reg <= trunc_ln565_9_reg_4780_pp0_iter2_reg;
        trunc_ln565_9_reg_4780_pp0_iter4_reg <= trunc_ln565_9_reg_4780_pp0_iter3_reg;
        trunc_ln565_9_reg_4780_pp0_iter5_reg <= trunc_ln565_9_reg_4780_pp0_iter4_reg;
        trunc_ln565_9_reg_4780_pp0_iter6_reg <= trunc_ln565_9_reg_4780_pp0_iter5_reg;
        trunc_ln565_9_reg_4780_pp0_iter7_reg <= trunc_ln565_9_reg_4780_pp0_iter6_reg;
        trunc_ln565_9_reg_4780_pp0_iter8_reg <= trunc_ln565_9_reg_4780_pp0_iter7_reg;
        trunc_ln565_9_reg_4780_pp0_iter9_reg <= trunc_ln565_9_reg_4780_pp0_iter8_reg;
        zext_ln1302_1_reg_5006[7 : 0] <= zext_ln1302_1_fu_2430_p1[7 : 0];
        zonePlateVDelta_load_reg_4887 <= zonePlateVDelta;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter10_phi_ln1144_reg_1434 <= ap_phi_reg_pp0_iter9_phi_ln1144_reg_1434;
        ap_phi_reg_pp0_iter10_phi_ln1165_reg_1423 <= ap_phi_reg_pp0_iter9_phi_ln1165_reg_1423;
        ap_phi_reg_pp0_iter10_phi_ln1186_reg_1412 <= ap_phi_reg_pp0_iter9_phi_ln1186_reg_1412;
        ap_phi_reg_pp0_iter10_phi_ln1207_reg_1401 <= ap_phi_reg_pp0_iter9_phi_ln1207_reg_1401;
        ap_phi_reg_pp0_iter10_phi_ln1228_reg_1390 <= ap_phi_reg_pp0_iter9_phi_ln1228_reg_1390;
        ap_phi_reg_pp0_iter10_phi_ln1504_reg_1379 <= ap_phi_reg_pp0_iter9_phi_ln1504_reg_1379;
        ap_phi_reg_pp0_iter10_phi_ln1519_reg_1368 <= ap_phi_reg_pp0_iter9_phi_ln1519_reg_1368;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter11_phi_ln1144_reg_1434 <= ap_phi_reg_pp0_iter10_phi_ln1144_reg_1434;
        ap_phi_reg_pp0_iter11_phi_ln1165_reg_1423 <= ap_phi_reg_pp0_iter10_phi_ln1165_reg_1423;
        ap_phi_reg_pp0_iter11_phi_ln1186_reg_1412 <= ap_phi_reg_pp0_iter10_phi_ln1186_reg_1412;
        ap_phi_reg_pp0_iter11_phi_ln1207_reg_1401 <= ap_phi_reg_pp0_iter10_phi_ln1207_reg_1401;
        ap_phi_reg_pp0_iter11_phi_ln1228_reg_1390 <= ap_phi_reg_pp0_iter10_phi_ln1228_reg_1390;
        ap_phi_reg_pp0_iter11_phi_ln1504_reg_1379 <= ap_phi_reg_pp0_iter10_phi_ln1504_reg_1379;
        ap_phi_reg_pp0_iter11_phi_ln1519_reg_1368 <= ap_phi_reg_pp0_iter10_phi_ln1519_reg_1368;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter11 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter12_phi_ln1144_reg_1434 <= ap_phi_reg_pp0_iter11_phi_ln1144_reg_1434;
        ap_phi_reg_pp0_iter12_phi_ln1165_reg_1423 <= ap_phi_reg_pp0_iter11_phi_ln1165_reg_1423;
        ap_phi_reg_pp0_iter12_phi_ln1186_reg_1412 <= ap_phi_reg_pp0_iter11_phi_ln1186_reg_1412;
        ap_phi_reg_pp0_iter12_phi_ln1207_reg_1401 <= ap_phi_reg_pp0_iter11_phi_ln1207_reg_1401;
        ap_phi_reg_pp0_iter12_phi_ln1228_reg_1390 <= ap_phi_reg_pp0_iter11_phi_ln1228_reg_1390;
        ap_phi_reg_pp0_iter12_phi_ln1504_reg_1379 <= ap_phi_reg_pp0_iter11_phi_ln1504_reg_1379;
        ap_phi_reg_pp0_iter12_phi_ln1519_reg_1368 <= ap_phi_reg_pp0_iter11_phi_ln1519_reg_1368;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter12 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter13_phi_ln1144_reg_1434 <= ap_phi_reg_pp0_iter12_phi_ln1144_reg_1434;
        ap_phi_reg_pp0_iter13_phi_ln1165_reg_1423 <= ap_phi_reg_pp0_iter12_phi_ln1165_reg_1423;
        ap_phi_reg_pp0_iter13_phi_ln1186_reg_1412 <= ap_phi_reg_pp0_iter12_phi_ln1186_reg_1412;
        ap_phi_reg_pp0_iter13_phi_ln1207_reg_1401 <= ap_phi_reg_pp0_iter12_phi_ln1207_reg_1401;
        ap_phi_reg_pp0_iter13_phi_ln1228_reg_1390 <= ap_phi_reg_pp0_iter12_phi_ln1228_reg_1390;
        ap_phi_reg_pp0_iter13_phi_ln1504_reg_1379 <= ap_phi_reg_pp0_iter12_phi_ln1504_reg_1379;
        ap_phi_reg_pp0_iter13_phi_ln1519_reg_1368 <= ap_phi_reg_pp0_iter12_phi_ln1519_reg_1368;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter14_phi_ln1144_reg_1434 <= ap_phi_reg_pp0_iter13_phi_ln1144_reg_1434;
        ap_phi_reg_pp0_iter14_phi_ln1165_reg_1423 <= ap_phi_reg_pp0_iter13_phi_ln1165_reg_1423;
        ap_phi_reg_pp0_iter14_phi_ln1186_reg_1412 <= ap_phi_reg_pp0_iter13_phi_ln1186_reg_1412;
        ap_phi_reg_pp0_iter14_phi_ln1207_reg_1401 <= ap_phi_reg_pp0_iter13_phi_ln1207_reg_1401;
        ap_phi_reg_pp0_iter14_phi_ln1228_reg_1390 <= ap_phi_reg_pp0_iter13_phi_ln1228_reg_1390;
        ap_phi_reg_pp0_iter14_phi_ln1504_reg_1379 <= ap_phi_reg_pp0_iter13_phi_ln1504_reg_1379;
        ap_phi_reg_pp0_iter14_phi_ln1519_reg_1368 <= ap_phi_reg_pp0_iter13_phi_ln1519_reg_1368;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter14 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter15_phi_ln1144_reg_1434 <= ap_phi_reg_pp0_iter14_phi_ln1144_reg_1434;
        ap_phi_reg_pp0_iter15_phi_ln1165_reg_1423 <= ap_phi_reg_pp0_iter14_phi_ln1165_reg_1423;
        ap_phi_reg_pp0_iter15_phi_ln1186_reg_1412 <= ap_phi_reg_pp0_iter14_phi_ln1186_reg_1412;
        ap_phi_reg_pp0_iter15_phi_ln1207_reg_1401 <= ap_phi_reg_pp0_iter14_phi_ln1207_reg_1401;
        ap_phi_reg_pp0_iter15_phi_ln1228_reg_1390 <= ap_phi_reg_pp0_iter14_phi_ln1228_reg_1390;
        ap_phi_reg_pp0_iter15_phi_ln1504_reg_1379 <= ap_phi_reg_pp0_iter14_phi_ln1504_reg_1379;
        ap_phi_reg_pp0_iter15_phi_ln1519_reg_1368 <= ap_phi_reg_pp0_iter14_phi_ln1519_reg_1368;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter15 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter16_phi_ln1144_reg_1434 <= ap_phi_reg_pp0_iter15_phi_ln1144_reg_1434;
        ap_phi_reg_pp0_iter16_phi_ln1165_reg_1423 <= ap_phi_reg_pp0_iter15_phi_ln1165_reg_1423;
        ap_phi_reg_pp0_iter16_phi_ln1186_reg_1412 <= ap_phi_reg_pp0_iter15_phi_ln1186_reg_1412;
        ap_phi_reg_pp0_iter16_phi_ln1207_reg_1401 <= ap_phi_reg_pp0_iter15_phi_ln1207_reg_1401;
        ap_phi_reg_pp0_iter16_phi_ln1228_reg_1390 <= ap_phi_reg_pp0_iter15_phi_ln1228_reg_1390;
        ap_phi_reg_pp0_iter16_phi_ln1504_reg_1379 <= ap_phi_reg_pp0_iter15_phi_ln1504_reg_1379;
        ap_phi_reg_pp0_iter16_phi_ln1519_reg_1368 <= ap_phi_reg_pp0_iter15_phi_ln1519_reg_1368;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter17_phi_ln1144_reg_1434 <= ap_phi_reg_pp0_iter16_phi_ln1144_reg_1434;
        ap_phi_reg_pp0_iter17_phi_ln1165_reg_1423 <= ap_phi_reg_pp0_iter16_phi_ln1165_reg_1423;
        ap_phi_reg_pp0_iter17_phi_ln1186_reg_1412 <= ap_phi_reg_pp0_iter16_phi_ln1186_reg_1412;
        ap_phi_reg_pp0_iter17_phi_ln1207_reg_1401 <= ap_phi_reg_pp0_iter16_phi_ln1207_reg_1401;
        ap_phi_reg_pp0_iter17_phi_ln1228_reg_1390 <= ap_phi_reg_pp0_iter16_phi_ln1228_reg_1390;
        ap_phi_reg_pp0_iter17_phi_ln1504_reg_1379 <= ap_phi_reg_pp0_iter16_phi_ln1504_reg_1379;
        ap_phi_reg_pp0_iter17_phi_ln1519_reg_1368 <= ap_phi_reg_pp0_iter16_phi_ln1519_reg_1368;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter18_phi_ln1144_reg_1434 <= ap_phi_reg_pp0_iter17_phi_ln1144_reg_1434;
        ap_phi_reg_pp0_iter18_phi_ln1165_reg_1423 <= ap_phi_reg_pp0_iter17_phi_ln1165_reg_1423;
        ap_phi_reg_pp0_iter18_phi_ln1186_reg_1412 <= ap_phi_reg_pp0_iter17_phi_ln1186_reg_1412;
        ap_phi_reg_pp0_iter18_phi_ln1207_reg_1401 <= ap_phi_reg_pp0_iter17_phi_ln1207_reg_1401;
        ap_phi_reg_pp0_iter18_phi_ln1228_reg_1390 <= ap_phi_reg_pp0_iter17_phi_ln1228_reg_1390;
        ap_phi_reg_pp0_iter18_phi_ln1504_reg_1379 <= ap_phi_reg_pp0_iter17_phi_ln1504_reg_1379;
        ap_phi_reg_pp0_iter18_phi_ln1519_reg_1368 <= ap_phi_reg_pp0_iter17_phi_ln1519_reg_1368;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter1_hHatch_reg_1346 <= ap_phi_reg_pp0_iter0_hHatch_reg_1346;
        ap_phi_reg_pp0_iter1_phi_ln1504_reg_1379 <= ap_phi_reg_pp0_iter0_phi_ln1504_reg_1379;
        ap_phi_reg_pp0_iter1_phi_ln1519_reg_1368 <= ap_phi_reg_pp0_iter0_phi_ln1519_reg_1368;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter2_hHatch_reg_1346 <= ap_phi_reg_pp0_iter1_hHatch_reg_1346;
        ap_phi_reg_pp0_iter2_phi_ln1144_reg_1434 <= ap_phi_reg_pp0_iter1_phi_ln1144_reg_1434;
        ap_phi_reg_pp0_iter2_phi_ln1165_reg_1423 <= ap_phi_reg_pp0_iter1_phi_ln1165_reg_1423;
        ap_phi_reg_pp0_iter2_phi_ln1186_reg_1412 <= ap_phi_reg_pp0_iter1_phi_ln1186_reg_1412;
        ap_phi_reg_pp0_iter2_phi_ln1207_reg_1401 <= ap_phi_reg_pp0_iter1_phi_ln1207_reg_1401;
        ap_phi_reg_pp0_iter2_phi_ln1228_reg_1390 <= ap_phi_reg_pp0_iter1_phi_ln1228_reg_1390;
        ap_phi_reg_pp0_iter2_phi_ln1504_reg_1379 <= ap_phi_reg_pp0_iter1_phi_ln1504_reg_1379;
        ap_phi_reg_pp0_iter2_phi_ln1519_reg_1368 <= ap_phi_reg_pp0_iter1_phi_ln1519_reg_1368;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter3_phi_ln1144_reg_1434 <= ap_phi_reg_pp0_iter2_phi_ln1144_reg_1434;
        ap_phi_reg_pp0_iter3_phi_ln1165_reg_1423 <= ap_phi_reg_pp0_iter2_phi_ln1165_reg_1423;
        ap_phi_reg_pp0_iter3_phi_ln1186_reg_1412 <= ap_phi_reg_pp0_iter2_phi_ln1186_reg_1412;
        ap_phi_reg_pp0_iter3_phi_ln1207_reg_1401 <= ap_phi_reg_pp0_iter2_phi_ln1207_reg_1401;
        ap_phi_reg_pp0_iter3_phi_ln1228_reg_1390 <= ap_phi_reg_pp0_iter2_phi_ln1228_reg_1390;
        ap_phi_reg_pp0_iter3_phi_ln1504_reg_1379 <= ap_phi_reg_pp0_iter2_phi_ln1504_reg_1379;
        ap_phi_reg_pp0_iter3_phi_ln1519_reg_1368 <= ap_phi_reg_pp0_iter2_phi_ln1519_reg_1368;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter4_phi_ln1144_reg_1434 <= ap_phi_reg_pp0_iter3_phi_ln1144_reg_1434;
        ap_phi_reg_pp0_iter4_phi_ln1165_reg_1423 <= ap_phi_reg_pp0_iter3_phi_ln1165_reg_1423;
        ap_phi_reg_pp0_iter4_phi_ln1186_reg_1412 <= ap_phi_reg_pp0_iter3_phi_ln1186_reg_1412;
        ap_phi_reg_pp0_iter4_phi_ln1207_reg_1401 <= ap_phi_reg_pp0_iter3_phi_ln1207_reg_1401;
        ap_phi_reg_pp0_iter4_phi_ln1228_reg_1390 <= ap_phi_reg_pp0_iter3_phi_ln1228_reg_1390;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter5_phi_ln1144_reg_1434 <= ap_phi_reg_pp0_iter4_phi_ln1144_reg_1434;
        ap_phi_reg_pp0_iter5_phi_ln1165_reg_1423 <= ap_phi_reg_pp0_iter4_phi_ln1165_reg_1423;
        ap_phi_reg_pp0_iter5_phi_ln1186_reg_1412 <= ap_phi_reg_pp0_iter4_phi_ln1186_reg_1412;
        ap_phi_reg_pp0_iter5_phi_ln1207_reg_1401 <= ap_phi_reg_pp0_iter4_phi_ln1207_reg_1401;
        ap_phi_reg_pp0_iter5_phi_ln1228_reg_1390 <= ap_phi_reg_pp0_iter4_phi_ln1228_reg_1390;
        ap_phi_reg_pp0_iter5_phi_ln1504_reg_1379 <= ap_phi_reg_pp0_iter4_phi_ln1504_reg_1379;
        ap_phi_reg_pp0_iter5_phi_ln1519_reg_1368 <= ap_phi_reg_pp0_iter4_phi_ln1519_reg_1368;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter6_phi_ln1144_reg_1434 <= ap_phi_reg_pp0_iter5_phi_ln1144_reg_1434;
        ap_phi_reg_pp0_iter6_phi_ln1165_reg_1423 <= ap_phi_reg_pp0_iter5_phi_ln1165_reg_1423;
        ap_phi_reg_pp0_iter6_phi_ln1186_reg_1412 <= ap_phi_reg_pp0_iter5_phi_ln1186_reg_1412;
        ap_phi_reg_pp0_iter6_phi_ln1207_reg_1401 <= ap_phi_reg_pp0_iter5_phi_ln1207_reg_1401;
        ap_phi_reg_pp0_iter6_phi_ln1228_reg_1390 <= ap_phi_reg_pp0_iter5_phi_ln1228_reg_1390;
        ap_phi_reg_pp0_iter6_phi_ln1504_reg_1379 <= ap_phi_reg_pp0_iter5_phi_ln1504_reg_1379;
        ap_phi_reg_pp0_iter6_phi_ln1519_reg_1368 <= ap_phi_reg_pp0_iter5_phi_ln1519_reg_1368;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter7_phi_ln1144_reg_1434 <= ap_phi_reg_pp0_iter6_phi_ln1144_reg_1434;
        ap_phi_reg_pp0_iter7_phi_ln1165_reg_1423 <= ap_phi_reg_pp0_iter6_phi_ln1165_reg_1423;
        ap_phi_reg_pp0_iter7_phi_ln1186_reg_1412 <= ap_phi_reg_pp0_iter6_phi_ln1186_reg_1412;
        ap_phi_reg_pp0_iter7_phi_ln1207_reg_1401 <= ap_phi_reg_pp0_iter6_phi_ln1207_reg_1401;
        ap_phi_reg_pp0_iter7_phi_ln1228_reg_1390 <= ap_phi_reg_pp0_iter6_phi_ln1228_reg_1390;
        ap_phi_reg_pp0_iter7_phi_ln1504_reg_1379 <= ap_phi_reg_pp0_iter6_phi_ln1504_reg_1379;
        ap_phi_reg_pp0_iter7_phi_ln1519_reg_1368 <= ap_phi_reg_pp0_iter6_phi_ln1519_reg_1368;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter8_phi_ln1144_reg_1434 <= ap_phi_reg_pp0_iter7_phi_ln1144_reg_1434;
        ap_phi_reg_pp0_iter8_phi_ln1165_reg_1423 <= ap_phi_reg_pp0_iter7_phi_ln1165_reg_1423;
        ap_phi_reg_pp0_iter8_phi_ln1186_reg_1412 <= ap_phi_reg_pp0_iter7_phi_ln1186_reg_1412;
        ap_phi_reg_pp0_iter8_phi_ln1207_reg_1401 <= ap_phi_reg_pp0_iter7_phi_ln1207_reg_1401;
        ap_phi_reg_pp0_iter8_phi_ln1228_reg_1390 <= ap_phi_reg_pp0_iter7_phi_ln1228_reg_1390;
        ap_phi_reg_pp0_iter8_phi_ln1504_reg_1379 <= ap_phi_reg_pp0_iter7_phi_ln1504_reg_1379;
        ap_phi_reg_pp0_iter8_phi_ln1519_reg_1368 <= ap_phi_reg_pp0_iter7_phi_ln1519_reg_1368;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        ap_phi_reg_pp0_iter9_phi_ln1144_reg_1434 <= ap_phi_reg_pp0_iter8_phi_ln1144_reg_1434;
        ap_phi_reg_pp0_iter9_phi_ln1165_reg_1423 <= ap_phi_reg_pp0_iter8_phi_ln1165_reg_1423;
        ap_phi_reg_pp0_iter9_phi_ln1186_reg_1412 <= ap_phi_reg_pp0_iter8_phi_ln1186_reg_1412;
        ap_phi_reg_pp0_iter9_phi_ln1207_reg_1401 <= ap_phi_reg_pp0_iter8_phi_ln1207_reg_1401;
        ap_phi_reg_pp0_iter9_phi_ln1228_reg_1390 <= ap_phi_reg_pp0_iter8_phi_ln1228_reg_1390;
        ap_phi_reg_pp0_iter9_phi_ln1504_reg_1379 <= ap_phi_reg_pp0_iter8_phi_ln1504_reg_1379;
        ap_phi_reg_pp0_iter9_phi_ln1519_reg_1368 <= ap_phi_reg_pp0_iter8_phi_ln1519_reg_1368;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2541_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bSerie <= lfsr_b_1_fu_3631_p3;
        gSerie <= lfsr_g_1_fu_3595_p3;
        rSerie <= lfsr_r_1_fu_3559_p3;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarArray_ce0_local = 1'b1;
    end else begin
        DPtpgBarArray_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelRgb_CEA_b_ce0_local = 1'b1;
    end else begin
        DPtpgBarSelRgb_CEA_b_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelRgb_CEA_g_ce0_local = 1'b1;
    end else begin
        DPtpgBarSelRgb_CEA_g_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelRgb_CEA_r_ce0_local = 1'b1;
    end else begin
        DPtpgBarSelRgb_CEA_r_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelRgb_VESA_b_ce0_local = 1'b1;
    end else begin
        DPtpgBarSelRgb_VESA_b_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelRgb_VESA_g_ce0_local = 1'b1;
    end else begin
        DPtpgBarSelRgb_VESA_g_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelRgb_VESA_r_ce0_local = 1'b1;
    end else begin
        DPtpgBarSelRgb_VESA_r_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelYuv_601_u_ce0_local = 1'b1;
    end else begin
        DPtpgBarSelYuv_601_u_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelYuv_601_v_ce0_local = 1'b1;
    end else begin
        DPtpgBarSelYuv_601_v_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelYuv_601_y_ce0_local = 1'b1;
    end else begin
        DPtpgBarSelYuv_601_y_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelYuv_709_u_ce0_local = 1'b1;
    end else begin
        DPtpgBarSelYuv_709_u_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelYuv_709_v_ce0_local = 1'b1;
    end else begin
        DPtpgBarSelYuv_709_v_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        DPtpgBarSelYuv_709_y_ce0_local = 1'b1;
    end else begin
        DPtpgBarSelYuv_709_y_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln565_fu_1533_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter20_reg == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b0) & (ap_enable_reg_pp0_iter20 == 1'b0) & (ap_enable_reg_pp0_iter19 == 1'b0) & (ap_enable_reg_pp0_iter18 == 1'b0) & (ap_enable_reg_pp0_iter17 == 1'b0) & (ap_enable_reg_pp0_iter16 == 1'b0) & (ap_enable_reg_pp0_iter15 == 1'b0) & (ap_enable_reg_pp0_iter14 == 1'b0) & (ap_enable_reg_pp0_iter13 == 1'b0) & (ap_enable_reg_pp0_iter12 == 1'b0) & (ap_enable_reg_pp0_iter11 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_sig_allocacmp_x_4 = 16'd0;
    end else begin
        ap_sig_allocacmp_x_4 = x_fu_484;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        bckgndYUV_blk_n = bckgndYUV_full_n;
    end else begin
        bckgndYUV_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bckgndYUV_write_local = 1'b1;
    end else begin
        bckgndYUV_write_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        blkYuv_1_ce0_local = 1'b1;
    end else begin
        blkYuv_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        blkYuv_ce0_local = 1'b1;
    end else begin
        blkYuv_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        bluYuv_ce0_local = 1'b1;
    end else begin
        bluYuv_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grnYuv_ce0_local = 1'b1;
    end else begin
        grnYuv_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1733_ce = 1'b1;
    end else begin
        grp_fu_1733_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1739_ce = 1'b1;
    end else begin
        grp_fu_1739_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_1745_ce = 1'b1;
    end else begin
        grp_fu_1745_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_4480_ce = 1'b1;
    end else begin
        grp_fu_4480_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_4489_ce = 1'b1;
    end else begin
        grp_fu_4489_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_4497_ce = 1'b1;
    end else begin
        grp_fu_4497_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_4506_ce = 1'b1;
    end else begin
        grp_fu_4506_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_4514_ce = 1'b1;
    end else begin
        grp_fu_4514_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_4524_ce = 1'b1;
    end else begin
        grp_fu_4524_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_4534_ce = 1'b1;
    end else begin
        grp_fu_4534_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_4542_ce = 1'b1;
    end else begin
        grp_fu_4542_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        grp_fu_4550_ce = 1'b1;
    end else begin
        grp_fu_4550_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp212))) begin
        grp_reg_ap_uint_10_s_fu_1988_ap_ce = 1'b1;
    end else begin
        grp_reg_ap_uint_10_s_fu_1988_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp254))) begin
        grp_reg_int_s_fu_2088_ap_ce = 1'b1;
    end else begin
        grp_reg_int_s_fu_2088_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred2347_state18 == 1'b1)) begin
            hBarSel_0 = 3'd0;
        end else if ((ap_predicate_pred2373_state18 == 1'b1)) begin
            hBarSel_0 = add_ln1412_fu_2714_p2;
        end else begin
            hBarSel_0 = 'bx;
        end
    end else begin
        hBarSel_0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred2347_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred2373_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        hBarSel_0_ap_vld = 1'b1;
    end else begin
        hBarSel_0_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred2347_state18 == 1'b1)) begin
            hBarSel_0_loc_1_out_o = 8'd0;
        end else if ((ap_predicate_pred2373_state18 == 1'b1)) begin
            hBarSel_0_loc_1_out_o = zext_ln1412_fu_2720_p1;
        end else begin
            hBarSel_0_loc_1_out_o = hBarSel_0_loc_1_out_i;
        end
    end else begin
        hBarSel_0_loc_1_out_o = hBarSel_0_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred2347_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred2373_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        hBarSel_0_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        hBarSel_0_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred2399_state18 == 1'b1)) begin
            hBarSel_3_0 = 3'd0;
        end else if ((ap_predicate_pred2423_state18 == 1'b1)) begin
            hBarSel_3_0 = add_ln1593_fu_2632_p2;
        end else begin
            hBarSel_3_0 = 'bx;
        end
    end else begin
        hBarSel_3_0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred2399_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred2423_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        hBarSel_3_0_ap_vld = 1'b1;
    end else begin
        hBarSel_3_0_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred2399_state18 == 1'b1)) begin
            hBarSel_3_0_loc_1_out_o = 8'd0;
        end else if ((ap_predicate_pred2423_state18 == 1'b1)) begin
            hBarSel_3_0_loc_1_out_o = zext_ln1593_fu_2638_p1;
        end else begin
            hBarSel_3_0_loc_1_out_o = hBarSel_3_0_loc_1_out_i;
        end
    end else begin
        hBarSel_3_0_loc_1_out_o = hBarSel_3_0_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred2399_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred2423_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        hBarSel_3_0_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        hBarSel_3_0_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred2305_state19 == 1'b1)) begin
            hBarSel_4_0 = empty;
        end else if ((ap_predicate_pred2299_state19 == 1'b1)) begin
            hBarSel_4_0 = zext_ln1257_fu_2931_p1;
        end else begin
            hBarSel_4_0 = 'bx;
        end
    end else begin
        hBarSel_4_0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter18 == 1'b1) & (ap_predicate_pred2305_state19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter18 == 1'b1) & (ap_predicate_pred2299_state19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        hBarSel_4_0_ap_vld = 1'b1;
    end else begin
        hBarSel_4_0_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred2305_state19 == 1'b1)) begin
            hBarSel_4_0_loc_1_out_o = empty;
        end else if ((ap_predicate_pred2299_state19 == 1'b1)) begin
            hBarSel_4_0_loc_1_out_o = zext_ln1257_fu_2931_p1;
        end else begin
            hBarSel_4_0_loc_1_out_o = hBarSel_4_0_loc_1_out_i;
        end
    end else begin
        hBarSel_4_0_loc_1_out_o = hBarSel_4_0_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter18 == 1'b1) & (ap_predicate_pred2305_state19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter18 == 1'b1) & (ap_predicate_pred2299_state19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        hBarSel_4_0_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        hBarSel_4_0_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred2483_state18 == 1'b1)) begin
            hBarSel_5_0 = 3'd0;
        end else if ((1'b1 == ap_condition_2480)) begin
            hBarSel_5_0 = add_ln1775_fu_2542_p2;
        end else begin
            hBarSel_5_0 = 'bx;
        end
    end else begin
        hBarSel_5_0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred2483_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter17 == 1'b1) & (patternId_val_read_reg_4679 == 8'd19) & (icmp_ln1768_fu_2524_p2 == 1'd0) & (icmp_ln1072_reg_4774_pp0_iter16_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        hBarSel_5_0_ap_vld = 1'b1;
    end else begin
        hBarSel_5_0_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred2483_state18 == 1'b1)) begin
            hBarSel_5_0_loc_1_out_o = 8'd0;
        end else if ((1'b1 == ap_condition_2480)) begin
            hBarSel_5_0_loc_1_out_o = zext_ln1775_fu_2548_p1;
        end else begin
            hBarSel_5_0_loc_1_out_o = hBarSel_5_0_loc_1_out_i;
        end
    end else begin
        hBarSel_5_0_loc_1_out_o = hBarSel_5_0_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred2483_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter17 == 1'b1) & (patternId_val_read_reg_4679 == 8'd19) & (icmp_ln1768_fu_2524_p2 == 1'd0) & (icmp_ln1072_reg_4774_pp0_iter16_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        hBarSel_5_0_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        hBarSel_5_0_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter20_reg == 1'b1) & (icmp_ln565_reg_4765_pp0_iter19_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        hdata_flag_1_out_ap_vld = 1'b1;
    end else begin
        hdata_flag_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2389_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        hdata_loc_1_out_o = zext_ln693_fu_3829_p1;
    end else begin
        hdata_loc_1_out_o = hdata_loc_1_out_i;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2389_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        hdata_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        hdata_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2389_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        hdata_new_1_out_ap_vld = 1'b1;
    end else begin
        hdata_new_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2253_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        outpix_0_0_0_0_0_load212_out_o = select_ln1072_fu_4387_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2269_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        outpix_0_0_0_0_0_load212_out_o = empty_91_fu_4358_p1;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2703_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        outpix_0_0_0_0_0_load212_out_o = rampStart_1;
    end else if ((((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2246_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2690_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        outpix_0_0_0_0_0_load212_out_o = conv2_i_i10_i236;
    end else if ((((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2241_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2678_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        outpix_0_0_0_0_0_load212_out_o = conv2_i_i10_i239;
    end else if ((((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2236_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2666_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        outpix_0_0_0_0_0_load212_out_o = conv2_i_i10_i254_cast_cast_cast_cast_cast_cast_reg_4747;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2231_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        outpix_0_0_0_0_0_load212_out_o = 8'd0;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2653_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        outpix_0_0_0_0_0_load212_out_o = 8'd0;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2226_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        outpix_0_0_0_0_0_load212_out_o = 8'd255;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2640_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        outpix_0_0_0_0_0_load212_out_o = 8'd255;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2213_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        outpix_0_0_0_0_0_load212_out_o = phi_ln1260_fu_4110_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred1820_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        outpix_0_0_0_0_0_load212_out_o = add_ln1359_reg_5246;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2144_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        outpix_0_0_0_0_0_load212_out_o = phi_ln1418_fu_4018_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2606_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        outpix_0_0_0_0_0_load212_out_o = 8'd255;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2600_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        outpix_0_0_0_0_0_load212_out_o = 8'd255;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2592_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        outpix_0_0_0_0_0_load212_out_o = 8'd0;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2586_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        outpix_0_0_0_0_0_load212_out_o = 8'd0;
    end else if ((((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2577_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2568_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2558_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        outpix_0_0_0_0_0_load212_out_o = r_2_fu_3892_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2389_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        outpix_0_0_0_0_0_load212_out_o = select_ln1532_fu_3810_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2138_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        outpix_0_0_0_0_0_load212_out_o = phi_ln1599_fu_3745_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2541_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        outpix_0_0_0_0_0_load212_out_o = trunc_ln_fu_3649_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2439_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        outpix_0_0_0_0_0_load212_out_o = tmp_6_fu_3467_p9;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2529_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        outpix_0_0_0_0_0_load212_out_o = select_ln718_fu_3408_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2170_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        outpix_0_0_0_0_0_load212_out_o = sext_ln1784_fu_3378_p1;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2165_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        outpix_0_0_0_0_0_load212_out_o = pix_7_cast_fu_3348_p1;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2158_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        outpix_0_0_0_0_0_load212_out_o = DPtpgBarSelYuv_601_y_q0;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2153_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        outpix_0_0_0_0_0_load212_out_o = DPtpgBarSelYuv_709_y_q0;
    end else begin
        outpix_0_0_0_0_0_load212_out_o = outpix_0_0_0_0_0_load212_out_i;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2213_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2144_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2138_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2703_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2246_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2690_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2241_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2678_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2236_state21 == 
    1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2666_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2231_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2653_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2226_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2640_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred1820_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2606_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2600_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 
    == 1'b1) & (ap_predicate_pred2592_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2586_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2577_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2568_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2558_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2541_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2439_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2529_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2170_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) 
    | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2165_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2158_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2153_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2389_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2269_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2253_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        outpix_0_0_0_0_0_load212_out_o_ap_vld = 1'b1;
    end else begin
        outpix_0_0_0_0_0_load212_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2253_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        outpix_0_1_0_0_0_load214_out_o = select_ln1079_fu_4393_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2269_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        outpix_0_1_0_0_0_load214_out_o = select_ln1107_fu_4362_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2703_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        outpix_0_1_0_0_0_load214_out_o = cond_i235;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2246_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        outpix_0_1_0_0_0_load214_out_o = redYuv_q0;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2690_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        outpix_0_1_0_0_0_load214_out_o = 8'd0;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2241_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        outpix_0_1_0_0_0_load214_out_o = grnYuv_q0;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2678_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        outpix_0_1_0_0_0_load214_out_o = 8'd255;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2236_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        outpix_0_1_0_0_0_load214_out_o = bluYuv_q0;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2666_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        outpix_0_1_0_0_0_load214_out_o = 8'd0;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2231_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        outpix_0_1_0_0_0_load214_out_o = blkYuv_q0;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2653_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        outpix_0_1_0_0_0_load214_out_o = 8'd0;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2226_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        outpix_0_1_0_0_0_load214_out_o = whiYuv_q0;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2640_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        outpix_0_1_0_0_0_load214_out_o = 8'd255;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2213_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        outpix_0_1_0_0_0_load214_out_o = phi_ln_fu_4127_p9;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred1820_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        outpix_0_1_0_0_0_load214_out_o = select_ln1361_fu_4083_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2144_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        outpix_0_1_0_0_0_load214_out_o = phi_ln1_fu_4035_p9;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2606_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        outpix_0_1_0_0_0_load214_out_o = whiYuv_1_q0;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2600_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        outpix_0_1_0_0_0_load214_out_o = 8'd255;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2592_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        outpix_0_1_0_0_0_load214_out_o = blkYuv_1_q0;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2586_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        outpix_0_1_0_0_0_load214_out_o = 8'd0;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2577_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        outpix_0_1_0_0_0_load214_out_o = b_2_reg_5061_pp0_iter19_reg;
    end else if ((((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2568_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2558_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        outpix_0_1_0_0_0_load214_out_o = g_2_reg_5195;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2389_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        outpix_0_1_0_0_0_load214_out_o = select_ln1540_fu_3816_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2138_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        outpix_0_1_0_0_0_load214_out_o = phi_ln2_fu_3762_p9;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2541_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        outpix_0_1_0_0_0_load214_out_o = select_ln1862_fu_3697_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2439_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        outpix_0_1_0_0_0_load214_out_o = select_ln1660_fu_3488_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2529_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        outpix_0_1_0_0_0_load214_out_o = select_ln718_fu_3408_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2170_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        outpix_0_1_0_0_0_load214_out_o = sext_ln1785_fu_3382_p1;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2165_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        outpix_0_1_0_0_0_load214_out_o = pix_8_cast_fu_3352_p1;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2158_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        outpix_0_1_0_0_0_load214_out_o = pix_11_fu_3322_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2153_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        outpix_0_1_0_0_0_load214_out_o = pix_14_fu_3296_p3;
    end else begin
        outpix_0_1_0_0_0_load214_out_o = outpix_0_1_0_0_0_load214_out_i;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2213_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2144_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2138_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2703_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2246_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2690_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2241_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2678_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2236_state21 == 
    1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2666_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2231_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2653_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2226_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2640_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred1820_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2606_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2600_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 
    == 1'b1) & (ap_predicate_pred2592_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2586_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2577_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2568_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2558_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2541_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2439_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2529_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2170_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) 
    | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2165_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2158_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2153_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2389_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2269_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2253_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        outpix_0_1_0_0_0_load214_out_o_ap_vld = 1'b1;
    end else begin
        outpix_0_1_0_0_0_load214_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2253_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        outpix_0_2_0_0_0_load216_out_o = select_ln1079_fu_4393_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2269_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        outpix_0_2_0_0_0_load216_out_o = select_ln1107_fu_4362_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2703_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        outpix_0_2_0_0_0_load216_out_o = cond_i235;
    end else if ((((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2246_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2690_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        outpix_0_2_0_0_0_load216_out_o = conv2_i_i_i_cast_cast_reg_4753;
    end else if ((((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2241_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2678_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        outpix_0_2_0_0_0_load216_out_o = conv2_i_i_i240_cast_cast_cast_reg_4759;
    end else if ((((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2236_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2666_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        outpix_0_2_0_0_0_load216_out_o = conv2_i_i_i255;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2214_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        outpix_0_2_0_0_0_load216_out_o = tpgBarSelRgb_b_load_cast_fu_4165_p1;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred1820_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        outpix_0_2_0_0_0_load216_out_o = select_ln1361_fu_4083_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2200_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        outpix_0_2_0_0_0_load216_out_o = tpgBarSelRgb_b_load_1_cast_fu_4073_p1;
    end else if ((((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2226_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2640_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2606_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2600_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        outpix_0_2_0_0_0_load216_out_o = conv2_i_i_i282;
    end else if ((((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2231_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2653_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2592_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2586_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        outpix_0_2_0_0_0_load216_out_o = conv2_i_i_i268;
    end else if ((((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2577_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2568_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2558_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        outpix_0_2_0_0_0_load216_out_o = b_2_reg_5061_pp0_iter19_reg;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2389_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        outpix_0_2_0_0_0_load216_out_o = select_ln1540_fu_3816_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2175_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        outpix_0_2_0_0_0_load216_out_o = tpgBarSelRgb_b_load_2_cast_fu_3800_p1;
    end else if ((((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2218_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2204_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2179_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0)))) begin
        outpix_0_2_0_0_0_load216_out_o = tpgBarSelYuv_v_q0;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2541_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        outpix_0_2_0_0_0_load216_out_o = tmp_1_fu_3671_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2439_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        outpix_0_2_0_0_0_load216_out_o = tmp_2_fu_3433_p9;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2529_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        outpix_0_2_0_0_0_load216_out_o = select_ln718_fu_3408_p3;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2170_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        outpix_0_2_0_0_0_load216_out_o = sext_ln1786_fu_3386_p1;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2165_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        outpix_0_2_0_0_0_load216_out_o = pix_9_cast_fu_3356_p1;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2158_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        outpix_0_2_0_0_0_load216_out_o = DPtpgBarSelYuv_601_v_q0;
    end else if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2153_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        outpix_0_2_0_0_0_load216_out_o = DPtpgBarSelYuv_709_v_q0;
    end else begin
        outpix_0_2_0_0_0_load216_out_o = outpix_0_2_0_0_0_load216_out_i;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2703_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2246_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2690_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2241_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2678_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2236_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2666_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2231_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2653_state21 == 
    1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2226_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2640_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2214_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2218_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred1820_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2200_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2204_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2606_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 
    == 1'b1) & (ap_predicate_pred2600_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2592_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2586_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2577_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2568_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2558_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2175_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2179_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2541_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) 
    | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2439_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2529_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2170_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2165_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2158_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2153_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2389_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2269_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2253_state21 == 
    1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        outpix_0_2_0_0_0_load216_out_o_ap_vld = 1'b1;
    end else begin
        outpix_0_2_0_0_0_load216_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred2279_state20 == 1'b1)) begin
            rampVal = rampStart_1;
        end else if ((ap_predicate_pred2273_state20 == 1'b1)) begin
            rampVal = add_ln1101_fu_3244_p2;
        end else begin
            rampVal = 'bx;
        end
    end else begin
        rampVal = 'bx;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter20_reg == 1'b1) & (icmp_ln565_reg_4765_pp0_iter19_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rampVal_2_flag_1_out_ap_vld = 1'b1;
    end else begin
        rampVal_2_flag_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2439_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        rampVal_2_loc_1_out_o = add_ln1664_fu_2996_p2;
    end else begin
        rampVal_2_loc_1_out_o = rampVal_2_loc_1_out_i;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2439_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rampVal_2_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        rampVal_2_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2439_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rampVal_2_new_1_out_ap_vld = 1'b1;
    end else begin
        rampVal_2_new_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready_pp0_iter20_reg == 1'b1) & (icmp_ln565_reg_4765_pp0_iter19_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rampVal_3_flag_1_out_ap_vld = 1'b1;
    end else begin
        rampVal_3_flag_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2253_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        rampVal_3_loc_1_out_o = zext_ln589_fu_4406_p1;
    end else begin
        rampVal_3_loc_1_out_o = rampVal_3_loc_1_out_i;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2253_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rampVal_3_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        rampVal_3_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter20 == 1'b1) & (ap_predicate_pred2253_state21 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        rampVal_3_new_1_out_ap_vld = 1'b1;
    end else begin
        rampVal_3_new_1_out_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2279_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2273_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rampVal_ap_vld = 1'b1;
    end else begin
        rampVal_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred2279_state20 == 1'b1)) begin
            rampVal_loc_1_out_o = conv2_i_i10_i233_cast_cast_reg_4742;
        end else if ((ap_predicate_pred2273_state20 == 1'b1)) begin
            rampVal_loc_1_out_o = zext_ln1101_fu_3250_p1;
        end else begin
            rampVal_loc_1_out_o = rampVal_loc_1_out_i;
        end
    end else begin
        rampVal_loc_1_out_o = rampVal_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2279_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2273_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        rampVal_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        rampVal_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        redYuv_ce0_local = 1'b1;
    end else begin
        redYuv_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred2214_state20 == 1'b1)) begin
            tpgBarSelRgb_b_address0_local = zext_ln1260_fu_3192_p1;
        end else if ((ap_predicate_pred2200_state20 == 1'b1)) begin
            tpgBarSelRgb_b_address0_local = zext_ln1419_1_fu_3110_p1;
        end else if ((ap_predicate_pred2175_state20 == 1'b1)) begin
            tpgBarSelRgb_b_address0_local = zext_ln1600_1_fu_3018_p1;
        end else begin
            tpgBarSelRgb_b_address0_local = 'bx;
        end
    end else begin
        tpgBarSelRgb_b_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2214_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2200_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2175_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tpgBarSelRgb_b_ce0_local = 1'b1;
    end else begin
        tpgBarSelRgb_b_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred2213_state20 == 1'b1)) begin
            tpgBarSelRgb_g_address0_local = zext_ln1260_fu_3192_p1;
        end else if ((ap_predicate_pred2144_state20 == 1'b1)) begin
            tpgBarSelRgb_g_address0_local = zext_ln1419_1_fu_3110_p1;
        end else if ((ap_predicate_pred2138_state20 == 1'b1)) begin
            tpgBarSelRgb_g_address0_local = zext_ln1600_1_fu_3018_p1;
        end else begin
            tpgBarSelRgb_g_address0_local = 'bx;
        end
    end else begin
        tpgBarSelRgb_g_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2213_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2144_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2138_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tpgBarSelRgb_g_ce0_local = 1'b1;
    end else begin
        tpgBarSelRgb_g_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred2214_state20 == 1'b1)) begin
            tpgBarSelRgb_r_address0_local = zext_ln1260_fu_3192_p1;
        end else if ((ap_predicate_pred2200_state20 == 1'b1)) begin
            tpgBarSelRgb_r_address0_local = zext_ln1419_1_fu_3110_p1;
        end else if ((ap_predicate_pred2175_state20 == 1'b1)) begin
            tpgBarSelRgb_r_address0_local = zext_ln1600_1_fu_3018_p1;
        end else begin
            tpgBarSelRgb_r_address0_local = 'bx;
        end
    end else begin
        tpgBarSelRgb_r_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2214_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2200_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2175_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tpgBarSelRgb_r_ce0_local = 1'b1;
    end else begin
        tpgBarSelRgb_r_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred2213_state20 == 1'b1)) begin
            tpgBarSelYuv_u_address0_local = zext_ln1260_fu_3192_p1;
        end else if ((ap_predicate_pred2144_state20 == 1'b1)) begin
            tpgBarSelYuv_u_address0_local = zext_ln1419_1_fu_3110_p1;
        end else if ((ap_predicate_pred2138_state20 == 1'b1)) begin
            tpgBarSelYuv_u_address0_local = zext_ln1600_1_fu_3018_p1;
        end else begin
            tpgBarSelYuv_u_address0_local = 'bx;
        end
    end else begin
        tpgBarSelYuv_u_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2213_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2144_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2138_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tpgBarSelYuv_u_ce0_local = 1'b1;
    end else begin
        tpgBarSelYuv_u_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred2213_state20 == 1'b1)) begin
            tpgBarSelYuv_v_address0_local = zext_ln1260_fu_3192_p1;
        end else if ((ap_predicate_pred2144_state20 == 1'b1)) begin
            tpgBarSelYuv_v_address0_local = zext_ln1419_1_fu_3110_p1;
        end else if ((ap_predicate_pred2138_state20 == 1'b1)) begin
            tpgBarSelYuv_v_address0_local = zext_ln1600_1_fu_3018_p1;
        end else begin
            tpgBarSelYuv_v_address0_local = 'bx;
        end
    end else begin
        tpgBarSelYuv_v_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2213_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2144_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2138_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tpgBarSelYuv_v_ce0_local = 1'b1;
    end else begin
        tpgBarSelYuv_v_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred2218_state20 == 1'b1)) begin
            tpgBarSelYuv_y_address0_local = zext_ln1260_fu_3192_p1;
        end else if ((ap_predicate_pred2204_state20 == 1'b1)) begin
            tpgBarSelYuv_y_address0_local = zext_ln1419_1_fu_3110_p1;
        end else if ((ap_predicate_pred2179_state20 == 1'b1)) begin
            tpgBarSelYuv_y_address0_local = zext_ln1600_1_fu_3018_p1;
        end else begin
            tpgBarSelYuv_y_address0_local = 'bx;
        end
    end else begin
        tpgBarSelYuv_y_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2218_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2204_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter19 == 1'b1) & (ap_predicate_pred2179_state20 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        tpgBarSelYuv_y_ce0_local = 1'b1;
    end else begin
        tpgBarSelYuv_y_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgCheckerBoardArray_ce0_local = 1'b1;
    end else begin
        tpgCheckerBoardArray_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_0_ce0_local = 1'b1;
    end else begin
        tpgSinTableArray_9bit_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_0_ce1_local = 1'b1;
    end else begin
        tpgSinTableArray_9bit_0_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_0_ce2_local = 1'b1;
    end else begin
        tpgSinTableArray_9bit_0_ce2_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_1_ce0_local = 1'b1;
    end else begin
        tpgSinTableArray_9bit_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_1_ce1_local = 1'b1;
    end else begin
        tpgSinTableArray_9bit_1_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_1_ce2_local = 1'b1;
    end else begin
        tpgSinTableArray_9bit_1_ce2_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_2_ce0_local = 1'b1;
    end else begin
        tpgSinTableArray_9bit_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_2_ce1_local = 1'b1;
    end else begin
        tpgSinTableArray_9bit_2_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter13 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_9bit_2_ce2_local = 1'b1;
    end else begin
        tpgSinTableArray_9bit_2_ce2_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter16 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgSinTableArray_ce0_local = 1'b1;
    end else begin
        tpgSinTableArray_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        tpgTartanBarArray_ce0_local = 1'b1;
    end else begin
        tpgTartanBarArray_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred2357_state18 == 1'b1)) begin
            vBarSel = 3'd0;
        end else if ((ap_predicate_pred2351_state18 == 1'b1)) begin
            vBarSel = add_ln1393_fu_2680_p2;
        end else begin
            vBarSel = 'bx;
        end
    end else begin
        vBarSel = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred2464_state18 == 1'b1)) begin
            vBarSel_1 = 1'd0;
        end else if ((ap_predicate_pred2458_state18 == 1'b1)) begin
            vBarSel_1 = xor_ln1758_fu_2482_p2;
        end else begin
            vBarSel_1 = 'bx;
        end
    end else begin
        vBarSel_1 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred2464_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred2458_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        vBarSel_1_ap_vld = 1'b1;
    end else begin
        vBarSel_1_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred2409_state18 == 1'b1)) begin
            vBarSel_2 = 8'd0;
        end else if ((ap_predicate_pred2403_state18 == 1'b1)) begin
            vBarSel_2 = add_ln1575_fu_2602_p2;
        end else begin
            vBarSel_2 = 'bx;
        end
    end else begin
        vBarSel_2 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred2409_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred2403_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        vBarSel_2_ap_vld = 1'b1;
    end else begin
        vBarSel_2_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred2409_state18 == 1'b1)) begin
            vBarSel_2_loc_1_out_o = 8'd0;
        end else if ((ap_predicate_pred2403_state18 == 1'b1)) begin
            vBarSel_2_loc_1_out_o = add_ln1575_fu_2602_p2;
        end else begin
            vBarSel_2_loc_1_out_o = vBarSel_2_loc_1_out_i;
        end
    end else begin
        vBarSel_2_loc_1_out_o = vBarSel_2_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred2409_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred2403_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        vBarSel_2_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        vBarSel_2_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred2464_state18 == 1'b1)) begin
            vBarSel_3_loc_1_out_o = 8'd0;
        end else if ((ap_predicate_pred2458_state18 == 1'b1)) begin
            vBarSel_3_loc_1_out_o = zext_ln1758_fu_2488_p1;
        end else begin
            vBarSel_3_loc_1_out_o = vBarSel_3_loc_1_out_i;
        end
    end else begin
        vBarSel_3_loc_1_out_o = vBarSel_3_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred2464_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred2458_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        vBarSel_3_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        vBarSel_3_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred2357_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred2351_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        vBarSel_ap_vld = 1'b1;
    end else begin
        vBarSel_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter17 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred2357_state18 == 1'b1)) begin
            vBarSel_loc_1_out_o = 8'd0;
        end else if ((ap_predicate_pred2351_state18 == 1'b1)) begin
            vBarSel_loc_1_out_o = zext_ln1393_fu_2686_p1;
        end else begin
            vBarSel_loc_1_out_o = vBarSel_loc_1_out_i;
        end
    end else begin
        vBarSel_loc_1_out_o = vBarSel_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred2357_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter17 == 1'b1) & (ap_predicate_pred2351_state18 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        vBarSel_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        vBarSel_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        whiYuv_1_ce0_local = 1'b1;
    end else begin
        whiYuv_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter19 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        whiYuv_ce0_local = 1'b1;
    end else begin
        whiYuv_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred2329_state6 == 1'b1)) begin
            zonePlateVAddr = shl_i;
        end else if ((ap_predicate_pred2323_state6 == 1'b1)) begin
            zonePlateVAddr = add_ln1341_fu_2118_p2;
        end else begin
            zonePlateVAddr = 'bx;
        end
    end else begin
        zonePlateVAddr = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter5 == 1'b1) & (ap_predicate_pred2329_state6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter5 == 1'b1) & (ap_predicate_pred2323_state6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        zonePlateVAddr_ap_vld = 1'b1;
    end else begin
        zonePlateVAddr_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        if ((ap_predicate_pred2329_state6 == 1'b1)) begin
            zonePlateVAddr_loc_1_out_o = shl_i;
        end else if ((ap_predicate_pred2323_state6 == 1'b1)) begin
            zonePlateVAddr_loc_1_out_o = add_ln1341_fu_2118_p2;
        end else begin
            zonePlateVAddr_loc_1_out_o = zonePlateVAddr_loc_1_out_i;
        end
    end else begin
        zonePlateVAddr_loc_1_out_o = zonePlateVAddr_loc_1_out_i;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter5 == 1'b1) & (ap_predicate_pred2329_state6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)) | ((ap_enable_reg_pp0_iter5 == 1'b1) & (ap_predicate_pred2323_state6 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001)))) begin
        zonePlateVAddr_loc_1_out_o_ap_vld = 1'b1;
    end else begin
        zonePlateVAddr_loc_1_out_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign DPtpgBarArray_address0 = zext_ln1784_fu_2786_p1;

assign DPtpgBarSelRgb_CEA_b_address0 = zext_ln1784_1_fu_2965_p1;

assign DPtpgBarSelRgb_CEA_g_address0 = zext_ln1784_1_fu_2965_p1;

assign DPtpgBarSelRgb_CEA_r_address0 = zext_ln1784_1_fu_2965_p1;

assign DPtpgBarSelRgb_VESA_b_address0 = zext_ln1784_1_fu_2965_p1;

assign DPtpgBarSelRgb_VESA_g_address0 = zext_ln1784_1_fu_2965_p1;

assign DPtpgBarSelRgb_VESA_r_address0 = zext_ln1784_1_fu_2965_p1;

assign DPtpgBarSelYuv_601_u_address0 = zext_ln1784_1_fu_2965_p1;

assign DPtpgBarSelYuv_601_v_address0 = zext_ln1784_1_fu_2965_p1;

assign DPtpgBarSelYuv_601_y_address0 = zext_ln1784_1_fu_2965_p1;

assign DPtpgBarSelYuv_709_u_address0 = zext_ln1784_1_fu_2965_p1;

assign DPtpgBarSelYuv_709_v_address0 = zext_ln1784_1_fu_2965_p1;

assign DPtpgBarSelYuv_709_y_address0 = zext_ln1784_1_fu_2965_p1;

assign Sel_cast_cast_fu_1473_p1 = Sel_cast;

assign add_ln1084_fu_4400_p2 = (select_ln1072_fu_4387_p3 + 8'd1);

assign add_ln1101_fu_3244_p2 = (trunc_ln565_8_fu_2961_p1 + 8'd1);

assign add_ln1250_fu_1929_p2 = (zext_ln1250_fu_1925_p1 + 12'd1);

assign add_ln1252_fu_1941_p2 = (xBar_0 + 11'd1);

assign add_ln1257_fu_2925_p2 = (trunc_ln565_7_fu_2752_p1 + 3'd1);

assign add_ln1281_fu_2351_p2 = (tmp_reg_4967 + 9'd128);

assign add_ln1285_fu_2376_p2 = (tmp_3_reg_4972 + 9'd128);

assign add_ln1289_fu_2401_p2 = (tmp_4_reg_4977 + 9'd128);

assign add_ln1303_2_fu_3062_p2 = (zext_ln1303_1_fu_3059_p1 + zext_ln1303_fu_3055_p1);

assign add_ln1304_2_fu_2839_p2 = ($signed(sext_ln1304_1_fu_2832_p1) + $signed(zext_ln1304_1_fu_2829_p1));

assign add_ln1304_3_fu_2835_p1 = grp_fu_4514_p3;

assign add_ln1304_3_fu_2835_p2 = ($signed(grp_fu_4524_p3) + $signed(add_ln1304_3_fu_2835_p1));

assign add_ln1341_fu_2118_p2 = (zonePlateVDelta_load_reg_4887 + zonePlateVAddr_loc_1_out_i);

assign add_ln1343_fu_2098_p2 = (zonePlateVDelta + ZplateVerContDelta_val);

assign add_ln1359_fu_3182_p2 = ($signed(select_ln1356_fu_3174_p3) + $signed(8'd144));

assign add_ln1388_fu_1845_p2 = (yCount + 10'd1);

assign add_ln1393_fu_2680_p2 = (trunc_ln565_6_fu_2478_p1 + 3'd1);

assign add_ln1407_fu_1885_p2 = (xCount_0 + 10'd1);

assign add_ln1412_fu_2714_p2 = (trunc_ln565_4_fu_2470_p1 + 3'd1);

assign add_ln1461_fu_1777_p2 = (yCount_2 + 10'd1);

assign add_ln1480_fu_2045_p2 = (xCount_4_0 + 10'd1);

assign add_ln1545_fu_3823_p2 = (select_ln1532_fu_3810_p3 + 8'd1);

assign add_ln1570_fu_1675_p2 = (yCount_3 + 10'd1);

assign add_ln1575_fu_2602_p2 = (vBarSel_2_loc_1_out_i + 8'd1);

assign add_ln1588_fu_1715_p2 = (xCount_3_0 + 10'd1);

assign add_ln1593_fu_2632_p2 = (trunc_ln565_3_fu_2466_p1 + 3'd1);

assign add_ln1664_fu_2996_p2 = (select_ln1629_fu_2985_p3 + 16'd1);

assign add_ln1753_fu_1613_p2 = (yCount_1 + 6'd1);

assign add_ln1770_fu_2564_p2 = (trunc_ln1768_fu_2520_p1 + 6'd1);

assign add_ln1774_fu_2530_p2 = ($signed(xCount_5_0) + $signed(10'd961));

assign add_ln1775_fu_2542_p2 = (trunc_ln565_2_fu_2462_p1 + 3'd1);

assign add_ln549_1_fu_1573_p2 = (trunc_ln565_11_fu_1563_p1 + 11'd682);

assign add_ln549_fu_1567_p2 = ($signed(trunc_ln565_11_fu_1563_p1) + $signed(11'd1364));

assign add_ln565_fu_1539_p2 = (ap_sig_allocacmp_x_4 + 16'd1);

assign add_ln573_fu_2148_p2 = (phi_mul_fu_480 + ZplateHorContStart_val);

assign and_ln1337_fu_1915_p2 = (icmp_ln1072_fu_1549_p2 & cmp12_i);

assign and_ln1386_fu_1833_p2 = (icmp_ln1386_fu_1827_p2 & icmp_ln1072_fu_1549_p2);

assign and_ln1449_fu_1751_p2 = (icmp_ln1072_fu_1549_p2 & cmp11_i);

assign and_ln1454_fu_1771_p2 = (icmp_ln1454_fu_1765_p2 & icmp_ln1072_fu_1549_p2);

assign and_ln1568_fu_1663_p2 = (icmp_ln1568_fu_1657_p2 & icmp_ln1072_fu_1549_p2);

assign and_ln1661_fu_3484_p2 = (trunc_ln565_9_reg_4780_pp0_iter19_reg & icmp);

assign and_ln1751_fu_1601_p2 = (icmp_ln1751_fu_1595_p2 & icmp_ln1072_fu_1549_p2);

assign and_ln1801_fu_3292_p2 = (trunc_ln565_9_reg_4780_pp0_iter19_reg & cmp136_i);

assign and_ln1862_fu_3657_p2 = (trunc_ln565_9_reg_4780_pp0_iter19_reg & icmp);

assign and_ln565_1_fu_3125_p2 = (xor_ln565_1_fu_3120_p2 & grp_fu_1457_p2);

assign and_ln565_2_fu_3033_p2 = (xor_ln565_2_fu_3028_p2 & grp_fu_1457_p2);

assign and_ln565_fu_3207_p2 = (xor_ln565_fu_3202_p2 & grp_fu_1457_p2);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_block_state22_pp0_stage0_iter21));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_block_state22_pp0_stage0_iter21));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp212 = ((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_block_state22_pp0_stage0_iter21_ignore_call0));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp254 = ((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_block_state22_pp0_stage0_iter21_ignore_call5));
end

assign ap_block_pp0_stage0_ignoreCallOp212 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_ignoreCallOp254 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter21 == 1'b1) & (1'b1 == ap_block_state22_pp0_stage0_iter21));
end

always @ (*) begin
    ap_block_state22_pp0_stage0_iter21 = (bckgndYUV_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state22_pp0_stage0_iter21_ignore_call0 = (bckgndYUV_full_n == 1'b0);
end

always @ (*) begin
    ap_block_state22_pp0_stage0_iter21_ignore_call5 = (bckgndYUV_full_n == 1'b0);
end

always @ (*) begin
    ap_condition_1840 = ((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_1870 = ((patternId_val == 8'd12) & (icmp_ln1478_fu_2015_p2 == 1'd1) & (icmp_ln1473_reg_4843_pp0_iter1_reg == 1'd0) & (icmp_ln1072_reg_4774_pp0_iter1_reg == 1'd0) & (icmp_ln565_reg_4765_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_condition_1875 = ((patternId_val == 8'd12) & (icmp_ln1483_fu_2021_p2 == 1'd1) & (icmp_ln1478_fu_2015_p2 == 1'd0) & (icmp_ln1473_reg_4843_pp0_iter1_reg == 1'd0) & (icmp_ln1072_reg_4774_pp0_iter1_reg == 1'd0) & (icmp_ln565_reg_4765_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_condition_1879 = ((patternId_val == 8'd12) & (icmp_ln1483_fu_2021_p2 == 1'd0) & (icmp_ln1478_fu_2015_p2 == 1'd0) & (icmp_ln1473_reg_4843_pp0_iter1_reg == 1'd0) & (icmp_ln1072_reg_4774_pp0_iter1_reg == 1'd0) & (icmp_ln565_reg_4765_pp0_iter1_reg == 1'd0));
end

always @ (*) begin
    ap_condition_1938 = ((colorFormat_val_read_reg_4656 == 8'd1) & (patternId_val == 8'd12) & (or_ln1494_fu_2073_p2 == 1'd0) & (icmp_ln565_reg_4765_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_condition_1962 = ((colorFormat_val_read_reg_4656 == 8'd1) & (patternId_val == 8'd12) & (or_ln1494_fu_2073_p2 == 1'd1) & (icmp_ln565_reg_4765_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_condition_1989 = ((patternId_val_read_read_fu_638_p2 == 8'd8) & (colorFormat_val_read_read_fu_614_p2 == 8'd1) & (icmp_ln565_fu_1533_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_2014 = ((patternId_val_read_read_fu_638_p2 == 8'd7) & (colorFormat_val_read_read_fu_614_p2 == 8'd1) & (icmp_ln565_fu_1533_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_2039 = ((patternId_val_read_read_fu_638_p2 == 8'd6) & (colorFormat_val_read_read_fu_614_p2 == 8'd1) & (icmp_ln565_fu_1533_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_2064 = ((patternId_val_read_read_fu_638_p2 == 8'd5) & (colorFormat_val_read_read_fu_614_p2 == 8'd1) & (icmp_ln565_fu_1533_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_2089 = ((patternId_val_read_read_fu_638_p2 == 8'd4) & (colorFormat_val_read_read_fu_614_p2 == 8'd1) & (icmp_ln565_fu_1533_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_2480 = ((patternId_val_read_reg_4679 == 8'd19) & (icmp_ln1768_fu_2524_p2 == 1'd0) & (icmp_ln1072_reg_4774_pp0_iter16_reg == 1'd0));
end

always @ (*) begin
    ap_condition_3000 = ((patternId_val_read_reg_4679 == 8'd19) & (icmp_ln1768_fu_2524_p2 == 1'd1) & (icmp_ln1072_reg_4774_pp0_iter16_reg == 1'd0));
end

always @ (*) begin
    ap_condition_4044 = ((patternId_val_read_read_fu_638_p2 == 8'd19) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln565_fu_1533_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_4055 = ((patternId_val_read_read_fu_638_p2 == 8'd15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln565_fu_1533_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_4093 = ((patternId_val_read_read_fu_638_p2 == 8'd11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln565_fu_1533_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_4594 = ((patternId_val_read_read_fu_638_p2 == 8'd9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (icmp_ln565_fu_1533_p2 == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001));
end

always @ (*) begin
    ap_condition_4629 = ((1'd0 == and_ln1386_fu_1833_p2) & (icmp_ln1381_fu_1813_p2 == 1'd0) & (icmp_ln1072_fu_1549_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_4634 = ((1'd0 == and_ln1751_fu_1601_p2) & (icmp_ln1746_fu_1585_p2 == 1'd0) & (icmp_ln1072_fu_1549_p2 == 1'd1));
end

always @ (*) begin
    ap_condition_4641 = ((1'd0 == and_ln1568_fu_1663_p2) & (icmp_ln1563_fu_1643_p2 == 1'd0) & (icmp_ln1072_fu_1549_p2 == 1'd1));
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_phi_reg_pp0_iter0_hHatch_reg_1346 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1144_reg_1434 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1165_reg_1423 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1186_reg_1412 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1207_reg_1401 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1228_reg_1390 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1504_reg_1379 = 'bx;

assign ap_phi_reg_pp0_iter0_phi_ln1519_reg_1368 = 'bx;

always @ (*) begin
    ap_predicate_op212_call_state2 = ((patternId_val == 8'd12) & (icmp_ln565_reg_4765 == 1'd0));
end

always @ (*) begin
    ap_predicate_op212_call_state2_state1 = ((patternId_val == 8'd12) & (icmp_ln565_fu_1533_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op254_call_state4 = ((patternId_val == 8'd10) & (icmp_ln565_reg_4765_pp0_iter2_reg == 1'd0));
end

always @ (*) begin
    ap_predicate_op254_call_state4_state3 = ((patternId_val == 8'd10) & (icmp_ln565_reg_4765_pp0_iter1_reg == 1'd0));
end

assign ap_ready = ap_ready_sig;

assign b_1_fu_2863_p3 = ((tmp_22_fu_2845_p3[0:0] == 1'b1) ? 8'd255 : trunc_ln7_fu_2853_p4);

assign b_2_fu_2871_p3 = ((cmp2_i[0:0] == 1'b1) ? b_reg_4993_pp0_iter17_reg : b_1_fu_2863_p3);

assign b_fu_2418_p3 = ((tmp_19_fu_2406_p3[0:0] == 1'b1) ? 8'd255 : trunc_ln1289_1_fu_2414_p1);

assign barWidth_cast_cast_fu_1477_p1 = barWidth_cast;

assign bckgndYUV_din = p_0_fu_4457_p4;

assign bckgndYUV_write = bckgndYUV_write_local;

assign blkYuv_1_address0 = zext_ln1519_fu_3100_p1;

assign blkYuv_address0 = zext_ln1207_fu_3224_p1;

assign bluYuv_address0 = zext_ln1186_fu_3229_p1;

assign cmp121_i_read_reg_4596 = cmp121_i;

assign cmp2_i_read_reg_4662 = cmp2_i;

assign cmp54_i_read_reg_4605 = cmp54_i;

assign cmp_i34_read_read_fu_542_p2 = cmp_i34;

assign cmp_i34_read_reg_4620 = cmp_i34;

assign colorFormat_val_read_read_fu_614_p2 = colorFormat_val;

assign colorFormat_val_read_reg_4656 = colorFormat_val;

assign conv2_i_i10_i233_cast_cast_fu_1481_p1 = conv2_i_i10_i233_cast;

assign conv2_i_i10_i254_cast_cast_cast_cast_cast_cast_fu_1489_p1 = $unsigned(conv2_i_i10_i254_cast_cast_cast_cast_cast_fu_1485_p1);

assign conv2_i_i10_i254_cast_cast_cast_cast_cast_fu_1485_p1 = $signed(conv2_i_i10_i254_cast_cast_cast_cast);

assign conv2_i_i_i240_cast_cast_cast_fu_1501_p1 = conv2_i_i_i240_cast_cast;

assign conv2_i_i_i_cast_cast_fu_1493_p3 = ((conv2_i_i_i_cast[0:0] == 1'b1) ? 8'd255 : 8'd0);

assign empty_91_fu_4358_p1 = rampVal_loc_1_out_i[7:0];

assign empty_92_fu_2795_p1 = vBarSel_2_loc_1_out_i[0:0];

assign g_1_fu_3086_p3 = ((tmp_21_fu_3068_p3[0:0] == 1'b1) ? 8'd255 : trunc_ln6_fu_3076_p4);

assign g_2_fu_3094_p3 = ((cmp2_i[0:0] == 1'b1) ? g_reg_4988_pp0_iter18_reg : g_1_fu_3086_p3);

assign g_fu_2393_p3 = ((tmp_17_fu_2381_p3[0:0] == 1'b1) ? 8'd255 : trunc_ln1285_1_fu_2389_p1);

assign grnYuv_address0 = zext_ln1165_fu_3234_p1;

assign grp_fu_1445_p3 = ((trunc_ln565_9_reg_4780_pp0_iter17_reg[0:0] == 1'b1) ? 2'd2 : 2'd1);

assign grp_fu_1452_p2 = ((colorFormat_val == 8'd1) ? 1'b1 : 1'b0);

assign grp_fu_1457_p2 = ((colorFormat_val != 8'd0) ? 1'b1 : 1'b0);

assign grp_fu_1733_p1 = 11'd3;

assign grp_fu_1739_p0 = (trunc_ln565_11_fu_1563_p1 + 11'd682);

assign grp_fu_1739_p1 = 11'd3;

assign grp_fu_1745_p0 = ($signed(trunc_ln565_11_fu_1563_p1) + $signed(11'd1364));

assign grp_fu_1745_p1 = 11'd3;

assign grp_fu_4480_p0 = zext_ln1347_fu_1545_p1;

assign grp_fu_4480_p1 = 17'd131071;

assign grp_fu_4480_p2 = zext_ln1347_fu_1545_p1;

assign grp_fu_4489_p2 = (phi_mul_fu_480 + zonePlateVAddr_loc_1_out_i);

assign grp_fu_4497_p0 = zext_ln1302_fu_2426_p1;

assign grp_fu_4497_p1 = 15'd77;

assign grp_fu_4497_p2 = 15'd4224;

assign grp_fu_4506_p0 = zext_ln1302_fu_2426_p1;

assign grp_fu_4506_p1 = 15'd32725;

assign grp_fu_4514_p0 = grp_fu_4514_p00;

assign grp_fu_4514_p00 = g_fu_2393_p3;

assign grp_fu_4514_p1 = 16'd65429;

assign grp_fu_4524_p0 = grp_fu_4524_p00;

assign grp_fu_4524_p00 = b_fu_2418_p3;

assign grp_fu_4524_p1 = 14'd16363;

assign grp_fu_4524_p2 = grp_fu_4524_p20;

assign grp_fu_4524_p20 = shl_ln1_fu_2669_p3;

assign grp_fu_4534_p0 = zext_ln1302_1_reg_5006;

assign grp_fu_4534_p1 = 16'd150;

assign grp_fu_4534_p2 = grp_fu_4534_p20;

assign grp_fu_4534_p20 = grp_fu_4497_p3;

assign grp_fu_4542_p0 = zext_ln1302_1_reg_5006;

assign grp_fu_4542_p1 = 16'd65451;

assign grp_fu_4550_p0 = grp_fu_4550_p00;

assign grp_fu_4550_p00 = b_reg_4993_pp0_iter16_reg;

assign grp_fu_4550_p1 = 13'd29;

assign grp_fu_4550_p2 = grp_fu_4550_p20;

assign grp_fu_4550_p20 = grp_fu_4534_p3;

assign grp_reg_ap_uint_10_s_fu_1988_ap_start = grp_reg_ap_uint_10_s_fu_1988_ap_start_reg;

assign grp_reg_int_s_fu_2088_ap_start = grp_reg_int_s_fu_2088_ap_start_reg;

assign grp_reg_int_s_fu_2088_d = {{grp_fu_4480_p3[16:1]}};

assign hdata_flag_1_out = hdata_flag_1_fu_492;

assign hdata_new_1_out = add_ln1545_fu_3823_p2;

assign icmp_ln1072_fu_1549_p2 = ((ap_sig_allocacmp_x_4 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1095_fu_1977_p2 = ((or_ln1095_fu_1971_p2 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1250_fu_1935_p2 = ((add_ln1250_fu_1929_p2 < barWidth_cast_cast_fu_1477_p1) ? 1'b1 : 1'b0);

assign icmp_ln1330_fu_1909_p2 = ((or_ln1330_fu_1903_p2 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1381_fu_1813_p2 = ((or_ln1381_fu_1807_p2 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1386_fu_1827_p2 = (($signed(sub_i_i_i) > $signed(zext_ln1386_fu_1823_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1405_fu_1867_p2 = ((xCount_0 < barWidthMinSamples) ? 1'b1 : 1'b0);

assign icmp_ln1454_fu_1765_p2 = ((sub_i_i_i == zext_ln1454_fu_1761_p1) ? 1'b1 : 1'b0);

assign icmp_ln1473_fu_1801_p2 = ((sub35_i == zext_ln1347_fu_1545_p1) ? 1'b1 : 1'b0);

assign icmp_ln1478_fu_2015_p2 = ((xCount_4_0 < grp_reg_ap_uint_10_s_fu_1988_ap_return) ? 1'b1 : 1'b0);

assign icmp_ln1483_fu_2021_p2 = ((xCount_4_0 == grp_reg_ap_uint_10_s_fu_1988_ap_return) ? 1'b1 : 1'b0);

assign icmp_ln1563_fu_1643_p2 = ((or_ln1563_fu_1637_p2 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1568_fu_1657_p2 = (($signed(sub_i_i_i) > $signed(zext_ln1568_fu_1653_p1)) ? 1'b1 : 1'b0);

assign icmp_ln1586_fu_1697_p2 = ((xCount_3_0 < barWidthMinSamples) ? 1'b1 : 1'b0);

assign icmp_ln1629_fu_1631_p2 = ((trunc_ln565_10_fu_1559_p1 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln1746_fu_1585_p2 = ((or_ln1746_fu_1579_p2 == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1751_fu_1595_p2 = ((yCount_1 != 6'd63) ? 1'b1 : 1'b0);

assign icmp_ln1768_fu_2524_p2 = ((xCount_5_0 < 10'd63) ? 1'b1 : 1'b0);

assign icmp_ln565_fu_1533_p2 = ((ap_sig_allocacmp_x_4 == width_val) ? 1'b1 : 1'b0);

assign lfsr_b_1_fu_3631_p3 = {{xor_ln1853_fu_3625_p2}, {lshr_ln2_fu_3615_p4}};

assign lfsr_g_1_fu_3595_p3 = {{xor_ln1846_fu_3589_p2}, {lshr_ln1_fu_3579_p4}};

assign lfsr_r_1_fu_3559_p3 = {{xor_ln1839_fu_3553_p2}, {lshr_ln_fu_3543_p4}};

assign lshr_ln1_fu_3579_p4 = {{gSerie[27:1]}};

assign lshr_ln2_fu_3615_p4 = {{bSerie[27:1]}};

assign lshr_ln3_fu_2171_p1 = grp_fu_4489_p3;

assign lshr_ln_fu_3543_p4 = {{rSerie[27:1]}};

assign mul_ln1281_fu_2183_p0 = mul_ln1281_fu_2183_p00;

assign mul_ln1281_fu_2183_p00 = trunc_ln565_11_reg_4792_pp0_iter11_reg;

assign mul_ln1281_fu_2183_p1 = 23'd2731;

assign mul_ln1285_fu_2202_p0 = mul_ln1285_fu_2202_p00;

assign mul_ln1285_fu_2202_p00 = add_ln549_1_reg_4804_pp0_iter11_reg;

assign mul_ln1285_fu_2202_p1 = 23'd2731;

assign mul_ln1289_fu_2221_p0 = mul_ln1289_fu_2221_p00;

assign mul_ln1289_fu_2221_p00 = add_ln549_reg_4798_pp0_iter11_reg;

assign mul_ln1289_fu_2221_p1 = 23'd2731;

assign mul_ln1356_fu_2915_p1 = 28'd221;

assign or_ln1095_fu_1971_p2 = (y | ap_sig_allocacmp_x_4);

assign or_ln1330_fu_1903_p2 = (y | ap_sig_allocacmp_x_4);

assign or_ln1381_fu_1807_p2 = (y | ap_sig_allocacmp_x_4);

assign or_ln1415_fu_2901_p2 = (trunc_ln1415_1_fu_2897_p1 | shl_ln2_fu_2885_p3);

assign or_ln1494_fu_2073_p2 = (vHatch | ap_phi_reg_pp0_iter3_hHatch_reg_1346);

assign or_ln1563_fu_1637_p2 = (y | ap_sig_allocacmp_x_4);

assign or_ln1746_fu_1579_p2 = (y | ap_sig_allocacmp_x_4);

assign or_ln1778_fu_2780_p2 = (trunc_ln1778_1_fu_2776_p1 | shl_ln3_fu_2764_p3);

assign or_ln565_1_fu_3131_p2 = (grp_fu_1452_p2 | and_ln565_1_fu_3125_p2);

assign or_ln565_2_fu_3039_p2 = (grp_fu_1452_p2 | and_ln565_2_fu_3033_p2);

assign or_ln565_fu_3213_p2 = (grp_fu_1452_p2 | and_ln565_fu_3207_p2);

assign p_0_fu_4457_p4 = {{{outpix_0_2_0_0_0_load216_out_i}, {outpix_0_1_0_0_0_load214_out_i}}, {outpix_0_0_0_0_0_load212_out_i}};

assign patternId_val_read_read_fu_638_p2 = patternId_val;

assign patternId_val_read_reg_4679 = patternId_val;

assign phi_ln1260_fu_4110_p3 = ((cmp2_i[0:0] == 1'b1) ? tpgBarSelRgb_r_load_cast_fu_4106_p1 : tpgBarSelYuv_y_q0);

assign phi_ln1418_fu_4018_p3 = ((cmp2_i[0:0] == 1'b1) ? tpgBarSelRgb_r_load_1_cast_fu_4014_p1 : tpgBarSelYuv_y_q0);

assign phi_ln1599_fu_3745_p3 = ((cmp2_i[0:0] == 1'b1) ? tpgBarSelRgb_r_load_2_cast_fu_3741_p1 : tpgBarSelYuv_y_q0);

assign phi_ln1_fu_4035_p2 = $signed(tpgBarSelRgb_g_q0);

assign phi_ln1_fu_4035_p7 = 'bx;

assign phi_ln1_fu_4035_p8 = {{cmp2_i}, {or_ln565_1_reg_5236}};

assign phi_ln2_fu_3762_p2 = $signed(tpgBarSelRgb_g_q0);

assign phi_ln2_fu_3762_p7 = 'bx;

assign phi_ln2_fu_3762_p8 = {{cmp2_i}, {or_ln565_2_reg_5180}};

assign phi_ln_fu_4127_p2 = $signed(tpgBarSelRgb_g_q0);

assign phi_ln_fu_4127_p7 = 'bx;

assign phi_ln_fu_4127_p8 = {{cmp2_i}, {or_ln565_reg_5277}};

assign pix_11_fu_3322_p3 = ((and_ln1801_fu_3292_p2[0:0] == 1'b1) ? DPtpgBarSelYuv_601_v_q0 : DPtpgBarSelYuv_601_u_q0);

assign pix_14_fu_3296_p3 = ((and_ln1801_fu_3292_p2[0:0] == 1'b1) ? DPtpgBarSelYuv_709_v_q0 : DPtpgBarSelYuv_709_u_q0);

assign pix_7_cast_fu_3348_p1 = $signed(DPtpgBarSelRgb_CEA_r_q0);

assign pix_8_cast_fu_3352_p1 = $signed(DPtpgBarSelRgb_CEA_g_q0);

assign pix_9_cast_fu_3356_p1 = $signed(DPtpgBarSelRgb_CEA_b_q0);

assign r_1_fu_3884_p3 = ((tmp_20_fu_3868_p3[0:0] == 1'b1) ? 8'd255 : trunc_ln5_fu_3875_p4);

assign r_2_fu_3892_p3 = ((cmp2_i[0:0] == 1'b1) ? r_reg_4982_pp0_iter19_reg : r_1_fu_3884_p3);

assign r_fu_2368_p3 = ((tmp_14_fu_2356_p3[0:0] == 1'b1) ? 8'd255 : trunc_ln1281_1_fu_2364_p1);

assign rampVal_2_flag_1_out = rampVal_2_flag_1_fu_488;

assign rampVal_2_new_1_out = (select_ln1629_fu_2985_p3 + 16'd1);

assign rampVal_3_flag_1_out = rampVal_3_flag_1_fu_496;

assign rampVal_3_new_1_out = add_ln1084_fu_4400_p2;

assign redYuv_address0 = zext_ln1144_fu_3239_p1;

assign select_ln1072_fu_4387_p3 = ((icmp_ln1072_reg_4774_pp0_iter19_reg[0:0] == 1'b1) ? rampStart_1 : trunc_ln565_1_fu_3288_p1);

assign select_ln1079_fu_4393_p3 = ((cmp2_i[0:0] == 1'b1) ? select_ln1072_fu_4387_p3 : 8'd128);

assign select_ln1107_fu_4362_p3 = ((cmp2_i[0:0] == 1'b1) ? empty_91_fu_4358_p1 : 8'd128);

assign select_ln1356_fu_3174_p3 = ((tmp_27_fu_3137_p3[0:0] == 1'b1) ? sub_ln1356_1_fu_3159_p2 : trunc_ln1356_2_fu_3165_p4);

assign select_ln1361_fu_4083_p3 = ((cmp2_i[0:0] == 1'b1) ? add_ln1359_reg_5246 : 8'd128);

assign select_ln1532_fu_3810_p3 = ((icmp_ln1072_reg_4774_pp0_iter19_reg[0:0] == 1'b1) ? add_i349 : trunc_ln565_fu_3284_p1);

assign select_ln1540_fu_3816_p3 = ((cmp2_i[0:0] == 1'b1) ? select_ln1532_fu_3810_p3 : 8'd128);

assign select_ln1629_fu_2985_p3 = ((icmp_ln1629_reg_4818_pp0_iter18_reg[0:0] == 1'b1) ? 16'd0 : rampVal_2_loc_1_out_i);

assign select_ln1660_fu_3488_p3 = ((and_ln1661_fu_3484_p2[0:0] == 1'b1) ? tmp_2_fu_3433_p9 : tmp_5_fu_3450_p9);

assign select_ln1862_fu_3697_p3 = ((and_ln1862_fu_3657_p2[0:0] == 1'b1) ? tmp_1_fu_3671_p3 : tmp_11_fu_3689_p3);

assign select_ln718_fu_3408_p3 = ((trunc_ln565_9_reg_4780_pp0_iter19_reg[0:0] == 1'b1) ? 8'd255 : 8'd0);

assign sext_ln1304_1_fu_2832_p1 = grp_fu_4524_p3;

assign sext_ln1600_fu_3014_p1 = $signed(tpgCheckerBoardArray_q0);

assign sext_ln1784_fu_3378_p1 = $signed(DPtpgBarSelRgb_VESA_r_q0);

assign sext_ln1785_fu_3382_p1 = $signed(DPtpgBarSelRgb_VESA_g_q0);

assign sext_ln1786_fu_3386_p1 = $signed(DPtpgBarSelRgb_VESA_b_q0);

assign shl_ln1_fu_2669_p3 = {{r_reg_4982_pp0_iter16_reg}, {7'd0}};

assign shl_ln2_fu_2885_p3 = {{trunc_ln1415_fu_2881_p1}, {3'd0}};

assign shl_ln3_fu_2764_p3 = {{trunc_ln1778_fu_2760_p1}, {3'd0}};

assign shl_ln_fu_3048_p3 = {{b_reg_4993_pp0_iter18_reg}, {7'd0}};

assign sub_ln1256_fu_1947_p2 = (add_ln1252_fu_1941_p2 - barWidth);

assign sub_ln1356_1_fu_3159_p2 = (8'd0 - trunc_ln1356_1_fu_3149_p4);

assign sub_ln1356_fu_3144_p2 = (27'd0 - trunc_ln1356_reg_5080);

assign sub_ln1411_fu_1873_p2 = (xCount_0 - barWidthMinSamples);

assign sub_ln1490_fu_2027_p2 = (xCount_4_0 - grp_reg_ap_uint_10_s_fu_1988_ap_return);

assign sub_ln1592_fu_1703_p2 = (xCount_3_0 - barWidthMinSamples);

assign tBarSel_fu_2815_p2 = (trunc_ln1596_fu_2811_p1 | tmp_12_fu_2799_p3);

assign tmp_10_fu_3679_p4 = {{gSerie[27:21]}};

assign tmp_11_fu_3689_p3 = {{xor_ln1846_fu_3589_p2}, {tmp_10_fu_3679_p4}};

assign tmp_12_fu_2799_p3 = {{empty_92_fu_2795_p1}, {4'd0}};

assign tmp_14_fu_2356_p3 = add_ln1281_fu_2351_p2[32'd8];

assign tmp_17_fu_2381_p3 = add_ln1285_fu_2376_p2[32'd8];

assign tmp_19_fu_2406_p3 = add_ln1289_fu_2401_p2[32'd8];

assign tmp_1_fu_3671_p3 = {{xor_ln1853_fu_3625_p2}, {tmp_9_fu_3661_p4}};

assign tmp_20_fu_3868_p3 = grp_fu_4550_p3[32'd16];

assign tmp_21_fu_3068_p3 = add_ln1303_2_fu_3062_p2[32'd16];

assign tmp_22_fu_2845_p3 = add_ln1304_2_fu_2839_p2[32'd16];

assign tmp_23_fu_3535_p3 = rSerie[32'd3];

assign tmp_24_fu_3571_p3 = gSerie[32'd3];

assign tmp_25_fu_3607_p3 = bSerie[32'd3];

assign tmp_26_fu_2992_p1 = select_ln1629_fu_2985_p3[7:0];

assign tmp_27_fu_3137_p3 = mul_ln1356_reg_5074[32'd27];

assign tmp_3_fu_2299_p2 = $signed(tpgSinTableArray_9bit_0_q1);

assign tmp_3_fu_2299_p4 = $signed(tpgSinTableArray_9bit_1_q1);

assign tmp_3_fu_2299_p7 = 'bx;

assign tmp_3_fu_2299_p8 = grp_fu_1739_p2[1:0];

assign tmp_4_fu_2331_p2 = $signed(tpgSinTableArray_9bit_0_q0);

assign tmp_4_fu_2331_p4 = $signed(tpgSinTableArray_9bit_1_q0);

assign tmp_4_fu_2331_p7 = 'bx;

assign tmp_4_fu_2331_p8 = grp_fu_1745_p2[1:0];

assign tmp_8_fu_3639_p4 = {{rSerie[27:21]}};

assign tmp_9_fu_3661_p4 = {{bSerie[27:21]}};

assign tmp_fu_2267_p2 = $signed(tpgSinTableArray_9bit_0_q2);

assign tmp_fu_2267_p4 = $signed(tpgSinTableArray_9bit_1_q2);

assign tmp_fu_2267_p7 = 'bx;

assign tmp_fu_2267_p8 = grp_fu_1733_p2[1:0];

assign tpgBarSelRgb_b_load_1_cast_fu_4073_p1 = $signed(tpgBarSelRgb_b_q0);

assign tpgBarSelRgb_b_load_2_cast_fu_3800_p1 = $signed(tpgBarSelRgb_b_q0);

assign tpgBarSelRgb_b_load_cast_fu_4165_p1 = $signed(tpgBarSelRgb_b_q0);

assign tpgBarSelRgb_r_load_1_cast_fu_4014_p1 = $signed(tpgBarSelRgb_r_q0);

assign tpgBarSelRgb_r_load_2_cast_fu_3741_p1 = $signed(tpgBarSelRgb_r_q0);

assign tpgBarSelRgb_r_load_cast_fu_4106_p1 = $signed(tpgBarSelRgb_r_q0);

assign tpgCheckerBoardArray_address0 = zext_ln1600_fu_2821_p1;

assign tpgSinTableArray_9bit_0_address0 = zext_ln1289_fu_2249_p1;

assign tpgSinTableArray_9bit_0_address1 = zext_ln1285_fu_2243_p1;

assign tpgSinTableArray_9bit_0_address2 = zext_ln1281_fu_2237_p1;

assign tpgSinTableArray_9bit_1_address0 = zext_ln1289_fu_2249_p1;

assign tpgSinTableArray_9bit_1_address1 = zext_ln1285_fu_2243_p1;

assign tpgSinTableArray_9bit_1_address2 = zext_ln1281_fu_2237_p1;

assign tpgSinTableArray_9bit_2_address0 = zext_ln1289_fu_2249_p1;

assign tpgSinTableArray_9bit_2_address1 = zext_ln1285_fu_2243_p1;

assign tpgSinTableArray_9bit_2_address2 = zext_ln1281_fu_2237_p1;

assign tpgSinTableArray_address0 = zext_ln1355_fu_2438_p1;

assign tpgTartanBarArray_address0 = zext_ln1419_fu_2907_p1;

assign trunc_ln1281_1_fu_2364_p1 = add_ln1281_fu_2351_p2[7:0];

assign trunc_ln1285_1_fu_2389_p1 = add_ln1285_fu_2376_p2[7:0];

assign trunc_ln1289_1_fu_2414_p1 = add_ln1289_fu_2401_p2[7:0];

assign trunc_ln1356_1_fu_3149_p4 = {{sub_ln1356_fu_3144_p2[26:19]}};

assign trunc_ln1356_2_fu_3165_p4 = {{mul_ln1356_reg_5074[26:19]}};

assign trunc_ln1356_fu_2921_p1 = mul_ln1356_fu_2915_p2[26:0];

assign trunc_ln1415_1_fu_2897_p1 = hBarSel_0_loc_1_out_i[5:0];

assign trunc_ln1415_fu_2881_p1 = vBarSel_loc_1_out_i[2:0];

assign trunc_ln1596_fu_2811_p1 = hBarSel_3_0_loc_1_out_i[4:0];

assign trunc_ln1768_fu_2520_p1 = xCount_5_0[5:0];

assign trunc_ln1778_1_fu_2776_p1 = hBarSel_5_0_loc_1_out_i[3:0];

assign trunc_ln1778_fu_2760_p1 = vBarSel_3_loc_1_out_i[0:0];

assign trunc_ln1838_fu_3531_p1 = rSerie[0:0];

assign trunc_ln1845_fu_3567_p1 = gSerie[0:0];

assign trunc_ln1852_fu_3603_p1 = bSerie[0:0];

assign trunc_ln565_10_fu_1559_p1 = ap_sig_allocacmp_x_4[7:0];

assign trunc_ln565_11_fu_1563_p1 = ap_sig_allocacmp_x_4[10:0];

assign trunc_ln565_1_fu_3288_p1 = rampVal_3_loc_1_out_i[7:0];

assign trunc_ln565_2_fu_2462_p1 = hBarSel_5_0_loc_1_out_i[2:0];

assign trunc_ln565_3_fu_2466_p1 = hBarSel_3_0_loc_1_out_i[2:0];

assign trunc_ln565_4_fu_2470_p1 = hBarSel_0_loc_1_out_i[2:0];

assign trunc_ln565_5_fu_2474_p1 = vBarSel_3_loc_1_out_i[0:0];

assign trunc_ln565_6_fu_2478_p1 = vBarSel_loc_1_out_i[2:0];

assign trunc_ln565_7_fu_2752_p1 = hBarSel_4_0_loc_1_out_i[2:0];

assign trunc_ln565_8_fu_2961_p1 = rampVal_loc_1_out_i[7:0];

assign trunc_ln565_9_fu_1555_p1 = ap_sig_allocacmp_x_4[0:0];

assign trunc_ln565_fu_3284_p1 = hdata_loc_1_out_i[7:0];

assign trunc_ln5_fu_3875_p4 = {{grp_fu_4550_p3[15:8]}};

assign trunc_ln6_fu_3076_p4 = {{add_ln1303_2_fu_3062_p2[15:8]}};

assign trunc_ln7_fu_2853_p4 = {{add_ln1304_3_fu_2835_p2[15:8]}};

assign trunc_ln_fu_3649_p3 = {{xor_ln1839_fu_3553_p2}, {tmp_8_fu_3639_p4}};

assign whiYuv_1_address0 = zext_ln1504_fu_3105_p1;

assign whiYuv_address0 = zext_ln1228_fu_3219_p1;

assign xor_ln1758_fu_2482_p2 = (trunc_ln565_5_fu_2474_p1 ^ 1'd1);

assign xor_ln1839_fu_3553_p2 = (trunc_ln1838_fu_3531_p1 ^ tmp_23_fu_3535_p3);

assign xor_ln1846_fu_3589_p2 = (trunc_ln1845_fu_3567_p1 ^ tmp_24_fu_3571_p3);

assign xor_ln1853_fu_3625_p2 = (trunc_ln1852_fu_3603_p1 ^ tmp_25_fu_3607_p3);

assign xor_ln565_1_fu_3120_p2 = (trunc_ln565_9_reg_4780_pp0_iter18_reg ^ 1'd1);

assign xor_ln565_2_fu_3028_p2 = (trunc_ln565_9_reg_4780_pp0_iter18_reg ^ 1'd1);

assign xor_ln565_fu_3202_p2 = (trunc_ln565_9_reg_4780_pp0_iter18_reg ^ 1'd1);

assign zext_ln1101_fu_3250_p1 = add_ln1101_fu_3244_p2;

assign zext_ln1144_fu_3239_p1 = ap_phi_reg_pp0_iter19_phi_ln1144_reg_1434;

assign zext_ln1165_fu_3234_p1 = ap_phi_reg_pp0_iter19_phi_ln1165_reg_1423;

assign zext_ln1186_fu_3229_p1 = ap_phi_reg_pp0_iter19_phi_ln1186_reg_1412;

assign zext_ln1207_fu_3224_p1 = ap_phi_reg_pp0_iter19_phi_ln1207_reg_1401;

assign zext_ln1228_fu_3219_p1 = ap_phi_reg_pp0_iter19_phi_ln1228_reg_1390;

assign zext_ln1250_fu_1925_p1 = xBar_0;

assign zext_ln1257_fu_2931_p1 = add_ln1257_fu_2925_p2;

assign zext_ln1260_fu_3192_p1 = hBarSel_4_0_loc_1_out_i;

assign zext_ln1281_fu_2237_p1 = tmp_13_reg_4907;

assign zext_ln1285_fu_2243_p1 = tmp_15_reg_4912;

assign zext_ln1289_fu_2249_p1 = tmp_18_reg_4917;

assign zext_ln1302_1_fu_2430_p1 = g_fu_2393_p3;

assign zext_ln1302_fu_2426_p1 = r_fu_2368_p3;

assign zext_ln1303_1_fu_3059_p0 = grp_fu_4542_p3;

assign zext_ln1303_1_fu_3059_p1 = $unsigned(zext_ln1303_1_fu_3059_p0);

assign zext_ln1303_fu_3055_p1 = shl_ln_fu_3048_p3;

assign zext_ln1304_1_fu_2829_p0 = grp_fu_4514_p3;

assign zext_ln1304_1_fu_2829_p1 = $unsigned(zext_ln1304_1_fu_2829_p0);

assign zext_ln1347_fu_1545_p1 = ap_sig_allocacmp_x_4;

assign zext_ln1355_fu_2438_p1 = lshr_ln3_reg_4902_pp0_iter15_reg;

assign zext_ln1386_fu_1823_p1 = yCount;

assign zext_ln1393_fu_2686_p1 = add_ln1393_fu_2680_p2;

assign zext_ln1412_fu_2720_p1 = add_ln1412_fu_2714_p2;

assign zext_ln1419_1_fu_3110_p1 = tpgTartanBarArray_q0;

assign zext_ln1419_fu_2907_p1 = or_ln1415_fu_2901_p2;

assign zext_ln1454_fu_1761_p1 = yCount_2;

assign zext_ln1504_fu_3105_p1 = ap_phi_reg_pp0_iter19_phi_ln1504_reg_1379;

assign zext_ln1519_fu_3100_p1 = ap_phi_reg_pp0_iter19_phi_ln1519_reg_1368;

assign zext_ln1568_fu_1653_p1 = yCount_3;

assign zext_ln1593_fu_2638_p1 = add_ln1593_fu_2632_p2;

assign zext_ln1600_1_fu_3018_p1 = $unsigned(sext_ln1600_fu_3014_p1);

assign zext_ln1600_fu_2821_p1 = tBarSel_fu_2815_p2;

assign zext_ln1758_fu_2488_p1 = xor_ln1758_fu_2482_p2;

assign zext_ln1770_fu_2570_p1 = add_ln1770_fu_2564_p2;

assign zext_ln1775_fu_2548_p1 = add_ln1775_fu_2542_p2;

assign zext_ln1784_1_fu_2965_p1 = DPtpgBarArray_q0;

assign zext_ln1784_fu_2786_p1 = or_ln1778_fu_2780_p2;

assign zext_ln589_fu_4406_p1 = add_ln1084_fu_4400_p2;

assign zext_ln693_fu_3829_p1 = add_ln1545_fu_3823_p2;

always @ (posedge ap_clk) begin
    Sel_cast_cast_reg_4735[15:2] <= 14'b00000000000000;
    conv2_i_i10_i233_cast_cast_reg_4742[15:8] <= 8'b00000000;
    conv2_i_i10_i254_cast_cast_cast_cast_cast_cast_reg_4747[7:5] <= 3'b000;
    conv2_i_i_i240_cast_cast_cast_reg_4759[7:5] <= 3'b000;
    zext_ln1302_1_reg_5006[15:8] <= 8'b00000000;
end

endmodule //design_1_v_tpg_0_1_tpgBackground_Pipeline_VITIS_LOOP_565_2
