ARM S0041
"PodWR DpAddrdR PosRW Rfe DpDatadW Wse"
Cycle=Rfe DpDatadW Wse PodWR DpAddrdR PosRW
Relax=[Rfe,DpDatadW,Wse]
Safe=PosRW PodWR DpAddrdR
Prefetch=0:x=F,0:z=W,1:z=F,1:x=W
Com=Rf Ws
Orig=PodWR DpAddrdR PosRW Rfe DpDatadW Wse
{
%x0=x; %y0=y; %z0=z;
%z1=z; %x1=x;
}
 P0              | P1           ;
 MOV R0,#2       | LDR R0,[%z1] ;
 STR R0,[%x0]    | EOR R1,R0,R0 ;
 LDR R1,[%y0]    | ADD R1,R1,#1 ;
 EOR R2,R1,R1    | STR R1,[%x1] ;
 LDR R3,[R2,%z0] |              ;
 MOV R4,#1       |              ;
 STR R4,[%z0]    |              ;
exists
(x=2 /\ 1:R0=1)
