<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_T_Aca_U_Ru_0b2a8308</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_T_Aca_U_Ru_0b2a8308'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_T_Aca_U_Ru_0b2a8308')">rsnoc_z_H_R_T_Aca_U_Ru_0b2a8308</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 58.91</td>
<td class="s7 cl rt"><a href="mod1175.html#Line" > 78.12</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod1175.html#Toggle" > 30.61</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1175.html#Branch" > 68.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/0.9.3_dft_regression_14_02_2023/gemini_ddr3/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/0.9.3_dft_regression_14_02_2023/gemini_ddr3/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1175.html#inst_tag_71281"  onclick="showContent('inst_tag_71281')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.fpga_axi_m0_I_main.SrvTxClkAdapt_Switch29_Async</a></td>
<td class="s5 cl rt"> 58.23</td>
<td class="s7 cl rt"><a href="mod1175.html#inst_tag_71281_Line" > 78.12</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1175.html#inst_tag_71281_Toggle" > 28.57</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1175.html#inst_tag_71281_Branch" > 68.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1175.html#inst_tag_71282"  onclick="showContent('inst_tag_71282')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.fpga_axi_m1_I_main.SrvTxClkAdapt_Switch29_Async</a></td>
<td class="s5 cl rt"> 58.23</td>
<td class="s7 cl rt"><a href="mod1175.html#inst_tag_71282_Line" > 78.12</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1175.html#inst_tag_71282_Toggle" > 28.57</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1175.html#inst_tag_71282_Branch" > 68.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1175.html#inst_tag_71283"  onclick="showContent('inst_tag_71283')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.FPGA1_probe_main.SrvTxClkAdapt_Switch33_Async</a></td>
<td class="s5 cl rt"> 58.23</td>
<td class="s7 cl rt"><a href="mod1175.html#inst_tag_71283_Line" > 78.12</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1175.html#inst_tag_71283_Toggle" > 28.57</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1175.html#inst_tag_71283_Branch" > 68.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1175.html#inst_tag_71284"  onclick="showContent('inst_tag_71284')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.FPGA0_probe_main.SrvTxClkAdapt_Switch33_Async</a></td>
<td class="s5 cl rt"> 58.23</td>
<td class="s7 cl rt"><a href="mod1175.html#inst_tag_71284_Line" > 78.12</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1175.html#inst_tag_71284_Toggle" > 28.57</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1175.html#inst_tag_71284_Branch" > 68.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1175.html#inst_tag_71285"  onclick="showContent('inst_tag_71285')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch32_main.SrvTxClkAdapt_FPGA0_probe_Async</a></td>
<td class="s5 cl rt"> 58.91</td>
<td class="s7 cl rt"><a href="mod1175.html#inst_tag_71285_Line" > 78.12</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod1175.html#inst_tag_71285_Toggle" > 30.61</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1175.html#inst_tag_71285_Branch" > 68.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1175.html#inst_tag_71286"  onclick="showContent('inst_tag_71286')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch32_main.SrvTxClkAdapt_FPGA1_probe_Async</a></td>
<td class="s5 cl rt"> 58.91</td>
<td class="s7 cl rt"><a href="mod1175.html#inst_tag_71286_Line" > 78.12</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod1175.html#inst_tag_71286_Toggle" > 30.61</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1175.html#inst_tag_71286_Branch" > 68.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1175.html#inst_tag_71287"  onclick="showContent('inst_tag_71287')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_fpga_axi_m0_I_Async</a></td>
<td class="s5 cl rt"> 58.91</td>
<td class="s7 cl rt"><a href="mod1175.html#inst_tag_71287_Line" > 78.12</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod1175.html#inst_tag_71287_Toggle" > 30.61</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1175.html#inst_tag_71287_Branch" > 68.00</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1175.html#inst_tag_71288"  onclick="showContent('inst_tag_71288')">gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_fpga_axi_m1_I_Async</a></td>
<td class="s5 cl rt"> 58.91</td>
<td class="s7 cl rt"><a href="mod1175.html#inst_tag_71288_Line" > 78.12</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod1175.html#inst_tag_71288_Toggle" > 30.61</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1175.html#inst_tag_71288_Branch" > 68.00</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_71281'>
<hr>
<a name="inst_tag_71281"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy23.html#tag_urg_inst_71281" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.fpga_axi_m0_I_main.SrvTxClkAdapt_Switch29_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 58.23</td>
<td class="s7 cl rt"><a href="mod1175.html#inst_tag_71281_Line" > 78.12</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1175.html#inst_tag_71281_Toggle" > 28.57</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1175.html#inst_tag_71281_Branch" > 68.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 75.31</td>
<td class="s8 cl rt"> 89.74</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 52.55</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s8 cl rt"> 83.93</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 91.18</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 82.36</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod919.html#inst_tag_40288" >fpga_axi_m0_I_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1773.html#inst_tag_95502" id="tag_urg_inst_95502">Rf</a></td>
<td class="s8 cl rt"> 86.91</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 88.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3300.html#inst_tag_252125" id="tag_urg_inst_252125">urs</a></td>
<td class="s8 cl rt"> 82.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 48.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod784.html#inst_tag_34659" id="tag_urg_inst_34659">urs39</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod784.html#inst_tag_34658" id="tag_urg_inst_34658">urs40</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1479.html#inst_tag_79534" id="tag_urg_inst_79534">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1479.html#inst_tag_79535" id="tag_urg_inst_79535">uu22</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_71282'>
<hr>
<a name="inst_tag_71282"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy23.html#tag_urg_inst_71282" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.fpga_axi_m1_I_main.SrvTxClkAdapt_Switch29_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 58.23</td>
<td class="s7 cl rt"><a href="mod1175.html#inst_tag_71282_Line" > 78.12</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1175.html#inst_tag_71282_Toggle" > 28.57</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1175.html#inst_tag_71282_Branch" > 68.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 75.31</td>
<td class="s8 cl rt"> 89.74</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 52.55</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s8 cl rt"> 83.93</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s9 cl rt"> 91.55</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 83.11</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod882.html#inst_tag_40054" >fpga_axi_m1_I_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1773.html#inst_tag_95523" id="tag_urg_inst_95523">Rf</a></td>
<td class="s8 cl rt"> 86.91</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 88.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3300.html#inst_tag_252132" id="tag_urg_inst_252132">urs</a></td>
<td class="s8 cl rt"> 82.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 48.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod784.html#inst_tag_34704" id="tag_urg_inst_34704">urs39</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod784.html#inst_tag_34703" id="tag_urg_inst_34703">urs40</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1479.html#inst_tag_79562" id="tag_urg_inst_79562">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1479.html#inst_tag_79563" id="tag_urg_inst_79563">uu22</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_71283'>
<hr>
<a name="inst_tag_71283"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy12.html#tag_urg_inst_71283" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.FPGA1_probe_main.SrvTxClkAdapt_Switch33_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 58.23</td>
<td class="s7 cl rt"><a href="mod1175.html#inst_tag_71283_Line" > 78.12</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1175.html#inst_tag_71283_Toggle" > 28.57</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1175.html#inst_tag_71283_Branch" > 68.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 75.31</td>
<td class="s8 cl rt"> 89.74</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 52.55</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s8 cl rt"> 83.93</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  8.66</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  8.66</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2398.html#inst_tag_178669" >FPGA1_probe_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1773.html#inst_tag_95532" id="tag_urg_inst_95532">Rf</a></td>
<td class="s8 cl rt"> 86.91</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 88.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3300.html#inst_tag_252140" id="tag_urg_inst_252140">urs</a></td>
<td class="s8 cl rt"> 82.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 48.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod784.html#inst_tag_34722" id="tag_urg_inst_34722">urs39</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod784.html#inst_tag_34721" id="tag_urg_inst_34721">urs40</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1479.html#inst_tag_79579" id="tag_urg_inst_79579">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1479.html#inst_tag_79580" id="tag_urg_inst_79580">uu22</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_71284'>
<hr>
<a name="inst_tag_71284"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy14.html#tag_urg_inst_71284" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.FPGA0_probe_main.SrvTxClkAdapt_Switch33_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 58.23</td>
<td class="s7 cl rt"><a href="mod1175.html#inst_tag_71284_Line" > 78.12</a></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"><a href="mod1175.html#inst_tag_71284_Toggle" > 28.57</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1175.html#inst_tag_71284_Branch" > 68.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s7 cl rt"> 75.31</td>
<td class="s8 cl rt"> 89.74</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 52.55</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s8 cl rt"> 83.93</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  8.66</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  8.66</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2607.html#inst_tag_195846" >FPGA0_probe_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1773.html#inst_tag_95546" id="tag_urg_inst_95546">Rf</a></td>
<td class="s8 cl rt"> 86.91</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s8 cl rt"> 88.00</td>
<td class="s7 cl rt"> 75.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3300.html#inst_tag_252146" id="tag_urg_inst_252146">urs</a></td>
<td class="s8 cl rt"> 82.67</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 48.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod784.html#inst_tag_34752" id="tag_urg_inst_34752">urs39</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod784.html#inst_tag_34751" id="tag_urg_inst_34751">urs40</a></td>
<td class="s9 cl rt"> 97.44</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 92.31</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1479.html#inst_tag_79599" id="tag_urg_inst_79599">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1479.html#inst_tag_79600" id="tag_urg_inst_79600">uu22</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_71285'>
<hr>
<a name="inst_tag_71285"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy23.html#tag_urg_inst_71285" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch32_main.SrvTxClkAdapt_FPGA0_probe_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 58.91</td>
<td class="s7 cl rt"><a href="mod1175.html#inst_tag_71285_Line" > 78.12</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod1175.html#inst_tag_71285_Toggle" > 30.61</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1175.html#inst_tag_71285_Branch" > 68.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 82.65</td>
<td class="s8 cl rt"> 89.74</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.93</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 83.93</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 23.94</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.94</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod494.html#inst_tag_30700" >Switch32_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1773.html#inst_tag_95562" id="tag_urg_inst_95562">Rf</a></td>
<td class="s9 cl rt"> 95.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 96.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3300.html#inst_tag_252154" id="tag_urg_inst_252154">urs</a></td>
<td class="s8 cl rt"> 84.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 52.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod784.html#inst_tag_34788" id="tag_urg_inst_34788">urs39</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod784.html#inst_tag_34787" id="tag_urg_inst_34787">urs40</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1479.html#inst_tag_79623" id="tag_urg_inst_79623">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1479.html#inst_tag_79624" id="tag_urg_inst_79624">uu22</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_71286'>
<hr>
<a name="inst_tag_71286"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy23.html#tag_urg_inst_71286" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch32_main.SrvTxClkAdapt_FPGA1_probe_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 58.91</td>
<td class="s7 cl rt"><a href="mod1175.html#inst_tag_71286_Line" > 78.12</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod1175.html#inst_tag_71286_Toggle" > 30.61</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1175.html#inst_tag_71286_Branch" > 68.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 82.65</td>
<td class="s8 cl rt"> 89.74</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.93</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 83.93</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 23.94</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 23.94</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod494.html#inst_tag_30700" >Switch32_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1773.html#inst_tag_95563" id="tag_urg_inst_95563">Rf</a></td>
<td class="s9 cl rt"> 95.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 96.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3300.html#inst_tag_252155" id="tag_urg_inst_252155">urs</a></td>
<td class="s8 cl rt"> 84.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 52.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod784.html#inst_tag_34790" id="tag_urg_inst_34790">urs39</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod784.html#inst_tag_34789" id="tag_urg_inst_34789">urs40</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1479.html#inst_tag_79625" id="tag_urg_inst_79625">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1479.html#inst_tag_79626" id="tag_urg_inst_79626">uu22</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_71287'>
<hr>
<a name="inst_tag_71287"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy23.html#tag_urg_inst_71287" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_fpga_axi_m0_I_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 58.91</td>
<td class="s7 cl rt"><a href="mod1175.html#inst_tag_71287_Line" > 78.12</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod1175.html#inst_tag_71287_Toggle" > 30.61</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1175.html#inst_tag_71287_Branch" > 68.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 82.65</td>
<td class="s8 cl rt"> 89.74</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.93</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 83.93</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 22.91</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 22.91</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2506.html#inst_tag_185541" >Switch28_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1773.html#inst_tag_95564" id="tag_urg_inst_95564">Rf</a></td>
<td class="s9 cl rt"> 95.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 96.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3300.html#inst_tag_252156" id="tag_urg_inst_252156">urs</a></td>
<td class="s8 cl rt"> 84.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 52.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod784.html#inst_tag_34792" id="tag_urg_inst_34792">urs39</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod784.html#inst_tag_34791" id="tag_urg_inst_34791">urs40</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1479.html#inst_tag_79627" id="tag_urg_inst_79627">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1479.html#inst_tag_79628" id="tag_urg_inst_79628">uu22</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_71288'>
<hr>
<a name="inst_tag_71288"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy23.html#tag_urg_inst_71288" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_fpga_axi_m1_I_Async</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 58.91</td>
<td class="s7 cl rt"><a href="mod1175.html#inst_tag_71288_Line" > 78.12</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod1175.html#inst_tag_71288_Toggle" > 30.61</a></td>
<td class="wht cl rt"></td>
<td class="s6 cl rt"><a href="mod1175.html#inst_tag_71288_Branch" > 68.00</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s8 cl rt"> 82.65</td>
<td class="s8 cl rt"> 89.74</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 56.93</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 83.93</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 22.91</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 22.91</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod2506.html#inst_tag_185541" >Switch28_main</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1773.html#inst_tag_95565" id="tag_urg_inst_95565">Rf</a></td>
<td class="s9 cl rt"> 95.16</td>
<td class="s9 cl rt"> 93.75</td>
<td class="wht cl rt"></td>
<td class="s9 cl rt"> 96.00</td>
<td class="s10 cl rt">100.00</td>
<td class="s9 cl rt"> 90.91</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod3300.html#inst_tag_252157" id="tag_urg_inst_252157">urs</a></td>
<td class="s8 cl rt"> 84.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 52.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod784.html#inst_tag_34794" id="tag_urg_inst_34794">urs39</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod784.html#inst_tag_34793" id="tag_urg_inst_34793">urs40</a></td>
<td class="s10 cl rt">100.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1479.html#inst_tag_79629" id="tag_urg_inst_79629">uu</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1479.html#inst_tag_79630" id="tag_urg_inst_79630">uu22</a></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_T_Aca_U_Ru_0b2a8308'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1175.html" >rsnoc_z_H_R_T_Aca_U_Ru_0b2a8308</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>32</td><td>25</td><td>78.12</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39423</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39441</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39446</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39451</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39456</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39461</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>39466</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39482</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
39422                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39423      1/1          		if ( ! Sys_Clk_RstN )
39424      1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
39425      1/1          		else if ( RegWr | ~ PwrOn )
39426      1/1          			WrCnt &lt;= #1.0 ( ( u_f27c ^ { 1'b0 , u_f27c [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
39427                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
39428                   	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
39429                   		.Clk( Sys_Clk )
39430                   	,	.Clk_ClkS( Sys_Clk_ClkS )
39431                   	,	.Clk_En( Sys_Clk_En )
39432                   	,	.Clk_EnS( Sys_Clk_EnS )
39433                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
39434                   	,	.Clk_RstN( Sys_Clk_RstN )
39435                   	,	.Clk_Tm( Sys_Clk_Tm )
39436                   	,	.I( Int_RdCnt )
39437                   	,	.O( RdCntSync )
39438                   	);
39439                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu22( .I( RdCntSync ) , .O( RdCntBin ) );
39440                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39441      1/1          		if ( ! Sys_Clk_RstN )
39442      1/1          			WrPtr &lt;= #1.0 ( 2'b0 );
39443      1/1          		else if ( RegWr | ~ PwrOn )
39444      1/1          			WrPtr &lt;= #1.0 ( WrPtr + 2'b01 &amp; ~ { 2 { ( WrPtr == 2'b11 ) }  } &amp; { 2 { PwrOn }  } );
                        MISSING_ELSE
39445                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39446      1/1          		if ( ! Sys_Clk_RstN )
39447      1/1          			RegData_3 &lt;= #1.0 ( 12'b0 );
39448      1/1          		else if ( RegWr &amp; WrPtr == 2'b11 )
39449      <font color = "red">0/1     ==>  			RegData_3 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39450                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39451      1/1          		if ( ! Sys_Clk_RstN )
39452      1/1          			RegData_2 &lt;= #1.0 ( 12'b0 );
39453      1/1          		else if ( RegWr &amp; WrPtr == 2'b10 )
39454      <font color = "red">0/1     ==>  			RegData_2 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39455                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39456      1/1          		if ( ! Sys_Clk_RstN )
39457      1/1          			RegData_1 &lt;= #1.0 ( 12'b0 );
39458      1/1          		else if ( RegWr &amp; WrPtr == 2'b01 )
39459      <font color = "red">0/1     ==>  			RegData_1 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39460                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39461      1/1          		if ( ! Sys_Clk_RstN )
39462      1/1          			RegData_0 &lt;= #1.0 ( 12'b0 );
39463      1/1          		else if ( RegWr &amp; WrPtr == 2'b0 )
39464      <font color = "red">0/1     ==>  			RegData_0 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39465                   	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or u_5389 ) begin
39466      1/1          		case ( u_5389 )
39467      <font color = "red">0/1     ==>  			2'b11 : RdData_0 = RegData_3 ;</font>
39468      <font color = "red">0/1     ==>  			2'b10 : RdData_0 = RegData_2 ;</font>
39469      <font color = "red">0/1     ==>  			2'b01 : RdData_0 = RegData_1 ;</font>
39470      1/1          			2'b0  : RdData_0 = RegData_0 ;
                   <font color = "red">==>  MISSING_DEFAULT</font>
39471                   		endcase
39472                   	end
39473                   	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
39474                   	assign Int_WrCnt = WrCnt;
39475                   	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
39476                   	assign WrEmpty = RdCntSync == WrCnt;
39477                   	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
39478                   	assign WakeUp_Rx = Rx_Vld;
39479                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
39480                   	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
39481                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39482      1/1          		if ( ! Sys_Clk_RstN )
39483      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
39484      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1175.html" >rsnoc_z_H_R_T_Aca_U_Ru_0b2a8308</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">15</td>
<td class="rt">62.50 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">98</td>
<td class="rt">30</td>
<td class="rt">30.61 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">49</td>
<td class="rt">15</td>
<td class="rt">30.61 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">49</td>
<td class="rt">15</td>
<td class="rt">30.61 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">15</td>
<td class="rt">62.50 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">98</td>
<td class="rt">30</td>
<td class="rt">30.61 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">49</td>
<td class="rt">15</td>
<td class="rt">30.61 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">49</td>
<td class="rt">15</td>
<td class="rt">30.61 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1175.html" >rsnoc_z_H_R_T_Aca_U_Ru_0b2a8308</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">25</td>
<td class="rt">17</td>
<td class="rt">68.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39423</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39441</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39446</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39451</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39456</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39461</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">39466</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39482</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39423      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39424      			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
39425      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39426      			WrCnt <= #1.0 ( ( u_f27c ^ { 1'b0 , u_f27c [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39441      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39442      			WrPtr <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
39443      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39444      			WrPtr <= #1.0 ( WrPtr + 2'b01 & ~ { 2 { ( WrPtr == 2'b11 ) }  } & { 2 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39446      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39447      			RegData_3 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39448      		else if ( RegWr & WrPtr == 2'b11 )
           		     <font color = "red">-2-</font>  
39449      			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39451      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39452      			RegData_2 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39453      		else if ( RegWr & WrPtr == 2'b10 )
           		     <font color = "red">-2-</font>  
39454      			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39456      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39457      			RegData_1 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39458      		else if ( RegWr & WrPtr == 2'b01 )
           		     <font color = "red">-2-</font>  
39459      			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39461      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39462      			RegData_0 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39463      		else if ( RegWr & WrPtr == 2'b0 )
           		     <font color = "red">-2-</font>  
39464      			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39466      		case ( u_5389 )
           		<font color = "red">-1-</font>  
39467      			2'b11 : RdData_0 = RegData_3 ;
           <font color = "red">			==></font>
39468      			2'b10 : RdData_0 = RegData_2 ;
           <font color = "red">			==></font>
39469      			2'b01 : RdData_0 = RegData_1 ;
           <font color = "red">			==></font>
39470      			2'b0  : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
           			MISSING_DEFAULT
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b11 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39482      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39483      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
39484      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_71281'>
<a name="inst_tag_71281_Line"></a>
<b>Line Coverage for Instance : <a href="mod1175.html#inst_tag_71281" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.fpga_axi_m0_I_main.SrvTxClkAdapt_Switch29_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>32</td><td>25</td><td>78.12</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39423</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39441</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39446</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39451</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39456</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39461</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>39466</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39482</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
39422                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39423      1/1          		if ( ! Sys_Clk_RstN )
39424      1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
39425      1/1          		else if ( RegWr | ~ PwrOn )
39426      1/1          			WrCnt &lt;= #1.0 ( ( u_f27c ^ { 1'b0 , u_f27c [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
39427                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
39428                   	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
39429                   		.Clk( Sys_Clk )
39430                   	,	.Clk_ClkS( Sys_Clk_ClkS )
39431                   	,	.Clk_En( Sys_Clk_En )
39432                   	,	.Clk_EnS( Sys_Clk_EnS )
39433                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
39434                   	,	.Clk_RstN( Sys_Clk_RstN )
39435                   	,	.Clk_Tm( Sys_Clk_Tm )
39436                   	,	.I( Int_RdCnt )
39437                   	,	.O( RdCntSync )
39438                   	);
39439                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu22( .I( RdCntSync ) , .O( RdCntBin ) );
39440                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39441      1/1          		if ( ! Sys_Clk_RstN )
39442      1/1          			WrPtr &lt;= #1.0 ( 2'b0 );
39443      1/1          		else if ( RegWr | ~ PwrOn )
39444      1/1          			WrPtr &lt;= #1.0 ( WrPtr + 2'b01 &amp; ~ { 2 { ( WrPtr == 2'b11 ) }  } &amp; { 2 { PwrOn }  } );
                        MISSING_ELSE
39445                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39446      1/1          		if ( ! Sys_Clk_RstN )
39447      1/1          			RegData_3 &lt;= #1.0 ( 12'b0 );
39448      1/1          		else if ( RegWr &amp; WrPtr == 2'b11 )
39449      <font color = "red">0/1     ==>  			RegData_3 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39450                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39451      1/1          		if ( ! Sys_Clk_RstN )
39452      1/1          			RegData_2 &lt;= #1.0 ( 12'b0 );
39453      1/1          		else if ( RegWr &amp; WrPtr == 2'b10 )
39454      <font color = "red">0/1     ==>  			RegData_2 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39455                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39456      1/1          		if ( ! Sys_Clk_RstN )
39457      1/1          			RegData_1 &lt;= #1.0 ( 12'b0 );
39458      1/1          		else if ( RegWr &amp; WrPtr == 2'b01 )
39459      <font color = "red">0/1     ==>  			RegData_1 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39460                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39461      1/1          		if ( ! Sys_Clk_RstN )
39462      1/1          			RegData_0 &lt;= #1.0 ( 12'b0 );
39463      1/1          		else if ( RegWr &amp; WrPtr == 2'b0 )
39464      <font color = "red">0/1     ==>  			RegData_0 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39465                   	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or u_5389 ) begin
39466      1/1          		case ( u_5389 )
39467      <font color = "red">0/1     ==>  			2'b11 : RdData_0 = RegData_3 ;</font>
39468      <font color = "red">0/1     ==>  			2'b10 : RdData_0 = RegData_2 ;</font>
39469      <font color = "red">0/1     ==>  			2'b01 : RdData_0 = RegData_1 ;</font>
39470      1/1          			2'b0  : RdData_0 = RegData_0 ;
                   <font color = "red">==>  MISSING_DEFAULT</font>
39471                   		endcase
39472                   	end
39473                   	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
39474                   	assign Int_WrCnt = WrCnt;
39475                   	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
39476                   	assign WrEmpty = RdCntSync == WrCnt;
39477                   	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
39478                   	assign WakeUp_Rx = Rx_Vld;
39479                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
39480                   	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
39481                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39482      1/1          		if ( ! Sys_Clk_RstN )
39483      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
39484      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_71281_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1175.html#inst_tag_71281" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.fpga_axi_m0_I_main.SrvTxClkAdapt_Switch29_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">14</td>
<td class="rt">58.33 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">98</td>
<td class="rt">28</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">49</td>
<td class="rt">14</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">49</td>
<td class="rt">14</td>
<td class="rt">28.57 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">14</td>
<td class="rt">58.33 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">98</td>
<td class="rt">28</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">49</td>
<td class="rt">14</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">49</td>
<td class="rt">14</td>
<td class="rt">28.57 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_71281_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1175.html#inst_tag_71281" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.fpga_axi_m0_I_main.SrvTxClkAdapt_Switch29_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">25</td>
<td class="rt">17</td>
<td class="rt">68.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39423</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39441</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39446</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39451</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39456</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39461</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">39466</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39482</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39423      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39424      			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
39425      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39426      			WrCnt <= #1.0 ( ( u_f27c ^ { 1'b0 , u_f27c [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39441      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39442      			WrPtr <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
39443      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39444      			WrPtr <= #1.0 ( WrPtr + 2'b01 & ~ { 2 { ( WrPtr == 2'b11 ) }  } & { 2 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39446      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39447      			RegData_3 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39448      		else if ( RegWr & WrPtr == 2'b11 )
           		     <font color = "red">-2-</font>  
39449      			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39451      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39452      			RegData_2 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39453      		else if ( RegWr & WrPtr == 2'b10 )
           		     <font color = "red">-2-</font>  
39454      			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39456      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39457      			RegData_1 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39458      		else if ( RegWr & WrPtr == 2'b01 )
           		     <font color = "red">-2-</font>  
39459      			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39461      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39462      			RegData_0 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39463      		else if ( RegWr & WrPtr == 2'b0 )
           		     <font color = "red">-2-</font>  
39464      			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39466      		case ( u_5389 )
           		<font color = "red">-1-</font>  
39467      			2'b11 : RdData_0 = RegData_3 ;
           <font color = "red">			==></font>
39468      			2'b10 : RdData_0 = RegData_2 ;
           <font color = "red">			==></font>
39469      			2'b01 : RdData_0 = RegData_1 ;
           <font color = "red">			==></font>
39470      			2'b0  : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
           			MISSING_DEFAULT
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b11 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39482      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39483      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
39484      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_71282'>
<a name="inst_tag_71282_Line"></a>
<b>Line Coverage for Instance : <a href="mod1175.html#inst_tag_71282" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.fpga_axi_m1_I_main.SrvTxClkAdapt_Switch29_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>32</td><td>25</td><td>78.12</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39423</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39441</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39446</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39451</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39456</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39461</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>39466</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39482</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
39422                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39423      1/1          		if ( ! Sys_Clk_RstN )
39424      1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
39425      1/1          		else if ( RegWr | ~ PwrOn )
39426      1/1          			WrCnt &lt;= #1.0 ( ( u_f27c ^ { 1'b0 , u_f27c [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
39427                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
39428                   	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
39429                   		.Clk( Sys_Clk )
39430                   	,	.Clk_ClkS( Sys_Clk_ClkS )
39431                   	,	.Clk_En( Sys_Clk_En )
39432                   	,	.Clk_EnS( Sys_Clk_EnS )
39433                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
39434                   	,	.Clk_RstN( Sys_Clk_RstN )
39435                   	,	.Clk_Tm( Sys_Clk_Tm )
39436                   	,	.I( Int_RdCnt )
39437                   	,	.O( RdCntSync )
39438                   	);
39439                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu22( .I( RdCntSync ) , .O( RdCntBin ) );
39440                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39441      1/1          		if ( ! Sys_Clk_RstN )
39442      1/1          			WrPtr &lt;= #1.0 ( 2'b0 );
39443      1/1          		else if ( RegWr | ~ PwrOn )
39444      1/1          			WrPtr &lt;= #1.0 ( WrPtr + 2'b01 &amp; ~ { 2 { ( WrPtr == 2'b11 ) }  } &amp; { 2 { PwrOn }  } );
                        MISSING_ELSE
39445                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39446      1/1          		if ( ! Sys_Clk_RstN )
39447      1/1          			RegData_3 &lt;= #1.0 ( 12'b0 );
39448      1/1          		else if ( RegWr &amp; WrPtr == 2'b11 )
39449      <font color = "red">0/1     ==>  			RegData_3 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39450                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39451      1/1          		if ( ! Sys_Clk_RstN )
39452      1/1          			RegData_2 &lt;= #1.0 ( 12'b0 );
39453      1/1          		else if ( RegWr &amp; WrPtr == 2'b10 )
39454      <font color = "red">0/1     ==>  			RegData_2 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39455                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39456      1/1          		if ( ! Sys_Clk_RstN )
39457      1/1          			RegData_1 &lt;= #1.0 ( 12'b0 );
39458      1/1          		else if ( RegWr &amp; WrPtr == 2'b01 )
39459      <font color = "red">0/1     ==>  			RegData_1 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39460                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39461      1/1          		if ( ! Sys_Clk_RstN )
39462      1/1          			RegData_0 &lt;= #1.0 ( 12'b0 );
39463      1/1          		else if ( RegWr &amp; WrPtr == 2'b0 )
39464      <font color = "red">0/1     ==>  			RegData_0 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39465                   	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or u_5389 ) begin
39466      1/1          		case ( u_5389 )
39467      <font color = "red">0/1     ==>  			2'b11 : RdData_0 = RegData_3 ;</font>
39468      <font color = "red">0/1     ==>  			2'b10 : RdData_0 = RegData_2 ;</font>
39469      <font color = "red">0/1     ==>  			2'b01 : RdData_0 = RegData_1 ;</font>
39470      1/1          			2'b0  : RdData_0 = RegData_0 ;
                   <font color = "red">==>  MISSING_DEFAULT</font>
39471                   		endcase
39472                   	end
39473                   	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
39474                   	assign Int_WrCnt = WrCnt;
39475                   	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
39476                   	assign WrEmpty = RdCntSync == WrCnt;
39477                   	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
39478                   	assign WakeUp_Rx = Rx_Vld;
39479                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
39480                   	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
39481                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39482      1/1          		if ( ! Sys_Clk_RstN )
39483      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
39484      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_71282_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1175.html#inst_tag_71282" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.fpga_axi_m1_I_main.SrvTxClkAdapt_Switch29_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">14</td>
<td class="rt">58.33 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">98</td>
<td class="rt">28</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">49</td>
<td class="rt">14</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">49</td>
<td class="rt">14</td>
<td class="rt">28.57 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">14</td>
<td class="rt">58.33 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">98</td>
<td class="rt">28</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">49</td>
<td class="rt">14</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">49</td>
<td class="rt">14</td>
<td class="rt">28.57 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_71282_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1175.html#inst_tag_71282" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.fpga_axi_m1_I_main.SrvTxClkAdapt_Switch29_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">25</td>
<td class="rt">17</td>
<td class="rt">68.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39423</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39441</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39446</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39451</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39456</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39461</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">39466</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39482</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39423      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39424      			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
39425      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39426      			WrCnt <= #1.0 ( ( u_f27c ^ { 1'b0 , u_f27c [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39441      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39442      			WrPtr <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
39443      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39444      			WrPtr <= #1.0 ( WrPtr + 2'b01 & ~ { 2 { ( WrPtr == 2'b11 ) }  } & { 2 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39446      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39447      			RegData_3 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39448      		else if ( RegWr & WrPtr == 2'b11 )
           		     <font color = "red">-2-</font>  
39449      			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39451      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39452      			RegData_2 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39453      		else if ( RegWr & WrPtr == 2'b10 )
           		     <font color = "red">-2-</font>  
39454      			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39456      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39457      			RegData_1 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39458      		else if ( RegWr & WrPtr == 2'b01 )
           		     <font color = "red">-2-</font>  
39459      			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39461      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39462      			RegData_0 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39463      		else if ( RegWr & WrPtr == 2'b0 )
           		     <font color = "red">-2-</font>  
39464      			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39466      		case ( u_5389 )
           		<font color = "red">-1-</font>  
39467      			2'b11 : RdData_0 = RegData_3 ;
           <font color = "red">			==></font>
39468      			2'b10 : RdData_0 = RegData_2 ;
           <font color = "red">			==></font>
39469      			2'b01 : RdData_0 = RegData_1 ;
           <font color = "red">			==></font>
39470      			2'b0  : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
           			MISSING_DEFAULT
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b11 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39482      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39483      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
39484      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_71283'>
<a name="inst_tag_71283_Line"></a>
<b>Line Coverage for Instance : <a href="mod1175.html#inst_tag_71283" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.FPGA1_probe_main.SrvTxClkAdapt_Switch33_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>32</td><td>25</td><td>78.12</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39423</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39441</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39446</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39451</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39456</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39461</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>39466</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39482</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
39422                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39423      1/1          		if ( ! Sys_Clk_RstN )
39424      1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
39425      1/1          		else if ( RegWr | ~ PwrOn )
39426      1/1          			WrCnt &lt;= #1.0 ( ( u_f27c ^ { 1'b0 , u_f27c [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
39427                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
39428                   	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
39429                   		.Clk( Sys_Clk )
39430                   	,	.Clk_ClkS( Sys_Clk_ClkS )
39431                   	,	.Clk_En( Sys_Clk_En )
39432                   	,	.Clk_EnS( Sys_Clk_EnS )
39433                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
39434                   	,	.Clk_RstN( Sys_Clk_RstN )
39435                   	,	.Clk_Tm( Sys_Clk_Tm )
39436                   	,	.I( Int_RdCnt )
39437                   	,	.O( RdCntSync )
39438                   	);
39439                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu22( .I( RdCntSync ) , .O( RdCntBin ) );
39440                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39441      1/1          		if ( ! Sys_Clk_RstN )
39442      1/1          			WrPtr &lt;= #1.0 ( 2'b0 );
39443      1/1          		else if ( RegWr | ~ PwrOn )
39444      1/1          			WrPtr &lt;= #1.0 ( WrPtr + 2'b01 &amp; ~ { 2 { ( WrPtr == 2'b11 ) }  } &amp; { 2 { PwrOn }  } );
                        MISSING_ELSE
39445                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39446      1/1          		if ( ! Sys_Clk_RstN )
39447      1/1          			RegData_3 &lt;= #1.0 ( 12'b0 );
39448      1/1          		else if ( RegWr &amp; WrPtr == 2'b11 )
39449      <font color = "red">0/1     ==>  			RegData_3 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39450                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39451      1/1          		if ( ! Sys_Clk_RstN )
39452      1/1          			RegData_2 &lt;= #1.0 ( 12'b0 );
39453      1/1          		else if ( RegWr &amp; WrPtr == 2'b10 )
39454      <font color = "red">0/1     ==>  			RegData_2 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39455                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39456      1/1          		if ( ! Sys_Clk_RstN )
39457      1/1          			RegData_1 &lt;= #1.0 ( 12'b0 );
39458      1/1          		else if ( RegWr &amp; WrPtr == 2'b01 )
39459      <font color = "red">0/1     ==>  			RegData_1 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39460                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39461      1/1          		if ( ! Sys_Clk_RstN )
39462      1/1          			RegData_0 &lt;= #1.0 ( 12'b0 );
39463      1/1          		else if ( RegWr &amp; WrPtr == 2'b0 )
39464      <font color = "red">0/1     ==>  			RegData_0 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39465                   	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or u_5389 ) begin
39466      1/1          		case ( u_5389 )
39467      <font color = "red">0/1     ==>  			2'b11 : RdData_0 = RegData_3 ;</font>
39468      <font color = "red">0/1     ==>  			2'b10 : RdData_0 = RegData_2 ;</font>
39469      <font color = "red">0/1     ==>  			2'b01 : RdData_0 = RegData_1 ;</font>
39470      1/1          			2'b0  : RdData_0 = RegData_0 ;
                   <font color = "red">==>  MISSING_DEFAULT</font>
39471                   		endcase
39472                   	end
39473                   	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
39474                   	assign Int_WrCnt = WrCnt;
39475                   	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
39476                   	assign WrEmpty = RdCntSync == WrCnt;
39477                   	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
39478                   	assign WakeUp_Rx = Rx_Vld;
39479                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
39480                   	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
39481                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39482      1/1          		if ( ! Sys_Clk_RstN )
39483      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
39484      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_71283_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1175.html#inst_tag_71283" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.FPGA1_probe_main.SrvTxClkAdapt_Switch33_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">14</td>
<td class="rt">58.33 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">98</td>
<td class="rt">28</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">49</td>
<td class="rt">14</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">49</td>
<td class="rt">14</td>
<td class="rt">28.57 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">14</td>
<td class="rt">58.33 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">98</td>
<td class="rt">28</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">49</td>
<td class="rt">14</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">49</td>
<td class="rt">14</td>
<td class="rt">28.57 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_71283_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1175.html#inst_tag_71283" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.FPGA1_probe_main.SrvTxClkAdapt_Switch33_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">25</td>
<td class="rt">17</td>
<td class="rt">68.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39423</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39441</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39446</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39451</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39456</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39461</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">39466</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39482</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39423      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39424      			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
39425      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39426      			WrCnt <= #1.0 ( ( u_f27c ^ { 1'b0 , u_f27c [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39441      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39442      			WrPtr <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
39443      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39444      			WrPtr <= #1.0 ( WrPtr + 2'b01 & ~ { 2 { ( WrPtr == 2'b11 ) }  } & { 2 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39446      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39447      			RegData_3 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39448      		else if ( RegWr & WrPtr == 2'b11 )
           		     <font color = "red">-2-</font>  
39449      			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39451      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39452      			RegData_2 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39453      		else if ( RegWr & WrPtr == 2'b10 )
           		     <font color = "red">-2-</font>  
39454      			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39456      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39457      			RegData_1 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39458      		else if ( RegWr & WrPtr == 2'b01 )
           		     <font color = "red">-2-</font>  
39459      			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39461      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39462      			RegData_0 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39463      		else if ( RegWr & WrPtr == 2'b0 )
           		     <font color = "red">-2-</font>  
39464      			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39466      		case ( u_5389 )
           		<font color = "red">-1-</font>  
39467      			2'b11 : RdData_0 = RegData_3 ;
           <font color = "red">			==></font>
39468      			2'b10 : RdData_0 = RegData_2 ;
           <font color = "red">			==></font>
39469      			2'b01 : RdData_0 = RegData_1 ;
           <font color = "red">			==></font>
39470      			2'b0  : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
           			MISSING_DEFAULT
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b11 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39482      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39483      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
39484      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_71284'>
<a name="inst_tag_71284_Line"></a>
<b>Line Coverage for Instance : <a href="mod1175.html#inst_tag_71284" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.FPGA0_probe_main.SrvTxClkAdapt_Switch33_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>32</td><td>25</td><td>78.12</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39423</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39441</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39446</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39451</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39456</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39461</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>39466</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39482</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
39422                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39423      1/1          		if ( ! Sys_Clk_RstN )
39424      1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
39425      1/1          		else if ( RegWr | ~ PwrOn )
39426      1/1          			WrCnt &lt;= #1.0 ( ( u_f27c ^ { 1'b0 , u_f27c [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
39427                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
39428                   	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
39429                   		.Clk( Sys_Clk )
39430                   	,	.Clk_ClkS( Sys_Clk_ClkS )
39431                   	,	.Clk_En( Sys_Clk_En )
39432                   	,	.Clk_EnS( Sys_Clk_EnS )
39433                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
39434                   	,	.Clk_RstN( Sys_Clk_RstN )
39435                   	,	.Clk_Tm( Sys_Clk_Tm )
39436                   	,	.I( Int_RdCnt )
39437                   	,	.O( RdCntSync )
39438                   	);
39439                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu22( .I( RdCntSync ) , .O( RdCntBin ) );
39440                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39441      1/1          		if ( ! Sys_Clk_RstN )
39442      1/1          			WrPtr &lt;= #1.0 ( 2'b0 );
39443      1/1          		else if ( RegWr | ~ PwrOn )
39444      1/1          			WrPtr &lt;= #1.0 ( WrPtr + 2'b01 &amp; ~ { 2 { ( WrPtr == 2'b11 ) }  } &amp; { 2 { PwrOn }  } );
                        MISSING_ELSE
39445                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39446      1/1          		if ( ! Sys_Clk_RstN )
39447      1/1          			RegData_3 &lt;= #1.0 ( 12'b0 );
39448      1/1          		else if ( RegWr &amp; WrPtr == 2'b11 )
39449      <font color = "red">0/1     ==>  			RegData_3 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39450                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39451      1/1          		if ( ! Sys_Clk_RstN )
39452      1/1          			RegData_2 &lt;= #1.0 ( 12'b0 );
39453      1/1          		else if ( RegWr &amp; WrPtr == 2'b10 )
39454      <font color = "red">0/1     ==>  			RegData_2 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39455                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39456      1/1          		if ( ! Sys_Clk_RstN )
39457      1/1          			RegData_1 &lt;= #1.0 ( 12'b0 );
39458      1/1          		else if ( RegWr &amp; WrPtr == 2'b01 )
39459      <font color = "red">0/1     ==>  			RegData_1 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39460                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39461      1/1          		if ( ! Sys_Clk_RstN )
39462      1/1          			RegData_0 &lt;= #1.0 ( 12'b0 );
39463      1/1          		else if ( RegWr &amp; WrPtr == 2'b0 )
39464      <font color = "red">0/1     ==>  			RegData_0 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39465                   	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or u_5389 ) begin
39466      1/1          		case ( u_5389 )
39467      <font color = "red">0/1     ==>  			2'b11 : RdData_0 = RegData_3 ;</font>
39468      <font color = "red">0/1     ==>  			2'b10 : RdData_0 = RegData_2 ;</font>
39469      <font color = "red">0/1     ==>  			2'b01 : RdData_0 = RegData_1 ;</font>
39470      1/1          			2'b0  : RdData_0 = RegData_0 ;
                   <font color = "red">==>  MISSING_DEFAULT</font>
39471                   		endcase
39472                   	end
39473                   	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
39474                   	assign Int_WrCnt = WrCnt;
39475                   	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
39476                   	assign WrEmpty = RdCntSync == WrCnt;
39477                   	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
39478                   	assign WakeUp_Rx = Rx_Vld;
39479                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
39480                   	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
39481                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39482      1/1          		if ( ! Sys_Clk_RstN )
39483      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
39484      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_71284_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1175.html#inst_tag_71284" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.FPGA0_probe_main.SrvTxClkAdapt_Switch33_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">14</td>
<td class="rt">58.33 </td>
</tr><tr class="s2">
<td>Total Bits</td>
<td class="rt">98</td>
<td class="rt">28</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 0->1</td>
<td class="rt">49</td>
<td class="rt">14</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Total Bits 1->0</td>
<td class="rt">49</td>
<td class="rt">14</td>
<td class="rt">28.57 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s5">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">14</td>
<td class="rt">58.33 </td>
</tr><tr class="s2">
<td>Port Bits</td>
<td class="rt">98</td>
<td class="rt">28</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 0->1</td>
<td class="rt">49</td>
<td class="rt">14</td>
<td class="rt">28.57 </td>
</tr><tr class="s2">
<td nowrap>Port Bits 1->0</td>
<td class="rt">49</td>
<td class="rt">14</td>
<td class="rt">28.57 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_71284_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1175.html#inst_tag_71284" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.FPGA0_probe_main.SrvTxClkAdapt_Switch33_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">25</td>
<td class="rt">17</td>
<td class="rt">68.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39423</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39441</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39446</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39451</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39456</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39461</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">39466</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39482</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39423      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39424      			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
39425      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39426      			WrCnt <= #1.0 ( ( u_f27c ^ { 1'b0 , u_f27c [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39441      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39442      			WrPtr <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
39443      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39444      			WrPtr <= #1.0 ( WrPtr + 2'b01 & ~ { 2 { ( WrPtr == 2'b11 ) }  } & { 2 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39446      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39447      			RegData_3 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39448      		else if ( RegWr & WrPtr == 2'b11 )
           		     <font color = "red">-2-</font>  
39449      			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39451      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39452      			RegData_2 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39453      		else if ( RegWr & WrPtr == 2'b10 )
           		     <font color = "red">-2-</font>  
39454      			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39456      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39457      			RegData_1 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39458      		else if ( RegWr & WrPtr == 2'b01 )
           		     <font color = "red">-2-</font>  
39459      			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39461      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39462      			RegData_0 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39463      		else if ( RegWr & WrPtr == 2'b0 )
           		     <font color = "red">-2-</font>  
39464      			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39466      		case ( u_5389 )
           		<font color = "red">-1-</font>  
39467      			2'b11 : RdData_0 = RegData_3 ;
           <font color = "red">			==></font>
39468      			2'b10 : RdData_0 = RegData_2 ;
           <font color = "red">			==></font>
39469      			2'b01 : RdData_0 = RegData_1 ;
           <font color = "red">			==></font>
39470      			2'b0  : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
           			MISSING_DEFAULT
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b11 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39482      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39483      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
39484      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_71285'>
<a name="inst_tag_71285_Line"></a>
<b>Line Coverage for Instance : <a href="mod1175.html#inst_tag_71285" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch32_main.SrvTxClkAdapt_FPGA0_probe_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>32</td><td>25</td><td>78.12</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39423</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39441</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39446</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39451</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39456</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39461</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>39466</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39482</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
39422                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39423      1/1          		if ( ! Sys_Clk_RstN )
39424      1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
39425      1/1          		else if ( RegWr | ~ PwrOn )
39426      1/1          			WrCnt &lt;= #1.0 ( ( u_f27c ^ { 1'b0 , u_f27c [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
39427                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
39428                   	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
39429                   		.Clk( Sys_Clk )
39430                   	,	.Clk_ClkS( Sys_Clk_ClkS )
39431                   	,	.Clk_En( Sys_Clk_En )
39432                   	,	.Clk_EnS( Sys_Clk_EnS )
39433                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
39434                   	,	.Clk_RstN( Sys_Clk_RstN )
39435                   	,	.Clk_Tm( Sys_Clk_Tm )
39436                   	,	.I( Int_RdCnt )
39437                   	,	.O( RdCntSync )
39438                   	);
39439                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu22( .I( RdCntSync ) , .O( RdCntBin ) );
39440                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39441      1/1          		if ( ! Sys_Clk_RstN )
39442      1/1          			WrPtr &lt;= #1.0 ( 2'b0 );
39443      1/1          		else if ( RegWr | ~ PwrOn )
39444      1/1          			WrPtr &lt;= #1.0 ( WrPtr + 2'b01 &amp; ~ { 2 { ( WrPtr == 2'b11 ) }  } &amp; { 2 { PwrOn }  } );
                        MISSING_ELSE
39445                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39446      1/1          		if ( ! Sys_Clk_RstN )
39447      1/1          			RegData_3 &lt;= #1.0 ( 12'b0 );
39448      1/1          		else if ( RegWr &amp; WrPtr == 2'b11 )
39449      <font color = "red">0/1     ==>  			RegData_3 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39450                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39451      1/1          		if ( ! Sys_Clk_RstN )
39452      1/1          			RegData_2 &lt;= #1.0 ( 12'b0 );
39453      1/1          		else if ( RegWr &amp; WrPtr == 2'b10 )
39454      <font color = "red">0/1     ==>  			RegData_2 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39455                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39456      1/1          		if ( ! Sys_Clk_RstN )
39457      1/1          			RegData_1 &lt;= #1.0 ( 12'b0 );
39458      1/1          		else if ( RegWr &amp; WrPtr == 2'b01 )
39459      <font color = "red">0/1     ==>  			RegData_1 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39460                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39461      1/1          		if ( ! Sys_Clk_RstN )
39462      1/1          			RegData_0 &lt;= #1.0 ( 12'b0 );
39463      1/1          		else if ( RegWr &amp; WrPtr == 2'b0 )
39464      <font color = "red">0/1     ==>  			RegData_0 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39465                   	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or u_5389 ) begin
39466      1/1          		case ( u_5389 )
39467      <font color = "red">0/1     ==>  			2'b11 : RdData_0 = RegData_3 ;</font>
39468      <font color = "red">0/1     ==>  			2'b10 : RdData_0 = RegData_2 ;</font>
39469      <font color = "red">0/1     ==>  			2'b01 : RdData_0 = RegData_1 ;</font>
39470      1/1          			2'b0  : RdData_0 = RegData_0 ;
                   <font color = "red">==>  MISSING_DEFAULT</font>
39471                   		endcase
39472                   	end
39473                   	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
39474                   	assign Int_WrCnt = WrCnt;
39475                   	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
39476                   	assign WrEmpty = RdCntSync == WrCnt;
39477                   	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
39478                   	assign WakeUp_Rx = Rx_Vld;
39479                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
39480                   	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
39481                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39482      1/1          		if ( ! Sys_Clk_RstN )
39483      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
39484      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_71285_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1175.html#inst_tag_71285" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch32_main.SrvTxClkAdapt_FPGA0_probe_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">15</td>
<td class="rt">62.50 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">98</td>
<td class="rt">30</td>
<td class="rt">30.61 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">49</td>
<td class="rt">15</td>
<td class="rt">30.61 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">49</td>
<td class="rt">15</td>
<td class="rt">30.61 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">15</td>
<td class="rt">62.50 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">98</td>
<td class="rt">30</td>
<td class="rt">30.61 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">49</td>
<td class="rt">15</td>
<td class="rt">30.61 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">49</td>
<td class="rt">15</td>
<td class="rt">30.61 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_71285_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1175.html#inst_tag_71285" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch32_main.SrvTxClkAdapt_FPGA0_probe_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">25</td>
<td class="rt">17</td>
<td class="rt">68.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39423</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39441</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39446</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39451</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39456</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39461</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">39466</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39482</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39423      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39424      			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
39425      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39426      			WrCnt <= #1.0 ( ( u_f27c ^ { 1'b0 , u_f27c [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39441      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39442      			WrPtr <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
39443      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39444      			WrPtr <= #1.0 ( WrPtr + 2'b01 & ~ { 2 { ( WrPtr == 2'b11 ) }  } & { 2 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39446      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39447      			RegData_3 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39448      		else if ( RegWr & WrPtr == 2'b11 )
           		     <font color = "red">-2-</font>  
39449      			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39451      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39452      			RegData_2 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39453      		else if ( RegWr & WrPtr == 2'b10 )
           		     <font color = "red">-2-</font>  
39454      			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39456      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39457      			RegData_1 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39458      		else if ( RegWr & WrPtr == 2'b01 )
           		     <font color = "red">-2-</font>  
39459      			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39461      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39462      			RegData_0 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39463      		else if ( RegWr & WrPtr == 2'b0 )
           		     <font color = "red">-2-</font>  
39464      			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39466      		case ( u_5389 )
           		<font color = "red">-1-</font>  
39467      			2'b11 : RdData_0 = RegData_3 ;
           <font color = "red">			==></font>
39468      			2'b10 : RdData_0 = RegData_2 ;
           <font color = "red">			==></font>
39469      			2'b01 : RdData_0 = RegData_1 ;
           <font color = "red">			==></font>
39470      			2'b0  : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
           			MISSING_DEFAULT
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b11 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39482      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39483      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
39484      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_71286'>
<a name="inst_tag_71286_Line"></a>
<b>Line Coverage for Instance : <a href="mod1175.html#inst_tag_71286" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch32_main.SrvTxClkAdapt_FPGA1_probe_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>32</td><td>25</td><td>78.12</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39423</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39441</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39446</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39451</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39456</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39461</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>39466</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39482</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
39422                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39423      1/1          		if ( ! Sys_Clk_RstN )
39424      1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
39425      1/1          		else if ( RegWr | ~ PwrOn )
39426      1/1          			WrCnt &lt;= #1.0 ( ( u_f27c ^ { 1'b0 , u_f27c [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
39427                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
39428                   	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
39429                   		.Clk( Sys_Clk )
39430                   	,	.Clk_ClkS( Sys_Clk_ClkS )
39431                   	,	.Clk_En( Sys_Clk_En )
39432                   	,	.Clk_EnS( Sys_Clk_EnS )
39433                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
39434                   	,	.Clk_RstN( Sys_Clk_RstN )
39435                   	,	.Clk_Tm( Sys_Clk_Tm )
39436                   	,	.I( Int_RdCnt )
39437                   	,	.O( RdCntSync )
39438                   	);
39439                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu22( .I( RdCntSync ) , .O( RdCntBin ) );
39440                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39441      1/1          		if ( ! Sys_Clk_RstN )
39442      1/1          			WrPtr &lt;= #1.0 ( 2'b0 );
39443      1/1          		else if ( RegWr | ~ PwrOn )
39444      1/1          			WrPtr &lt;= #1.0 ( WrPtr + 2'b01 &amp; ~ { 2 { ( WrPtr == 2'b11 ) }  } &amp; { 2 { PwrOn }  } );
                        MISSING_ELSE
39445                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39446      1/1          		if ( ! Sys_Clk_RstN )
39447      1/1          			RegData_3 &lt;= #1.0 ( 12'b0 );
39448      1/1          		else if ( RegWr &amp; WrPtr == 2'b11 )
39449      <font color = "red">0/1     ==>  			RegData_3 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39450                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39451      1/1          		if ( ! Sys_Clk_RstN )
39452      1/1          			RegData_2 &lt;= #1.0 ( 12'b0 );
39453      1/1          		else if ( RegWr &amp; WrPtr == 2'b10 )
39454      <font color = "red">0/1     ==>  			RegData_2 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39455                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39456      1/1          		if ( ! Sys_Clk_RstN )
39457      1/1          			RegData_1 &lt;= #1.0 ( 12'b0 );
39458      1/1          		else if ( RegWr &amp; WrPtr == 2'b01 )
39459      <font color = "red">0/1     ==>  			RegData_1 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39460                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39461      1/1          		if ( ! Sys_Clk_RstN )
39462      1/1          			RegData_0 &lt;= #1.0 ( 12'b0 );
39463      1/1          		else if ( RegWr &amp; WrPtr == 2'b0 )
39464      <font color = "red">0/1     ==>  			RegData_0 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39465                   	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or u_5389 ) begin
39466      1/1          		case ( u_5389 )
39467      <font color = "red">0/1     ==>  			2'b11 : RdData_0 = RegData_3 ;</font>
39468      <font color = "red">0/1     ==>  			2'b10 : RdData_0 = RegData_2 ;</font>
39469      <font color = "red">0/1     ==>  			2'b01 : RdData_0 = RegData_1 ;</font>
39470      1/1          			2'b0  : RdData_0 = RegData_0 ;
                   <font color = "red">==>  MISSING_DEFAULT</font>
39471                   		endcase
39472                   	end
39473                   	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
39474                   	assign Int_WrCnt = WrCnt;
39475                   	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
39476                   	assign WrEmpty = RdCntSync == WrCnt;
39477                   	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
39478                   	assign WakeUp_Rx = Rx_Vld;
39479                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
39480                   	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
39481                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39482      1/1          		if ( ! Sys_Clk_RstN )
39483      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
39484      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_71286_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1175.html#inst_tag_71286" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch32_main.SrvTxClkAdapt_FPGA1_probe_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">15</td>
<td class="rt">62.50 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">98</td>
<td class="rt">30</td>
<td class="rt">30.61 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">49</td>
<td class="rt">15</td>
<td class="rt">30.61 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">49</td>
<td class="rt">15</td>
<td class="rt">30.61 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">15</td>
<td class="rt">62.50 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">98</td>
<td class="rt">30</td>
<td class="rt">30.61 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">49</td>
<td class="rt">15</td>
<td class="rt">30.61 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">49</td>
<td class="rt">15</td>
<td class="rt">30.61 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_71286_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1175.html#inst_tag_71286" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch32_main.SrvTxClkAdapt_FPGA1_probe_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">25</td>
<td class="rt">17</td>
<td class="rt">68.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39423</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39441</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39446</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39451</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39456</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39461</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">39466</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39482</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39423      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39424      			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
39425      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39426      			WrCnt <= #1.0 ( ( u_f27c ^ { 1'b0 , u_f27c [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39441      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39442      			WrPtr <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
39443      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39444      			WrPtr <= #1.0 ( WrPtr + 2'b01 & ~ { 2 { ( WrPtr == 2'b11 ) }  } & { 2 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39446      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39447      			RegData_3 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39448      		else if ( RegWr & WrPtr == 2'b11 )
           		     <font color = "red">-2-</font>  
39449      			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39451      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39452      			RegData_2 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39453      		else if ( RegWr & WrPtr == 2'b10 )
           		     <font color = "red">-2-</font>  
39454      			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39456      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39457      			RegData_1 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39458      		else if ( RegWr & WrPtr == 2'b01 )
           		     <font color = "red">-2-</font>  
39459      			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39461      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39462      			RegData_0 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39463      		else if ( RegWr & WrPtr == 2'b0 )
           		     <font color = "red">-2-</font>  
39464      			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39466      		case ( u_5389 )
           		<font color = "red">-1-</font>  
39467      			2'b11 : RdData_0 = RegData_3 ;
           <font color = "red">			==></font>
39468      			2'b10 : RdData_0 = RegData_2 ;
           <font color = "red">			==></font>
39469      			2'b01 : RdData_0 = RegData_1 ;
           <font color = "red">			==></font>
39470      			2'b0  : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
           			MISSING_DEFAULT
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b11 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39482      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39483      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
39484      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_71287'>
<a name="inst_tag_71287_Line"></a>
<b>Line Coverage for Instance : <a href="mod1175.html#inst_tag_71287" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_fpga_axi_m0_I_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>32</td><td>25</td><td>78.12</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39423</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39441</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39446</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39451</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39456</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39461</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>39466</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39482</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
39422                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39423      1/1          		if ( ! Sys_Clk_RstN )
39424      1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
39425      1/1          		else if ( RegWr | ~ PwrOn )
39426      1/1          			WrCnt &lt;= #1.0 ( ( u_f27c ^ { 1'b0 , u_f27c [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
39427                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
39428                   	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
39429                   		.Clk( Sys_Clk )
39430                   	,	.Clk_ClkS( Sys_Clk_ClkS )
39431                   	,	.Clk_En( Sys_Clk_En )
39432                   	,	.Clk_EnS( Sys_Clk_EnS )
39433                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
39434                   	,	.Clk_RstN( Sys_Clk_RstN )
39435                   	,	.Clk_Tm( Sys_Clk_Tm )
39436                   	,	.I( Int_RdCnt )
39437                   	,	.O( RdCntSync )
39438                   	);
39439                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu22( .I( RdCntSync ) , .O( RdCntBin ) );
39440                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39441      1/1          		if ( ! Sys_Clk_RstN )
39442      1/1          			WrPtr &lt;= #1.0 ( 2'b0 );
39443      1/1          		else if ( RegWr | ~ PwrOn )
39444      1/1          			WrPtr &lt;= #1.0 ( WrPtr + 2'b01 &amp; ~ { 2 { ( WrPtr == 2'b11 ) }  } &amp; { 2 { PwrOn }  } );
                        MISSING_ELSE
39445                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39446      1/1          		if ( ! Sys_Clk_RstN )
39447      1/1          			RegData_3 &lt;= #1.0 ( 12'b0 );
39448      1/1          		else if ( RegWr &amp; WrPtr == 2'b11 )
39449      <font color = "red">0/1     ==>  			RegData_3 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39450                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39451      1/1          		if ( ! Sys_Clk_RstN )
39452      1/1          			RegData_2 &lt;= #1.0 ( 12'b0 );
39453      1/1          		else if ( RegWr &amp; WrPtr == 2'b10 )
39454      <font color = "red">0/1     ==>  			RegData_2 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39455                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39456      1/1          		if ( ! Sys_Clk_RstN )
39457      1/1          			RegData_1 &lt;= #1.0 ( 12'b0 );
39458      1/1          		else if ( RegWr &amp; WrPtr == 2'b01 )
39459      <font color = "red">0/1     ==>  			RegData_1 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39460                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39461      1/1          		if ( ! Sys_Clk_RstN )
39462      1/1          			RegData_0 &lt;= #1.0 ( 12'b0 );
39463      1/1          		else if ( RegWr &amp; WrPtr == 2'b0 )
39464      <font color = "red">0/1     ==>  			RegData_0 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39465                   	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or u_5389 ) begin
39466      1/1          		case ( u_5389 )
39467      <font color = "red">0/1     ==>  			2'b11 : RdData_0 = RegData_3 ;</font>
39468      <font color = "red">0/1     ==>  			2'b10 : RdData_0 = RegData_2 ;</font>
39469      <font color = "red">0/1     ==>  			2'b01 : RdData_0 = RegData_1 ;</font>
39470      1/1          			2'b0  : RdData_0 = RegData_0 ;
                   <font color = "red">==>  MISSING_DEFAULT</font>
39471                   		endcase
39472                   	end
39473                   	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
39474                   	assign Int_WrCnt = WrCnt;
39475                   	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
39476                   	assign WrEmpty = RdCntSync == WrCnt;
39477                   	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
39478                   	assign WakeUp_Rx = Rx_Vld;
39479                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
39480                   	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
39481                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39482      1/1          		if ( ! Sys_Clk_RstN )
39483      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
39484      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_71287_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1175.html#inst_tag_71287" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_fpga_axi_m0_I_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">15</td>
<td class="rt">62.50 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">98</td>
<td class="rt">30</td>
<td class="rt">30.61 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">49</td>
<td class="rt">15</td>
<td class="rt">30.61 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">49</td>
<td class="rt">15</td>
<td class="rt">30.61 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">15</td>
<td class="rt">62.50 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">98</td>
<td class="rt">30</td>
<td class="rt">30.61 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">49</td>
<td class="rt">15</td>
<td class="rt">30.61 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">49</td>
<td class="rt">15</td>
<td class="rt">30.61 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_71287_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1175.html#inst_tag_71287" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_fpga_axi_m0_I_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">25</td>
<td class="rt">17</td>
<td class="rt">68.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39423</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39441</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39446</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39451</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39456</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39461</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">39466</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39482</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39423      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39424      			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
39425      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39426      			WrCnt <= #1.0 ( ( u_f27c ^ { 1'b0 , u_f27c [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39441      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39442      			WrPtr <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
39443      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39444      			WrPtr <= #1.0 ( WrPtr + 2'b01 & ~ { 2 { ( WrPtr == 2'b11 ) }  } & { 2 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39446      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39447      			RegData_3 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39448      		else if ( RegWr & WrPtr == 2'b11 )
           		     <font color = "red">-2-</font>  
39449      			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39451      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39452      			RegData_2 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39453      		else if ( RegWr & WrPtr == 2'b10 )
           		     <font color = "red">-2-</font>  
39454      			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39456      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39457      			RegData_1 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39458      		else if ( RegWr & WrPtr == 2'b01 )
           		     <font color = "red">-2-</font>  
39459      			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39461      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39462      			RegData_0 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39463      		else if ( RegWr & WrPtr == 2'b0 )
           		     <font color = "red">-2-</font>  
39464      			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39466      		case ( u_5389 )
           		<font color = "red">-1-</font>  
39467      			2'b11 : RdData_0 = RegData_3 ;
           <font color = "red">			==></font>
39468      			2'b10 : RdData_0 = RegData_2 ;
           <font color = "red">			==></font>
39469      			2'b01 : RdData_0 = RegData_1 ;
           <font color = "red">			==></font>
39470      			2'b0  : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
           			MISSING_DEFAULT
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b11 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39482      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39483      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
39484      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_71288'>
<a name="inst_tag_71288_Line"></a>
<b>Line Coverage for Instance : <a href="mod1175.html#inst_tag_71288" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_fpga_axi_m1_I_Async</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>32</td><td>25</td><td>78.12</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39423</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39441</td><td>4</td><td>4</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39446</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39451</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39456</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>39461</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s4"><td class="lf">ALWAYS</td><td>39466</td><td>5</td><td>2</td><td>40.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>39482</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
39422                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39423      1/1          		if ( ! Sys_Clk_RstN )
39424      1/1          			WrCnt &lt;= #1.0 ( 3'b0 );
39425      1/1          		else if ( RegWr | ~ PwrOn )
39426      1/1          			WrCnt &lt;= #1.0 ( ( u_f27c ^ { 1'b0 , u_f27c [2:1] } ) &amp; { 3 { PwrOn }  } );
                        MISSING_ELSE
39427                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu( .I( WrCnt ) , .O( WrCntBin ) );
39428                   	rsnoc_z_T_C_S_C_L_R_Rs_GV0_3 urs(
39429                   		.Clk( Sys_Clk )
39430                   	,	.Clk_ClkS( Sys_Clk_ClkS )
39431                   	,	.Clk_En( Sys_Clk_En )
39432                   	,	.Clk_EnS( Sys_Clk_EnS )
39433                   	,	.Clk_RetRstN( Sys_Clk_RetRstN )
39434                   	,	.Clk_RstN( Sys_Clk_RstN )
39435                   	,	.Clk_Tm( Sys_Clk_Tm )
39436                   	,	.I( Int_RdCnt )
39437                   	,	.O( RdCntSync )
39438                   	);
39439                   	rsnoc_z_T_C_S_C_L_R_U_A3 uu22( .I( RdCntSync ) , .O( RdCntBin ) );
39440                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39441      1/1          		if ( ! Sys_Clk_RstN )
39442      1/1          			WrPtr &lt;= #1.0 ( 2'b0 );
39443      1/1          		else if ( RegWr | ~ PwrOn )
39444      1/1          			WrPtr &lt;= #1.0 ( WrPtr + 2'b01 &amp; ~ { 2 { ( WrPtr == 2'b11 ) }  } &amp; { 2 { PwrOn }  } );
                        MISSING_ELSE
39445                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39446      1/1          		if ( ! Sys_Clk_RstN )
39447      1/1          			RegData_3 &lt;= #1.0 ( 12'b0 );
39448      1/1          		else if ( RegWr &amp; WrPtr == 2'b11 )
39449      <font color = "red">0/1     ==>  			RegData_3 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39450                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39451      1/1          		if ( ! Sys_Clk_RstN )
39452      1/1          			RegData_2 &lt;= #1.0 ( 12'b0 );
39453      1/1          		else if ( RegWr &amp; WrPtr == 2'b10 )
39454      <font color = "red">0/1     ==>  			RegData_2 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39455                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39456      1/1          		if ( ! Sys_Clk_RstN )
39457      1/1          			RegData_1 &lt;= #1.0 ( 12'b0 );
39458      1/1          		else if ( RegWr &amp; WrPtr == 2'b01 )
39459      <font color = "red">0/1     ==>  			RegData_1 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39460                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39461      1/1          		if ( ! Sys_Clk_RstN )
39462      1/1          			RegData_0 &lt;= #1.0 ( 12'b0 );
39463      1/1          		else if ( RegWr &amp; WrPtr == 2'b0 )
39464      <font color = "red">0/1     ==>  			RegData_0 &lt;= #1.0 ( RegDataIn );</font>
                        MISSING_ELSE
39465                   	always @( RegData_0  or RegData_1  or RegData_2  or RegData_3  or u_5389 ) begin
39466      1/1          		case ( u_5389 )
39467      <font color = "red">0/1     ==>  			2'b11 : RdData_0 = RegData_3 ;</font>
39468      <font color = "red">0/1     ==>  			2'b10 : RdData_0 = RegData_2 ;</font>
39469      <font color = "red">0/1     ==>  			2'b01 : RdData_0 = RegData_1 ;</font>
39470      1/1          			2'b0  : RdData_0 = RegData_0 ;
                   <font color = "red">==>  MISSING_DEFAULT</font>
39471                   		endcase
39472                   	end
39473                   	assign Int_TxCtl_PwrOnRstAck = TxPwrOnRstSync;
39474                   	assign Int_WrCnt = WrCnt;
39475                   	assign Rx_Rdy = ~ WrFull &amp; PwrOn;
39476                   	assign WrEmpty = RdCntSync == WrCnt;
39477                   	assign Sys_Pwr_Idle = WrEmpty &amp; Pwr_RstFsm_Idle;
39478                   	assign WakeUp_Rx = Rx_Vld;
39479                   	assign WakeUpPwr = PwrOn ^ u_ecd1;
39480                   	assign Sys_Pwr_WakeUp = WakeUp_Rx | WakeUpPwr;
39481                   	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
39482      1/1          		if ( ! Sys_Clk_RstN )
39483      1/1          			u_ecd1 &lt;= #1.0 ( 1'b0 );
39484      1/1          		else	u_ecd1 &lt;= #1.0 ( PwrOn );
</pre>
<hr>
<a name="inst_tag_71288_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1175.html#inst_tag_71288" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_fpga_axi_m1_I_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">15</td>
<td class="rt">62.50 </td>
</tr><tr class="s3">
<td>Total Bits</td>
<td class="rt">98</td>
<td class="rt">30</td>
<td class="rt">30.61 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 0->1</td>
<td class="rt">49</td>
<td class="rt">15</td>
<td class="rt">30.61 </td>
</tr><tr class="s3">
<td nowrap>Total Bits 1->0</td>
<td class="rt">49</td>
<td class="rt">15</td>
<td class="rt">30.61 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s6">
<td>Ports</td>
<td class="rt">24</td>
<td class="rt">15</td>
<td class="rt">62.50 </td>
</tr><tr class="s3">
<td>Port Bits</td>
<td class="rt">98</td>
<td class="rt">30</td>
<td class="rt">30.61 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 0->1</td>
<td class="rt">49</td>
<td class="rt">15</td>
<td class="rt">30.61 </td>
</tr><tr class="s3">
<td nowrap>Port Bits 1->0</td>
<td class="rt">49</td>
<td class="rt">15</td>
<td class="rt">30.61 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Int_Data[11:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RdCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RdPtr[1:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_RxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Int_TxCtl_PwrOnRstAck</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Int_WrCnt[2:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Rdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Vld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Other</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>WakeUp_Rx</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_71288_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1175.html#inst_tag_71288" >gemini_tb.DUT.soc_ss_inst.flexnoc.flexnoc.Switch28_main.SrvTxClkAdapt_fpga_axi_m1_I_Async</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s6">
<td>Branches</td>
<td></td>
<td class="rt">25</td>
<td class="rt">17</td>
<td class="rt">68.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39423</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39441</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39446</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39451</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39456</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">39461</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s2">
<td>CASE</td>
<td class="rt">39466</td>
<td class="rt">5</td>
<td class="rt">1</td>
<td class="rt">20.00 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">39482</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39423      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39424      			WrCnt <= #1.0 ( 3'b0 );
           <font color = "green">			==></font>
39425      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39426      			WrCnt <= #1.0 ( ( u_f27c ^ { 1'b0 , u_f27c [2:1] } ) & { 3 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39441      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39442      			WrPtr <= #1.0 ( 2'b0 );
           <font color = "green">			==></font>
39443      		else if ( RegWr | ~ PwrOn )
           		     <font color = "green">-2-</font>  
39444      			WrPtr <= #1.0 ( WrPtr + 2'b01 & ~ { 2 { ( WrPtr == 2'b11 ) }  } & { 2 { PwrOn }  } );
           <font color = "green">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39446      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39447      			RegData_3 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39448      		else if ( RegWr & WrPtr == 2'b11 )
           		     <font color = "red">-2-</font>  
39449      			RegData_3 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39451      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39452      			RegData_2 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39453      		else if ( RegWr & WrPtr == 2'b10 )
           		     <font color = "red">-2-</font>  
39454      			RegData_2 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39456      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39457      			RegData_1 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39458      		else if ( RegWr & WrPtr == 2'b01 )
           		     <font color = "red">-2-</font>  
39459      			RegData_1 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39461      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39462      			RegData_0 <= #1.0 ( 12'b0 );
           <font color = "green">			==></font>
39463      		else if ( RegWr & WrPtr == 2'b0 )
           		     <font color = "red">-2-</font>  
39464      			RegData_0 <= #1.0 ( RegDataIn );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39466      		case ( u_5389 )
           		<font color = "red">-1-</font>  
39467      			2'b11 : RdData_0 = RegData_3 ;
           <font color = "red">			==></font>
39468      			2'b10 : RdData_0 = RegData_2 ;
           <font color = "red">			==></font>
39469      			2'b01 : RdData_0 = RegData_1 ;
           <font color = "red">			==></font>
39470      			2'b0  : RdData_0 = RegData_0 ;
           <font color = "green">			==></font>
           			MISSING_DEFAULT
           <font color = "red">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uRed">
<td align=center>2'b11 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b10 </td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>2'b01 </td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>2'b00 </td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>MISSING_DEFAULT</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
39482      		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
39483      			u_ecd1 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
39484      		else	u_ecd1 <= #1.0 ( PwrOn );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_71281">
    <li>
      <a href="#inst_tag_71281_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_71281_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_71281_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_71282">
    <li>
      <a href="#inst_tag_71282_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_71282_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_71282_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_71283">
    <li>
      <a href="#inst_tag_71283_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_71283_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_71283_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_71284">
    <li>
      <a href="#inst_tag_71284_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_71284_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_71284_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_71285">
    <li>
      <a href="#inst_tag_71285_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_71285_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_71285_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_71286">
    <li>
      <a href="#inst_tag_71286_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_71286_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_71286_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_71287">
    <li>
      <a href="#inst_tag_71287_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_71287_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_71287_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_71288">
    <li>
      <a href="#inst_tag_71288_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_71288_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_71288_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_T_Aca_U_Ru_0b2a8308">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
