module module_0 (
    output [1 : id_1[id_1 : id_1]] id_2,
    input id_3
);
  id_4 id_5 (
      .id_3(id_1),
      .id_3(id_1)
  );
  logic id_6 (
      id_5,
      id_3
  );
  id_7 id_8 (
      .id_3(id_6),
      .id_5(id_6),
      .id_5(1),
      .id_6(id_1),
      .id_2(id_9),
      .id_6(id_6)
  );
endmodule
