# Reading D:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do teste_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/intelFPGA_lite/18.1/teste.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:49:26 on Jun 05,2020
# vcom -reportprogress 300 -93 -work work D:/intelFPGA_lite/18.1/teste.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity teste
# -- Compiling architecture a of teste
# End time: 20:49:26 on Jun 05,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.teste
# vsim work.teste 
# Start time: 20:49:38 on Jun 05,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.teste(a)
wave create -driver freeze -pattern constant -value 0 -starttime 0ns -endtime 2000ns sim:/teste/reset
# Editable Wave items are not compatible with the wave window's standard undo-redo.  Standard undo-redo has been disabled.
wave create -driver freeze -pattern clock -initialvalue 0 -period 100ns -dutycycle 50 -starttime 0ns -endtime 2000ns sim:/teste/clock
wave create -driver freeze -pattern constant -value 0 -starttime 0ns -endtime 2000ns sim:/teste/sensor1
wave create -driver freeze -pattern constant -value 0 -starttime 0ns -endtime 2000ns sim:/teste/sensor1
wave create -driver freeze -pattern constant -value 0 -starttime 0ns -endtime 2000ns sim:/teste/sensor2
wave create -driver freeze -pattern constant -value 0 -starttime 0ns -endtime 2000ns sim:/teste/sensor3
wave create -driver freeze -pattern constant -value 0 -starttime 0ns -endtime 2000ns sim:/teste/sensor4
wave create -driver freeze -pattern constant -value 0 -starttime 0ns -endtime 2000ns sim:/teste/sensor5
add wave -position insertpoint  \
sim:/teste/dirA
add wave -position insertpoint  \
sim:/teste/dirB
add wave -position insertpoint  \
sim:/teste/switch1
add wave -position insertpoint  \
sim:/teste/switch2
add wave -position insertpoint  \
sim:/teste/switch3
wave edit change_value -start 2450ps -end 151925ps -value 1 Edit:/teste/reset
wave edit change_value -start 249942ps -end 350408ps -value 1 Edit:/teste/sensor5
wave edit change_value -start 333256ps -end 548891ps -value 1 Edit:/teste/sensor5
wave edit change_value -start 450875ps -end 551342ps -value 1 Edit:/teste/sensor2
wave edit change_value -start 512059ps -end 754649ps -value 1 Edit:/teste/sensor5
wave edit change_value -start 651732ps -end 752199ps -value 1 Edit:/teste/sensor3
wave edit change_value -start 850215ps -end 948232ps -value 1 Edit:/teste/sensor2
wave edit change_value -start 1047452ps -end 1147918ps -value 1 Edit:/teste/sensor4
wave edit change_value -start 1253286ps -end 1351302ps -value 1 Edit:/teste/sensor3
wave edit change_value -start 1451769ps -end 1552236ps -value 1 Edit:/teste/sensor1
wave edit change_value -start 1647802ps -end 1753169ps -value 1 Edit:/teste/sensor2
run -all
# End time: 18:46:18 on Jun 05,2020, Elapsed time: -2:-3:-20
# Errors: 0, Warnings: 0
wave editwrite -file D:/intelFPGA_lite/18.1/simulation/modelsim/waveproject.do
