
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys-Verific 0.0.70
 Yosys 0.18+10 (git sha1 c98b0e94e, gcc 9.4.0 -fPIC -Os)


-- Executing script file `yosys.ys' --
echo on

yosys> plugin -i synth-rs

yosys> read -verific

yosys> read -incdir .

yosys> verific -vlog-incdir .

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.

yosys> verilog_defaults -add -I.

yosys> read -sv prim_secded_pkg.sv prim_subreg_pkg.sv prim_util_pkg.sv pwrmgr_reg_pkg.sv pwrmgr_pkg.sv prim_ram_1p_pkg.sv prim_mubi_pkg.sv prim_pkg.sv prim_cipher_pkg.sv prim_alert_pkg.sv prim_count_pkg.sv jtag_pkg.sv entropy_src_pkg.sv edn_pkg.sv top_pkg.sv flash_ctrl_reg_pkg.sv flash_ctrl_pkg.sv flash_phy_pkg.sv hmac_reg_pkg.sv hmac_pkg.sv lc_ctrl_pkg.sv otp_ctrl_reg_pkg.sv otp_ctrl_pkg.sv tlul_pkg.sv ast_pkg.sv hmac.sv hmac_core.sv hmac_reg_top.sv prim_alert_sender.sv prim_buf.sv prim_diff_decode.sv prim_fifo_sync.sv prim_flop_2sync.sv prim_generic_buf.sv prim_generic_flop.sv prim_generic_flop_2sync.sv prim_intr_hw.sv prim_packer.sv prim_secded_inv_39_32_dec.sv prim_secded_inv_39_32_enc.sv prim_secded_inv_64_57_dec.sv prim_secded_inv_64_57_enc.sv prim_subreg.sv prim_subreg_ext.sv sha2.sv sha2_pad.sv tlul_adapter_reg.sv tlul_adapter_sram.sv tlul_cmd_intg_chk.sv tlul_data_integ_dec.sv tlul_data_integ_enc.sv tlul_err.sv tlul_err_resp.sv tlul_fifo_sync.sv tlul_rsp_intg_gen.sv tlul_socket_1n.sv

yosys> verific -sv prim_secded_pkg.sv prim_subreg_pkg.sv prim_util_pkg.sv pwrmgr_reg_pkg.sv pwrmgr_pkg.sv prim_ram_1p_pkg.sv prim_mubi_pkg.sv prim_pkg.sv prim_cipher_pkg.sv prim_alert_pkg.sv prim_count_pkg.sv jtag_pkg.sv entropy_src_pkg.sv edn_pkg.sv top_pkg.sv flash_ctrl_reg_pkg.sv flash_ctrl_pkg.sv flash_phy_pkg.sv hmac_reg_pkg.sv hmac_pkg.sv lc_ctrl_pkg.sv otp_ctrl_reg_pkg.sv otp_ctrl_pkg.sv tlul_pkg.sv ast_pkg.sv hmac.sv hmac_core.sv hmac_reg_top.sv prim_alert_sender.sv prim_buf.sv prim_diff_decode.sv prim_fifo_sync.sv prim_flop_2sync.sv prim_generic_buf.sv prim_generic_flop.sv prim_generic_flop_2sync.sv prim_intr_hw.sv prim_packer.sv prim_secded_inv_39_32_dec.sv prim_secded_inv_39_32_enc.sv prim_secded_inv_64_57_dec.sv prim_secded_inv_64_57_enc.sv prim_subreg.sv prim_subreg_ext.sv sha2.sv sha2_pad.sv tlul_adapter_reg.sv tlul_adapter_sram.sv tlul_cmd_intg_chk.sv tlul_data_integ_dec.sv tlul_data_integ_enc.sv tlul_err.sv tlul_err_resp.sv tlul_fifo_sync.sv tlul_rsp_intg_gen.sv tlul_socket_1n.sv

2. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:81: parameter 'Secded2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:82: parameter 'Secded2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:90: parameter 'Secded2822ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:91: parameter 'Secded2822ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:99: parameter 'Secded3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:100: parameter 'Secded3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:108: parameter 'Secded6457ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:109: parameter 'Secded6457ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:117: parameter 'Secded7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:118: parameter 'Secded7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:126: parameter 'SecdedHamming2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:127: parameter 'SecdedHamming2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:135: parameter 'SecdedHamming3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:136: parameter 'SecdedHamming3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:144: parameter 'SecdedHamming7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:145: parameter 'SecdedHamming7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:153: parameter 'SecdedHamming7668ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:154: parameter 'SecdedHamming7668ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:162: parameter 'SecdedInv2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:163: parameter 'SecdedInv2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:171: parameter 'SecdedInv2822ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:172: parameter 'SecdedInv2822ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:180: parameter 'SecdedInv3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:181: parameter 'SecdedInv3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:189: parameter 'SecdedInv6457ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:190: parameter 'SecdedInv6457ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:198: parameter 'SecdedInv7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:199: parameter 'SecdedInv7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:207: parameter 'SecdedInvHamming2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:208: parameter 'SecdedInvHamming2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:216: parameter 'SecdedInvHamming3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:217: parameter 'SecdedInvHamming3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:225: parameter 'SecdedInvHamming7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:226: parameter 'SecdedInvHamming7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:234: parameter 'SecdedInvHamming7668ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:235: parameter 'SecdedInvHamming7668ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_util_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'pwrmgr_reg_pkg.sv'
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:10: parameter 'NumWkups' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:11: parameter 'NumRstReqs' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:162: parameter 'PWRMGR_INTR_STATE_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:163: parameter 'PWRMGR_INTR_ENABLE_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:164: parameter 'PWRMGR_INTR_TEST_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:165: parameter 'PWRMGR_CTRL_CFG_REGWEN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:166: parameter 'PWRMGR_CONTROL_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:167: parameter 'PWRMGR_CFG_CDC_SYNC_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:168: parameter 'PWRMGR_WAKEUP_EN_REGWEN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:169: parameter 'PWRMGR_WAKEUP_EN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:170: parameter 'PWRMGR_WAKE_STATUS_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:171: parameter 'PWRMGR_RESET_EN_REGWEN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:172: parameter 'PWRMGR_RESET_EN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:173: parameter 'PWRMGR_RESET_STATUS_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:174: parameter 'PWRMGR_ESCALATE_RESET_STATUS_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:175: parameter 'PWRMGR_WAKE_INFO_CAPTURE_DIS_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:176: parameter 'PWRMGR_WAKE_INFO_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:199: parameter 'PWRMGR_PERMIT' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'pwrmgr_pkg.sv'
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:11: parameter 'ALWAYS_ON_DOMAIN' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:14: parameter 'PowerDomains' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:25: parameter 'NumSwRstReq' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:28: parameter 'HwResetWidth' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:29: parameter 'TotalResetWidth' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:30: parameter 'ResetMainPwrIdx' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:31: parameter 'ResetEscIdx' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:32: parameter 'ResetSwReqIdx' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:54: parameter 'PWR_AST_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:62: parameter 'PWR_AST_RSP_SYNC_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:93: parameter 'PWR_RST_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:124: parameter 'PWR_OTP_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:141: parameter 'PWR_LC_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:150: parameter 'PWR_FLASH_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:160: parameter 'PWR_CPU_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:165: parameter 'WAKEUPS_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:166: parameter 'RSTREQS_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_ram_1p_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_ram_1p_pkg.sv:18: parameter 'RAM_1P_CFG_DEFAULT' declared inside package 'prim_ram_1p_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_mubi_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:19: parameter 'MuBi4Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:148: parameter 'MuBi8Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:277: parameter 'MuBi12Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:406: parameter 'MuBi16Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_cipher_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:23: parameter 'PRINCE_SBOX4' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:28: parameter 'PRINCE_SBOX4_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:33: parameter 'PRINCE_SHIFT_ROWS64' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:38: parameter 'PRINCE_SHIFT_ROWS64_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:44: parameter 'PRINCE_ROUND_CONST' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:58: parameter 'PRINCE_ALPHA_CONST' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:61: parameter 'PRINCE_SHIFT_ROWS_CONST0' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:62: parameter 'PRINCE_SHIFT_ROWS_CONST1' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:63: parameter 'PRINCE_SHIFT_ROWS_CONST2' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:64: parameter 'PRINCE_SHIFT_ROWS_CONST3' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:141: parameter 'PRESENT_SBOX4' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:146: parameter 'PRESENT_SBOX4_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:153: parameter 'PRESENT_PERM32' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:162: parameter 'PRESENT_PERM32_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:172: parameter 'PRESENT_PERM64' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:189: parameter 'PRESENT_PERM64_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_alert_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_alert_pkg.sv:19: parameter 'ALERT_TX_DEFAULT' declared inside package 'prim_alert_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_alert_pkg.sv:22: parameter 'ALERT_RX_DEFAULT' declared inside package 'prim_alert_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_count_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'jtag_pkg.sv'
VERIFIC-WARNING [VERI-2418] jtag_pkg.sv:15: parameter 'JTAG_REQ_DEFAULT' declared inside package 'jtag_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] jtag_pkg.sv:22: parameter 'JTAG_RSP_DEFAULT' declared inside package 'jtag_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'entropy_src_pkg.sv'
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:13: parameter 'RNG_BUS_WIDTH' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:14: parameter 'CSRNG_BUS_WIDTH' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:15: parameter 'FIPS_BUS_WIDTH' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:28: parameter 'ENTROPY_SRC_HW_IF_REQ_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:29: parameter 'ENTROPY_SRC_HW_IF_RSP_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:42: parameter 'ENTROPY_SRC_RNG_REQ_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:43: parameter 'ENTROPY_SRC_RNG_RSP_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:62: parameter 'ENTROPY_SRC_XHT_REQ_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:63: parameter 'ENTROPY_SRC_XHT_RSP_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'edn_pkg.sv'
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:12: parameter 'ENDPOINT_BUS_WIDTH' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:13: parameter 'FIPS_ENDPOINT_BUS_WIDTH' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:26: parameter 'EDN_REQ_DEFAULT' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:27: parameter 'EDN_RSP_DEFAULT' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:30: parameter 'EDN_MODE_WIDTH' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'top_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'flash_ctrl_reg_pkg.sv'
VERIFIC-WARNING [VERI-2271] flash_ctrl_reg_pkg.sv:23: overflow of 32-bit signed integer 2724870391; using -1570096905 instead
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:10: parameter 'RegNumBanks' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:11: parameter 'RegPagesPerBank' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:12: parameter 'RegBusPgmResBytes' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:13: parameter 'RegPageWidth' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:14: parameter 'RegBankWidth' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:15: parameter 'NumRegions' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:16: parameter 'NumInfos0' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:17: parameter 'NumInfos1' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:18: parameter 'NumInfos2' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:19: parameter 'WordsPerPage' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:20: parameter 'BytesPerWord' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:21: parameter 'BytesPerPage' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:22: parameter 'BytesPerBank' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:23: parameter 'ExecEn' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:24: parameter 'NumAlerts' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:27: parameter 'CoreAw' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:28: parameter 'PrimAw' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:29: parameter 'MemAw' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:776: parameter 'FLASH_CTRL_INTR_STATE_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:777: parameter 'FLASH_CTRL_INTR_ENABLE_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:778: parameter 'FLASH_CTRL_INTR_TEST_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:779: parameter 'FLASH_CTRL_ALERT_TEST_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:780: parameter 'FLASH_CTRL_DIS_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:781: parameter 'FLASH_CTRL_EXEC_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:782: parameter 'FLASH_CTRL_INIT_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:783: parameter 'FLASH_CTRL_CTRL_REGWEN_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:784: parameter 'FLASH_CTRL_CONTROL_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:785: parameter 'FLASH_CTRL_ADDR_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:786: parameter 'FLASH_CTRL_PROG_TYPE_EN_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:787: parameter 'FLASH_CTRL_ERASE_SUSPEND_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:788: parameter 'FLASH_CTRL_REGION_CFG_REGWEN_0_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:789: parameter 'FLASH_CTRL_REGION_CFG_REGWEN_1_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:790: parameter 'FLASH_CTRL_REGION_CFG_REGWEN_2_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:791: parameter 'FLASH_CTRL_REGION_CFG_REGWEN_3_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:792: parameter 'FLASH_CTRL_REGION_CFG_REGWEN_4_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:793: parameter 'FLASH_CTRL_REGION_CFG_REGWEN_5_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:794: parameter 'FLASH_CTRL_REGION_CFG_REGWEN_6_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:795: parameter 'FLASH_CTRL_REGION_CFG_REGWEN_7_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:796: parameter 'FLASH_CTRL_MP_REGION_CFG_SHADOWED_0_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:797: parameter 'FLASH_CTRL_MP_REGION_CFG_SHADOWED_1_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:798: parameter 'FLASH_CTRL_MP_REGION_CFG_SHADOWED_2_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:799: parameter 'FLASH_CTRL_MP_REGION_CFG_SHADOWED_3_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:800: parameter 'FLASH_CTRL_MP_REGION_CFG_SHADOWED_4_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:801: parameter 'FLASH_CTRL_MP_REGION_CFG_SHADOWED_5_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:802: parameter 'FLASH_CTRL_MP_REGION_CFG_SHADOWED_6_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:803: parameter 'FLASH_CTRL_MP_REGION_CFG_SHADOWED_7_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:804: parameter 'FLASH_CTRL_DEFAULT_REGION_SHADOWED_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:805: parameter 'FLASH_CTRL_BANK0_INFO0_REGWEN_0_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:806: parameter 'FLASH_CTRL_BANK0_INFO0_REGWEN_1_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:807: parameter 'FLASH_CTRL_BANK0_INFO0_REGWEN_2_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:808: parameter 'FLASH_CTRL_BANK0_INFO0_REGWEN_3_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:809: parameter 'FLASH_CTRL_BANK0_INFO0_REGWEN_4_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:810: parameter 'FLASH_CTRL_BANK0_INFO0_REGWEN_5_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:811: parameter 'FLASH_CTRL_BANK0_INFO0_REGWEN_6_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:812: parameter 'FLASH_CTRL_BANK0_INFO0_REGWEN_7_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:813: parameter 'FLASH_CTRL_BANK0_INFO0_REGWEN_8_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:814: parameter 'FLASH_CTRL_BANK0_INFO0_REGWEN_9_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:815: parameter 'FLASH_CTRL_BANK0_INFO0_PAGE_CFG_SHADOWED_0_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:816: parameter 'FLASH_CTRL_BANK0_INFO0_PAGE_CFG_SHADOWED_1_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:817: parameter 'FLASH_CTRL_BANK0_INFO0_PAGE_CFG_SHADOWED_2_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:818: parameter 'FLASH_CTRL_BANK0_INFO0_PAGE_CFG_SHADOWED_3_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:819: parameter 'FLASH_CTRL_BANK0_INFO0_PAGE_CFG_SHADOWED_4_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:820: parameter 'FLASH_CTRL_BANK0_INFO0_PAGE_CFG_SHADOWED_5_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:821: parameter 'FLASH_CTRL_BANK0_INFO0_PAGE_CFG_SHADOWED_6_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:822: parameter 'FLASH_CTRL_BANK0_INFO0_PAGE_CFG_SHADOWED_7_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:823: parameter 'FLASH_CTRL_BANK0_INFO0_PAGE_CFG_SHADOWED_8_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:824: parameter 'FLASH_CTRL_BANK0_INFO0_PAGE_CFG_SHADOWED_9_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:825: parameter 'FLASH_CTRL_BANK0_INFO1_REGWEN_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:826: parameter 'FLASH_CTRL_BANK0_INFO1_PAGE_CFG_SHADOWED_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:827: parameter 'FLASH_CTRL_BANK0_INFO2_REGWEN_0_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:828: parameter 'FLASH_CTRL_BANK0_INFO2_REGWEN_1_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:829: parameter 'FLASH_CTRL_BANK0_INFO2_PAGE_CFG_SHADOWED_0_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:830: parameter 'FLASH_CTRL_BANK0_INFO2_PAGE_CFG_SHADOWED_1_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:831: parameter 'FLASH_CTRL_BANK1_INFO0_REGWEN_0_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:832: parameter 'FLASH_CTRL_BANK1_INFO0_REGWEN_1_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:833: parameter 'FLASH_CTRL_BANK1_INFO0_REGWEN_2_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:834: parameter 'FLASH_CTRL_BANK1_INFO0_REGWEN_3_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:835: parameter 'FLASH_CTRL_BANK1_INFO0_REGWEN_4_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:836: parameter 'FLASH_CTRL_BANK1_INFO0_REGWEN_5_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:837: parameter 'FLASH_CTRL_BANK1_INFO0_REGWEN_6_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:838: parameter 'FLASH_CTRL_BANK1_INFO0_REGWEN_7_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:839: parameter 'FLASH_CTRL_BANK1_INFO0_REGWEN_8_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:840: parameter 'FLASH_CTRL_BANK1_INFO0_REGWEN_9_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:841: parameter 'FLASH_CTRL_BANK1_INFO0_PAGE_CFG_SHADOWED_0_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:842: parameter 'FLASH_CTRL_BANK1_INFO0_PAGE_CFG_SHADOWED_1_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:843: parameter 'FLASH_CTRL_BANK1_INFO0_PAGE_CFG_SHADOWED_2_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:844: parameter 'FLASH_CTRL_BANK1_INFO0_PAGE_CFG_SHADOWED_3_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:845: parameter 'FLASH_CTRL_BANK1_INFO0_PAGE_CFG_SHADOWED_4_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:846: parameter 'FLASH_CTRL_BANK1_INFO0_PAGE_CFG_SHADOWED_5_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:847: parameter 'FLASH_CTRL_BANK1_INFO0_PAGE_CFG_SHADOWED_6_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:848: parameter 'FLASH_CTRL_BANK1_INFO0_PAGE_CFG_SHADOWED_7_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:849: parameter 'FLASH_CTRL_BANK1_INFO0_PAGE_CFG_SHADOWED_8_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:850: parameter 'FLASH_CTRL_BANK1_INFO0_PAGE_CFG_SHADOWED_9_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:851: parameter 'FLASH_CTRL_BANK1_INFO1_REGWEN_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:852: parameter 'FLASH_CTRL_BANK1_INFO1_PAGE_CFG_SHADOWED_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:853: parameter 'FLASH_CTRL_BANK1_INFO2_REGWEN_0_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:854: parameter 'FLASH_CTRL_BANK1_INFO2_REGWEN_1_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:855: parameter 'FLASH_CTRL_BANK1_INFO2_PAGE_CFG_SHADOWED_0_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:856: parameter 'FLASH_CTRL_BANK1_INFO2_PAGE_CFG_SHADOWED_1_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:857: parameter 'FLASH_CTRL_BANK_CFG_REGWEN_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:858: parameter 'FLASH_CTRL_MP_BANK_CFG_SHADOWED_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:859: parameter 'FLASH_CTRL_OP_STATUS_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:860: parameter 'FLASH_CTRL_STATUS_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:861: parameter 'FLASH_CTRL_ERR_CODE_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:862: parameter 'FLASH_CTRL_FAULT_STATUS_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:863: parameter 'FLASH_CTRL_ERR_ADDR_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:864: parameter 'FLASH_CTRL_ECC_SINGLE_ERR_CNT_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:865: parameter 'FLASH_CTRL_ECC_SINGLE_ERR_ADDR_0_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:866: parameter 'FLASH_CTRL_ECC_SINGLE_ERR_ADDR_1_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:867: parameter 'FLASH_CTRL_PHY_ALERT_CFG_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:868: parameter 'FLASH_CTRL_PHY_STATUS_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:869: parameter 'FLASH_CTRL_SCRATCH_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:870: parameter 'FLASH_CTRL_FIFO_LVL_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:871: parameter 'FLASH_CTRL_FIFO_RST_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:874: parameter 'FLASH_CTRL_INTR_TEST_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:875: parameter 'FLASH_CTRL_INTR_TEST_PROG_EMPTY_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:876: parameter 'FLASH_CTRL_INTR_TEST_PROG_LVL_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:877: parameter 'FLASH_CTRL_INTR_TEST_RD_FULL_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:878: parameter 'FLASH_CTRL_INTR_TEST_RD_LVL_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:879: parameter 'FLASH_CTRL_INTR_TEST_OP_DONE_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:880: parameter 'FLASH_CTRL_INTR_TEST_CORR_ERR_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:881: parameter 'FLASH_CTRL_ALERT_TEST_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:882: parameter 'FLASH_CTRL_ALERT_TEST_RECOV_ERR_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:883: parameter 'FLASH_CTRL_ALERT_TEST_FATAL_ERR_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:884: parameter 'FLASH_CTRL_CTRL_REGWEN_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:885: parameter 'FLASH_CTRL_CTRL_REGWEN_EN_RESVAL' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:888: parameter 'FLASH_CTRL_PROG_FIFO_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:889: parameter 'FLASH_CTRL_PROG_FIFO_SIZE' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:890: parameter 'FLASH_CTRL_RD_FIFO_OFFSET' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:891: parameter 'FLASH_CTRL_RD_FIFO_SIZE' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_reg_pkg.sv:994: parameter 'FLASH_CTRL_CORE_PERMIT' declared inside package 'flash_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'flash_ctrl_pkg.sv'
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:11: parameter 'NumBanks' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:12: parameter 'PagesPerBank' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:13: parameter 'BusPgmResBytes' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:16: parameter 'DataWidth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:17: parameter 'MetaDataWidth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:18: parameter 'InfoTypes' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:23: parameter 'InfoTypeSize' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:28: parameter 'InfosPerBank' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:33: parameter 'WordsPerPage' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:34: parameter 'BusWidth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:35: parameter 'MpRegions' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:36: parameter 'FifoDepth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:37: parameter 'InfoTypesWidth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:40: parameter 'DataByteWidth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:41: parameter 'BankW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:42: parameter 'InfoPageW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:43: parameter 'PageW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:44: parameter 'WordW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:45: parameter 'AddrW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:46: parameter 'BankAddrW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:47: parameter 'AllPagesW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:51: parameter 'BusBytes' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:52: parameter 'BusByteWidth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:53: parameter 'WidthMultiple' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:55: parameter 'BusPgmRes' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:56: parameter 'BusPgmResWidth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:57: parameter 'BusWordsPerPage' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:58: parameter 'BusWordW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:59: parameter 'BusAddrW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:60: parameter 'BusAddrByteW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:61: parameter 'BusBankAddrW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:62: parameter 'PhyAddrStart' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:66: parameter 'FifoDepthW' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:69: parameter 'DataPartitionEndAddr' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:75: parameter 'InfoPartitionEndAddr' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:87: parameter 'SeedWidth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:88: parameter 'KeyWidth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:89: parameter 'EdnWidth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:95: parameter 'LfsrWidth' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:98: parameter 'RndCnstLfsrSeedDefault' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:99: parameter 'RndCnstLfsrPermDefault' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:207: parameter 'NumSeeds' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:208: parameter 'SeedBank' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:209: parameter 'SeedInfoSel' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:210: parameter 'CreatorSeedIdx' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:211: parameter 'OwnerSeedIdx' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:212: parameter 'CreatorInfoPage' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:213: parameter 'OwnerInfoPage' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:214: parameter 'IsolatedInfoPage' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:217: parameter 'SeedInfoPageSel' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:230: parameter 'IsolatedPageSel' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:236: parameter 'HwInfoRules' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:237: parameter 'HwDataRules' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:239: parameter 'CfgAllowRead' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:249: parameter 'CfgAllowReadProgErase' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:259: parameter 'HwInfoPageAttr' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:291: parameter 'HwDataAttr' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:312: parameter 'RndCnstAddrKeyDefault' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:314: parameter 'RndCnstDataKeyDefault' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:334: parameter 'ProgTypes' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:392: parameter 'FLASH_REQ_DEFAULT' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:438: parameter 'FLASH_RSP_DEFAULT' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:463: parameter 'WipeEntries' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:464: parameter 'RmaWipeEntries' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_ctrl_pkg.sv:512: parameter 'KEYMGR_FLASH_DEFAULT' declared inside package 'flash_ctrl_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'flash_phy_pkg.sv'
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:11: parameter 'NumBanks' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:12: parameter 'InfosPerBank' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:13: parameter 'PagesPerBank' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:14: parameter 'WordsPerPage' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:15: parameter 'BankW' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:16: parameter 'PageW' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:17: parameter 'WordW' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:18: parameter 'BankAddrW' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:19: parameter 'DataWidth' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:20: parameter 'EccWidth' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:21: parameter 'MetaDataWidth' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:22: parameter 'WidthMultiple' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:23: parameter 'NumBuf' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:24: parameter 'RspOrderDepth' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:26: parameter 'ScrDataWidth' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:27: parameter 'FullDataWidth' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:28: parameter 'InfoTypes' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:29: parameter 'InfoTypesWidth' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:32: parameter 'BusWidth' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:33: parameter 'BusBankAddrW' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:34: parameter 'BusWordW' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:35: parameter 'ProgTypes' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:38: parameter 'AddrBitsRemain' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:42: parameter 'LsbAddrBit' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:43: parameter 'WordSelW' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:47: parameter 'KeySize' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:48: parameter 'GfMultCycles' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:50: parameter 'CipherCycles' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] flash_phy_pkg.sv:73: parameter 'RspOrderFifoWidth' declared inside package 'flash_phy_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'hmac_reg_pkg.sv'
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:10: parameter 'NumWords' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:11: parameter 'NumAlerts' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:14: parameter 'BlockAw' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:194: parameter 'HMAC_INTR_STATE_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:195: parameter 'HMAC_INTR_ENABLE_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:196: parameter 'HMAC_INTR_TEST_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:197: parameter 'HMAC_ALERT_TEST_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:198: parameter 'HMAC_CFG_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:199: parameter 'HMAC_CMD_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:200: parameter 'HMAC_STATUS_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:201: parameter 'HMAC_ERR_CODE_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:202: parameter 'HMAC_WIPE_SECRET_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:203: parameter 'HMAC_KEY_0_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:204: parameter 'HMAC_KEY_1_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:205: parameter 'HMAC_KEY_2_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:206: parameter 'HMAC_KEY_3_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:207: parameter 'HMAC_KEY_4_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:208: parameter 'HMAC_KEY_5_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:209: parameter 'HMAC_KEY_6_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:210: parameter 'HMAC_KEY_7_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:211: parameter 'HMAC_DIGEST_0_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:212: parameter 'HMAC_DIGEST_1_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:213: parameter 'HMAC_DIGEST_2_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:214: parameter 'HMAC_DIGEST_3_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:215: parameter 'HMAC_DIGEST_4_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:216: parameter 'HMAC_DIGEST_5_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:217: parameter 'HMAC_DIGEST_6_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:218: parameter 'HMAC_DIGEST_7_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:219: parameter 'HMAC_MSG_LENGTH_LOWER_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:220: parameter 'HMAC_MSG_LENGTH_UPPER_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:223: parameter 'HMAC_INTR_TEST_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:224: parameter 'HMAC_INTR_TEST_HMAC_DONE_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:225: parameter 'HMAC_INTR_TEST_FIFO_EMPTY_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:226: parameter 'HMAC_INTR_TEST_HMAC_ERR_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:227: parameter 'HMAC_ALERT_TEST_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:228: parameter 'HMAC_ALERT_TEST_FATAL_FAULT_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:229: parameter 'HMAC_CFG_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:230: parameter 'HMAC_CFG_ENDIAN_SWAP_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:231: parameter 'HMAC_CFG_DIGEST_SWAP_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:232: parameter 'HMAC_CMD_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:233: parameter 'HMAC_STATUS_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:234: parameter 'HMAC_STATUS_FIFO_EMPTY_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:235: parameter 'HMAC_WIPE_SECRET_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:236: parameter 'HMAC_KEY_0_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:237: parameter 'HMAC_KEY_1_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:238: parameter 'HMAC_KEY_2_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:239: parameter 'HMAC_KEY_3_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:240: parameter 'HMAC_KEY_4_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:241: parameter 'HMAC_KEY_5_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:242: parameter 'HMAC_KEY_6_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:243: parameter 'HMAC_KEY_7_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:244: parameter 'HMAC_DIGEST_0_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:245: parameter 'HMAC_DIGEST_1_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:246: parameter 'HMAC_DIGEST_2_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:247: parameter 'HMAC_DIGEST_3_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:248: parameter 'HMAC_DIGEST_4_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:249: parameter 'HMAC_DIGEST_5_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:250: parameter 'HMAC_DIGEST_6_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:251: parameter 'HMAC_DIGEST_7_RESVAL' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:254: parameter 'HMAC_MSG_FIFO_OFFSET' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:255: parameter 'HMAC_MSG_FIFO_SIZE' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] hmac_reg_pkg.sv:289: parameter 'HMAC_PERMIT' declared inside package 'hmac_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'hmac_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'lc_ctrl_pkg.sv'
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:13: parameter 'A0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:14: parameter 'A1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:15: parameter 'A2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:16: parameter 'A3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:17: parameter 'A4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:18: parameter 'A5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:19: parameter 'A6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:20: parameter 'A7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:21: parameter 'A8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:22: parameter 'A9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:23: parameter 'A10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:24: parameter 'A11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:26: parameter 'B0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:27: parameter 'B1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:28: parameter 'B2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:29: parameter 'B3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:30: parameter 'B4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:31: parameter 'B5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:32: parameter 'B6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:33: parameter 'B7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:34: parameter 'B8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:35: parameter 'B9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:36: parameter 'B10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:37: parameter 'B11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:40: parameter 'C0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:41: parameter 'C1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:42: parameter 'C2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:43: parameter 'C3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:44: parameter 'C4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:45: parameter 'C5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:46: parameter 'C6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:47: parameter 'C7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:48: parameter 'C8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:49: parameter 'C9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:50: parameter 'C10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:51: parameter 'C11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:52: parameter 'C12' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:53: parameter 'C13' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:54: parameter 'C14' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:55: parameter 'C15' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:57: parameter 'D0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:58: parameter 'D1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:59: parameter 'D2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:60: parameter 'D3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:61: parameter 'D4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:62: parameter 'D5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:63: parameter 'D6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:64: parameter 'D7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:65: parameter 'D8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:66: parameter 'D9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:67: parameter 'D10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:68: parameter 'D11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:69: parameter 'D12' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:70: parameter 'D13' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:71: parameter 'D14' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:72: parameter 'D15' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:75: parameter 'E0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:76: parameter 'F0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:82: parameter 'LcValueWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:83: parameter 'LcTokenWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:84: parameter 'NumLcStateValues' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:85: parameter 'LcStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:86: parameter 'NumLcCountValues' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:87: parameter 'LcCountWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:88: parameter 'NumLcStates' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:89: parameter 'DecLcStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:90: parameter 'DecLcCountWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:91: parameter 'LcIdStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:92: parameter 'DecLcIdStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:172: parameter 'NumTokens' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:173: parameter 'TokenIdxWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:191: parameter 'TxWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:199: parameter 'LC_TX_DEFAULT' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:201: parameter 'RmaSeedWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:204: parameter 'LcKeymgrDivWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:263: parameter 'TransTokenIdxMatrix' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'otp_ctrl_reg_pkg.sv'
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:10: parameter 'NumSramKeyReqSlots' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:11: parameter 'OtpByteAddrWidth' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:12: parameter 'NumErrorEntries' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:13: parameter 'NumDaiWords' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:14: parameter 'NumDigestWords' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:15: parameter 'NumSwCfgWindowWords' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:16: parameter 'NumDebugWindowWords' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:17: parameter 'NumPart' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:18: parameter 'VendorTestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:19: parameter 'VendorTestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:20: parameter 'ScratchOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:21: parameter 'ScratchSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:22: parameter 'VendorTestDigestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:23: parameter 'VendorTestDigestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:24: parameter 'CreatorSwCfgOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:25: parameter 'CreatorSwCfgSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:26: parameter 'CreatorSwCfgAstCfgOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:27: parameter 'CreatorSwCfgAstCfgSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:28: parameter 'CreatorSwCfgAstInitEnOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:29: parameter 'CreatorSwCfgAstInitEnSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:30: parameter 'CreatorSwCfgRomExtSkuOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:31: parameter 'CreatorSwCfgRomExtSkuSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:32: parameter 'CreatorSwCfgUseSwRsaVerifyOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:33: parameter 'CreatorSwCfgUseSwRsaVerifySize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:34: parameter 'CreatorSwCfgKeyIsValidOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:35: parameter 'CreatorSwCfgKeyIsValidSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:36: parameter 'CreatorSwCfgFlashDataDefaultCfgOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:37: parameter 'CreatorSwCfgFlashDataDefaultCfgSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:38: parameter 'CreatorSwCfgFlashInfoBootDataCfgOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:39: parameter 'CreatorSwCfgFlashInfoBootDataCfgSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:40: parameter 'CreatorSwCfgRngEnOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:41: parameter 'CreatorSwCfgRngEnSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:42: parameter 'CreatorSwCfgDigestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:43: parameter 'CreatorSwCfgDigestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:44: parameter 'OwnerSwCfgOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:45: parameter 'OwnerSwCfgSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:46: parameter 'RomErrorReportingOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:47: parameter 'RomErrorReportingSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:48: parameter 'RomBootstrapEnOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:49: parameter 'RomBootstrapEnSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:50: parameter 'RomFaultResponseOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:51: parameter 'RomFaultResponseSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:52: parameter 'RomAlertClassEnOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:53: parameter 'RomAlertClassEnSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:54: parameter 'RomAlertEscalationOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:55: parameter 'RomAlertEscalationSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:56: parameter 'RomAlertClassificationOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:57: parameter 'RomAlertClassificationSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:58: parameter 'RomLocalAlertClassificationOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:59: parameter 'RomLocalAlertClassificationSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:60: parameter 'RomAlertAccumThreshOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:61: parameter 'RomAlertAccumThreshSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:62: parameter 'RomAlertTimeoutCyclesOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:63: parameter 'RomAlertTimeoutCyclesSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:64: parameter 'RomAlertPhaseCyclesOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:65: parameter 'RomAlertPhaseCyclesSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:66: parameter 'OwnerSwCfgDigestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:67: parameter 'OwnerSwCfgDigestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:68: parameter 'HwCfgOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:69: parameter 'HwCfgSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:70: parameter 'DeviceIdOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:71: parameter 'DeviceIdSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:72: parameter 'ManufStateOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:73: parameter 'ManufStateSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:74: parameter 'EnSramIfetchOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:75: parameter 'EnSramIfetchSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:76: parameter 'EnCsrngSwAppReadOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:77: parameter 'EnCsrngSwAppReadSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:78: parameter 'EnEntropySrcFwReadOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:79: parameter 'EnEntropySrcFwReadSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:80: parameter 'EnEntropySrcFwOverOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:81: parameter 'EnEntropySrcFwOverSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:82: parameter 'HwCfgDigestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:83: parameter 'HwCfgDigestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:84: parameter 'Secret0Offset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:85: parameter 'Secret0Size' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:86: parameter 'TestUnlockTokenOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:87: parameter 'TestUnlockTokenSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:88: parameter 'TestExitTokenOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:89: parameter 'TestExitTokenSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:90: parameter 'Secret0DigestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:91: parameter 'Secret0DigestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:92: parameter 'Secret1Offset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:93: parameter 'Secret1Size' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:94: parameter 'FlashAddrKeySeedOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:95: parameter 'FlashAddrKeySeedSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:96: parameter 'FlashDataKeySeedOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:97: parameter 'FlashDataKeySeedSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:98: parameter 'SramDataKeySeedOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:99: parameter 'SramDataKeySeedSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:100: parameter 'Secret1DigestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:101: parameter 'Secret1DigestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:102: parameter 'Secret2Offset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:103: parameter 'Secret2Size' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:104: parameter 'RmaTokenOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:105: parameter 'RmaTokenSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:106: parameter 'CreatorRootKeyShare0Offset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:107: parameter 'CreatorRootKeyShare0Size' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:108: parameter 'CreatorRootKeyShare1Offset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:109: parameter 'CreatorRootKeyShare1Size' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:110: parameter 'Secret2DigestOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:111: parameter 'Secret2DigestSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:112: parameter 'LifeCycleOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:113: parameter 'LifeCycleSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:114: parameter 'LcTransitionCntOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:115: parameter 'LcTransitionCntSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:116: parameter 'LcStateOffset' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:117: parameter 'LcStateSize' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:118: parameter 'NumAlerts' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:121: parameter 'CoreAw' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:122: parameter 'PrimAw' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:370: parameter 'OTP_CTRL_INTR_STATE_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:371: parameter 'OTP_CTRL_INTR_ENABLE_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:372: parameter 'OTP_CTRL_INTR_TEST_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:373: parameter 'OTP_CTRL_ALERT_TEST_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:374: parameter 'OTP_CTRL_STATUS_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:375: parameter 'OTP_CTRL_ERR_CODE_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:376: parameter 'OTP_CTRL_DIRECT_ACCESS_REGWEN_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:377: parameter 'OTP_CTRL_DIRECT_ACCESS_CMD_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:378: parameter 'OTP_CTRL_DIRECT_ACCESS_ADDRESS_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:379: parameter 'OTP_CTRL_DIRECT_ACCESS_WDATA_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:380: parameter 'OTP_CTRL_DIRECT_ACCESS_WDATA_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:381: parameter 'OTP_CTRL_DIRECT_ACCESS_RDATA_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:382: parameter 'OTP_CTRL_DIRECT_ACCESS_RDATA_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:383: parameter 'OTP_CTRL_CHECK_TRIGGER_REGWEN_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:384: parameter 'OTP_CTRL_CHECK_TRIGGER_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:385: parameter 'OTP_CTRL_CHECK_REGWEN_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:386: parameter 'OTP_CTRL_CHECK_TIMEOUT_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:387: parameter 'OTP_CTRL_INTEGRITY_CHECK_PERIOD_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:388: parameter 'OTP_CTRL_CONSISTENCY_CHECK_PERIOD_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:389: parameter 'OTP_CTRL_VENDOR_TEST_READ_LOCK_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:390: parameter 'OTP_CTRL_CREATOR_SW_CFG_READ_LOCK_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:391: parameter 'OTP_CTRL_OWNER_SW_CFG_READ_LOCK_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:392: parameter 'OTP_CTRL_VENDOR_TEST_DIGEST_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:393: parameter 'OTP_CTRL_VENDOR_TEST_DIGEST_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:394: parameter 'OTP_CTRL_CREATOR_SW_CFG_DIGEST_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:395: parameter 'OTP_CTRL_CREATOR_SW_CFG_DIGEST_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:396: parameter 'OTP_CTRL_OWNER_SW_CFG_DIGEST_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:397: parameter 'OTP_CTRL_OWNER_SW_CFG_DIGEST_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:398: parameter 'OTP_CTRL_HW_CFG_DIGEST_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:399: parameter 'OTP_CTRL_HW_CFG_DIGEST_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:400: parameter 'OTP_CTRL_SECRET0_DIGEST_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:401: parameter 'OTP_CTRL_SECRET0_DIGEST_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:402: parameter 'OTP_CTRL_SECRET1_DIGEST_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:403: parameter 'OTP_CTRL_SECRET1_DIGEST_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:404: parameter 'OTP_CTRL_SECRET2_DIGEST_0_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:405: parameter 'OTP_CTRL_SECRET2_DIGEST_1_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:408: parameter 'OTP_CTRL_INTR_TEST_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:409: parameter 'OTP_CTRL_INTR_TEST_OTP_OPERATION_DONE_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:410: parameter 'OTP_CTRL_INTR_TEST_OTP_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:411: parameter 'OTP_CTRL_ALERT_TEST_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:412: parameter 'OTP_CTRL_ALERT_TEST_FATAL_MACRO_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:413: parameter 'OTP_CTRL_ALERT_TEST_FATAL_CHECK_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:414: parameter 'OTP_CTRL_ALERT_TEST_FATAL_BUS_INTEG_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:415: parameter 'OTP_CTRL_STATUS_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:416: parameter 'OTP_CTRL_STATUS_VENDOR_TEST_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:417: parameter 'OTP_CTRL_STATUS_CREATOR_SW_CFG_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:418: parameter 'OTP_CTRL_STATUS_OWNER_SW_CFG_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:419: parameter 'OTP_CTRL_STATUS_HW_CFG_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:420: parameter 'OTP_CTRL_STATUS_SECRET0_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:421: parameter 'OTP_CTRL_STATUS_SECRET1_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:422: parameter 'OTP_CTRL_STATUS_SECRET2_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:423: parameter 'OTP_CTRL_STATUS_LIFE_CYCLE_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:424: parameter 'OTP_CTRL_STATUS_DAI_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:425: parameter 'OTP_CTRL_STATUS_LCI_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:426: parameter 'OTP_CTRL_STATUS_TIMEOUT_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:427: parameter 'OTP_CTRL_STATUS_LFSR_FSM_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:428: parameter 'OTP_CTRL_STATUS_SCRAMBLING_FSM_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:429: parameter 'OTP_CTRL_STATUS_KEY_DERIV_FSM_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:430: parameter 'OTP_CTRL_STATUS_BUS_INTEG_ERROR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:431: parameter 'OTP_CTRL_STATUS_DAI_IDLE_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:432: parameter 'OTP_CTRL_STATUS_CHECK_PENDING_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:433: parameter 'OTP_CTRL_ERR_CODE_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:434: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:435: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:436: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_2_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:437: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_3_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:438: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_4_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:439: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_5_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:440: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_6_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:441: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_7_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:442: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_8_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:443: parameter 'OTP_CTRL_ERR_CODE_ERR_CODE_9_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:444: parameter 'OTP_CTRL_DIRECT_ACCESS_REGWEN_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:445: parameter 'OTP_CTRL_DIRECT_ACCESS_REGWEN_DIRECT_ACCESS_REGWEN_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:446: parameter 'OTP_CTRL_DIRECT_ACCESS_CMD_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:447: parameter 'OTP_CTRL_DIRECT_ACCESS_CMD_RD_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:448: parameter 'OTP_CTRL_DIRECT_ACCESS_CMD_WR_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:449: parameter 'OTP_CTRL_DIRECT_ACCESS_CMD_DIGEST_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:450: parameter 'OTP_CTRL_DIRECT_ACCESS_RDATA_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:451: parameter 'OTP_CTRL_DIRECT_ACCESS_RDATA_0_DIRECT_ACCESS_RDATA_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:452: parameter 'OTP_CTRL_DIRECT_ACCESS_RDATA_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:453: parameter 'OTP_CTRL_DIRECT_ACCESS_RDATA_1_DIRECT_ACCESS_RDATA_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:454: parameter 'OTP_CTRL_CHECK_TRIGGER_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:455: parameter 'OTP_CTRL_CHECK_TRIGGER_INTEGRITY_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:456: parameter 'OTP_CTRL_CHECK_TRIGGER_CONSISTENCY_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:457: parameter 'OTP_CTRL_VENDOR_TEST_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:458: parameter 'OTP_CTRL_VENDOR_TEST_DIGEST_0_VENDOR_TEST_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:459: parameter 'OTP_CTRL_VENDOR_TEST_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:460: parameter 'OTP_CTRL_VENDOR_TEST_DIGEST_1_VENDOR_TEST_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:461: parameter 'OTP_CTRL_CREATOR_SW_CFG_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:462: parameter 'OTP_CTRL_CREATOR_SW_CFG_DIGEST_0_CREATOR_SW_CFG_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:463: parameter 'OTP_CTRL_CREATOR_SW_CFG_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:464: parameter 'OTP_CTRL_CREATOR_SW_CFG_DIGEST_1_CREATOR_SW_CFG_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:465: parameter 'OTP_CTRL_OWNER_SW_CFG_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:466: parameter 'OTP_CTRL_OWNER_SW_CFG_DIGEST_0_OWNER_SW_CFG_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:467: parameter 'OTP_CTRL_OWNER_SW_CFG_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:468: parameter 'OTP_CTRL_OWNER_SW_CFG_DIGEST_1_OWNER_SW_CFG_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:469: parameter 'OTP_CTRL_HW_CFG_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:470: parameter 'OTP_CTRL_HW_CFG_DIGEST_0_HW_CFG_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:471: parameter 'OTP_CTRL_HW_CFG_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:472: parameter 'OTP_CTRL_HW_CFG_DIGEST_1_HW_CFG_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:473: parameter 'OTP_CTRL_SECRET0_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:474: parameter 'OTP_CTRL_SECRET0_DIGEST_0_SECRET0_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:475: parameter 'OTP_CTRL_SECRET0_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:476: parameter 'OTP_CTRL_SECRET0_DIGEST_1_SECRET0_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:477: parameter 'OTP_CTRL_SECRET1_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:478: parameter 'OTP_CTRL_SECRET1_DIGEST_0_SECRET1_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:479: parameter 'OTP_CTRL_SECRET1_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:480: parameter 'OTP_CTRL_SECRET1_DIGEST_1_SECRET1_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:481: parameter 'OTP_CTRL_SECRET2_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:482: parameter 'OTP_CTRL_SECRET2_DIGEST_0_SECRET2_DIGEST_0_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:483: parameter 'OTP_CTRL_SECRET2_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:484: parameter 'OTP_CTRL_SECRET2_DIGEST_1_SECRET2_DIGEST_1_RESVAL' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:487: parameter 'OTP_CTRL_SW_CFG_WINDOW_OFFSET' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:488: parameter 'OTP_CTRL_SW_CFG_WINDOW_SIZE' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_reg_pkg.sv:531: parameter 'OTP_CTRL_CORE_PERMIT' declared inside package 'otp_ctrl_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'otp_ctrl_pkg.sv'
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:16: parameter 'EdnDataWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:18: parameter 'NumPartWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:20: parameter 'SwWindowAddrWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:36: parameter 'DaiCmdWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:48: parameter 'OtpWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:49: parameter 'OtpAddrWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:50: parameter 'OtpDepth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:51: parameter 'OtpSizeWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:52: parameter 'OtpErrWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:53: parameter 'OtpPwrSeqWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:54: parameter 'OtpIfWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:56: parameter 'OtpAddrShift' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:73: parameter 'ScrmblKeyWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:74: parameter 'ScrmblBlockWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:76: parameter 'NumPresentRounds' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:77: parameter 'ScrmblBlockHalfWords' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:88: parameter 'NumScrmblKeys' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:89: parameter 'NumDigestSets' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:90: parameter 'ConstSelWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:157: parameter 'OTP_LC_DATA_DEFAULT' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:196: parameter 'FlashKeySeedWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:197: parameter 'SramKeySeedWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:198: parameter 'KeyMgrKeyWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:199: parameter 'FlashKeyWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:200: parameter 'SramKeyWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:201: parameter 'SramNonceWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:202: parameter 'OtbnKeyWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:203: parameter 'OtbnNonceWidth' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:216: parameter 'OTP_KEYMGR_KEY_DEFAULT' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:243: parameter 'FLASH_OTP_KEY_RSP_DEFAULT' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:308: parameter 'RndCnstKeyDefault' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:317: parameter 'RndCnstDigestConstDefault' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:326: parameter 'RndCnstDigestIVDefault' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] otp_ctrl_pkg.sv:334: parameter 'RndCnstRawUnlockTokenDefault' declared inside package 'otp_ctrl_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_pkg.sv'
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:14: parameter 'ArbiterImpl' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:27: parameter 'H2DCmdMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:28: parameter 'H2DCmdIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:29: parameter 'H2DCmdFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:30: parameter 'D2HRspMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:31: parameter 'D2HRspIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:32: parameter 'D2HRspFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:33: parameter 'DataMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:34: parameter 'DataIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:35: parameter 'DataFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:44: parameter 'TL_A_USER_DEFAULT' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:84: parameter 'TL_D_USER_DEFAULT' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'ast_pkg.sv'
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:15: parameter 'NumAlerts' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:16: parameter 'NumIoRails' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:17: parameter 'AsSel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:18: parameter 'CgSel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:19: parameter 'GdSel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:20: parameter 'TsHiSel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:21: parameter 'TsLoSel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:22: parameter 'FlaSel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:23: parameter 'OtpSel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:24: parameter 'Ot0Sel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:25: parameter 'Ot1Sel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:26: parameter 'Ot2Sel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:27: parameter 'Ot3Sel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:28: parameter 'Ot4Sel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:29: parameter 'Ot5Sel' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:31: parameter 'Lc2HcTrCyc' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:32: parameter 'Hc2LcTrCyc' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:34: parameter 'EntropyStreams' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:35: parameter 'AdcChannels' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:36: parameter 'AdcDataWidth' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:37: parameter 'UsbCalibWidth' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:38: parameter 'Ast2PadOutWidth' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:39: parameter 'Pad2AstInWidth' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:43: parameter 'LfsrWidth' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:46: parameter 'RndCnstLfsrSeedDefault' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:47: parameter 'RndCnstLfsrPermDefault' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] ast_pkg.sv:95: parameter 'AST_RST_DEFAULT' declared inside package 'ast_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'hmac.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'hmac_core.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'hmac_reg_top.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_alert_sender.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_buf.sv'
VERIFIC-WARNING [VERI-1199] prim_buf.sv:24: parameter 'Impl' becomes localparam in 'prim_buf' with formal parameter declaration list
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_diff_decode.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_fifo_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_flop_2sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_buf.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_flop.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_generic_flop_2sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_intr_hw.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_packer.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_39_32_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_39_32_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_64_57_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_inv_64_57_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg_ext.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'sha2.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'sha2_pad.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_adapter_reg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_adapter_sram.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_cmd_intg_chk.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_data_integ_dec.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_data_integ_enc.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_err.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_err_resp.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_fifo_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_rsp_intg_gen.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_socket_1n.sv'

yosys> synth_rs -top hmac -tech genesis -goal area -de -no_dsp -no_bram -verilog synthesized.v

3. Executing synth_rs pass: v0.4.69

yosys> read_verilog -lib -specify -nomem2reg +/rapidsilicon/common/cells_sim.v +/rapidsilicon/genesis/cells_sim.v +/rapidsilicon/genesis/dsp_sim.v

3.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

3.2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\dffsre'.
Generating RTLIL representation for module `\dffnsre'.
Generating RTLIL representation for module `\latchsre'.
Generating RTLIL representation for module `\latchnsre'.
Generating RTLIL representation for module `\io_scff'.
Generating RTLIL representation for module `\scff'.
Generating RTLIL representation for module `\sh_dff'.
Generating RTLIL representation for module `\adder_carry'.
Generating RTLIL representation for module `\sdffr'.
Generating RTLIL representation for module `\sdffs'.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\TDP36K'.
Successfully finished Verilog frontend.

3.3. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/dsp_sim.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/dsp_sim.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP1'.
Generating RTLIL representation for module `\RS_DSP2'.
Generating RTLIL representation for module `\RS_DSP2_MULT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_sim_cfg_ports'.
Generating RTLIL representation for module `\RS_DSP3'.
Generating RTLIL representation for module `\RS_DSP3_MULT'.
Generating RTLIL representation for module `\RS_DSP3_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP3_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_params'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Generating RTLIL representation for module `\dsp_t1_sim_cfg_params'.
Successfully finished Verilog frontend.

yosys> hierarchy -check -top hmac

3.4. Executing HIERARCHY pass (managing design hierarchy).
VERIFIC-WARNING [VERI-1927] tlul_fifo_sync.sv:57: port 'depth' remains unconnected for this instance
VERIFIC-WARNING [VERI-1927] tlul_fifo_sync.sv:89: port 'depth' remains unconnected for this instance
VERIFIC-INFO [VERI-1018] hmac.sv:9: compiling module 'hmac'
VERIFIC-INFO [VERI-1018] prim_intr_hw.sv:10: compiling module 'prim_intr_hw'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b0100100,Depth=32'b010000)'
VERIFIC-INFO [VERI-2571] prim_fifo_sync.sv:112: extracting RAM for identifier 'storage'
VERIFIC-INFO [VERI-1018] tlul_adapter_sram.sv:13: compiling module 'tlul_adapter_sram(SramAw=9,ErrOnRead=1'b1)'
VERIFIC-INFO [VERI-1018] tlul_err.sv:7: compiling module 'tlul_err'
VERIFIC-WARNING [VERI-1209] tlul_err.sv:44: expression size 32 truncated to fit in target size 4
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b01101,Pass=1'b0,Depth=32'b01)'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b0101,Pass=1'b0,Depth=32'b01)'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b0100001,Depth=32'b01)'
VERIFIC-INFO [VERI-1018] prim_packer.sv:8: compiling module 'prim_packer'
VERIFIC-WARNING [VERI-1209] prim_packer.sv:66: expression size 32 truncated to fit in target size 7
VERIFIC-WARNING [VERI-1209] prim_packer.sv:68: expression size 32 truncated to fit in target size 7
VERIFIC-INFO [VERI-1018] hmac_core.sv:7: compiling module 'hmac_core'
VERIFIC-INFO [VERI-1018] sha2.sv:8: compiling module 'sha2'
VERIFIC-WARNING [VERI-1209] sha2.sv:138: expression size 7 truncated to fit in target size 6
VERIFIC-WARNING [VERI-1209] sha2.sv:150: expression size 5 truncated to fit in target size 4
VERIFIC-INFO [VERI-1018] sha2_pad.sv:9: compiling module 'sha2_pad'
VERIFIC-INFO [VERI-1018] hmac_reg_top.sv:8: compiling module 'hmac_reg_top'
VERIFIC-INFO [VERI-1018] tlul_cmd_intg_chk.sv:3: compiling module 'tlul_cmd_intg_chk'
VERIFIC-INFO [VERI-1018] prim_secded_inv_64_57_dec.sv:7: compiling module 'prim_secded_inv_64_57_dec'
VERIFIC-INFO [VERI-1018] tlul_data_integ_dec.sv:10: compiling module 'tlul_data_integ_dec'
VERIFIC-INFO [VERI-1018] prim_secded_inv_39_32_dec.sv:7: compiling module 'prim_secded_inv_39_32_dec'
VERIFIC-INFO [VERI-1018] tlul_rsp_intg_gen.sv:9: compiling module 'tlul_rsp_intg_gen'
VERIFIC-INFO [VERI-1018] prim_secded_inv_64_57_enc.sv:7: compiling module 'prim_secded_inv_64_57_enc'
VERIFIC-INFO [VERI-1018] tlul_data_integ_enc.sv:10: compiling module 'tlul_data_integ_enc'
VERIFIC-INFO [VERI-1018] prim_secded_inv_39_32_enc.sv:7: compiling module 'prim_secded_inv_39_32_enc'
VERIFIC-INFO [VERI-1018] tlul_socket_1n.sv:35: compiling module 'tlul_socket_1n(N=32'b010,DReqPass=2'b11,DRspPass=2'b11,HReqDepth=4'b0,HRspDepth=4'b0,DReqDepth=8'b0,DRspDepth=8'b0)'
VERIFIC-INFO [VERI-1018] tlul_fifo_sync.sv:9: compiling module 'tlul_fifo_sync(ReqDepth=32'b0,RspDepth=32'b0,SpareReqW=32'b010)'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b01101101,Depth=32'b0)'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b01000001,Depth=32'b0)'
VERIFIC-INFO [VERI-1018] tlul_fifo_sync.sv:9: compiling module 'tlul_fifo_sync(ReqDepth=32'b0,RspDepth=32'b0)'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b01101100,Depth=32'b0)'
VERIFIC-INFO [VERI-1018] tlul_err_resp.sv:6: compiling module 'tlul_err_resp'
VERIFIC-WARNING [VERI-1330] hmac_reg_top.sv:113: actual bit length 1 differs from formal bit length 2 for port 'dev_select_i'
VERIFIC-INFO [VERI-1018] tlul_adapter_reg.sv:10: compiling module 'tlul_adapter_reg(RegAw=12)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg_ext.sv:7: compiling module 'prim_subreg_ext(DW=32'b01)'
VERIFIC-INFO [VERI-1018] prim_subreg_ext.sv:7: compiling module 'prim_subreg_ext(DW=32'b0101)'
VERIFIC-INFO [VERI-1018] prim_subreg.sv:7: compiling module 'prim_subreg(SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=32'b0)'
VERIFIC-INFO [VERI-1018] prim_subreg_ext.sv:7: compiling module 'prim_subreg_ext'
VERIFIC-INFO [VERI-1018] prim_alert_sender.sv:32: compiling module 'prim_alert_sender(IsFatal=0)'
VERIFIC-INFO [VERI-1018] prim_diff_decode.sv:19: compiling module 'prim_diff_decode(AsyncOn=1'b1)'
VERIFIC-INFO [VERI-1018] prim_flop_2sync.sv:13: compiling module 'prim_flop_2sync(Width=1,ResetValue=1'b0)'
VERIFIC-INFO [VERI-1018] prim_generic_flop_2sync.sv:9: compiling module 'prim_generic_flop_2sync(Width=1,ResetValue=1'b0)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:7: compiling module 'prim_generic_flop(ResetValue=1'b0)'
VERIFIC-INFO [VERI-1018] prim_flop_2sync.sv:13: compiling module 'prim_flop_2sync(Width=1,ResetValue=1'b1)'
VERIFIC-INFO [VERI-1018] prim_generic_flop_2sync.sv:9: compiling module 'prim_generic_flop_2sync(Width=1,ResetValue=1'b1)'
VERIFIC-INFO [VERI-1018] prim_generic_flop.sv:7: compiling module 'prim_generic_flop(ResetValue=1'b1)'
VERIFIC-INFO [VERI-1018] prim_buf.sv:16: compiling module 'prim_buf'
VERIFIC-INFO [VERI-1018] prim_generic_buf.sv:6: compiling module 'prim_generic_buf'
Importing module hmac.
Importing module hmac_core.
Importing module hmac_reg_top.
Importing module prim_alert_sender(IsFatal=0).
Importing module prim_buf.
Importing module prim_diff_decode(AsyncOn=1'b1).
Importing module prim_fifo_sync(Width=32'b0100100,Depth=32'b010000).
Importing module prim_flop_2sync(Width=1,ResetValue=1'b0).
Importing module prim_flop_2sync(Width=1,ResetValue=1'b1).
Importing module prim_generic_buf.
Importing module prim_generic_flop_2sync(Width=1,ResetValue=1'b0).
Importing module prim_generic_flop(ResetValue=1'b0).
Importing module prim_generic_flop_2sync(Width=1,ResetValue=1'b1).
Importing module prim_generic_flop(ResetValue=1'b1).
Importing module prim_intr_hw.
Importing module prim_packer.
Importing module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0).
Importing module prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0).
Importing module prim_subreg(SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=32'b0).
Importing module prim_subreg_ext.
Importing module prim_subreg_ext(DW=32'b01).
Importing module prim_subreg_ext(DW=32'b0101).
Importing module sha2.
Importing module sha2_pad.
Importing module tlul_adapter_reg(RegAw=12).
Importing module tlul_adapter_sram(SramAw=9,ErrOnRead=1'b1).
Importing module prim_fifo_sync(Width=32'b0100001,Depth=32'b01).
Importing module prim_fifo_sync(Width=32'b0101,Pass=1'b0,Depth=32'b01).
Importing module prim_fifo_sync(Width=32'b01101,Pass=1'b0,Depth=32'b01).
Importing module tlul_cmd_intg_chk.
Importing module prim_secded_inv_64_57_dec.
Importing module tlul_data_integ_dec.
Importing module prim_secded_inv_39_32_dec.
Importing module tlul_err.
Importing module tlul_rsp_intg_gen.
Importing module prim_secded_inv_64_57_enc.
Importing module tlul_data_integ_enc.
Importing module prim_secded_inv_39_32_enc.
Importing module tlul_socket_1n(N=32'b010,DReqPass=2'b11,DRspPass=2'b11,HReqDepth=4'b0,HRspDepth=4'b0,DReqDepth=8'b0,DRspDepth=8'b0).
Importing module tlul_err_resp.
Importing module tlul_fifo_sync(ReqDepth=32'b0,RspDepth=32'b0).
Importing module prim_fifo_sync(Width=32'b01000001,Depth=32'b0).
Importing module prim_fifo_sync(Width=32'b01101100,Depth=32'b0).
Importing module tlul_fifo_sync(ReqDepth=32'b0,RspDepth=32'b0,SpareReqW=32'b010).
Importing module prim_fifo_sync(Width=32'b01101101,Depth=32'b0).

3.4.1. Analyzing design hierarchy..
Top module:  \hmac
Used module:     \prim_alert_sender(IsFatal=0)
Used module:         \prim_buf
Used module:             \prim_generic_buf
Used module:         \prim_diff_decode(AsyncOn=1'b1)
Used module:             \prim_flop_2sync(Width=1,ResetValue=1'b1)
Used module:                 \prim_generic_flop_2sync(Width=1,ResetValue=1'b1)
Used module:                     \prim_generic_flop(ResetValue=1'b1)
Used module:             \prim_flop_2sync(Width=1,ResetValue=1'b0)
Used module:                 \prim_generic_flop_2sync(Width=1,ResetValue=1'b0)
Used module:                     \prim_generic_flop(ResetValue=1'b0)
Used module:     \hmac_reg_top
Used module:         \prim_subreg(SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=32'b0)
Used module:         \prim_subreg_ext
Used module:         \prim_subreg_ext(DW=32'b0101)
Used module:         \prim_subreg_ext(DW=32'b01)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \tlul_adapter_reg(RegAw=12)
Used module:             \tlul_err
Used module:         \tlul_socket_1n(N=32'b010,DReqPass=2'b11,DRspPass=2'b11,HReqDepth=4'b0,HRspDepth=4'b0,DReqDepth=8'b0,DRspDepth=8'b0)
Used module:             \tlul_err_resp
Used module:             \tlul_fifo_sync(ReqDepth=32'b0,RspDepth=32'b0)
Used module:                 \prim_fifo_sync(Width=32'b01000001,Depth=32'b0)
Used module:                 \prim_fifo_sync(Width=32'b01101100,Depth=32'b0)
Used module:             \tlul_fifo_sync(ReqDepth=32'b0,RspDepth=32'b0,SpareReqW=32'b010)
Used module:                 \prim_fifo_sync(Width=32'b01101101,Depth=32'b0)
Used module:         \tlul_rsp_intg_gen
Used module:             \tlul_data_integ_enc
Used module:                 \prim_secded_inv_39_32_enc
Used module:             \prim_secded_inv_64_57_enc
Used module:         \tlul_cmd_intg_chk
Used module:             \tlul_data_integ_dec
Used module:                 \prim_secded_inv_39_32_dec
Used module:             \prim_secded_inv_64_57_dec
Used module:     \sha2
Used module:         \sha2_pad
Used module:     \hmac_core
Used module:     \prim_packer
Used module:     \tlul_adapter_sram(SramAw=9,ErrOnRead=1'b1)
Used module:         \prim_fifo_sync(Width=32'b0100001,Depth=32'b01)
Used module:         \prim_fifo_sync(Width=32'b0101,Pass=1'b0,Depth=32'b01)
Used module:         \prim_fifo_sync(Width=32'b01101,Pass=1'b0,Depth=32'b01)
Used module:     \prim_fifo_sync(Width=32'b0100100,Depth=32'b010000)
Used module:     \prim_intr_hw

3.4.2. Analyzing design hierarchy..
Top module:  \hmac
Used module:     \prim_alert_sender(IsFatal=0)
Used module:         \prim_buf
Used module:             \prim_generic_buf
Used module:         \prim_diff_decode(AsyncOn=1'b1)
Used module:             \prim_flop_2sync(Width=1,ResetValue=1'b1)
Used module:                 \prim_generic_flop_2sync(Width=1,ResetValue=1'b1)
Used module:                     \prim_generic_flop(ResetValue=1'b1)
Used module:             \prim_flop_2sync(Width=1,ResetValue=1'b0)
Used module:                 \prim_generic_flop_2sync(Width=1,ResetValue=1'b0)
Used module:                     \prim_generic_flop(ResetValue=1'b0)
Used module:     \hmac_reg_top
Used module:         \prim_subreg(SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=32'b0)
Used module:         \prim_subreg_ext
Used module:         \prim_subreg_ext(DW=32'b0101)
Used module:         \prim_subreg_ext(DW=32'b01)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0)
Used module:         \tlul_adapter_reg(RegAw=12)
Used module:             \tlul_err
Used module:         \tlul_socket_1n(N=32'b010,DReqPass=2'b11,DRspPass=2'b11,HReqDepth=4'b0,HRspDepth=4'b0,DReqDepth=8'b0,DRspDepth=8'b0)
Used module:             \tlul_err_resp
Used module:             \tlul_fifo_sync(ReqDepth=32'b0,RspDepth=32'b0)
Used module:                 \prim_fifo_sync(Width=32'b01000001,Depth=32'b0)
Used module:                 \prim_fifo_sync(Width=32'b01101100,Depth=32'b0)
Used module:             \tlul_fifo_sync(ReqDepth=32'b0,RspDepth=32'b0,SpareReqW=32'b010)
Used module:                 \prim_fifo_sync(Width=32'b01101101,Depth=32'b0)
Used module:         \tlul_rsp_intg_gen
Used module:             \tlul_data_integ_enc
Used module:                 \prim_secded_inv_39_32_enc
Used module:             \prim_secded_inv_64_57_enc
Used module:         \tlul_cmd_intg_chk
Used module:             \tlul_data_integ_dec
Used module:                 \prim_secded_inv_39_32_dec
Used module:             \prim_secded_inv_64_57_dec
Used module:     \sha2
Used module:         \sha2_pad
Used module:     \hmac_core
Used module:     \prim_packer
Used module:     \tlul_adapter_sram(SramAw=9,ErrOnRead=1'b1)
Used module:         \prim_fifo_sync(Width=32'b0100001,Depth=32'b01)
Used module:         \prim_fifo_sync(Width=32'b0101,Pass=1'b0,Depth=32'b01)
Used module:         \prim_fifo_sync(Width=32'b01101,Pass=1'b0,Depth=32'b01)
Used module:     \prim_fifo_sync(Width=32'b0100100,Depth=32'b010000)
Used module:     \prim_intr_hw
Removed 0 unused modules.

yosys> proc

3.5. Executing PROC pass (convert processes to netlists).

yosys> proc_clean

3.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> proc_rmdead

3.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

yosys> proc_prune

3.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

yosys> proc_init

3.5.4. Executing PROC_INIT pass (extract init attributes).

yosys> proc_arst

3.5.5. Executing PROC_ARST pass (detect async resets in processes).

yosys> proc_rom

3.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

yosys> proc_mux

3.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

yosys> proc_dlatch

3.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).

yosys> proc_dff

3.5.9. Executing PROC_DFF pass (convert process syncs to FFs).

yosys> proc_memwr

3.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

yosys> proc_clean

3.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> opt_expr -keepdc

3.5.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module prim_fifo_sync(Width=32'b01101101,Depth=32'b0).
Optimizing module tlul_fifo_sync(ReqDepth=32'b0,RspDepth=32'b0,SpareReqW=32'b010).
Optimizing module prim_fifo_sync(Width=32'b01101100,Depth=32'b0).
Optimizing module prim_fifo_sync(Width=32'b01000001,Depth=32'b0).
Optimizing module tlul_fifo_sync(ReqDepth=32'b0,RspDepth=32'b0).
Optimizing module tlul_err_resp.
<suppressed ~10 debug messages>
Optimizing module tlul_socket_1n(N=32'b010,DReqPass=2'b11,DRspPass=2'b11,HReqDepth=4'b0,HRspDepth=4'b0,DReqDepth=8'b0,DRspDepth=8'b0).
<suppressed ~8 debug messages>
Optimizing module prim_secded_inv_39_32_enc.
Optimizing module tlul_data_integ_enc.
Optimizing module prim_secded_inv_64_57_enc.
Optimizing module tlul_rsp_intg_gen.
Optimizing module tlul_err.
<suppressed ~1 debug messages>
Optimizing module prim_secded_inv_39_32_dec.
Optimizing module tlul_data_integ_dec.
Optimizing module prim_secded_inv_64_57_dec.
Optimizing module tlul_cmd_intg_chk.
<suppressed ~1 debug messages>
Optimizing module prim_fifo_sync(Width=32'b01101,Pass=1'b0,Depth=32'b01).
<suppressed ~3 debug messages>
Optimizing module prim_fifo_sync(Width=32'b0101,Pass=1'b0,Depth=32'b01).
<suppressed ~3 debug messages>
Optimizing module prim_fifo_sync(Width=32'b0100001,Depth=32'b01).
<suppressed ~3 debug messages>
Optimizing module tlul_adapter_sram(SramAw=9,ErrOnRead=1'b1).
<suppressed ~2 debug messages>
Optimizing module tlul_adapter_reg(RegAw=12).
<suppressed ~11 debug messages>
Optimizing module sha2_pad.
<suppressed ~9 debug messages>
Optimizing module sha2.
<suppressed ~18 debug messages>
Optimizing module prim_subreg_ext(DW=32'b0101).
Optimizing module prim_subreg_ext(DW=32'b01).
Optimizing module prim_subreg_ext.
Optimizing module prim_subreg(SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=32'b0).
<suppressed ~3 debug messages>
Optimizing module prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0).
<suppressed ~2 debug messages>
Optimizing module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0).
<suppressed ~2 debug messages>
Optimizing module prim_packer.
<suppressed ~7 debug messages>
Optimizing module prim_intr_hw.
<suppressed ~1 debug messages>
Optimizing module prim_generic_flop(ResetValue=1'b1).
<suppressed ~1 debug messages>
Optimizing module prim_generic_flop_2sync(Width=1,ResetValue=1'b1).
Optimizing module prim_generic_flop(ResetValue=1'b0).
<suppressed ~1 debug messages>
Optimizing module prim_generic_flop_2sync(Width=1,ResetValue=1'b0).
Optimizing module prim_generic_buf.
Optimizing module prim_flop_2sync(Width=1,ResetValue=1'b1).
Optimizing module prim_flop_2sync(Width=1,ResetValue=1'b0).
Optimizing module prim_fifo_sync(Width=32'b0100100,Depth=32'b010000).
<suppressed ~3 debug messages>
Optimizing module prim_diff_decode(AsyncOn=1'b1).
<suppressed ~5 debug messages>
Optimizing module prim_buf.
Optimizing module prim_alert_sender(IsFatal=0).
<suppressed ~7 debug messages>
Optimizing module hmac_reg_top.
<suppressed ~2 debug messages>
Optimizing module hmac_core.
<suppressed ~9 debug messages>
Optimizing module hmac.
<suppressed ~21 debug messages>

yosys> bmuxmap

3.6. Executing BMUXMAP pass.

yosys> demuxmap

3.7. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> flatten

3.8. Executing FLATTEN pass (flatten design).
Deleting now unused module hmac_core.
Deleting now unused module hmac_reg_top.
Deleting now unused module prim_alert_sender(IsFatal=0).
Deleting now unused module prim_buf.
Deleting now unused module prim_diff_decode(AsyncOn=1'b1).
Deleting now unused module prim_fifo_sync(Width=32'b01000001,Depth=32'b0).
Deleting now unused module prim_fifo_sync(Width=32'b0100001,Depth=32'b01).
Deleting now unused module prim_fifo_sync(Width=32'b0100100,Depth=32'b010000).
Deleting now unused module prim_fifo_sync(Width=32'b0101,Pass=1'b0,Depth=32'b01).
Deleting now unused module prim_fifo_sync(Width=32'b01101,Pass=1'b0,Depth=32'b01).
Deleting now unused module prim_fifo_sync(Width=32'b01101100,Depth=32'b0).
Deleting now unused module prim_fifo_sync(Width=32'b01101101,Depth=32'b0).
Deleting now unused module prim_flop_2sync(Width=1,ResetValue=1'b0).
Deleting now unused module prim_flop_2sync(Width=1,ResetValue=1'b1).
Deleting now unused module prim_generic_buf.
Deleting now unused module prim_generic_flop(ResetValue=1'b0).
Deleting now unused module prim_generic_flop(ResetValue=1'b1).
Deleting now unused module prim_generic_flop_2sync(Width=1,ResetValue=1'b0).
Deleting now unused module prim_generic_flop_2sync(Width=1,ResetValue=1'b1).
Deleting now unused module prim_intr_hw.
Deleting now unused module prim_packer.
Deleting now unused module prim_secded_inv_39_32_dec.
Deleting now unused module prim_secded_inv_39_32_enc.
Deleting now unused module prim_secded_inv_64_57_dec.
Deleting now unused module prim_secded_inv_64_57_enc.
Deleting now unused module prim_subreg(DW=1,SwAccess=SwAccessRW_prim_subreg_pkg,RESVAL=1'b0).
Deleting now unused module prim_subreg(DW=1,SwAccess=SwAccessW1C_prim_subreg_pkg,RESVAL=1'b0).
Deleting now unused module prim_subreg(SwAccess=SwAccessRO_prim_subreg_pkg,RESVAL=32'b0).
Deleting now unused module prim_subreg_ext.
Deleting now unused module prim_subreg_ext(DW=32'b01).
Deleting now unused module prim_subreg_ext(DW=32'b0101).
Deleting now unused module sha2.
Deleting now unused module sha2_pad.
Deleting now unused module tlul_adapter_reg(RegAw=12).
Deleting now unused module tlul_adapter_sram(SramAw=9,ErrOnRead=1'b1).
Deleting now unused module tlul_cmd_intg_chk.
Deleting now unused module tlul_data_integ_dec.
Deleting now unused module tlul_data_integ_enc.
Deleting now unused module tlul_err.
Deleting now unused module tlul_err_resp.
Deleting now unused module tlul_fifo_sync(ReqDepth=32'b0,RspDepth=32'b0).
Deleting now unused module tlul_fifo_sync(ReqDepth=32'b0,RspDepth=32'b0,SpareReqW=32'b010).
Deleting now unused module tlul_rsp_intg_gen.
Deleting now unused module tlul_socket_1n(N=32'b010,DReqPass=2'b11,DRspPass=2'b11,HReqDepth=4'b0,HRspDepth=4'b0,DReqDepth=8'b0,DRspDepth=8'b0).
<suppressed ~86 debug messages>

yosys> bmuxmap

3.9. Executing BMUXMAP pass.

yosys> demuxmap

3.10. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> tribuf -logic -formal

3.11. Executing TRIBUF pass.

yosys> deminout

3.12. Executing DEMINOUT pass (demote inout ports to input or output).

yosys> opt_expr

3.13. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.
<suppressed ~97 debug messages>

yosys> opt_clean

3.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..
Removed 213 unused cells and 10632 unused wires.
<suppressed ~1168 debug messages>

yosys> check

3.15. Executing CHECK pass (checking for obvious problems).
Checking module hmac...
Found and reported 0 problems.

yosys> opt_expr

3.16. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.
<suppressed ~25 debug messages>

yosys> opt_merge -nomux

3.17. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
<suppressed ~105 debug messages>
Removed a total of 35 cells.

yosys> opt_muxtree

3.18. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$auto$bmuxmap.cc:60:execute$13142: \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.gen_async.state_q -> 2'11
      Replacing known input bits on port B of cell $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$auto$bmuxmap.cc:60:execute$13142: \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_q -> 2'11
      Replacing known input bits on port B of cell $flatten\u_hmac.$verific$mux_300$hmac_core.sv:129$3706: { 54'000000000000000000000000000000000000000000000000000000 \u_hmac.round_q \u_hmac.round_q 8'00000000 } -> 64'0000000000000000000000000000000000000000000000000000001100000000
      Replacing known input bits on port A of cell $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$mux_22$prim_alert_sender.sv:142$7540: \gen_alert_tx[0].u_prim_alert_sender.state_q -> 3'000
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~129 debug messages>

yosys> opt_reduce

3.19. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
    New ctrl vector for $pmux cell $flatten\u_hmac.$verific$select_281$hmac_core.sv:121$3693: { $auto$opt_reduce.cc:134:opt_pmux$13347 $flatten\u_hmac.$verific$n1319$3451 [542:256] $auto$opt_reduce.cc:134:opt_pmux$13345 $auto$opt_reduce.cc:134:opt_pmux$13343 $auto$opt_reduce.cc:134:opt_pmux$13341 $auto$opt_reduce.cc:134:opt_pmux$13339 $auto$opt_reduce.cc:134:opt_pmux$13337 $auto$opt_reduce.cc:134:opt_pmux$13335 $auto$opt_reduce.cc:134:opt_pmux$13333 $auto$opt_reduce.cc:134:opt_pmux$13331 $flatten\u_hmac.$verific$n1319$3451 [30:0] }
    New ctrl vector for $pmux cell $flatten\u_hmac.$verific$select_287$hmac_core.sv:122$3697: { $auto$opt_reduce.cc:134:opt_pmux$13365 $flatten\u_hmac.$verific$n1319$3451 [542:256] $auto$opt_reduce.cc:134:opt_pmux$13363 $auto$opt_reduce.cc:134:opt_pmux$13361 $auto$opt_reduce.cc:134:opt_pmux$13359 $auto$opt_reduce.cc:134:opt_pmux$13357 $auto$opt_reduce.cc:134:opt_pmux$13355 $auto$opt_reduce.cc:134:opt_pmux$13353 $auto$opt_reduce.cc:134:opt_pmux$13351 $auto$opt_reduce.cc:134:opt_pmux$13349 $flatten\u_hmac.$verific$n1319$3451 [30:0] }
    New ctrl vector for $pmux cell $flatten\u_reg.$verific$select_441$hmac_reg_top.sv:1201$7464: { \u_reg.addr_hit [0] $flatten\u_reg.$verific$n3361$3928 $flatten\u_reg.$verific$n3370$3937 $flatten\u_reg.$verific$n3376$3943 $flatten\u_reg.$verific$n3379$3946 $flatten\u_reg.$verific$n3409$3976 $flatten\u_reg.$verific$n3412$3979 $flatten\u_reg.$verific$n3415$3982 $flatten\u_reg.$verific$n3418$3985 $flatten\u_reg.$verific$n3421$3988 $flatten\u_reg.$verific$n3424$3991 $flatten\u_reg.$verific$n3427$3994 $flatten\u_reg.$verific$n3430$3997 $flatten\u_reg.$verific$n3433$4000 $flatten\u_reg.$verific$n3436$4003 $flatten\u_reg.$verific$n3438$4005 }
  Optimizing cells in module \hmac.
Performed a total of 3 changes.

yosys> opt_merge

3.20. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
<suppressed ~105 debug messages>
Removed a total of 35 cells.

yosys> opt_share

3.21. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $mux $flatten\u_msg_fifo.$verific$mux_12$prim_fifo_sync.sv:70$7719 in front of them:
        $flatten\u_msg_fifo.$verific$add_11$prim_fifo_sync.sv:70$7718
        $flatten\u_msg_fifo.$verific$sub_9$prim_fifo_sync.sv:69$7716


yosys> opt_dff -nosdff -nodffe

3.22. Executing OPT_DFF pass (perform DFF optimizations).
Changing const-value async load to async reset on $verific$secret_key_reg$hmac.sv:133$229 ($aldff) from module hmac.
Changing const-value async load to async reset on $verific$msg_allowed_reg$hmac.sv:194$293 ($aldff) from module hmac.
Changing const-value async load to async reset on $verific$message_length_reg$hmac.sv:335$801 ($aldff) from module hmac.
Changing const-value async load to async reset on $verific$idle_o_reg$hmac.sv:560$3219 ($aldff) from module hmac.
Changing const-value async load to async reset on $verific$fifo_empty_q_reg$hmac.sv:205$296 ($aldff) from module hmac.
Changing const-value async load to async reset on $verific$cfg_reg_reg$hmac.sv:183$290 ($aldff) from module hmac.
Changing const-value async load to async reset on $verific$cfg_block_reg$hmac.sv:175$285 ($aldff) from module hmac.
Removing never-active async load on $flatten\u_tlul_adapter.\u_sramreqfifo.$verific$gen_normal_fifo.storage_reg$prim_fifo_sync.sv:120$9789 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_tlul_adapter.\u_sramreqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$9775 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_tlul_adapter.\u_sramreqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$9781 ($aldff) from module hmac.
Removing never-active async load on $flatten\u_tlul_adapter.\u_rspfifo.$verific$gen_normal_fifo.storage_reg$prim_fifo_sync.sv:120$9699 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_tlul_adapter.\u_rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$9685 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_tlul_adapter.\u_rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$9691 ($aldff) from module hmac.
Removing never-active async load on $flatten\u_tlul_adapter.\u_reqfifo.$verific$gen_normal_fifo.storage_reg$prim_fifo_sync.sv:120$9875 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_tlul_adapter.\u_reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$9861 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_tlul_adapter.\u_reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$9867 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$gen_async.state_q_reg$prim_diff_decode.sv:172$7665 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$gen_async.diff_pq_reg$prim_diff_decode.sv:172$7666 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$alert_set_q_reg$prim_alert_sender.sv:235$7578 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$alert_pq_reg$prim_alert_sender.sv:235$7576 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$alert_nq_reg$prim_alert_sender.sv:235$7577 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$gen_async.diff_nq_reg$prim_diff_decode.sv:172$7667 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_sha2.\u_pad.$verific$tx_count_reg$sha2_pad.sv:305$8997 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_sha2.\u_pad.$verific$st_q_reg$sha2_pad.sv:140$8963 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_sha2.\u_pad.$verific$hash_process_flag_reg$sha2_pad.sv:56$8956 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_sha2.$verific$w_reg$sha2.sv:89$8598 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_sha2.$verific$w_index_reg$sha2.sv:151$8679 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_sha2.$verific$sha_st_q_reg$sha2.sv:241$8699 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_sha2.$verific$round_reg$sha2.sv:140$8673 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_sha2.$verific$hash_reg$sha2.sv:104$8646 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_sha2.$verific$hash_done_reg$sha2.sv:158$8683 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_sha2.$verific$fifo_st_q_reg$sha2.sv:174$8686 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_sha2.$verific$digest_reg$sha2.sv:125$8665 ($aldff) from module hmac.
Removing never-active async load on $flatten\u_reg.\u_socket.\err_resp.$verific$err_source_reg$tlul_err_resp.sv:33$12138 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_socket.\err_resp.$verific$err_size_reg$tlul_err_resp.sv:33$12137 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_socket.\err_resp.$verific$err_rsp_pending_reg$tlul_err_resp.sv:56$12159 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_socket.\err_resp.$verific$err_req_pending_reg$tlul_err_resp.sv:33$12136 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_socket.$verific$num_req_outstanding_reg$tlul_socket_1n.sv:111$11144 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_socket.$verific$dev_select_outstanding_reg$tlul_socket_1n.sv:111$11145 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$rspop_reg$tlul_adapter_reg.sv:80$9080 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$reqsz_reg$tlul_adapter_reg.sv:80$9079 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$reqid_reg$tlul_adapter_reg.sv:80$9078 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$rdata_reg$tlul_adapter_reg.sv:90$9088 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$outstanding_reg$tlul_adapter_reg.sv:67$9068 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_reg_if.$verific$error_reg$tlul_adapter_reg.sv:90$9089 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_msg_length_upper.$verific$q_reg$prim_subreg.sv:72$8266 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_msg_length_lower.$verific$q_reg$prim_subreg.sv:72$8266 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_hmac_err.$verific$q_reg[0]$prim_subreg.sv:72$8247 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_hmac_done.$verific$q_reg[0]$prim_subreg.sv:72$8247 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_state_fifo_empty.$verific$q_reg[0]$prim_subreg.sv:72$8247 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_hmac_err.$verific$q_reg[0]$prim_subreg.sv:72$8230 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_hmac_done.$verific$q_reg[0]$prim_subreg.sv:72$8230 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_intr_enable_fifo_empty.$verific$q_reg[0]$prim_subreg.sv:72$8230 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_reg.\u_err_code.$verific$q_reg$prim_subreg.sv:72$8266 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_reg.$verific$intg_err_q_reg$hmac_reg_top.sv:66$4140 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_packer.$verific$stored_mask_reg$prim_packer.sv:148$8196 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_packer.$verific$stored_data_reg$prim_packer.sv:148$8195 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_packer.$verific$pos_reg$prim_packer.sv:80$8138 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_packer.$verific$flush_st_reg$prim_packer.sv:164$8199 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_msg_fifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$7739 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_msg_fifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$7746 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_hmac.$verific$txcount_reg$hmac_core.sv:147$3718 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_hmac.$verific$st_q_reg$hmac_core.sv:183$3737 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_hmac.$verific$round_q_reg$hmac_core.sv:166$3727 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_hmac.$verific$reg_hash_process_flag_reg$hmac_core.sv:158$3724 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\u_hmac.$verific$fifo_wdata_sel_reg$hmac_core.sv:176$3734 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$state_q_reg$prim_alert_sender.sv:235$7575 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$ping_set_q_reg$prim_alert_sender.sv:235$7579 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\intr_hw_hmac_err.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$7826 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\intr_hw_hmac_done.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$7826 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\intr_hw_fifo_empty.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$7826 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$7789 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$7789 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$7806 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$7806 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$verific$gen_async.state_q_reg$prim_diff_decode.sv:172$7665 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$verific$gen_async.diff_pq_reg$prim_diff_decode.sv:172$7666 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$verific$gen_async.diff_nq_reg$prim_diff_decode.sv:172$7667 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$7789 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_p.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$7789 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_2.$verific$q_o_reg[0]$prim_generic_flop.sv:23$7806 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.\gen_async.i_sync_n.\gen_generic.u_impl_generic.\u_sync_1.$verific$q_o_reg[0]$prim_generic_flop.sv:23$7806 ($aldff) from module hmac.
Changing const-value async load to async reset on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$level_q_reg$prim_diff_decode.sv:172$7668 ($aldff) from module hmac.

yosys> opt_clean

3.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..
Removed 24 unused cells and 105 unused wires.
<suppressed ~25 debug messages>

yosys> opt_expr

3.24. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.
<suppressed ~2 debug messages>

yosys> opt_muxtree

3.25. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~137 debug messages>

yosys> opt_reduce

3.26. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
Performed a total of 0 changes.

yosys> opt_merge

3.27. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
Removed a total of 0 cells.

yosys> opt_share

3.28. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.29. Executing OPT_DFF pass (perform DFF optimizations).
Handling D = Q on $flatten\u_reg.\u_socket.\err_resp.$verific$err_source_reg$tlul_err_resp.sv:33$12138 ($dff) from module hmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_socket.\err_resp.$verific$err_size_reg$tlul_err_resp.sv:33$12137 ($adff) from module hmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_hmac_err.$verific$q_reg[0]$prim_subreg.sv:72$8230 ($adff) from module hmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_hmac_done.$verific$q_reg[0]$prim_subreg.sv:72$8230 ($adff) from module hmac (removing D path).
Handling D = Q on $flatten\u_reg.\u_intr_enable_fifo_empty.$verific$q_reg[0]$prim_subreg.sv:72$8230 ($adff) from module hmac (removing D path).
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_fifo_empty.$verific$q_reg[0]$prim_subreg.sv:72$8230 ($dlatch) from module hmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_hmac_done.$verific$q_reg[0]$prim_subreg.sv:72$8230 ($dlatch) from module hmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_intr_enable_hmac_err.$verific$q_reg[0]$prim_subreg.sv:72$8230 ($dlatch) from module hmac.
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_socket.\err_resp.$verific$err_size_reg$tlul_err_resp.sv:33$12137 ($dlatch) from module hmac.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_socket.\err_resp.$verific$err_size_reg$tlul_err_resp.sv:33$12137 ($dlatch) from module hmac.

yosys> opt_clean

3.30. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.31. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.
<suppressed ~3 debug messages>

yosys> opt_muxtree

3.32. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~137 debug messages>

yosys> opt_reduce

3.33. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
    New ctrl vector for $pmux cell $flatten\u_reg.$verific$select_441$hmac_reg_top.sv:1201$7464: { \u_reg.addr_hit [0] $flatten\u_reg.$verific$n3370$3937 $flatten\u_reg.$verific$n3376$3943 $flatten\u_reg.$verific$n3379$3946 $flatten\u_reg.$verific$n3409$3976 $flatten\u_reg.$verific$n3412$3979 $flatten\u_reg.$verific$n3415$3982 $flatten\u_reg.$verific$n3418$3985 $flatten\u_reg.$verific$n3421$3988 $flatten\u_reg.$verific$n3424$3991 $flatten\u_reg.$verific$n3427$3994 $flatten\u_reg.$verific$n3430$3997 $flatten\u_reg.$verific$n3433$4000 $flatten\u_reg.$verific$n3436$4003 $flatten\u_reg.$verific$n3438$4005 }
  Optimizing cells in module \hmac.
Performed a total of 1 changes.

yosys> opt_merge

3.34. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

yosys> opt_share

3.35. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.36. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $flatten\intr_hw_fifo_empty.$verific$intr_o_reg[0]$prim_intr_hw.sv:46$7826 ($adff) from module hmac.

yosys> opt_clean

3.37. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..
Removed 2 unused cells and 5 unused wires.
<suppressed ~3 debug messages>

yosys> opt_expr

3.38. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.

yosys> opt_muxtree

3.39. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~137 debug messages>

yosys> opt_reduce

3.40. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
Performed a total of 0 changes.

yosys> opt_merge

3.41. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
Removed a total of 0 cells.

yosys> opt_share

3.42. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.43. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.44. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..

yosys> opt_expr

3.45. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.
MAX OPT ITERATION = 4

yosys> fsm -encoding binary

3.46. Executing FSM pass (extract and optimize FSM).

yosys> fsm_detect

3.46.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking hmac.u_reg.u_err_code.q as FSM state register:
    Users of register don't seem to benefit from recoding.

yosys> fsm_extract

3.46.2. Executing FSM_EXTRACT pass (extracting FSM from design).

yosys> fsm_opt

3.46.3. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> opt_clean

3.46.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..

yosys> fsm_opt

3.46.5. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> fsm_recode -encoding binary

3.46.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

yosys> fsm_info

3.46.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

yosys> fsm_map

3.46.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

yosys> opt_expr

3.47. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.

yosys> opt_merge -nomux

3.48. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.49. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~137 debug messages>

yosys> opt_reduce

3.50. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
Performed a total of 0 changes.

yosys> opt_merge

3.51. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
Removed a total of 0 cells.

yosys> opt_share

3.52. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.53. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $verific$secret_key_reg$hmac.sv:133$229 ($adff) from module hmac (D = $verific$n1374$104 [31:0], Q = \secret_key [31:0]).
Adding EN signal on $verific$secret_key_reg$hmac.sv:133$229 ($adff) from module hmac (D = $verific$n1374$104 [63:32], Q = \secret_key [63:32]).
Adding EN signal on $verific$secret_key_reg$hmac.sv:133$229 ($adff) from module hmac (D = $verific$n1374$104 [95:64], Q = \secret_key [95:64]).
Adding EN signal on $verific$secret_key_reg$hmac.sv:133$229 ($adff) from module hmac (D = $verific$n1374$104 [127:96], Q = \secret_key [127:96]).
Adding EN signal on $verific$secret_key_reg$hmac.sv:133$229 ($adff) from module hmac (D = $verific$n1374$104 [159:128], Q = \secret_key [159:128]).
Adding EN signal on $verific$secret_key_reg$hmac.sv:133$229 ($adff) from module hmac (D = $verific$n1374$104 [191:160], Q = \secret_key [191:160]).
Adding EN signal on $verific$secret_key_reg$hmac.sv:133$229 ($adff) from module hmac (D = $verific$n1374$104 [223:192], Q = \secret_key [223:192]).
Adding EN signal on $verific$secret_key_reg$hmac.sv:133$229 ($adff) from module hmac (D = $verific$n1374$104 [255:224], Q = \secret_key [255:224]).
Adding EN signal on $verific$msg_allowed_reg$hmac.sv:194$293 ($adff) from module hmac (D = $verific$n3155$15, Q = \msg_allowed).
Adding EN signal on $verific$message_length_reg$hmac.sv:335$801 ($adff) from module hmac (D = $verific$n4400$188, Q = \message_length).
Adding EN signal on $verific$fifo_empty_q_reg$hmac.sv:205$296 ($adff) from module hmac (D = \u_msg_fifo.gen_normal_fifo.empty, Q = \fifo_empty_q).
Adding EN signal on $verific$cfg_reg_reg$hmac.sv:183$290 ($adff) from module hmac (D = { \tl_i.a_data [0] \reg2hw[cfg][hmac_en][qe] \tl_i.a_data [1] \reg2hw[cfg][hmac_en][qe] \tl_i.a_data [2] \reg2hw[cfg][hmac_en][qe] \tl_i.a_data [3] \reg2hw[cfg][hmac_en][qe] }, Q = { \cfg_reg[hmac_en][q] \cfg_reg[hmac_en][qe] \cfg_reg[sha_en][q] \cfg_reg[sha_en][qe] \cfg_reg[endian_swap][q] \cfg_reg[endian_swap][qe] \cfg_reg[digest_swap][q] \cfg_reg[digest_swap][qe] }).
Adding EN signal on $verific$cfg_block_reg$hmac.sv:175$285 ($adff) from module hmac (D = $verific$n3105$12, Q = \cfg_block).
Adding EN signal on $flatten\u_tlul_adapter.\u_sramreqfifo.$verific$gen_normal_fifo.storage_reg$prim_fifo_sync.sv:120$9789 ($dff) from module hmac (D = { \tl_i.a_mask 1'0 }, Q = \u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $flatten\u_tlul_adapter.\u_sramreqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$9775 ($adff) from module hmac (D = $flatten\u_tlul_adapter.\u_sramreqfifo.$verific$n50$9731, Q = \u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_tlul_adapter.\u_sramreqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$9781 ($adff) from module hmac (D = $flatten\u_tlul_adapter.\u_sramreqfifo.$verific$n83$9737, Q = \u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_tlul_adapter.\u_rspfifo.$verific$gen_normal_fifo.storage_reg$prim_fifo_sync.sv:120$9699 ($dff) from module hmac (D = { \u_tlul_adapter.rdata_tlword 1'1 }, Q = \u_tlul_adapter.u_rspfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $flatten\u_tlul_adapter.\u_rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$9685 ($adff) from module hmac (D = $flatten\u_tlul_adapter.\u_rspfifo.$verific$n50$9640, Q = \u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_tlul_adapter.\u_rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$9691 ($adff) from module hmac (D = $flatten\u_tlul_adapter.\u_rspfifo.$verific$n83$9646, Q = \u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_tlul_adapter.\u_reqfifo.$verific$gen_normal_fifo.storage_reg$prim_fifo_sync.sv:120$9875 ($dff) from module hmac (D = { 1'0 \u_tlul_adapter.reqfifo_wdata[op] [0] \u_tlul_adapter.error_internal \tl_i.a_size \tl_i.a_source }, Q = \u_tlul_adapter.u_reqfifo.gen_normal_fifo.storage[0]).
Adding EN signal on $flatten\u_tlul_adapter.\u_reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$9861 ($adff) from module hmac (D = $flatten\u_tlul_adapter.\u_reqfifo.$verific$n50$9817, Q = \u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_tlul_adapter.\u_reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$9867 ($adff) from module hmac (D = $flatten\u_tlul_adapter.\u_reqfifo.$verific$n83$9823, Q = \u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_sha2.\u_pad.$verific$tx_count_reg$sha2_pad.sv:305$8997 ($adff) from module hmac (D = 5'00000, Q = \u_sha2.u_pad.tx_count [4:0]).
Adding EN signal on $flatten\u_sha2.\u_pad.$verific$tx_count_reg$sha2_pad.sv:305$8997 ($adff) from module hmac (D = $flatten\u_sha2.\u_pad.$verific$n628$8939 [63:5], Q = \u_sha2.u_pad.tx_count [63:5]).
Adding EN signal on $flatten\u_sha2.\u_pad.$verific$hash_process_flag_reg$sha2_pad.sv:56$8956 ($adff) from module hmac (D = $flatten\u_sha2.\u_pad.$verific$n16$8900, Q = \u_sha2.u_pad.hash_process_flag).
Adding EN signal on $flatten\u_sha2.$verific$w_reg$sha2.sv:89$8598 ($adff) from module hmac (D = $flatten\u_sha2.$verific$n6301$8379, Q = { \u_sha2.w[15] \u_sha2.w[14] \u_sha2.w[13] \u_sha2.w[12] \u_sha2.w[11] \u_sha2.w[10] \u_sha2.w[9] \u_sha2.w[8] \u_sha2.w[7] \u_sha2.w[6] \u_sha2.w[5] \u_sha2.w[4] \u_sha2.w[3] \u_sha2.w[2] \u_sha2.w[1] \u_sha2.w[0] }).
Adding EN signal on $flatten\u_sha2.$verific$w_index_reg$sha2.sv:151$8679 ($adff) from module hmac (D = $flatten\u_sha2.$verific$n14974$8504, Q = \u_sha2.w_index).
Adding EN signal on $flatten\u_sha2.$verific$round_reg$sha2.sv:140$8673 ($adff) from module hmac (D = $flatten\u_sha2.$verific$n14930$8499, Q = \u_sha2.round).
Adding EN signal on $flatten\u_sha2.$verific$hash_reg$sha2.sv:104$8646 ($adff) from module hmac (D = $flatten\u_sha2.$verific$n10734$8448, Q = { \u_sha2.hash[7] \u_sha2.hash[6] \u_sha2.hash[5] \u_sha2.hash[4] \u_sha2.hash[3] \u_sha2.hash[2] \u_sha2.hash[1] \u_sha2.hash[0] }).
Adding EN signal on $flatten\u_sha2.$verific$digest_reg$sha2.sv:125$8665 ($adff) from module hmac (D = $flatten\u_sha2.$verific$n14097$8492, Q = { \u_sha2.digest[7] \u_sha2.digest[6] \u_sha2.digest[5] \u_sha2.digest[4] \u_sha2.digest[3] \u_sha2.digest[2] \u_sha2.digest[1] \u_sha2.digest[0] }).
Adding EN signal on $flatten\u_reg.\u_socket.\err_resp.$verific$err_req_pending_reg$tlul_err_resp.sv:33$12136 ($adff) from module hmac (D = 1'0, Q = \u_reg.u_socket.err_resp.err_req_pending).
Adding EN signal on $flatten\u_reg.\u_socket.$verific$num_req_outstanding_reg$tlul_socket_1n.sv:111$11144 ($adff) from module hmac (D = $flatten\u_reg.\u_socket.$verific$n267$10766, Q = \u_reg.u_socket.num_req_outstanding).
Adding EN signal on $flatten\u_reg.\u_socket.$verific$dev_select_outstanding_reg$tlul_socket_1n.sv:111$11145 ($adff) from module hmac (D = { 1'0 \u_reg.reg_steer }, Q = \u_reg.u_socket.dev_select_outstanding).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$rspop_reg$tlul_adapter_reg.sv:80$9080 ($adff) from module hmac (D = { 2'00 \u_reg.u_reg_if.rd_req }, Q = \u_reg.u_reg_if.rspop).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$reqsz_reg$tlul_adapter_reg.sv:80$9079 ($adff) from module hmac (D = \tl_i.a_size, Q = \u_reg.u_reg_if.reqsz).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$reqid_reg$tlul_adapter_reg.sv:80$9078 ($adff) from module hmac (D = \tl_i.a_source, Q = \u_reg.u_reg_if.reqid).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$rdata_reg$tlul_adapter_reg.sv:90$9088 ($adff) from module hmac (D = $flatten\u_reg.\u_reg_if.$verific$n187$9038, Q = \u_reg.u_reg_if.rdata).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$outstanding_reg$tlul_adapter_reg.sv:67$9068 ($adff) from module hmac (D = $flatten\u_reg.\u_reg_if.$verific$n80$9018, Q = \u_reg.u_reg_if.outstanding).
Adding EN signal on $flatten\u_reg.\u_reg_if.$verific$error_reg$tlul_adapter_reg.sv:90$9089 ($adff) from module hmac (D = $flatten\u_reg.\u_reg_if.$verific$n253$9020, Q = \u_reg.u_reg_if.error).
Adding EN signal on $flatten\u_reg.\u_intr_state_hmac_err.$verific$q_reg[0]$prim_subreg.sv:72$8247 ($adff) from module hmac (D = \intr_hw_hmac_err.hw2reg_intr_state_d_o, Q = \u_reg.u_intr_state_hmac_err.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_hmac_done.$verific$q_reg[0]$prim_subreg.sv:72$8247 ($adff) from module hmac (D = \intr_hw_hmac_done.hw2reg_intr_state_d_o, Q = \u_reg.u_intr_state_hmac_done.q).
Adding EN signal on $flatten\u_reg.\u_intr_state_fifo_empty.$verific$q_reg[0]$prim_subreg.sv:72$8247 ($adff) from module hmac (D = \intr_hw_fifo_empty.hw2reg_intr_state_d_o, Q = \u_reg.u_intr_state_fifo_empty.q).
Adding EN signal on $flatten\u_reg.\u_err_code.$verific$q_reg$prim_subreg.sv:72$8266 ($adff) from module hmac (D = { 29'00000000000000000000000000000 \err_code [2:0] }, Q = \u_reg.u_err_code.q).
Adding EN signal on $flatten\u_reg.$verific$intg_err_q_reg$hmac_reg_top.sv:66$4140 ($adff) from module hmac (D = 1'1, Q = \u_reg.intg_err_q).
Adding EN signal on $flatten\u_packer.$verific$stored_mask_reg$prim_packer.sv:148$8196 ($adff) from module hmac (D = $flatten\u_packer.$verific$n3233$8046, Q = \u_packer.stored_mask).
Adding EN signal on $flatten\u_packer.$verific$stored_data_reg$prim_packer.sv:148$8195 ($adff) from module hmac (D = $flatten\u_packer.$verific$n3168$8045, Q = \u_packer.stored_data).
Adding EN signal on $flatten\u_packer.$verific$pos_reg$prim_packer.sv:80$8138 ($adff) from module hmac (D = $flatten\u_packer.$verific$n652$7993, Q = \u_packer.pos).
Adding EN signal on $flatten\u_msg_fifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$7739 ($adff) from module hmac (D = $flatten\u_msg_fifo.$verific$n99$7696, Q = \u_msg_fifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\u_msg_fifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$7746 ($adff) from module hmac (D = $flatten\u_msg_fifo.$verific$n159$7702, Q = \u_msg_fifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\u_hmac.$verific$txcount_reg$hmac_core.sv:147$3718 ($adff) from module hmac (D = 5'00000, Q = \u_hmac.txcount [4:0]).
Adding EN signal on $flatten\u_hmac.$verific$txcount_reg$hmac_core.sv:147$3718 ($adff) from module hmac (D = $flatten\u_hmac.$verific$n4283$3467 [63:5], Q = \u_hmac.txcount [63:5]).
Adding EN signal on $flatten\u_hmac.$verific$round_q_reg$hmac_core.sv:166$3727 ($adff) from module hmac (D = \u_hmac.round_d, Q = \u_hmac.round_q).
Adding EN signal on $flatten\u_hmac.$verific$reg_hash_process_flag_reg$hmac_core.sv:158$3724 ($adff) from module hmac (D = $flatten\u_hmac.$verific$n4421$3434, Q = \u_hmac.reg_hash_process_flag).
Adding EN signal on $flatten\u_hmac.$verific$fifo_wdata_sel_reg$hmac_core.sv:176$3734 ($adff) from module hmac (D = $flatten\u_hmac.$verific$n4455$3472, Q = \u_hmac.fifo_wdata_sel).
Adding EN signal on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$verific$gen_async.state_q_reg$prim_diff_decode.sv:172$7665 ($adff) from module hmac (D = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_d, Q = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ping.gen_async.state_q).
Adding EN signal on $flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ack.$verific$gen_async.state_q_reg$prim_diff_decode.sv:172$7665 ($adff) from module hmac (D = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.gen_async.state_d, Q = \gen_alert_tx[0].u_prim_alert_sender.i_decode_ack.gen_async.state_q).
Adding EN signal on $flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$state_q_reg$prim_alert_sender.sv:235$7575 ($adff) from module hmac (D = \gen_alert_tx[0].u_prim_alert_sender.state_d, Q = \gen_alert_tx[0].u_prim_alert_sender.state_q).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13502 ($adffe) from module hmac.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$13502 ($adffe) from module hmac.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$13502 ($adffe) from module hmac.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$13502 ($adffe) from module hmac.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$13502 ($adffe) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13447 ($adffe) from module hmac.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$13447 ($adffe) from module hmac.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$13447 ($adffe) from module hmac.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$13447 ($adffe) from module hmac.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$13447 ($adffe) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13497 ($adffe) from module hmac.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$13497 ($adffe) from module hmac.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$13497 ($adffe) from module hmac.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$13489 ($adffe) from module hmac.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$13489 ($adffe) from module hmac.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$13489 ($adffe) from module hmac.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$13489 ($adffe) from module hmac.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$13489 ($adffe) from module hmac.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$13489 ($adffe) from module hmac.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$13489 ($adffe) from module hmac.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$13489 ($adffe) from module hmac.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$13489 ($adffe) from module hmac.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$13489 ($adffe) from module hmac.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$13489 ($adffe) from module hmac.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$13489 ($adffe) from module hmac.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$13489 ($adffe) from module hmac.
Setting constant 0-bit at position 16 on $auto$ff.cc:262:slice$13489 ($adffe) from module hmac.
Setting constant 0-bit at position 17 on $auto$ff.cc:262:slice$13489 ($adffe) from module hmac.
Setting constant 0-bit at position 18 on $auto$ff.cc:262:slice$13489 ($adffe) from module hmac.
Setting constant 0-bit at position 19 on $auto$ff.cc:262:slice$13489 ($adffe) from module hmac.
Setting constant 0-bit at position 20 on $auto$ff.cc:262:slice$13489 ($adffe) from module hmac.
Setting constant 0-bit at position 21 on $auto$ff.cc:262:slice$13489 ($adffe) from module hmac.
Setting constant 0-bit at position 22 on $auto$ff.cc:262:slice$13489 ($adffe) from module hmac.
Setting constant 0-bit at position 23 on $auto$ff.cc:262:slice$13489 ($adffe) from module hmac.
Setting constant 0-bit at position 24 on $auto$ff.cc:262:slice$13489 ($adffe) from module hmac.
Setting constant 0-bit at position 25 on $auto$ff.cc:262:slice$13489 ($adffe) from module hmac.
Setting constant 0-bit at position 26 on $auto$ff.cc:262:slice$13489 ($adffe) from module hmac.
Setting constant 0-bit at position 27 on $auto$ff.cc:262:slice$13489 ($adffe) from module hmac.
Setting constant 0-bit at position 28 on $auto$ff.cc:262:slice$13489 ($adffe) from module hmac.
Setting constant 0-bit at position 29 on $auto$ff.cc:262:slice$13489 ($adffe) from module hmac.
Setting constant 0-bit at position 30 on $auto$ff.cc:262:slice$13489 ($adffe) from module hmac.
Setting constant 0-bit at position 31 on $auto$ff.cc:262:slice$13489 ($adffe) from module hmac.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$13478 ($adffe) from module hmac.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$13478 ($adffe) from module hmac.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$13477 ($adffe) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13469 ($adffe) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13446 ($adffe) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13445 ($adffe) from module hmac.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$13444 ($dffe) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13443 ($adffe) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13442 ($adffe) from module hmac.
Setting constant 1-bit at position 0 on $auto$ff.cc:262:slice$13441 ($dffe) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13440 ($adffe) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13439 ($adffe) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13438 ($dffe) from module hmac.
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$13430 ($adffe) from module hmac.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$13430 ($adffe) from module hmac.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$13430 ($adffe) from module hmac.

yosys> opt_clean

3.54. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..
Removed 26 unused cells and 26 unused wires.
<suppressed ~27 debug messages>

yosys> opt_expr

3.55. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.
<suppressed ~35 debug messages>

yosys> opt_muxtree

3.56. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~118 debug messages>

yosys> opt_reduce

3.57. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
Performed a total of 0 changes.

yosys> opt_merge

3.58. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
<suppressed ~27 debug messages>
Removed a total of 9 cells.

yosys> opt_share

3.59. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.60. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.61. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..
Removed 6 unused cells and 26 unused wires.
<suppressed ~7 debug messages>

yosys> opt_expr

3.62. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.

yosys> opt_muxtree

3.63. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~118 debug messages>

yosys> opt_reduce

3.64. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
Performed a total of 0 changes.

yosys> opt_merge

3.65. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
Removed a total of 0 cells.

yosys> opt_share

3.66. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.67. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.68. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..

yosys> opt_expr

3.69. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.
MAX OPT ITERATION = 3

yosys> wreduce -keepdc

3.70. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 2) from port B of cell hmac.$verific$add_407$hmac.sv:323$725 ($add).
Removed top 2 bits (of 3) from port B of cell hmac.$verific$add_411$hmac.sv:323$729 ($add).
Removed top 3 bits (of 4) from port B of cell hmac.$verific$add_416$hmac.sv:323$734 ($add).
Removed top 4 bits (of 5) from port B of cell hmac.$verific$add_422$hmac.sv:323$740 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$verific$add_424$hmac.sv:323$742 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$verific$add_426$hmac.sv:323$744 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$verific$add_428$hmac.sv:323$746 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$verific$add_430$hmac.sv:323$748 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$verific$add_432$hmac.sv:323$750 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$verific$add_434$hmac.sv:323$752 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$verific$add_436$hmac.sv:323$754 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$verific$add_438$hmac.sv:323$756 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$verific$add_440$hmac.sv:323$758 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$verific$add_442$hmac.sv:323$760 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$verific$add_444$hmac.sv:323$762 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$verific$add_446$hmac.sv:323$764 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$verific$add_448$hmac.sv:323$766 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$verific$add_450$hmac.sv:323$768 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$verific$add_452$hmac.sv:323$770 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$verific$add_454$hmac.sv:323$772 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$verific$add_456$hmac.sv:323$774 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$verific$add_458$hmac.sv:323$776 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$verific$add_460$hmac.sv:323$778 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$verific$add_462$hmac.sv:323$780 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$verific$add_464$hmac.sv:323$782 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$verific$add_466$hmac.sv:323$784 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$verific$add_468$hmac.sv:323$786 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$verific$add_470$hmac.sv:323$788 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$verific$add_472$hmac.sv:323$790 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$verific$add_474$hmac.sv:323$792 ($add).
Removed top 58 bits (of 64) from port B of cell hmac.$verific$add_484$hmac.sv:334$797 ($add).
Removed top 1 bits (of 5) from port B of cell hmac.$auto$opt_dff.cc:195:make_patterns_logic$13531 ($ne).
Removed top 2 bits (of 5) from port B of cell hmac.$auto$opt_dff.cc:195:make_patterns_logic$13529 ($ne).
Removed top 1 bits (of 3) from port B of cell hmac.$auto$opt_dff.cc:195:make_patterns_logic$13524 ($ne).
Removed top 1 bits (of 3) from port B of cell hmac.$auto$opt_dff.cc:195:make_patterns_logic$13517 ($ne).
Removed top 1 bits (of 5) from port A of cell hmac.$auto$opt_share.cc:196:merge_operators$13366 ($neg).
Removed top 1 bits (of 2) from port B of cell hmac.$flatten\u_tlul_adapter.$verific$equal_9$tlul_adapter_sram.sv:115$9297 ($eq).
Removed top 1 bits (of 2) from port B of cell hmac.$flatten\u_tlul_adapter.$verific$not_equal_20$tlul_adapter_sram.sv:142$9307 ($ne).
Removed top 1 bits (of 13) from mux cell hmac.$flatten\u_tlul_adapter.\u_reqfifo.$verific$mux_64$prim_fifo_sync.sv:141$9878 ($mux).
Removed top 58 bits (of 59) from port B of cell hmac.$flatten\u_sha2.\u_pad.$verific$add_126$sha2_pad.sv:304$8993 ($add).
Removed top 16 bits (of 32) from mux cell hmac.$flatten\u_sha2.\u_pad.$auto$bmuxmap.cc:60:execute$12998 ($mux).
Removed top 1 bits (of 3) from mux cell hmac.$flatten\u_sha2.\u_pad.$auto$bmuxmap.cc:60:execute$12977 ($mux).
Removed top 1 bits (of 3) from mux cell hmac.$flatten\u_sha2.\u_pad.$auto$bmuxmap.cc:60:execute$12968 ($mux).
Removed top 1 bits (of 2) from mux cell hmac.$flatten\u_sha2.$auto$bmuxmap.cc:60:execute$13023 ($mux).
Removed top 2 bits (of 32) from mux cell hmac.$flatten\u_sha2.$auto$bmuxmap.cc:60:execute$13042 ($mux).
Removed top 1 bits (of 32) from mux cell hmac.$flatten\u_sha2.$auto$bmuxmap.cc:60:execute$13043 ($mux).
Removed top 1 bits (of 32) from mux cell hmac.$flatten\u_sha2.$auto$bmuxmap.cc:60:execute$13044 ($mux).
Removed top 2 bits (of 32) from mux cell hmac.$flatten\u_sha2.$auto$bmuxmap.cc:60:execute$13045 ($mux).
Removed top 1 bits (of 32) from mux cell hmac.$flatten\u_sha2.$auto$bmuxmap.cc:60:execute$13047 ($mux).
Removed top 1 bits (of 32) from mux cell hmac.$flatten\u_sha2.$auto$bmuxmap.cc:60:execute$13049 ($mux).
Removed top 4 bits (of 32) from mux cell hmac.$flatten\u_sha2.$auto$bmuxmap.cc:60:execute$13050 ($mux).
Removed top 2 bits (of 32) from mux cell hmac.$flatten\u_sha2.$auto$bmuxmap.cc:60:execute$13051 ($mux).
Removed top 1 bits (of 32) from mux cell hmac.$flatten\u_sha2.$auto$bmuxmap.cc:60:execute$13052 ($mux).
Removed top 2 bits (of 32) from mux cell hmac.$flatten\u_sha2.$auto$bmuxmap.cc:60:execute$13053 ($mux).
Removed top 2 bits (of 32) from mux cell hmac.$flatten\u_sha2.$auto$bmuxmap.cc:60:execute$13054 ($mux).
Removed top 4 bits (of 32) from mux cell hmac.$flatten\u_sha2.$auto$bmuxmap.cc:60:execute$13055 ($mux).
Removed top 3 bits (of 32) from mux cell hmac.$flatten\u_sha2.$auto$bmuxmap.cc:60:execute$13056 ($mux).
Removed top 3 bits (of 32) from mux cell hmac.$flatten\u_sha2.$auto$bmuxmap.cc:60:execute$13057 ($mux).
Removed top 4 bits (of 32) from mux cell hmac.$flatten\u_sha2.$auto$bmuxmap.cc:60:execute$13058 ($mux).
Removed top 3 bits (of 32) from mux cell hmac.$flatten\u_sha2.$auto$bmuxmap.cc:60:execute$13059 ($mux).
Removed top 3 bits (of 32) from mux cell hmac.$flatten\u_sha2.$auto$bmuxmap.cc:60:execute$13060 ($mux).
Removed top 3 bits (of 32) from mux cell hmac.$flatten\u_sha2.$auto$bmuxmap.cc:60:execute$13061 ($mux).
Removed top 4 bits (of 32) from mux cell hmac.$flatten\u_sha2.$auto$bmuxmap.cc:60:execute$13062 ($mux).
Removed top 5 bits (of 32) from mux cell hmac.$flatten\u_sha2.$auto$bmuxmap.cc:60:execute$13063 ($mux).
Removed top 5 bits (of 32) from mux cell hmac.$flatten\u_sha2.$auto$bmuxmap.cc:60:execute$13064 ($mux).
Removed top 5 bits (of 32) from mux cell hmac.$flatten\u_sha2.$auto$bmuxmap.cc:60:execute$13066 ($mux).
Removed top 3 bits (of 32) from mux cell hmac.$flatten\u_sha2.$auto$bmuxmap.cc:60:execute$13067 ($mux).
Removed top 1 bits (of 32) from mux cell hmac.$flatten\u_sha2.$auto$bmuxmap.cc:60:execute$13068 ($mux).
Removed top 2 bits (of 32) from mux cell hmac.$flatten\u_sha2.$auto$bmuxmap.cc:60:execute$13069 ($mux).
Removed top 4 bits (of 32) from mux cell hmac.$flatten\u_sha2.$auto$bmuxmap.cc:60:execute$13070 ($mux).
Removed top 4 bits (of 32) from mux cell hmac.$flatten\u_sha2.$auto$bmuxmap.cc:60:execute$13071 ($mux).
Removed top 2 bits (of 32) from mux cell hmac.$flatten\u_sha2.$auto$bmuxmap.cc:60:execute$13072 ($mux).
Removed top 1 bits (of 32) from mux cell hmac.$flatten\u_sha2.$auto$bmuxmap.cc:60:execute$13073 ($mux).
Removed top 1 bits (of 32) from mux cell hmac.$flatten\u_sha2.$auto$bmuxmap.cc:60:execute$13080 ($mux).
Removed top 2 bits (of 32) from mux cell hmac.$flatten\u_sha2.$auto$bmuxmap.cc:60:execute$13081 ($mux).
Removed top 1 bits (of 32) from mux cell hmac.$flatten\u_sha2.$auto$bmuxmap.cc:60:execute$13083 ($mux).
Removed top 1 bits (of 32) from mux cell hmac.$flatten\u_sha2.$auto$bmuxmap.cc:60:execute$13085 ($mux).
Removed top 2 bits (of 32) from mux cell hmac.$flatten\u_sha2.$auto$bmuxmap.cc:60:execute$13087 ($mux).
Removed top 1 bits (of 32) from mux cell hmac.$flatten\u_sha2.$auto$bmuxmap.cc:60:execute$13088 ($mux).
Removed top 1 bits (of 32) from mux cell hmac.$flatten\u_sha2.$auto$bmuxmap.cc:60:execute$13090 ($mux).
Removed top 1 bits (of 32) from mux cell hmac.$flatten\u_sha2.$auto$bmuxmap.cc:60:execute$13098 ($mux).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_sha2.$verific$add_240$sha2.sv:138$8668 ($add).
Removed top 3 bits (of 4) from port B of cell hmac.$flatten\u_sha2.$verific$add_252$sha2.sv:150$8675 ($add).
Removed top 6 bits (of 32) from port A of cell hmac.$flatten\u_sha2.$verific$or_113$hmac_pkg.sv:51$8603 ($or).
Removed top 11 bits (of 32) from port A of cell hmac.$flatten\u_sha2.$verific$or_115$hmac_pkg.sv:51$8605 ($or).
Removed top 25 bits (of 32) from port A of cell hmac.$flatten\u_sha2.$verific$or_118$hmac_pkg.sv:51$8608 ($or).
Removed top 2 bits (of 32) from port A of cell hmac.$flatten\u_sha2.$verific$or_132$hmac_pkg.sv:51$8622 ($or).
Removed top 13 bits (of 32) from port A of cell hmac.$flatten\u_sha2.$verific$or_134$hmac_pkg.sv:51$8624 ($or).
Removed top 22 bits (of 32) from port A of cell hmac.$flatten\u_sha2.$verific$or_137$hmac_pkg.sv:51$8627 ($or).
Removed top 7 bits (of 32) from port A of cell hmac.$flatten\u_sha2.$verific$or_14$hmac_pkg.sv:51$8522 ($or).
Removed top 18 bits (of 32) from port A of cell hmac.$flatten\u_sha2.$verific$or_16$hmac_pkg.sv:51$8524 ($or).
Removed top 17 bits (of 32) from port A of cell hmac.$flatten\u_sha2.$verific$or_50$hmac_pkg.sv:51$8558 ($or).
Removed top 19 bits (of 32) from port A of cell hmac.$flatten\u_sha2.$verific$or_52$hmac_pkg.sv:51$8560 ($or).
Removed top 3 bits (of 32) from port B of cell hmac.$flatten\u_sha2.$verific$xor_48$hmac_pkg.sv:84$8556 ($xor).
Removed top 10 bits (of 32) from port B of cell hmac.$flatten\u_sha2.$verific$xor_77$hmac_pkg.sv:85$8585 ($xor).
Removed top 4 bits (of 5) from port B of cell hmac.$auto$opt_dff.cc:195:make_patterns_logic$13456 ($ne).
Removed top 1 bits (of 2) from port B of cell hmac.$auto$opt_dff.cc:195:make_patterns_logic$13462 ($ne).
Removed top 1 bits (of 2) from port B of cell hmac.$auto$opt_dff.cc:195:make_patterns_logic$13459 ($ne).
Removed top 1 bits (of 2) from port B of cell hmac.$auto$opt_dff.cc:195:make_patterns_logic$13375 ($ne).
Removed top 2 bits (of 3) from port B of cell hmac.$flatten\u_reg.\u_reg_if.$verific$equal_8$tlul_adapter_reg.sv:55$9048 ($eq).
Removed top 8 bits (of 9) from port B of cell hmac.$flatten\u_reg.\u_socket.$verific$sub_17$tlul_socket_1n.sv:110$11140 ($sub).
Removed top 8 bits (of 9) from port B of cell hmac.$flatten\u_reg.\u_socket.$verific$add_13$tlul_socket_1n.sv:106$11138 ($add).
Removed top 2 bits (of 3) from port B of cell hmac.$flatten\u_reg.\u_socket.\fifo_h.$verific$equal_3$tlul_fifo_sync.sv:74$12910 ($eq).
Removed top 9 bits (of 10) from port B of cell hmac.$flatten\u_reg.$verific$equal_27$hmac_reg_top.sv:937$7191 ($eq).
Removed top 8 bits (of 10) from port B of cell hmac.$flatten\u_reg.$verific$equal_29$hmac_reg_top.sv:938$7192 ($eq).
Removed top 8 bits (of 10) from port B of cell hmac.$flatten\u_reg.$verific$equal_31$hmac_reg_top.sv:939$7193 ($eq).
Removed top 7 bits (of 10) from port B of cell hmac.$flatten\u_reg.$verific$equal_33$hmac_reg_top.sv:940$7194 ($eq).
Removed top 7 bits (of 10) from port B of cell hmac.$flatten\u_reg.$verific$equal_35$hmac_reg_top.sv:941$7195 ($eq).
Removed top 7 bits (of 10) from port B of cell hmac.$flatten\u_reg.$verific$equal_37$hmac_reg_top.sv:942$7196 ($eq).
Removed top 7 bits (of 10) from port B of cell hmac.$flatten\u_reg.$verific$equal_39$hmac_reg_top.sv:943$7197 ($eq).
Removed top 6 bits (of 10) from port B of cell hmac.$flatten\u_reg.$verific$equal_41$hmac_reg_top.sv:944$7198 ($eq).
Removed top 6 bits (of 10) from port B of cell hmac.$flatten\u_reg.$verific$equal_43$hmac_reg_top.sv:945$7199 ($eq).
Removed top 6 bits (of 10) from port B of cell hmac.$flatten\u_reg.$verific$equal_45$hmac_reg_top.sv:946$7200 ($eq).
Removed top 6 bits (of 10) from port B of cell hmac.$flatten\u_reg.$verific$equal_47$hmac_reg_top.sv:947$7201 ($eq).
Removed top 6 bits (of 10) from port B of cell hmac.$flatten\u_reg.$verific$equal_49$hmac_reg_top.sv:948$7202 ($eq).
Removed top 6 bits (of 10) from port B of cell hmac.$flatten\u_reg.$verific$equal_51$hmac_reg_top.sv:949$7203 ($eq).
Removed top 6 bits (of 10) from port B of cell hmac.$flatten\u_reg.$verific$equal_53$hmac_reg_top.sv:950$7204 ($eq).
Removed top 6 bits (of 10) from port B of cell hmac.$flatten\u_reg.$verific$equal_55$hmac_reg_top.sv:951$7205 ($eq).
Removed top 5 bits (of 10) from port B of cell hmac.$flatten\u_reg.$verific$equal_57$hmac_reg_top.sv:952$7206 ($eq).
Removed top 5 bits (of 10) from port B of cell hmac.$flatten\u_reg.$verific$equal_59$hmac_reg_top.sv:953$7207 ($eq).
Removed top 5 bits (of 10) from port B of cell hmac.$flatten\u_reg.$verific$equal_61$hmac_reg_top.sv:954$7208 ($eq).
Removed top 5 bits (of 10) from port B of cell hmac.$flatten\u_reg.$verific$equal_63$hmac_reg_top.sv:955$7209 ($eq).
Removed top 5 bits (of 10) from port B of cell hmac.$flatten\u_reg.$verific$equal_65$hmac_reg_top.sv:956$7210 ($eq).
Removed top 5 bits (of 10) from port B of cell hmac.$flatten\u_reg.$verific$equal_67$hmac_reg_top.sv:957$7211 ($eq).
Removed top 5 bits (of 10) from port B of cell hmac.$flatten\u_reg.$verific$equal_69$hmac_reg_top.sv:958$7212 ($eq).
Removed top 5 bits (of 10) from port B of cell hmac.$flatten\u_reg.$verific$equal_71$hmac_reg_top.sv:959$7213 ($eq).
Removed top 5 bits (of 10) from port B of cell hmac.$flatten\u_reg.$verific$equal_73$hmac_reg_top.sv:960$7214 ($eq).
Removed top 5 bits (of 10) from port B of cell hmac.$flatten\u_reg.$verific$equal_75$hmac_reg_top.sv:961$7215 ($eq).
Removed top 5 bits (of 10) from port B of cell hmac.$flatten\u_reg.$verific$equal_77$hmac_reg_top.sv:962$7216 ($eq).
Removed top 31 bits (of 32) from port A of cell hmac.$flatten\u_reg.\u_reg_if.\u_err.$verific$shift_left_18$tlul_err.sv:44$10367 ($shl).
Removed top 28 bits (of 32) from port Y of cell hmac.$flatten\u_reg.\u_reg_if.\u_err.$verific$shift_left_18$tlul_err.sv:44$10367 ($shl).
Removed top 1 bits (of 7) from port A of cell hmac.$flatten\u_packer.$verific$LessThan_282$prim_packer.sv:208$8206 ($le).
Removed top 1 bits (of 7) from port B of cell hmac.$flatten\u_packer.$verific$LessThan_81$prim_packer.sv:66$8124 ($le).
Removed top 1 bits (of 7) from port B of cell hmac.$flatten\u_packer.$verific$LessThan_86$prim_packer.sv:68$8128 ($le).
Removed top 2 bits (of 3) from port B of cell hmac.$flatten\u_packer.$verific$add_11$prim_packer.sv:54$8057 ($add).
Removed top 3 bits (of 4) from port B of cell hmac.$flatten\u_packer.$verific$add_16$prim_packer.sv:54$8062 ($add).
Removed top 4 bits (of 5) from port B of cell hmac.$flatten\u_packer.$verific$add_22$prim_packer.sv:54$8068 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_packer.$verific$add_24$prim_packer.sv:54$8070 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_packer.$verific$add_26$prim_packer.sv:54$8072 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_packer.$verific$add_28$prim_packer.sv:54$8074 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_packer.$verific$add_30$prim_packer.sv:54$8076 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_packer.$verific$add_32$prim_packer.sv:54$8078 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_packer.$verific$add_34$prim_packer.sv:54$8080 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_packer.$verific$add_36$prim_packer.sv:54$8082 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_packer.$verific$add_38$prim_packer.sv:54$8084 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_packer.$verific$add_40$prim_packer.sv:54$8086 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_packer.$verific$add_42$prim_packer.sv:54$8088 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_packer.$verific$add_44$prim_packer.sv:54$8090 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_packer.$verific$add_46$prim_packer.sv:54$8092 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_packer.$verific$add_48$prim_packer.sv:54$8094 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_packer.$verific$add_50$prim_packer.sv:54$8096 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_packer.$verific$add_52$prim_packer.sv:54$8098 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_packer.$verific$add_54$prim_packer.sv:54$8100 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_packer.$verific$add_56$prim_packer.sv:54$8102 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_packer.$verific$add_58$prim_packer.sv:54$8104 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_packer.$verific$add_60$prim_packer.sv:54$8106 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_packer.$verific$add_62$prim_packer.sv:54$8108 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_packer.$verific$add_64$prim_packer.sv:54$8110 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_packer.$verific$add_66$prim_packer.sv:54$8112 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_packer.$verific$add_68$prim_packer.sv:54$8114 ($add).
Removed top 1 bits (of 2) from port B of cell hmac.$flatten\u_packer.$verific$add_7$prim_packer.sv:54$8053 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_packer.$verific$add_70$prim_packer.sv:54$8116 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_packer.$verific$add_72$prim_packer.sv:54$8118 ($add).
Removed top 5 bits (of 6) from port B of cell hmac.$flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120 ($add).
Removed top 1 bits (of 7) from port B of cell hmac.$flatten\u_packer.$verific$add_78$prim_packer.sv:62$8122 ($add).
Removed top 25 bits (of 32) from mux cell hmac.$flatten\u_packer.$verific$mux_83$prim_packer.sv:66$8126 ($mux).
Removed top 25 bits (of 32) from mux cell hmac.$flatten\u_packer.$verific$mux_88$prim_packer.sv:68$8130 ($mux).
Removed top 32 bits (of 96) from port A of cell hmac.$flatten\u_packer.$verific$or_178$prim_packer.sv:104$8183 ($or).
Removed top 32 bits (of 96) from port A of cell hmac.$flatten\u_packer.$verific$or_180$prim_packer.sv:105$8185 ($or).
Removed top 32 bits (of 96) from port A of cell hmac.$flatten\u_packer.$verific$shift_left_169$prim_packer.sv:99$8175 ($shl).
Removed top 32 bits (of 96) from port A of cell hmac.$flatten\u_packer.$verific$shift_left_173$prim_packer.sv:100$8179 ($shl).
Removed top 32 bits (of 64) from port A of cell hmac.$flatten\u_packer.$verific$shift_right_168$prim_packer.sv:99$8174 ($shr).
Removed top 32 bits (of 64) from port A of cell hmac.$flatten\u_packer.$verific$shift_right_172$prim_packer.sv:100$8178 ($shr).
Removed top 1 bits (of 8) from port A of cell hmac.$flatten\u_packer.$verific$sub_82$prim_packer.sv:66$8125 ($sub).
Removed top 2 bits (of 8) from port B of cell hmac.$flatten\u_packer.$verific$sub_82$prim_packer.sv:66$8125 ($sub).
Removed top 1 bits (of 8) from port Y of cell hmac.$flatten\u_packer.$verific$sub_82$prim_packer.sv:66$8125 ($sub).
Removed top 1 bits (of 8) from port A of cell hmac.$flatten\u_packer.$verific$sub_87$prim_packer.sv:68$8129 ($sub).
Removed top 2 bits (of 8) from port B of cell hmac.$flatten\u_packer.$verific$sub_87$prim_packer.sv:68$8129 ($sub).
Removed top 1 bits (of 8) from port Y of cell hmac.$flatten\u_packer.$verific$sub_87$prim_packer.sv:68$8129 ($sub).
Removed top 1 bits (of 5) from port B of cell hmac.$flatten\u_msg_fifo.$verific$add_11$prim_fifo_sync.sv:70$7718 ($add).
Removed top 4 bits (of 5) from port B of cell hmac.$flatten\u_msg_fifo.$verific$add_31$prim_fifo_sync.sv:87$7734 ($add).
Removed top 4 bits (of 5) from port B of cell hmac.$flatten\u_msg_fifo.$verific$add_45$prim_fifo_sync.sv:101$7742 ($add).
Removed top 1 bits (of 5) from port B of cell hmac.$flatten\u_msg_fifo.$verific$sub_10$prim_fifo_sync.sv:70$7717 ($sub).
Removed top 1 bits (of 3) from mux cell hmac.$flatten\u_hmac.$auto$bmuxmap.cc:60:execute$13311 ($mux).
Removed top 1023 bits (of 1024) from port A of cell hmac.$flatten\u_hmac.$verific$Decoder_280$hmac_core.sv:121$3692 ($shl).
Removed top 54 bits (of 55) from port B of cell hmac.$flatten\u_hmac.$verific$add_297$hmac_core.sv:127$3705 ($add).
Removed top 58 bits (of 59) from port B of cell hmac.$flatten\u_hmac.$verific$add_312$hmac_core.sv:146$3715 ($add).
Removed top 2 bits (of 3) from port B of cell hmac.$flatten\u_hmac.$verific$add_398$hmac_core.sv:175$3730 ($add).
Removed top 1 bits (of 3) from port B of cell hmac.$flatten\u_hmac.$verific$equal_269$hmac_core.sv:116$3684 ($eq).
Removed top 1 bits (of 2) from port B of cell hmac.$flatten\u_hmac.$verific$equal_283$hmac_core.sv:122$3695 ($eq).
Removed top 1 bits (of 10) from port A of cell hmac.$flatten\u_hmac.$verific$sub_278$hmac_core.sv:121$3691 ($sub).
Removed top 1 bits (of 10) from port B of cell hmac.$flatten\u_hmac.$verific$sub_278$hmac_core.sv:121$3691 ($sub).
Removed top 1 bits (of 3) from mux cell hmac.$flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$mux_22$prim_alert_sender.sv:142$7540 ($mux).
Removed top 2 bits (of 4) from wire hmac.$flatten\gen_alert_tx[0].u_prim_alert_sender.$auto$bmuxmap.cc:58:execute$13150.
Removed top 1 bits (of 2) from wire hmac.$flatten\gen_alert_tx[0].u_prim_alert_sender.$auto$bmuxmap.cc:58:execute$13155.
Removed top 1 bits (of 4) from wire hmac.$flatten\gen_alert_tx[0].u_prim_alert_sender.$auto$bmuxmap.cc:58:execute$13170.
Removed top 1 bits (of 4) from wire hmac.$flatten\gen_alert_tx[0].u_prim_alert_sender.$auto$bmuxmap.cc:58:execute$13180.
Removed top 1 bits (of 3) from wire hmac.$flatten\gen_alert_tx[0].u_prim_alert_sender.$verific$n38$7504.
Removed top 1 bits (of 2) from wire hmac.$flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$auto$bmuxmap.cc:58:execute$13125.
Removed top 1 bits (of 2) from wire hmac.$flatten\gen_alert_tx[0].u_prim_alert_sender.\i_decode_ping.$auto$bmuxmap.cc:58:execute$13130.
Removed top 2 bits (of 4) from wire hmac.$flatten\u_hmac.$auto$bmuxmap.cc:58:execute$13200.
Removed top 1 bits (of 2) from wire hmac.$flatten\u_hmac.$auto$bmuxmap.cc:58:execute$13205.
Removed top 2 bits (of 4) from wire hmac.$flatten\u_hmac.$auto$bmuxmap.cc:58:execute$13210.
Removed top 1 bits (of 2) from wire hmac.$flatten\u_hmac.$auto$bmuxmap.cc:58:execute$13225.
Removed top 2 bits (of 4) from wire hmac.$flatten\u_hmac.$auto$bmuxmap.cc:58:execute$13250.
Removed top 1 bits (of 2) from wire hmac.$flatten\u_hmac.$auto$bmuxmap.cc:58:execute$13255.
Removed top 2 bits (of 4) from wire hmac.$flatten\u_hmac.$auto$bmuxmap.cc:58:execute$13260.
Removed top 1 bits (of 2) from wire hmac.$flatten\u_hmac.$auto$bmuxmap.cc:58:execute$13265.
Removed top 1 bits (of 4) from wire hmac.$flatten\u_hmac.$auto$bmuxmap.cc:58:execute$13270.
Removed top 2 bits (of 4) from wire hmac.$flatten\u_hmac.$auto$bmuxmap.cc:58:execute$13280.
Removed top 2 bits (of 8) from wire hmac.$flatten\u_hmac.$auto$bmuxmap.cc:58:execute$13290.
Removed top 3 bits (of 12) from wire hmac.$flatten\u_hmac.$auto$bmuxmap.cc:58:execute$13310.
Removed top 1 bits (of 3) from wire hmac.$flatten\u_hmac.$verific$n4501$3474.
Removed top 1 bits (of 3) from wire hmac.$flatten\u_hmac.$verific$n4518$3476.
Removed top 2 bits (of 3) from wire hmac.$flatten\u_hmac.$verific$n4526$3477.
Removed top 1 bits (of 8) from wire hmac.$flatten\u_packer.$verific$n508$7983.
Removed top 25 bits (of 32) from wire hmac.$flatten\u_packer.$verific$n517$7984.
Removed top 1 bits (of 8) from wire hmac.$flatten\u_packer.$verific$n567$7987.
Removed top 25 bits (of 32) from wire hmac.$flatten\u_packer.$verific$n576$7988.
Removed top 3 bits (of 4) from wire hmac.$flatten\u_reg.$verific$n2328$4009.
Removed top 2 bits (of 4) from wire hmac.$flatten\u_reg.$verific$n2369$4010.
Removed top 1 bits (of 2) from wire hmac.$flatten\u_sha2.$auto$bmuxmap.cc:58:execute$13001.
Removed top 1 bits (of 2) from wire hmac.$flatten\u_sha2.$auto$bmuxmap.cc:58:execute$13006.
Removed top 1 bits (of 4) from wire hmac.$flatten\u_sha2.$auto$bmuxmap.cc:58:execute$13021.
Removed top 1 bits (of 2) from wire hmac.$flatten\u_sha2.$auto$bmuxmap.cc:58:execute$13026.
Removed top 1 bits (of 1024) from wire hmac.$flatten\u_sha2.$auto$bmuxmap.cc:58:execute$13041.
Removed top 1 bits (of 512) from wire hmac.$flatten\u_sha2.$auto$bmuxmap.cc:58:execute$13074.
Removed top 1 bits (of 2) from wire hmac.$flatten\u_sha2.$verific$n15007$8507.
Removed top 29 bits (of 32) from wire hmac.err_code.
Removed top 1 bits (of 32) from wire hmac.fifo_wdata[data].
Removed top 2 bits (of 3) from wire hmac.tl_win_d2h[d_opcode].

yosys> peepopt

3.71. Executing PEEPOPT pass (run peephole optimizers).

yosys> opt_clean

3.72. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..
Removed 0 unused cells and 41 unused wires.
<suppressed ~1 debug messages>

yosys> bmuxmap

3.73. Executing BMUXMAP pass.

yosys> demuxmap

3.74. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> alumacc

3.75. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module hmac:
  creating $macc model for $auto$opt_share.cc:196:merge_operators$13366 ($neg).
  creating $macc model for $flatten\u_hmac.$verific$add_297$hmac_core.sv:127$3705 ($add).
  creating $macc model for $flatten\u_hmac.$verific$add_312$hmac_core.sv:146$3715 ($add).
  creating $macc model for $flatten\u_hmac.$verific$add_398$hmac_core.sv:175$3730 ($add).
  creating $macc model for $flatten\u_hmac.$verific$sub_278$hmac_core.sv:121$3691 ($sub).
  creating $macc model for $flatten\u_msg_fifo.$verific$add_11$prim_fifo_sync.sv:70$7718 ($add).
  creating $macc model for $flatten\u_msg_fifo.$verific$add_31$prim_fifo_sync.sv:87$7734 ($add).
  creating $macc model for $flatten\u_msg_fifo.$verific$add_45$prim_fifo_sync.sv:101$7742 ($add).
  creating $macc model for $flatten\u_msg_fifo.$verific$sub_10$prim_fifo_sync.sv:70$7717 ($sub).
  creating $macc model for $flatten\u_packer.$verific$add_11$prim_packer.sv:54$8057 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_16$prim_packer.sv:54$8062 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_22$prim_packer.sv:54$8068 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_24$prim_packer.sv:54$8070 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_26$prim_packer.sv:54$8072 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_28$prim_packer.sv:54$8074 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_30$prim_packer.sv:54$8076 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_32$prim_packer.sv:54$8078 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_34$prim_packer.sv:54$8080 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_36$prim_packer.sv:54$8082 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_38$prim_packer.sv:54$8084 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_4$prim_packer.sv:54$8050 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_40$prim_packer.sv:54$8086 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_42$prim_packer.sv:54$8088 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_44$prim_packer.sv:54$8090 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_46$prim_packer.sv:54$8092 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_48$prim_packer.sv:54$8094 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_50$prim_packer.sv:54$8096 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_52$prim_packer.sv:54$8098 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_54$prim_packer.sv:54$8100 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_56$prim_packer.sv:54$8102 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_58$prim_packer.sv:54$8104 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_60$prim_packer.sv:54$8106 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_62$prim_packer.sv:54$8108 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_64$prim_packer.sv:54$8110 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_66$prim_packer.sv:54$8112 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_68$prim_packer.sv:54$8114 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_7$prim_packer.sv:54$8053 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_70$prim_packer.sv:54$8116 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_72$prim_packer.sv:54$8118 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120 ($add).
  creating $macc model for $flatten\u_packer.$verific$add_78$prim_packer.sv:62$8122 ($add).
  creating $macc model for $flatten\u_packer.$verific$sub_82$prim_packer.sv:66$8125 ($sub).
  creating $macc model for $flatten\u_packer.$verific$sub_87$prim_packer.sv:68$8129 ($sub).
  creating $macc model for $flatten\u_reg.\u_socket.$verific$add_13$tlul_socket_1n.sv:106$11138 ($add).
  creating $macc model for $flatten\u_reg.\u_socket.$verific$sub_17$tlul_socket_1n.sv:110$11140 ($sub).
  creating $macc model for $flatten\u_sha2.$verific$add_127$hmac_pkg.sv:64$8617 ($add).
  creating $macc model for $flatten\u_sha2.$verific$add_128$hmac_pkg.sv:64$8618 ($add).
  creating $macc model for $flatten\u_sha2.$verific$add_129$hmac_pkg.sv:64$8619 ($add).
  creating $macc model for $flatten\u_sha2.$verific$add_130$hmac_pkg.sv:64$8620 ($add).
  creating $macc model for $flatten\u_sha2.$verific$add_147$hmac_pkg.sv:67$8637 ($add).
  creating $macc model for $flatten\u_sha2.$verific$add_152$hmac_pkg.sv:72$8640 ($add).
  creating $macc model for $flatten\u_sha2.$verific$add_157$hmac_pkg.sv:76$8641 ($add).
  creating $macc model for $flatten\u_sha2.$verific$add_198$sha2.sv:123$8652 ($add).
  creating $macc model for $flatten\u_sha2.$verific$add_200$sha2.sv:123$8653 ($add).
  creating $macc model for $flatten\u_sha2.$verific$add_202$sha2.sv:123$8654 ($add).
  creating $macc model for $flatten\u_sha2.$verific$add_204$sha2.sv:123$8655 ($add).
  creating $macc model for $flatten\u_sha2.$verific$add_206$sha2.sv:123$8656 ($add).
  creating $macc model for $flatten\u_sha2.$verific$add_208$sha2.sv:123$8657 ($add).
  creating $macc model for $flatten\u_sha2.$verific$add_210$sha2.sv:123$8658 ($add).
  creating $macc model for $flatten\u_sha2.$verific$add_212$sha2.sv:123$8659 ($add).
  creating $macc model for $flatten\u_sha2.$verific$add_240$sha2.sv:138$8668 ($add).
  creating $macc model for $flatten\u_sha2.$verific$add_252$sha2.sv:150$8675 ($add).
  creating $macc model for $flatten\u_sha2.$verific$add_79$hmac_pkg.sv:86$8587 ($add).
  creating $macc model for $flatten\u_sha2.$verific$add_80$hmac_pkg.sv:86$8588 ($add).
  creating $macc model for $flatten\u_sha2.$verific$add_81$hmac_pkg.sv:86$8589 ($add).
  creating $macc model for $flatten\u_sha2.\u_pad.$verific$add_126$sha2_pad.sv:304$8993 ($add).
  creating $macc model for $verific$add_404$hmac.sv:323$722 ($add).
  creating $macc model for $verific$add_407$hmac.sv:323$725 ($add).
  creating $macc model for $verific$add_411$hmac.sv:323$729 ($add).
  creating $macc model for $verific$add_416$hmac.sv:323$734 ($add).
  creating $macc model for $verific$add_422$hmac.sv:323$740 ($add).
  creating $macc model for $verific$add_424$hmac.sv:323$742 ($add).
  creating $macc model for $verific$add_426$hmac.sv:323$744 ($add).
  creating $macc model for $verific$add_428$hmac.sv:323$746 ($add).
  creating $macc model for $verific$add_430$hmac.sv:323$748 ($add).
  creating $macc model for $verific$add_432$hmac.sv:323$750 ($add).
  creating $macc model for $verific$add_434$hmac.sv:323$752 ($add).
  creating $macc model for $verific$add_436$hmac.sv:323$754 ($add).
  creating $macc model for $verific$add_438$hmac.sv:323$756 ($add).
  creating $macc model for $verific$add_440$hmac.sv:323$758 ($add).
  creating $macc model for $verific$add_442$hmac.sv:323$760 ($add).
  creating $macc model for $verific$add_444$hmac.sv:323$762 ($add).
  creating $macc model for $verific$add_446$hmac.sv:323$764 ($add).
  creating $macc model for $verific$add_448$hmac.sv:323$766 ($add).
  creating $macc model for $verific$add_450$hmac.sv:323$768 ($add).
  creating $macc model for $verific$add_452$hmac.sv:323$770 ($add).
  creating $macc model for $verific$add_454$hmac.sv:323$772 ($add).
  creating $macc model for $verific$add_456$hmac.sv:323$774 ($add).
  creating $macc model for $verific$add_458$hmac.sv:323$776 ($add).
  creating $macc model for $verific$add_460$hmac.sv:323$778 ($add).
  creating $macc model for $verific$add_462$hmac.sv:323$780 ($add).
  creating $macc model for $verific$add_464$hmac.sv:323$782 ($add).
  creating $macc model for $verific$add_466$hmac.sv:323$784 ($add).
  creating $macc model for $verific$add_468$hmac.sv:323$786 ($add).
  creating $macc model for $verific$add_470$hmac.sv:323$788 ($add).
  creating $macc model for $verific$add_472$hmac.sv:323$790 ($add).
  creating $macc model for $verific$add_474$hmac.sv:323$792 ($add).
  creating $macc model for $verific$add_484$hmac.sv:334$797 ($add).
  merging $macc model for $verific$add_472$hmac.sv:323$790 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_470$hmac.sv:323$788 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_468$hmac.sv:323$786 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_466$hmac.sv:323$784 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_464$hmac.sv:323$782 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_462$hmac.sv:323$780 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_460$hmac.sv:323$778 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_458$hmac.sv:323$776 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_456$hmac.sv:323$774 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_454$hmac.sv:323$772 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_452$hmac.sv:323$770 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_450$hmac.sv:323$768 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_448$hmac.sv:323$766 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_446$hmac.sv:323$764 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_444$hmac.sv:323$762 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_442$hmac.sv:323$760 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_440$hmac.sv:323$758 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_438$hmac.sv:323$756 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_436$hmac.sv:323$754 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_434$hmac.sv:323$752 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_432$hmac.sv:323$750 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_430$hmac.sv:323$748 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_428$hmac.sv:323$746 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_426$hmac.sv:323$744 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_424$hmac.sv:323$742 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_422$hmac.sv:323$740 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_416$hmac.sv:323$734 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_411$hmac.sv:323$729 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_407$hmac.sv:323$725 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $verific$add_404$hmac.sv:323$722 into $verific$add_474$hmac.sv:323$792.
  merging $macc model for $flatten\u_sha2.$verific$add_80$hmac_pkg.sv:86$8588 into $flatten\u_sha2.$verific$add_81$hmac_pkg.sv:86$8589.
  merging $macc model for $flatten\u_sha2.$verific$add_79$hmac_pkg.sv:86$8587 into $flatten\u_sha2.$verific$add_81$hmac_pkg.sv:86$8589.
  merging $macc model for $flatten\u_sha2.$verific$add_147$hmac_pkg.sv:67$8637 into $flatten\u_sha2.$verific$add_157$hmac_pkg.sv:76$8641.
  merging $macc model for $flatten\u_sha2.$verific$add_129$hmac_pkg.sv:64$8619 into $flatten\u_sha2.$verific$add_130$hmac_pkg.sv:64$8620.
  merging $macc model for $flatten\u_sha2.$verific$add_128$hmac_pkg.sv:64$8618 into $flatten\u_sha2.$verific$add_130$hmac_pkg.sv:64$8620.
  merging $macc model for $flatten\u_sha2.$verific$add_127$hmac_pkg.sv:64$8617 into $flatten\u_sha2.$verific$add_130$hmac_pkg.sv:64$8620.
  merging $macc model for $flatten\u_packer.$verific$add_72$prim_packer.sv:54$8118 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_70$prim_packer.sv:54$8116 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_68$prim_packer.sv:54$8114 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_66$prim_packer.sv:54$8112 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_64$prim_packer.sv:54$8110 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_62$prim_packer.sv:54$8108 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_60$prim_packer.sv:54$8106 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_58$prim_packer.sv:54$8104 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_56$prim_packer.sv:54$8102 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_54$prim_packer.sv:54$8100 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_52$prim_packer.sv:54$8098 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_50$prim_packer.sv:54$8096 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_48$prim_packer.sv:54$8094 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_46$prim_packer.sv:54$8092 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_44$prim_packer.sv:54$8090 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_42$prim_packer.sv:54$8088 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_40$prim_packer.sv:54$8086 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_38$prim_packer.sv:54$8084 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_36$prim_packer.sv:54$8082 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_34$prim_packer.sv:54$8080 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_32$prim_packer.sv:54$8078 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_30$prim_packer.sv:54$8076 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_28$prim_packer.sv:54$8074 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_26$prim_packer.sv:54$8072 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_24$prim_packer.sv:54$8070 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_22$prim_packer.sv:54$8068 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_16$prim_packer.sv:54$8062 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_11$prim_packer.sv:54$8057 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_7$prim_packer.sv:54$8053 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $flatten\u_packer.$verific$add_4$prim_packer.sv:54$8050 into $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120.
  merging $macc model for $verific$add_474$hmac.sv:323$792 into $verific$add_484$hmac.sv:334$797.
  merging $macc model for $flatten\u_packer.$verific$add_74$prim_packer.sv:54$8120 into $flatten\u_packer.$verific$add_78$prim_packer.sv:62$8122.
  creating $alu model for $macc $flatten\u_sha2.$verific$add_152$hmac_pkg.sv:72$8640.
  creating $alu model for $macc $flatten\u_sha2.\u_pad.$verific$add_126$sha2_pad.sv:304$8993.
  creating $alu model for $macc $flatten\u_sha2.$verific$add_252$sha2.sv:150$8675.
  creating $alu model for $macc $flatten\u_sha2.$verific$add_240$sha2.sv:138$8668.
  creating $alu model for $macc $flatten\u_reg.\u_socket.$verific$sub_17$tlul_socket_1n.sv:110$11140.
  creating $alu model for $macc $flatten\u_reg.\u_socket.$verific$add_13$tlul_socket_1n.sv:106$11138.
  creating $alu model for $macc $flatten\u_packer.$verific$sub_87$prim_packer.sv:68$8129.
  creating $alu model for $macc $flatten\u_packer.$verific$sub_82$prim_packer.sv:66$8125.
  creating $alu model for $macc $flatten\u_sha2.$verific$add_200$sha2.sv:123$8653.
  creating $alu model for $macc $flatten\u_sha2.$verific$add_212$sha2.sv:123$8659.
  creating $alu model for $macc $flatten\u_sha2.$verific$add_210$sha2.sv:123$8658.
  creating $alu model for $macc $flatten\u_sha2.$verific$add_198$sha2.sv:123$8652.
  creating $alu model for $macc $flatten\u_sha2.$verific$add_208$sha2.sv:123$8657.
  creating $alu model for $macc $flatten\u_sha2.$verific$add_206$sha2.sv:123$8656.
  creating $alu model for $macc $flatten\u_sha2.$verific$add_204$sha2.sv:123$8655.
  creating $alu model for $macc $flatten\u_sha2.$verific$add_202$sha2.sv:123$8654.
  creating $alu model for $macc $flatten\u_msg_fifo.$verific$sub_10$prim_fifo_sync.sv:70$7717.
  creating $alu model for $macc $flatten\u_msg_fifo.$verific$add_45$prim_fifo_sync.sv:101$7742.
  creating $alu model for $macc $flatten\u_msg_fifo.$verific$add_31$prim_fifo_sync.sv:87$7734.
  creating $alu model for $macc $flatten\u_msg_fifo.$verific$add_11$prim_fifo_sync.sv:70$7718.
  creating $alu model for $macc $flatten\u_hmac.$verific$sub_278$hmac_core.sv:121$3691.
  creating $alu model for $macc $flatten\u_hmac.$verific$add_398$hmac_core.sv:175$3730.
  creating $alu model for $macc $flatten\u_hmac.$verific$add_312$hmac_core.sv:146$3715.
  creating $alu model for $macc $flatten\u_hmac.$verific$add_297$hmac_core.sv:127$3705.
  creating $alu model for $macc $auto$opt_share.cc:196:merge_operators$13366.
  creating $macc cell for $flatten\u_packer.$verific$add_78$prim_packer.sv:62$8122: $auto$alumacc.cc:365:replace_macc$13586
  creating $macc cell for $flatten\u_sha2.$verific$add_130$hmac_pkg.sv:64$8620: $auto$alumacc.cc:365:replace_macc$13587
  creating $macc cell for $flatten\u_sha2.$verific$add_81$hmac_pkg.sv:86$8589: $auto$alumacc.cc:365:replace_macc$13588
  creating $macc cell for $verific$add_484$hmac.sv:334$797: $auto$alumacc.cc:365:replace_macc$13589
  creating $macc cell for $flatten\u_sha2.$verific$add_157$hmac_pkg.sv:76$8641: $auto$alumacc.cc:365:replace_macc$13590
  creating $alu model for $flatten\u_hmac.$verific$LessThan_425$hmac_core.sv:238$3742 ($le): new $alu
  creating $alu model for $flatten\u_packer.$verific$LessThan_282$prim_packer.sv:208$8206 ($le): new $alu
  creating $alu model for $flatten\u_packer.$verific$LessThan_81$prim_packer.sv:66$8124 ($le): merged with $flatten\u_packer.$verific$LessThan_282$prim_packer.sv:208$8206.
  creating $alu model for $flatten\u_packer.$verific$LessThan_86$prim_packer.sv:68$8128 ($le): new $alu
  creating $alu model for $flatten\u_reg.$verific$LessThan_16$hmac_reg_top.sv:121$4808 ($le): new $alu
  creating $alu model for $flatten\u_sha2.$verific$LessThan_296$sha2.sv:266$8702 ($lt): new $alu
  creating $alu cell for $flatten\u_sha2.$verific$LessThan_296$sha2.sv:266$8702: $auto$alumacc.cc:485:replace_alu$13596
  creating $alu cell for $flatten\u_reg.$verific$LessThan_16$hmac_reg_top.sv:121$4808: $auto$alumacc.cc:485:replace_alu$13607
  creating $alu cell for $flatten\u_packer.$verific$LessThan_86$prim_packer.sv:68$8128: $auto$alumacc.cc:485:replace_alu$13620
  creating $alu cell for $flatten\u_packer.$verific$LessThan_282$prim_packer.sv:208$8206, $flatten\u_packer.$verific$LessThan_81$prim_packer.sv:66$8124: $auto$alumacc.cc:485:replace_alu$13633
  creating $alu cell for $flatten\u_hmac.$verific$LessThan_425$hmac_core.sv:238$3742: $auto$alumacc.cc:485:replace_alu$13648
  creating $alu cell for $auto$opt_share.cc:196:merge_operators$13366: $auto$alumacc.cc:485:replace_alu$13657
  creating $alu cell for $flatten\u_hmac.$verific$add_297$hmac_core.sv:127$3705: $auto$alumacc.cc:485:replace_alu$13660
  creating $alu cell for $flatten\u_hmac.$verific$add_312$hmac_core.sv:146$3715: $auto$alumacc.cc:485:replace_alu$13663
  creating $alu cell for $flatten\u_hmac.$verific$add_398$hmac_core.sv:175$3730: $auto$alumacc.cc:485:replace_alu$13666
  creating $alu cell for $flatten\u_hmac.$verific$sub_278$hmac_core.sv:121$3691: $auto$alumacc.cc:485:replace_alu$13669
  creating $alu cell for $flatten\u_msg_fifo.$verific$add_11$prim_fifo_sync.sv:70$7718: $auto$alumacc.cc:485:replace_alu$13672
  creating $alu cell for $flatten\u_msg_fifo.$verific$add_31$prim_fifo_sync.sv:87$7734: $auto$alumacc.cc:485:replace_alu$13675
  creating $alu cell for $flatten\u_msg_fifo.$verific$add_45$prim_fifo_sync.sv:101$7742: $auto$alumacc.cc:485:replace_alu$13678
  creating $alu cell for $flatten\u_msg_fifo.$verific$sub_10$prim_fifo_sync.sv:70$7717: $auto$alumacc.cc:485:replace_alu$13681
  creating $alu cell for $flatten\u_sha2.$verific$add_202$sha2.sv:123$8654: $auto$alumacc.cc:485:replace_alu$13684
  creating $alu cell for $flatten\u_sha2.$verific$add_204$sha2.sv:123$8655: $auto$alumacc.cc:485:replace_alu$13687
  creating $alu cell for $flatten\u_sha2.$verific$add_206$sha2.sv:123$8656: $auto$alumacc.cc:485:replace_alu$13690
  creating $alu cell for $flatten\u_sha2.$verific$add_208$sha2.sv:123$8657: $auto$alumacc.cc:485:replace_alu$13693
  creating $alu cell for $flatten\u_sha2.$verific$add_198$sha2.sv:123$8652: $auto$alumacc.cc:485:replace_alu$13696
  creating $alu cell for $flatten\u_sha2.$verific$add_210$sha2.sv:123$8658: $auto$alumacc.cc:485:replace_alu$13699
  creating $alu cell for $flatten\u_sha2.$verific$add_212$sha2.sv:123$8659: $auto$alumacc.cc:485:replace_alu$13702
  creating $alu cell for $flatten\u_sha2.$verific$add_200$sha2.sv:123$8653: $auto$alumacc.cc:485:replace_alu$13705
  creating $alu cell for $flatten\u_packer.$verific$sub_82$prim_packer.sv:66$8125: $auto$alumacc.cc:485:replace_alu$13708
  creating $alu cell for $flatten\u_packer.$verific$sub_87$prim_packer.sv:68$8129: $auto$alumacc.cc:485:replace_alu$13711
  creating $alu cell for $flatten\u_reg.\u_socket.$verific$add_13$tlul_socket_1n.sv:106$11138: $auto$alumacc.cc:485:replace_alu$13714
  creating $alu cell for $flatten\u_reg.\u_socket.$verific$sub_17$tlul_socket_1n.sv:110$11140: $auto$alumacc.cc:485:replace_alu$13717
  creating $alu cell for $flatten\u_sha2.$verific$add_240$sha2.sv:138$8668: $auto$alumacc.cc:485:replace_alu$13720
  creating $alu cell for $flatten\u_sha2.$verific$add_252$sha2.sv:150$8675: $auto$alumacc.cc:485:replace_alu$13723
  creating $alu cell for $flatten\u_sha2.\u_pad.$verific$add_126$sha2_pad.sv:304$8993: $auto$alumacc.cc:485:replace_alu$13726
  creating $alu cell for $flatten\u_sha2.$verific$add_152$hmac_pkg.sv:72$8640: $auto$alumacc.cc:485:replace_alu$13729
  created 30 $alu and 5 $macc cells.

yosys> opt_expr

3.76. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.
<suppressed ~2 debug messages>

yosys> opt_merge -nomux

3.77. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.78. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~118 debug messages>

yosys> opt_reduce

3.79. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
Performed a total of 0 changes.

yosys> opt_merge

3.80. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_share

3.81. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $mux $auto$opt_share.cc:241:merge_operators$13369 in front of them:
        $auto$alumacc.cc:485:replace_alu$13681
        $auto$alumacc.cc:485:replace_alu$13657


yosys> opt_dff -nosdff -nodffe

3.82. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $flatten\u_reg.\u_msg_length_lower.$verific$q_reg$prim_subreg.sv:72$8266 ($adff) from module hmac.
Setting constant 0-bit at position 1 on $flatten\u_reg.\u_msg_length_lower.$verific$q_reg$prim_subreg.sv:72$8266 ($adff) from module hmac.
Setting constant 0-bit at position 2 on $flatten\u_reg.\u_msg_length_lower.$verific$q_reg$prim_subreg.sv:72$8266 ($adff) from module hmac.

yosys> opt_clean

3.83. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..
Removed 68 unused cells and 91 unused wires.
<suppressed ~71 debug messages>

yosys> opt_expr

3.84. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.
<suppressed ~1 debug messages>

yosys> opt_muxtree

3.85. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~118 debug messages>

yosys> opt_reduce

3.86. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
Performed a total of 0 changes.

yosys> opt_merge

3.87. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
Removed a total of 0 cells.

yosys> opt_share

3.88. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.89. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.90. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.91. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.
MAX OPT ITERATION = 2

yosys> stat

3.92. Printing statistics.

=== hmac ===

   Number of wires:               2703
   Number of wire bits:          33975
   Number of public wires:        1943
   Number of public wire bits:   18657
   Number of memories:               1
   Number of memory bits:          576
   Number of processes:              0
   Number of cells:               1341
     $adff                          27
     $adffe                         51
     $alu                           29
     $and                          180
     $dffe                           3
     $eq                            49
     $logic_not                     10
     $macc                           5
     $memrd_v2                       1
     $memwr_v2                       1
     $mux                          428
     $ne                            14
     $not                          304
     $or                           108
     $pmux                           3
     $reduce_and                    21
     $reduce_bool                   22
     $reduce_or                     28
     $reduce_xor                    30
     $shl                            4
     $shr                            2
     $xor                           21


yosys> memory -nomap

3.93. Executing MEMORY pass.

yosys> opt_mem

3.93.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

yosys> opt_mem_priority

3.93.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

yosys> opt_mem_feedback

3.93.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing hmac.u_msg_fifo.gen_normal_fifo.storage write port 0.

yosys> memory_bmux2rom

3.93.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

yosys> memory_dff

3.93.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\u_msg_fifo.gen_normal_fifo.storage'[0] in module `\hmac': no output FF found.
Checking read port address `\u_msg_fifo.gen_normal_fifo.storage'[0] in module `\hmac': address FF has async set and/or reset, not supported.

yosys> opt_clean

3.93.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..

yosys> memory_share

3.93.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

yosys> opt_mem_widen

3.93.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

yosys> opt_clean

3.93.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..

yosys> memory_collect

3.93.10. Executing MEMORY_COLLECT pass (generating $mem cells).

yosys> stat

3.94. Printing statistics.

=== hmac ===

   Number of wires:               2703
   Number of wire bits:          33975
   Number of public wires:        1943
   Number of public wire bits:   18657
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1340
     $adff                          27
     $adffe                         51
     $alu                           29
     $and                          180
     $dffe                           3
     $eq                            49
     $logic_not                     10
     $macc                           5
     $mem_v2                         1
     $mux                          428
     $ne                            14
     $not                          304
     $or                           108
     $pmux                           3
     $reduce_and                    21
     $reduce_bool                   22
     $reduce_or                     28
     $reduce_xor                    30
     $shl                            4
     $shr                            2
     $xor                           21


yosys> muxpack

3.95. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converting hmac.$flatten\u_hmac.$verific$mux_290$hmac_core.sv:124$3700 ... hmac.$flatten\u_hmac.$verific$mux_292$hmac_core.sv:124$3702 to a pmux with 3 cases.
Converted 3 (p)mux cells into 1 pmux cells.
<suppressed ~388 debug messages>

yosys> opt_clean

3.96. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

yosys> pmuxtree

3.97. Executing PMUXTREE pass.

yosys> muxpack

3.98. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~1055 debug messages>

yosys> memory_map

3.99. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \u_msg_fifo.gen_normal_fifo.storage in module \hmac:
  created 16 $dff cells and 0 static cells of width 36.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 16 write mux blocks.

yosys> stat

3.100. Printing statistics.

=== hmac ===

   Number of wires:               3769
   Number of wire bits:          58545
   Number of public wires:        1959
   Number of public wire bits:   19233
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2370
     $adff                          27
     $adffe                         51
     $alu                           29
     $and                          220
     $dff                           16
     $dffe                           3
     $eq                            57
     $logic_not                     10
     $macc                           5
     $mux                         1128
     $ne                            14
     $not                          308
     $or                           225
     $reduce_and                    21
     $reduce_bool                   22
     $reduce_or                    177
     $reduce_xor                    30
     $shl                            4
     $shr                            2
     $xor                           21


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/arith_map.v

3.101. Executing TECHMAP pass (map to technology primitives).

3.101.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.101.2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

3.101.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper maccmap for cells of type $macc.
  add $flatten\u_sha2.$verific$n8970$8416 (32 bits, unsigned)
  add $flatten\u_sha2.$verific$n9267$8425 (32 bits, unsigned)
  add $flatten\u_sha2.$verific$n9465$8431 (32 bits, unsigned)
Using extmapper simplemap for cells of type $adff.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $reduce_bool.
Using template $paramod$32ce5ffb851459a5f2775768a2c0303fd89f5fd0\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$be80489e44a49c29884f59fd81c31ed03229cfc1\_80_rs_alu for cells of type $alu.
Using template $paramod$ee3d784672cdb1cb32d9a801a3af776716f16b74\_90_alu for cells of type $alu.
  add \u_sha2.w[0] (32 bits, unsigned)
  add $flatten\u_sha2.$verific$n3022$8367 (32 bits, unsigned)
  add \u_sha2.w[9] (32 bits, unsigned)
  add $flatten\u_sha2.$verific$n2769$8360 (32 bits, unsigned)
Using template $paramod$d597a1d02e4b78ac244cbe0a6bc64f098a6f19e7\_90_alu for cells of type $alu.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for cells of type $alu.
Using template $paramod$c9fea32168f3bb760e56d32deee177e0c6d65e37\_90_alu for cells of type $alu.
  add { \message_length [63:3] 3'000 } (64 bits, unsigned)
  add bits { \u_tlul_adapter.wmask_int[0] [1] \u_tlul_adapter.wmask_int[0] [2] \u_tlul_adapter.wmask_int[0] [3] \u_tlul_adapter.wmask_int[0] [4] \u_tlul_adapter.wmask_int[0] [5] \u_tlul_adapter.wmask_int[0] [6] \u_tlul_adapter.wmask_int[0] [7] \u_tlul_adapter.wmask_int[0] [8] \u_tlul_adapter.wmask_int[0] [9] \u_tlul_adapter.wmask_int[0] [10] \u_tlul_adapter.wmask_int[0] [11] \u_tlul_adapter.wmask_int[0] [12] \u_tlul_adapter.wmask_int[0] [13] \u_tlul_adapter.wmask_int[0] [14] \u_tlul_adapter.wmask_int[0] [15] \u_tlul_adapter.wmask_int[0] [16] \u_tlul_adapter.wmask_int[0] [17] \u_tlul_adapter.wmask_int[0] [18] \u_tlul_adapter.wmask_int[0] [19] \u_tlul_adapter.wmask_int[0] [20] \u_tlul_adapter.wmask_int[0] [21] \u_tlul_adapter.wmask_int[0] [22] \u_tlul_adapter.wmask_int[0] [23] \u_tlul_adapter.wmask_int[0] [24] \u_tlul_adapter.wmask_int[0] [25] \u_tlul_adapter.wmask_int[0] [26] \u_tlul_adapter.wmask_int[0] [27] \u_tlul_adapter.wmask_int[0] [28] \u_tlul_adapter.wmask_int[0] [29] \u_tlul_adapter.wmask_int[0] [30] \u_tlul_adapter.wmask_int[0] [31] \u_tlul_adapter.wmask_int[0] [0] } (32 bits)
  packed 15 (15) bits / 15 words into adder tree
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $reduce_xor.
Using template $paramod$32efbfac1c4dc57230cf86180788fdfd12e3b511\_90_alu for cells of type $alu.
Using template $paramod$6f67705c43e5e94c02b6ebb52209ce5aa5ade4c1\_90_alu for cells of type $alu.
Using template $paramod$c4905825bb8ecc38b98eb4167e8b007447af7884\_90_alu for cells of type $alu.
Using template $paramod$constmap:66d421c313e4e958be776b99540ac2de3b59fdbc$paramod$77562a466236eb4a6d905351a0995599b75075cb\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$039520c137afc9cd69dd56c3fb11a4e1fbe5f664\_90_alu for cells of type $alu.
  add \u_sha2.hash[7] (32 bits, unsigned)
  add \u_sha2.w[0] (32 bits, unsigned)
  add $flatten\u_sha2.$auto$bmuxmap.cc:58:execute$13108 (32 bits, unsigned)
  add $flatten\u_sha2.$verific$n8801$8411 (32 bits, unsigned)
  add $flatten\u_sha2.$verific$n8636$8406 (32 bits, unsigned)
Using template $paramod$constmap:28eef3d355bd746cd7ae719e551dda7ef943ba65$paramod$8a82b9b4854d4ac9f64ebfaad7e074df488b7ce0\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:3a3d25eaa3461896de147c3b54932cd221283163$paramod$31f6c09afad4bb70652b3d2c25bc24144b57ef41\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$53700bbee849b2010ad0b60a61ccd204a10e24ca\_90_alu for cells of type $alu.
  add { \u_packer.pos [6:3] 3'000 } (7 bits, unsigned)
  add bits { \u_packer.mask_i [1] \u_packer.mask_i [2] \u_packer.mask_i [3] \u_packer.mask_i [4] \u_packer.mask_i [5] \u_packer.mask_i [6] \u_packer.mask_i [7] \u_packer.mask_i [8] \u_packer.mask_i [9] \u_packer.mask_i [10] \u_packer.mask_i [11] \u_packer.mask_i [12] \u_packer.mask_i [13] \u_packer.mask_i [14] \u_packer.mask_i [15] \u_packer.mask_i [16] \u_packer.mask_i [17] \u_packer.mask_i [18] \u_packer.mask_i [19] \u_packer.mask_i [20] \u_packer.mask_i [21] \u_packer.mask_i [22] \u_packer.mask_i [23] \u_packer.mask_i [24] \u_packer.mask_i [25] \u_packer.mask_i [26] \u_packer.mask_i [27] \u_packer.mask_i [28] \u_packer.mask_i [29] \u_packer.mask_i [30] \u_packer.mask_i [31] \u_packer.mask_i [0] } (32 bits)
  packed 15 (15) bits / 15 words into adder tree
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_90_alu for cells of type $alu.
Using template $paramod$dad13a281fa6a9ffd6dd427a87dc9a952e80e9ea\_90_alu for cells of type $alu.
Using template $paramod$f31f04e77f067a6da635d02c4a81c0a799bf18a4\_90_alu for cells of type $alu.
Using template $paramod$constmap:1a2af468f4014baf82cfca303b41da426fd78247$paramod$b53b42b63dc0e1ad1a9759cc5482fdb9c1c499e4\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_90_alu for cells of type $alu.
Using template $paramod$83dd457849c736323edf2edb15923eb27f99c683\_90_alu for cells of type $alu.
Using template $paramod$00298f3f8094950cb9a5ff2fda48d0d8bde8806c\_90_alu for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001100 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000100000 for cells of type $fa.
Using template $paramod$fbc7873bff55778c0b3173955b7e4bce1d9d6834\_90_alu for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000111 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000001 for cells of type $fa.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000001000000 for cells of type $fa.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000111011 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000010 for cells of type $fa.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000011 for cells of type $fa.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000100 for cells of type $fa.
Using template $paramod$3f5816c888d561f8e32a8977eece62cb643241f3\_80_rs_alu for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000110111 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000110 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001001 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000001000000 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000111 for cells of type $fa.
Using template $paramod$dbcdc7e8aa1a4080cea2deda6fdc8772064f4d90\_90_alu for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000101 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001010 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000100000 for cells of type $lcu.
No more expansions possible.
<suppressed ~29317 debug messages>

yosys> stat

3.102. Printing statistics.

=== hmac ===

   Number of wires:               7577
   Number of wire bits:         137848
   Number of public wires:        1959
   Number of public wire bits:   19233
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              54013
     $_AND_                       3516
     $_DFFE_PN0P_                 1701
     $_DFFE_PN1N_                    1
     $_DFFE_PN1P_                    1
     $_DFFE_PP_                     48
     $_DFF_PN0_                     84
     $_DFF_PN1_                      8
     $_DFF_P_                      576
     $_MUX_                      36937
     $_NOT_                       1216
     $_OR_                        4534
     $_XOR_                       5039
     adder_carry                   352


yosys> opt_expr

3.103. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.
<suppressed ~30096 debug messages>

yosys> opt_merge -nomux

3.104. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
<suppressed ~5568 debug messages>
Removed a total of 1856 cells.

yosys> opt_muxtree

3.105. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.106. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
Performed a total of 0 changes.

yosys> opt_merge

3.107. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
Removed a total of 0 cells.

yosys> opt_share

3.108. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.109. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.110. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..
Removed 824 unused cells and 3855 unused wires.
<suppressed ~838 debug messages>

yosys> opt_expr

3.111. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.
<suppressed ~57 debug messages>

yosys> opt_muxtree

3.112. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.113. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
Performed a total of 0 changes.

yosys> opt_merge

3.114. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

yosys> opt_share

3.115. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.116. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.117. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..
Removed 0 unused cells and 41 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.118. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.

yosys> opt_muxtree

3.119. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.120. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
Performed a total of 0 changes.

yosys> opt_merge

3.121. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
Removed a total of 0 cells.

yosys> opt_share

3.122. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.123. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.124. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..

yosys> opt_expr

3.125. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.
MAX OPT ITERATION = 3

yosys> opt_expr -full

3.126. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.
<suppressed ~5090 debug messages>

yosys> techmap -map +/techmap.v

3.127. Executing TECHMAP pass (map to technology primitives).

3.127.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.127.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

yosys> opt_expr

3.128. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.

yosys> opt_merge -nomux

3.129. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
<suppressed ~24 debug messages>
Removed a total of 8 cells.

yosys> opt_muxtree

3.130. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.131. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
Performed a total of 0 changes.

yosys> opt_merge

3.132. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
Removed a total of 0 cells.

yosys> opt_dff -nosdff -nodffe -sat

3.133. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$47663 ($_DFF_PN0_) from module hmac.

yosys> opt_clean

3.134. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..
Removed 33 unused cells and 45 unused wires.
<suppressed ~34 debug messages>

yosys> opt_expr

3.135. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.
<suppressed ~2 debug messages>

yosys> opt_muxtree

3.136. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.137. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
Performed a total of 0 changes.

yosys> opt_merge

3.138. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
Removed a total of 0 cells.

yosys> opt_dff -nosdff -nodffe -sat

3.139. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.140. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.141. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.
MAX OPT ITERATION = 2

yosys> abc -dff

3.142. Executing ABC pass (technology mapping using ABC).

3.142.1. Summary of detected clock domains:
  20 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$13525, arst=!\rst_ni, srst={ }
  62 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$13532, arst=!\rst_ni, srst={ }
  203 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$13383, arst=!\rst_ni, srst={ }
  122 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$13376, arst=!\rst_ni, srst={ }
  69 cells in clk=\clk_i, en=\u_hmac.clr_txcount, arst=!\rst_ni, srst={ }
  6 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$13508, arst=!\rst_ni, srst={ }
  238 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$13511, arst=!\rst_ni, srst={ }
  27 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$13518, arst=!\rst_ni, srst={ }
  175 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$13411, arst=!\rst_ni, srst={ }
  573 cells in clk=\clk_i, en=\u_msg_fifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  43 cells in clk=\clk_i, en=\intr_hw_hmac_err.event_intr_i, arst=!\rst_ni, srst={ }
  47 cells in clk=\clk_i, en=\u_msg_fifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  93 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$13475, arst=!\rst_ni, srst={ }
  263 cells in clk=\clk_i, en=\u_reg.u_socket.accept_t_req, arst=!\rst_ni, srst={ }
  12 cells in clk=\clk_i, en=\intr_hw_hmac_err.new_event, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$13483, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=\intr_hw_hmac_done.new_event, arst=!\rst_ni, srst={ }
  15 cells in clk=\clk_i, en=\intr_hw_fifo_empty.new_event, arst=!\rst_ni, srst={ }
  637 cells in clk=\clk_i, en=\u_reg.u_reg_if.a_ack, arst=!\rst_ni, srst={ }
  257 cells in clk=\clk_i, en=\u_reg.intg_err, arst=!\rst_ni, srst={ }
  1185 cells in clk=\clk_i, en={ }, arst={ }, srst={ }
  346 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$13449, arst=!\rst_ni, srst={ }
  155 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$13425, arst=!\rst_ni, srst={ }
  141 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$13418, arst=!\rst_ni, srst={ }
  73 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$13452, arst=!\rst_ni, srst={ }
  18 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$13458, arst=!\rst_ni, srst={ }
  408 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$13461, arst=!\rst_ni, srst={ }
  2161 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$13464, arst=!\rst_ni, srst={ }
  2322 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$13467, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=\u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  220 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$13397, arst=!\rst_ni, srst={ }
  2547 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$13455, arst=!\rst_ni, srst={ }
  186 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$13390, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=\u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_i, en=\u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=\u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, arst={ }, srst={ }
  10 cells in clk=\clk_i, en=\u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  6 cells in clk=\clk_i, en=\u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=\u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_wptr, arst={ }, srst={ }
  2196 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$13492, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=\u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  81 cells in clk=\clk_i, en=\u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, arst={ }, srst={ }
  146 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$13404, arst=!\rst_ni, srst={ }
  361 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$13504, arst=!\rst_ni, srst={ }
  686 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }
  6 cells in clk=\clk_i, en=!\u_hmac.fifo_wsel, arst=!\rst_ni, srst={ }
  1901 cells in clk=\clk_i, en=$verific$n3120$13, arst=!\rst_ni, srst={ }
  72 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$13436, arst=!\rst_ni, srst={ }
  448 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$13431, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$13428, arst=!\rst_ni, srst={ }

3.142.2. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$13525, asynchronously reset by !\rst_ni
Extracted 20 gates and 26 wires to a netlist network with 5 inputs and 3 outputs.

3.142.2.1. Executing ABC.

3.142.3. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$13532, asynchronously reset by !\rst_ni
Extracted 62 gates and 70 wires to a netlist network with 6 inputs and 6 outputs.

3.142.3.1. Executing ABC.

3.142.4. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$13383, asynchronously reset by !\rst_ni
Extracted 203 gates and 251 wires to a netlist network with 48 inputs and 89 outputs.

3.142.4.1. Executing ABC.

3.142.5. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$13376, asynchronously reset by !\rst_ni
Extracted 122 gates and 175 wires to a netlist network with 52 inputs and 67 outputs.

3.142.5.1. Executing ABC.

3.142.6. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_hmac.clr_txcount, asynchronously reset by !\rst_ni
Extracted 69 gates and 139 wires to a netlist network with 68 inputs and 67 outputs.

3.142.6.1. Executing ABC.

3.142.7. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$13508, asynchronously reset by !\rst_ni
Extracted 6 gates and 11 wires to a netlist network with 5 inputs and 3 outputs.

3.142.7.1. Executing ABC.

3.142.8. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$13511, asynchronously reset by !\rst_ni
Extracted 238 gates and 498 wires to a netlist network with 259 inputs and 36 outputs.

3.142.8.1. Executing ABC.

3.142.9. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$13518, asynchronously reset by !\rst_ni
Extracted 27 gates and 35 wires to a netlist network with 7 inputs and 4 outputs.

3.142.9.1. Executing ABC.

3.142.10. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$13411, asynchronously reset by !\rst_ni
Extracted 175 gates and 217 wires to a netlist network with 42 inputs and 83 outputs.

3.142.10.1. Executing ABC.

3.142.11. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_msg_fifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 573 gates and 1156 wires to a netlist network with 583 inputs and 48 outputs.

3.142.11.1. Executing ABC.

3.142.12. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \intr_hw_hmac_err.event_intr_i, asynchronously reset by !\rst_ni
Extracted 43 gates and 70 wires to a netlist network with 27 inputs and 9 outputs.

3.142.12.1. Executing ABC.

3.142.13. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_msg_fifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 47 gates and 57 wires to a netlist network with 10 inputs and 26 outputs.

3.142.13.1. Executing ABC.

3.142.14. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$13475, asynchronously reset by !\rst_ni
Extracted 93 gates and 96 wires to a netlist network with 3 inputs and 2 outputs.

3.142.14.1. Executing ABC.

3.142.15. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.u_socket.accept_t_req, asynchronously reset by !\rst_ni
Extracted 263 gates and 350 wires to a netlist network with 85 inputs and 63 outputs.

3.142.15.1. Executing ABC.

3.142.16. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \intr_hw_hmac_err.new_event, asynchronously reset by !\rst_ni
Extracted 12 gates and 22 wires to a netlist network with 9 inputs and 6 outputs.

3.142.16.1. Executing ABC.

3.142.17. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$13483, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.142.17.1. Executing ABC.

3.142.18. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \intr_hw_hmac_done.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 10 wires to a netlist network with 4 inputs and 2 outputs.

3.142.18.1. Executing ABC.

3.142.19. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \intr_hw_fifo_empty.new_event, asynchronously reset by !\rst_ni
Extracted 15 gates and 30 wires to a netlist network with 14 inputs and 8 outputs.

3.142.19.1. Executing ABC.

3.142.20. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.u_reg_if.a_ack, asynchronously reset by !\rst_ni
Extracted 637 gates and 1023 wires to a netlist network with 384 inputs and 58 outputs.

3.142.20.1. Executing ABC.

3.142.21. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_reg.intg_err, asynchronously reset by !\rst_ni
Extracted 257 gates and 348 wires to a netlist network with 90 inputs and 2 outputs.

3.142.21.1. Executing ABC.

3.142.22. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i
Extracted 1185 gates and 1233 wires to a netlist network with 48 inputs and 576 outputs.

3.142.22.1. Executing ABC.

3.142.23. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$13449, asynchronously reset by !\rst_ni
Extracted 346 gates and 408 wires to a netlist network with 61 inputs and 63 outputs.

3.142.23.1. Executing ABC.

3.142.24. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$13425, asynchronously reset by !\rst_ni
Extracted 155 gates and 217 wires to a netlist network with 62 inputs and 103 outputs.

3.142.24.1. Executing ABC.

3.142.25. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$13418, asynchronously reset by !\rst_ni
Extracted 141 gates and 204 wires to a netlist network with 63 inputs and 86 outputs.

3.142.25.1. Executing ABC.

3.142.26. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$13452, asynchronously reset by !\rst_ni
Extracted 73 gates and 142 wires to a netlist network with 68 inputs and 6 outputs.

3.142.26.1. Executing ABC.

3.142.27. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$13458, asynchronously reset by !\rst_ni
Extracted 18 gates and 21 wires to a netlist network with 3 inputs and 5 outputs.

3.142.27.1. Executing ABC.

3.142.28. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$13461, asynchronously reset by !\rst_ni
Extracted 408 gates and 414 wires to a netlist network with 4 inputs and 41 outputs.

3.142.28.1. Executing ABC.

3.142.29. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$13464, asynchronously reset by !\rst_ni
Extracted 2129 gates and 2609 wires to a netlist network with 480 inputs and 602 outputs.

3.142.29.1. Executing ABC.

3.142.30. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$13467, asynchronously reset by !\rst_ni
Extracted 2066 gates and 2563 wires to a netlist network with 496 inputs and 577 outputs.

3.142.30.1. Executing ABC.

3.142.31. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 5 gates and 8 wires to a netlist network with 3 inputs and 4 outputs.

3.142.31.1. Executing ABC.

3.142.32. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$13397, asynchronously reset by !\rst_ni
Extracted 220 gates and 302 wires to a netlist network with 82 inputs and 120 outputs.

3.142.32.1. Executing ABC.

3.142.33. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$13455, asynchronously reset by !\rst_ni
Extracted 2547 gates and 2745 wires to a netlist network with 198 inputs and 220 outputs.

3.142.33.1. Executing ABC.

3.142.34. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$13390, asynchronously reset by !\rst_ni
Extracted 186 gates and 258 wires to a netlist network with 72 inputs and 98 outputs.

3.142.34.1. Executing ABC.

3.142.35. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.142.35.1. Executing ABC.

3.142.36. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 9 gates and 14 wires to a netlist network with 5 inputs and 5 outputs.

3.142.36.1. Executing ABC.

3.142.37. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$107684$u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr
Extracted 8 gates and 13 wires to a netlist network with 5 inputs and 4 outputs.

3.142.37.1. Executing ABC.

3.142.38. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 10 gates and 16 wires to a netlist network with 6 inputs and 5 outputs.

3.142.38.1. Executing ABC.

3.142.39. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 6 gates and 10 wires to a netlist network with 4 inputs and 3 outputs.

3.142.39.1. Executing ABC.

3.142.40. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$107717$u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_wptr
Extracted 10 gates and 16 wires to a netlist network with 6 inputs and 5 outputs.

3.142.40.1. Executing ABC.

3.142.41. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$13492, asynchronously reset by !\rst_ni
Extracted 2196 gates and 2273 wires to a netlist network with 76 inputs and 44 outputs.

3.142.41.1. Executing ABC.

3.142.42. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 11 gates and 18 wires to a netlist network with 7 inputs and 5 outputs.

3.142.42.1. Executing ABC.

3.142.43. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$108781$u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr
Extracted 81 gates and 108 wires to a netlist network with 25 inputs and 20 outputs.

3.142.43.1. Executing ABC.

3.142.44. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$13404, asynchronously reset by !\rst_ni
Extracted 146 gates and 214 wires to a netlist network with 68 inputs and 93 outputs.

3.142.44.1. Executing ABC.

3.142.45. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$13504, asynchronously reset by !\rst_ni
Extracted 361 gates and 365 wires to a netlist network with 3 inputs and 72 outputs.

3.142.45.1. Executing ABC.

3.142.46. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 686 gates and 974 wires to a netlist network with 286 inputs and 133 outputs.

3.142.46.1. Executing ABC.

3.142.47. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by !$abc$109415$u_hmac.fifo_wsel, asynchronously reset by !\rst_ni
Extracted 6 gates and 9 wires to a netlist network with 3 inputs and 3 outputs.

3.142.47.1. Executing ABC.

3.142.48. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $verific$n3120$13, asynchronously reset by !\rst_ni
Extracted 1901 gates and 2923 wires to a netlist network with 1020 inputs and 176 outputs.

3.142.48.1. Executing ABC.

3.142.49. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$13436, asynchronously reset by !\rst_ni
Extracted 72 gates and 93 wires to a netlist network with 21 inputs and 25 outputs.

3.142.49.1. Executing ABC.

3.142.50. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$13431, asynchronously reset by !\rst_ni
Extracted 384 gates and 452 wires to a netlist network with 67 inputs and 129 outputs.

3.142.50.1. Executing ABC.

3.142.51. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$13428, asynchronously reset by !\rst_ni
Extracted 11 gates and 18 wires to a netlist network with 7 inputs and 6 outputs.

3.142.51.1. Executing ABC.

yosys> abc -dff

3.143. Executing ABC pass (technology mapping using ABC).

3.143.1. Summary of detected clock domains:
  6 cells in clk=\clk_i, en=$abc$104739$u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$99106$auto$opt_dff.cc:194:make_patterns_logic$13452, arst=!\rst_ni, srst={ }
  225 cells in clk=\clk_i, en=$abc$96447$u_reg.intg_err, arst=!\rst_ni, srst={ }
  130 cells in clk=\clk_i, en=$abc$108884$auto$opt_dff.cc:219:make_patterns_logic$13404, arst=!\rst_ni, srst={ }
  98 cells in clk=\clk_i, en=$abc$108781$u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, arst={ }, srst={ }
  3 cells in clk=\clk_i, en=$abc$108781$u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=$abc$107717$u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_wptr, arst={ }, srst={ }
  4 cells in clk=\clk_i, en=$abc$107717$u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_i, en=$abc$107707$u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  13 cells in clk=\clk_i, en=$abc$107684$u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, arst={ }, srst={ }
  4 cells in clk=\clk_i, en=$abc$107684$u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  191 cells in clk=\clk_i, en=$abc$99197$auto$opt_dff.cc:194:make_patterns_logic$13461, arst=!\rst_ni, srst={ }
  154 cells in clk=\clk_i, en=$abc$104746$auto$opt_dff.cc:219:make_patterns_logic$13397, arst=!\rst_ni, srst={ }
  18 cells in clk=\clk_i, en=$abc$99176$auto$opt_dff.cc:194:make_patterns_logic$13458, arst=!\rst_ni, srst={ }
  17 cells in clk=\clk_i, en=$abc$112429$auto$opt_dff.cc:194:make_patterns_logic$13436, arst=!\rst_ni, srst={ }
  8 cells in clk=\clk_i, en=!$abc$109415$u_hmac.fifo_wsel, arst=!\rst_ni, srst={ }
  490 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_i, en=$abc$107678$u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  3038 cells in clk=\clk_i, en=$abc$110191$verific$n3120$13, arst=!\rst_ni, srst={ }
  359 cells in clk=\clk_i, en=$abc$98426$auto$opt_dff.cc:194:make_patterns_logic$13449, arst=!\rst_ni, srst={ }
  126 cells in clk=\clk_i, en=$abc$98951$auto$opt_dff.cc:219:make_patterns_logic$13418, arst=!\rst_ni, srst={ }
  3179 cells in clk=\clk_i, en=$abc$101842$auto$opt_dff.cc:194:make_patterns_logic$13467, arst=!\rst_ni, srst={ }
  2320 cells in clk=\clk_i, en=$abc$99801$auto$opt_dff.cc:194:make_patterns_logic$13464, arst=!\rst_ni, srst={ }
  1607 cells in clk=\clk_i, en={ }, arst={ }, srst={ }
  141 cells in clk=\clk_i, en=$abc$98780$auto$opt_dff.cc:219:make_patterns_logic$13425, arst=!\rst_ni, srst={ }
  1262 cells in clk=\clk_i, en=$abc$107740$auto$opt_dff.cc:194:make_patterns_logic$13492, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=$abc$92892$auto$opt_dff.cc:219:make_patterns_logic$13525, arst=!\rst_ni, srst={ }
  38 cells in clk=\clk_i, en=$abc$92906$auto$opt_dff.cc:219:make_patterns_logic$13532, arst=!\rst_ni, srst={ }
  128 cells in clk=\clk_i, en=$abc$92949$auto$opt_dff.cc:219:make_patterns_logic$13383, arst=!\rst_ni, srst={ }
  112 cells in clk=\clk_i, en=$abc$93104$auto$opt_dff.cc:219:make_patterns_logic$13376, arst=!\rst_ni, srst={ }
  383 cells in clk=\clk_i, en=$abc$93249$u_hmac.clr_txcount, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$93319$auto$opt_dff.cc:194:make_patterns_logic$13508, arst=!\rst_ni, srst={ }
  93 cells in clk=\clk_i, en=$abc$93326$auto$opt_dff.cc:194:make_patterns_logic$13511, arst=!\rst_ni, srst={ }
  16 cells in clk=\clk_i, en=$abc$93815$auto$opt_dff.cc:219:make_patterns_logic$13518, arst=!\rst_ni, srst={ }
  125 cells in clk=\clk_i, en=$abc$93838$auto$opt_dff.cc:219:make_patterns_logic$13411, arst=!\rst_ni, srst={ }
  2233 cells in clk=\clk_i, en=$abc$104933$auto$opt_dff.cc:194:make_patterns_logic$13455, arst=!\rst_ni, srst={ }
  219 cells in clk=\clk_i, en=$abc$93991$u_msg_fifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  40 cells in clk=\clk_i, en=$abc$95128$intr_hw_hmac_err.event_intr_i, arst=!\rst_ni, srst={ }
  134 cells in clk=\clk_i, en=$abc$107511$auto$opt_dff.cc:219:make_patterns_logic$13390, arst=!\rst_ni, srst={ }
  38 cells in clk=\clk_i, en=$abc$95167$u_msg_fifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  50 cells in clk=\clk_i, en=$abc$95212$auto$opt_dff.cc:219:make_patterns_logic$13475, arst=!\rst_ni, srst={ }
  316 cells in clk=\clk_i, en=$abc$95263$u_reg.u_socket.accept_t_req, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=$abc$95617$intr_hw_hmac_err.new_event, arst=!\rst_ni, srst={ }
  361 cells in clk=\clk_i, en=$abc$109050$auto$opt_dff.cc:194:make_patterns_logic$13504, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$95629$auto$opt_dff.cc:194:make_patterns_logic$13483, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$95636$intr_hw_hmac_done.new_event, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$95642$intr_hw_fifo_empty.new_event, arst=!\rst_ni, srst={ }
  802 cells in clk=\clk_i, en=$abc$95658$u_reg.u_reg_if.a_ack, arst=!\rst_ni, srst={ }
  337 cells in clk=\clk_i, en=$abc$112480$auto$opt_dff.cc:194:make_patterns_logic$13431, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$112810$auto$opt_dff.cc:194:make_patterns_logic$13428, arst=!\rst_ni, srst={ }

3.143.2. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$104739$u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 6 gates and 9 wires to a netlist network with 3 inputs and 4 outputs.

3.143.2.1. Executing ABC.

3.143.3. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$99106$auto$opt_dff.cc:194:make_patterns_logic$13452, asynchronously reset by !\rst_ni
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 3 outputs.

3.143.3.1. Executing ABC.

3.143.4. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$96447$u_reg.intg_err, asynchronously reset by !\rst_ni
Extracted 225 gates and 316 wires to a netlist network with 90 inputs and 2 outputs.

3.143.4.1. Executing ABC.

3.143.5. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$108884$auto$opt_dff.cc:219:make_patterns_logic$13404, asynchronously reset by !\rst_ni
Extracted 130 gates and 195 wires to a netlist network with 65 inputs and 85 outputs.

3.143.5.1. Executing ABC.

3.143.6. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$108781$u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr
Extracted 98 gates and 129 wires to a netlist network with 31 inputs and 24 outputs.

3.143.6.1. Executing ABC.

3.143.7. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$113227$abc$108781$u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 3 gates and 4 wires to a netlist network with 1 inputs and 2 outputs.

3.143.7.1. Executing ABC.

3.143.8. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$107717$u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_wptr
Extracted 11 gates and 19 wires to a netlist network with 8 inputs and 5 outputs.

3.143.8.1. Executing ABC.

3.143.9. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$113318$abc$107717$u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 2 outputs.

3.143.9.1. Executing ABC.

3.143.10. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$107707$u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 7 gates and 11 wires to a netlist network with 4 inputs and 4 outputs.

3.143.10.1. Executing ABC.

3.143.11. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$107684$u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr
Extracted 13 gates and 23 wires to a netlist network with 10 inputs and 8 outputs.

3.143.11.1. Executing ABC.

3.143.12. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$113347$abc$107684$u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 2 outputs.

3.143.12.1. Executing ABC.

3.143.13. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$99197$auto$opt_dff.cc:194:make_patterns_logic$13461, asynchronously reset by !\rst_ni
Extracted 191 gates and 192 wires to a netlist network with 1 inputs and 138 outputs.

3.143.13.1. Executing ABC.

3.143.14. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$104746$auto$opt_dff.cc:219:make_patterns_logic$13397, asynchronously reset by !\rst_ni
Extracted 154 gates and 231 wires to a netlist network with 77 inputs and 111 outputs.

3.143.14.1. Executing ABC.

3.143.15. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$99176$auto$opt_dff.cc:194:make_patterns_logic$13458, asynchronously reset by !\rst_ni
Extracted 18 gates and 23 wires to a netlist network with 5 inputs and 7 outputs.

3.143.15.1. Executing ABC.

3.143.16. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$112429$auto$opt_dff.cc:194:make_patterns_logic$13436, asynchronously reset by !\rst_ni
Extracted 17 gates and 31 wires to a netlist network with 14 inputs and 8 outputs.

3.143.16.1. Executing ABC.

3.143.17. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by !$abc$109415$u_hmac.fifo_wsel, asynchronously reset by !\rst_ni
Extracted 8 gates and 14 wires to a netlist network with 6 inputs and 4 outputs.

3.143.17.1. Executing ABC.

3.143.18. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 490 gates and 763 wires to a netlist network with 273 inputs and 134 outputs.

3.143.18.1. Executing ABC.

3.143.19. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$107678$u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 7 gates and 12 wires to a netlist network with 5 inputs and 5 outputs.

3.143.19.1. Executing ABC.

3.143.20. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$110191$verific$n3120$13, asynchronously reset by !\rst_ni
Extracted 3038 gates and 4595 wires to a netlist network with 1557 inputs and 567 outputs.

3.143.20.1. Executing ABC.

3.143.21. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$98426$auto$opt_dff.cc:194:make_patterns_logic$13449, asynchronously reset by !\rst_ni
Extracted 359 gates and 425 wires to a netlist network with 65 inputs and 64 outputs.

3.143.21.1. Executing ABC.

3.143.22. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$98951$auto$opt_dff.cc:219:make_patterns_logic$13418, asynchronously reset by !\rst_ni
Extracted 126 gates and 189 wires to a netlist network with 63 inputs and 81 outputs.

3.143.22.1. Executing ABC.

3.143.23. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$101842$auto$opt_dff.cc:194:make_patterns_logic$13467, asynchronously reset by !\rst_ni
Extracted 2922 gates and 3483 wires to a netlist network with 561 inputs and 848 outputs.

3.143.23.1. Executing ABC.

3.143.24. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$99801$auto$opt_dff.cc:194:make_patterns_logic$13464, asynchronously reset by !\rst_ni
Extracted 2289 gates and 2867 wires to a netlist network with 578 inputs and 616 outputs.

3.143.24.1. Executing ABC.

3.143.25. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i
Extracted 1607 gates and 1658 wires to a netlist network with 51 inputs and 432 outputs.

3.143.25.1. Executing ABC.

3.143.26. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$98780$auto$opt_dff.cc:219:make_patterns_logic$13425, asynchronously reset by !\rst_ni
Extracted 141 gates and 208 wires to a netlist network with 67 inputs and 89 outputs.

3.143.26.1. Executing ABC.

3.143.27. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$107740$auto$opt_dff.cc:194:make_patterns_logic$13492, asynchronously reset by !\rst_ni
Extracted 1262 gates and 1481 wires to a netlist network with 219 inputs and 42 outputs.

3.143.27.1. Executing ABC.

3.143.28. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$92892$auto$opt_dff.cc:219:make_patterns_logic$13525, asynchronously reset by !\rst_ni
Extracted 11 gates and 14 wires to a netlist network with 3 inputs and 3 outputs.

3.143.28.1. Executing ABC.

3.143.29. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$92906$auto$opt_dff.cc:219:make_patterns_logic$13532, asynchronously reset by !\rst_ni
Extracted 38 gates and 45 wires to a netlist network with 7 inputs and 8 outputs.

3.143.29.1. Executing ABC.

3.143.30. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$92949$auto$opt_dff.cc:219:make_patterns_logic$13383, asynchronously reset by !\rst_ni
Extracted 128 gates and 176 wires to a netlist network with 48 inputs and 85 outputs.

3.143.30.1. Executing ABC.

3.143.31. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$93104$auto$opt_dff.cc:219:make_patterns_logic$13376, asynchronously reset by !\rst_ni
Extracted 112 gates and 173 wires to a netlist network with 61 inputs and 61 outputs.

3.143.31.1. Executing ABC.

3.143.32. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$113808$abc$93249$u_hmac.clr_txcount, asynchronously reset by !\rst_ni
Extracted 383 gates and 559 wires to a netlist network with 176 inputs and 59 outputs.

3.143.32.1. Executing ABC.

3.143.33. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$93319$auto$opt_dff.cc:194:make_patterns_logic$13508, asynchronously reset by !\rst_ni
Extracted 4 gates and 9 wires to a netlist network with 5 inputs and 2 outputs.

3.143.33.1. Executing ABC.

3.143.34. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$93326$auto$opt_dff.cc:194:make_patterns_logic$13511, asynchronously reset by !\rst_ni
Extracted 93 gates and 166 wires to a netlist network with 73 inputs and 39 outputs.

3.143.34.1. Executing ABC.

3.143.35. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$93815$auto$opt_dff.cc:219:make_patterns_logic$13518, asynchronously reset by !\rst_ni
Extracted 16 gates and 20 wires to a netlist network with 4 inputs and 7 outputs.

3.143.35.1. Executing ABC.

3.143.36. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$93838$auto$opt_dff.cc:219:make_patterns_logic$13411, asynchronously reset by !\rst_ni
Extracted 125 gates and 170 wires to a netlist network with 45 inputs and 76 outputs.

3.143.36.1. Executing ABC.

3.143.37. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$104933$auto$opt_dff.cc:194:make_patterns_logic$13455, asynchronously reset by !\rst_ni
Extracted 2233 gates and 2812 wires to a netlist network with 579 inputs and 585 outputs.

3.143.37.1. Executing ABC.

3.143.38. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$93991$u_msg_fifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 219 gates and 382 wires to a netlist network with 163 inputs and 87 outputs.

3.143.38.1. Executing ABC.

3.143.39. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$95128$intr_hw_hmac_err.event_intr_i, asynchronously reset by !\rst_ni
Extracted 40 gates and 69 wires to a netlist network with 29 inputs and 11 outputs.

3.143.39.1. Executing ABC.

3.143.40. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$107511$auto$opt_dff.cc:219:make_patterns_logic$13390, asynchronously reset by !\rst_ni
Extracted 134 gates and 204 wires to a netlist network with 70 inputs and 87 outputs.

3.143.40.1. Executing ABC.

3.143.41. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$95167$u_msg_fifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 38 gates and 48 wires to a netlist network with 10 inputs and 27 outputs.

3.143.41.1. Executing ABC.

3.143.42. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$95212$auto$opt_dff.cc:219:make_patterns_logic$13475, asynchronously reset by !\rst_ni
Extracted 50 gates and 53 wires to a netlist network with 3 inputs and 2 outputs.

3.143.42.1. Executing ABC.

3.143.43. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$95263$u_reg.u_socket.accept_t_req, asynchronously reset by !\rst_ni
Extracted 316 gates and 377 wires to a netlist network with 61 inputs and 53 outputs.

3.143.43.1. Executing ABC.

3.143.44. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$95617$intr_hw_hmac_err.new_event, asynchronously reset by !\rst_ni
Extracted 11 gates and 20 wires to a netlist network with 9 inputs and 6 outputs.

3.143.44.1. Executing ABC.

3.143.45. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$109050$auto$opt_dff.cc:194:make_patterns_logic$13504, asynchronously reset by !\rst_ni
Extracted 361 gates and 365 wires to a netlist network with 4 inputs and 73 outputs.

3.143.45.1. Executing ABC.

3.143.46. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$95629$auto$opt_dff.cc:194:make_patterns_logic$13483, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.143.46.1. Executing ABC.

3.143.47. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$95636$intr_hw_hmac_done.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 2 outputs.

3.143.47.1. Executing ABC.

3.143.48. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$95642$intr_hw_fifo_empty.new_event, asynchronously reset by !\rst_ni
Extracted 10 gates and 19 wires to a netlist network with 9 inputs and 4 outputs.

3.143.48.1. Executing ABC.

3.143.49. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$95658$u_reg.u_reg_if.a_ack, asynchronously reset by !\rst_ni
Extracted 802 gates and 1196 wires to a netlist network with 394 inputs and 57 outputs.

3.143.49.1. Executing ABC.

3.143.50. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$112480$auto$opt_dff.cc:194:make_patterns_logic$13431, asynchronously reset by !\rst_ni
Extracted 273 gates and 345 wires to a netlist network with 72 inputs and 134 outputs.

3.143.50.1. Executing ABC.

3.143.51. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$112810$auto$opt_dff.cc:194:make_patterns_logic$13428, asynchronously reset by !\rst_ni
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 3 outputs.

3.143.51.1. Executing ABC.

yosys> abc -dff

3.144. Executing ABC pass (technology mapping using ABC).

3.144.1. Summary of detected clock domains:
  323 cells in clk=\clk_i, en=$abc$130700$abc$95263$u_reg.u_socket.accept_t_req, arst=!\rst_ni, srst={ }
  12 cells in clk=\clk_i, en=$abc$131014$abc$95617$intr_hw_hmac_err.new_event, arst=!\rst_ni, srst={ }
  6 cells in clk=\clk_i, en=$abc$112822$abc$104739$u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$abc$127412$abc$93815$auto$opt_dff.cc:219:make_patterns_logic$13518, arst=!\rst_ni, srst={ }
  126 cells in clk=\clk_i, en=$abc$126612$abc$92949$auto$opt_dff.cc:219:make_patterns_logic$13383, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$112829$abc$99106$auto$opt_dff.cc:194:make_patterns_logic$13452, arst=!\rst_ni, srst={ }
  387 cells in clk=\clk_i, en=$abc$113808$abc$93249$u_hmac.clr_txcount, arst=!\rst_ni, srst={ }
  45 cells in clk=\clk_i, en=$abc$130603$abc$95167$u_msg_fifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  200 cells in clk=\clk_i, en=$abc$130160$abc$93991$u_msg_fifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  224 cells in clk=\clk_i, en=$abc$112835$abc$96447$u_reg.intg_err, arst=!\rst_ni, srst={ }
  3 cells in clk=\clk_i, en=$abc$113227$abc$108781$u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$113318$abc$107717$u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  6 cells in clk=\clk_i, en=$abc$113338$abc$107707$u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$131395$abc$95636$intr_hw_hmac_done.new_event, arst=!\rst_ni, srst={ }
  51 cells in clk=\clk_i, en=$abc$130648$abc$95212$auto$opt_dff.cc:219:make_patterns_logic$13475, arst=!\rst_ni, srst={ }
  133 cells in clk=\clk_i, en=$abc$113061$abc$108884$auto$opt_dff.cc:219:make_patterns_logic$13404, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$113347$abc$107684$u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  167 cells in clk=\clk_i, en=$abc$113808$abc$99197$auto$opt_dff.cc:194:make_patterns_logic$13461, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$131388$abc$95629$auto$opt_dff.cc:194:make_patterns_logic$13483, arst=!\rst_ni, srst={ }
  13 cells in clk=\clk_i, en=$abc$131401$abc$95642$intr_hw_fifo_empty.new_event, arst=!\rst_ni, srst={ }
  15 cells in clk=\clk_i, en=$abc$113318$abc$107717$u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_wptr, arst={ }, srst={ }
  108 cells in clk=\clk_i, en=$abc$126776$abc$93104$auto$opt_dff.cc:219:make_patterns_logic$13376, arst=!\rst_ni, srst={ }
  16 cells in clk=\clk_i, en=$abc$113762$abc$99176$auto$opt_dff.cc:194:make_patterns_logic$13458, arst=!\rst_ni, srst={ }
  15 cells in clk=\clk_i, en=$abc$113781$abc$112429$auto$opt_dff.cc:194:make_patterns_logic$13436, arst=!\rst_ni, srst={ }
  40 cells in clk=\clk_i, en=$abc$130395$abc$95128$intr_hw_hmac_err.event_intr_i, arst=!\rst_ni, srst={ }
  35 cells in clk=\clk_i, en=$abc$126577$abc$92906$auto$opt_dff.cc:219:make_patterns_logic$13532, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_i, en=!$abc$113808$abc$109415$u_hmac.fifo_wsel, arst=!\rst_ni, srst={ }
  13 cells in clk=\clk_i, en=$abc$113347$abc$107684$u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, arst={ }, srst={ }
  82 cells in clk=\clk_i, en=$abc$127309$abc$93326$auto$opt_dff.cc:194:make_patterns_logic$13511, arst=!\rst_ni, srst={ }
  803 cells in clk=\clk_i, en=$abc$131412$abc$95658$u_reg.u_reg_if.a_ack, arst=!\rst_ni, srst={ }
  88 cells in clk=\clk_i, en=$abc$113227$abc$108781$u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, arst={ }, srst={ }
  135 cells in clk=\clk_i, en=$abc$130435$abc$107511$auto$opt_dff.cc:219:make_patterns_logic$13390, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$127303$abc$93319$auto$opt_dff.cc:194:make_patterns_logic$13508, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$abc$126563$abc$92892$auto$opt_dff.cc:219:make_patterns_logic$13525, arst=!\rst_ni, srst={ }
  140 cells in clk=\clk_i, en=$abc$125127$abc$98780$auto$opt_dff.cc:219:make_patterns_logic$13425, arst=!\rst_ni, srst={ }
  363 cells in clk=\clk_i, en=$abc$131026$abc$109050$auto$opt_dff.cc:194:make_patterns_logic$13504, arst=!\rst_ni, srst={ }
  3525 cells in clk=\clk_i, en=$abc$117904$abc$101842$auto$opt_dff.cc:194:make_patterns_logic$13467, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=$abc$114362$abc$107678$u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  469 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }
  2833 cells in clk=\clk_i, en=$abc$114371$abc$110191$verific$n3120$13, arst=!\rst_ni, srst={ }
  153 cells in clk=\clk_i, en=$abc$113575$abc$104746$auto$opt_dff.cc:219:make_patterns_logic$13397, arst=!\rst_ni, srst={ }
  2070 cells in clk=\clk_i, en=$abc$121093$abc$99801$auto$opt_dff.cc:194:make_patterns_logic$13464, arst=!\rst_ni, srst={ }
  358 cells in clk=\clk_i, en=$abc$117385$abc$98426$auto$opt_dff.cc:194:make_patterns_logic$13449, arst=!\rst_ni, srst={ }
  122 cells in clk=\clk_i, en=$abc$117744$abc$98951$auto$opt_dff.cc:219:make_patterns_logic$13418, arst=!\rst_ni, srst={ }
  127 cells in clk=\clk_i, en=$abc$127430$abc$93838$auto$opt_dff.cc:219:make_patterns_logic$13411, arst=!\rst_ni, srst={ }
  1282 cells in clk=\clk_i, en=$abc$125300$abc$107740$auto$opt_dff.cc:194:make_patterns_logic$13492, arst=!\rst_ni, srst={ }
  2414 cells in clk=\clk_i, en=$abc$127589$abc$104933$auto$opt_dff.cc:194:make_patterns_logic$13455, arst=!\rst_ni, srst={ }
  1595 cells in clk=\clk_i, en={ }, arst={ }, srst={ }
  331 cells in clk=\clk_i, en=$abc$132256$abc$112480$auto$opt_dff.cc:194:make_patterns_logic$13431, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$132590$abc$112810$auto$opt_dff.cc:194:make_patterns_logic$13428, arst=!\rst_ni, srst={ }

3.144.2. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$130700$abc$95263$u_reg.u_socket.accept_t_req, asynchronously reset by !\rst_ni
Extracted 323 gates and 395 wires to a netlist network with 72 inputs and 65 outputs.

3.144.2.1. Executing ABC.

3.144.3. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$131014$abc$95617$intr_hw_hmac_err.new_event, asynchronously reset by !\rst_ni
Extracted 12 gates and 21 wires to a netlist network with 9 inputs and 7 outputs.

3.144.3.1. Executing ABC.

3.144.4. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$112822$abc$104739$u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 6 gates and 9 wires to a netlist network with 3 inputs and 4 outputs.

3.144.4.1. Executing ABC.

3.144.5. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$127412$abc$93815$auto$opt_dff.cc:219:make_patterns_logic$13518, asynchronously reset by !\rst_ni
Extracted 14 gates and 18 wires to a netlist network with 4 inputs and 7 outputs.

3.144.5.1. Executing ABC.

3.144.6. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$126612$abc$92949$auto$opt_dff.cc:219:make_patterns_logic$13383, asynchronously reset by !\rst_ni
Extracted 126 gates and 176 wires to a netlist network with 50 inputs and 80 outputs.

3.144.6.1. Executing ABC.

3.144.7. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$112829$abc$99106$auto$opt_dff.cc:194:make_patterns_logic$13452, asynchronously reset by !\rst_ni
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 3 outputs.

3.144.7.1. Executing ABC.

3.144.8. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$113808$abc$93249$u_hmac.clr_txcount, asynchronously reset by !\rst_ni
Extracted 387 gates and 572 wires to a netlist network with 185 inputs and 69 outputs.

3.144.8.1. Executing ABC.

3.144.9. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$130603$abc$95167$u_msg_fifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 45 gates and 57 wires to a netlist network with 12 inputs and 26 outputs.

3.144.9.1. Executing ABC.

3.144.10. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$130160$abc$93991$u_msg_fifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 200 gates and 372 wires to a netlist network with 172 inputs and 127 outputs.

3.144.10.1. Executing ABC.

3.144.11. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$112835$abc$96447$u_reg.intg_err, asynchronously reset by !\rst_ni
Extracted 224 gates and 315 wires to a netlist network with 90 inputs and 2 outputs.

3.144.11.1. Executing ABC.

3.144.12. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$113227$abc$108781$u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 3 gates and 4 wires to a netlist network with 1 inputs and 2 outputs.

3.144.12.1. Executing ABC.

3.144.13. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$113318$abc$107717$u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 2 outputs.

3.144.13.1. Executing ABC.

3.144.14. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$113338$abc$107707$u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 6 gates and 10 wires to a netlist network with 4 inputs and 3 outputs.

3.144.14.1. Executing ABC.

3.144.15. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$131395$abc$95636$intr_hw_hmac_done.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 2 outputs.

3.144.15.1. Executing ABC.

3.144.16. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$130648$abc$95212$auto$opt_dff.cc:219:make_patterns_logic$13475, asynchronously reset by !\rst_ni
Extracted 51 gates and 54 wires to a netlist network with 3 inputs and 2 outputs.

3.144.16.1. Executing ABC.

3.144.17. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$113061$abc$108884$auto$opt_dff.cc:219:make_patterns_logic$13404, asynchronously reset by !\rst_ni
Extracted 133 gates and 202 wires to a netlist network with 68 inputs and 88 outputs.

3.144.17.1. Executing ABC.

3.144.18. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$113347$abc$107684$u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 2 outputs.

3.144.18.1. Executing ABC.

3.144.19. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$113808$abc$99197$auto$opt_dff.cc:194:make_patterns_logic$13461, asynchronously reset by !\rst_ni
Extracted 167 gates and 170 wires to a netlist network with 3 inputs and 126 outputs.

3.144.19.1. Executing ABC.

3.144.20. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$131388$abc$95629$auto$opt_dff.cc:194:make_patterns_logic$13483, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.144.20.1. Executing ABC.

3.144.21. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$131401$abc$95642$intr_hw_fifo_empty.new_event, asynchronously reset by !\rst_ni
Extracted 13 gates and 25 wires to a netlist network with 12 inputs and 7 outputs.

3.144.21.1. Executing ABC.

3.144.22. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$113318$abc$107717$u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_wptr
Extracted 15 gates and 24 wires to a netlist network with 9 inputs and 5 outputs.

3.144.22.1. Executing ABC.

3.144.23. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$126776$abc$93104$auto$opt_dff.cc:219:make_patterns_logic$13376, asynchronously reset by !\rst_ni
Extracted 108 gates and 165 wires to a netlist network with 56 inputs and 61 outputs.

3.144.23.1. Executing ABC.

3.144.24. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$113762$abc$99176$auto$opt_dff.cc:194:make_patterns_logic$13458, asynchronously reset by !\rst_ni
Extracted 16 gates and 22 wires to a netlist network with 6 inputs and 9 outputs.

3.144.24.1. Executing ABC.

3.144.25. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$113781$abc$112429$auto$opt_dff.cc:194:make_patterns_logic$13436, asynchronously reset by !\rst_ni
Extracted 15 gates and 27 wires to a netlist network with 12 inputs and 6 outputs.

3.144.25.1. Executing ABC.

3.144.26. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$130395$abc$95128$intr_hw_hmac_err.event_intr_i, asynchronously reset by !\rst_ni
Extracted 40 gates and 70 wires to a netlist network with 30 inputs and 11 outputs.

3.144.26.1. Executing ABC.

3.144.27. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$126577$abc$92906$auto$opt_dff.cc:219:make_patterns_logic$13532, asynchronously reset by !\rst_ni
Extracted 35 gates and 46 wires to a netlist network with 11 inputs and 8 outputs.

3.144.27.1. Executing ABC.

3.144.28. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by !$abc$113808$abc$109415$u_hmac.fifo_wsel, asynchronously reset by !\rst_ni
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 4 outputs.

3.144.28.1. Executing ABC.

3.144.29. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$113347$abc$107684$u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr
Extracted 13 gates and 24 wires to a netlist network with 11 inputs and 7 outputs.

3.144.29.1. Executing ABC.

3.144.30. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$127309$abc$93326$auto$opt_dff.cc:194:make_patterns_logic$13511, asynchronously reset by !\rst_ni
Extracted 82 gates and 149 wires to a netlist network with 67 inputs and 55 outputs.

3.144.30.1. Executing ABC.

3.144.31. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$131412$abc$95658$u_reg.u_reg_if.a_ack, asynchronously reset by !\rst_ni
Extracted 803 gates and 1183 wires to a netlist network with 380 inputs and 52 outputs.

3.144.31.1. Executing ABC.

3.144.32. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$113227$abc$108781$u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr
Extracted 88 gates and 133 wires to a netlist network with 45 inputs and 26 outputs.

3.144.32.1. Executing ABC.

3.144.33. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$130435$abc$107511$auto$opt_dff.cc:219:make_patterns_logic$13390, asynchronously reset by !\rst_ni
Extracted 135 gates and 204 wires to a netlist network with 68 inputs and 89 outputs.

3.144.33.1. Executing ABC.

3.144.34. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$127303$abc$93319$auto$opt_dff.cc:194:make_patterns_logic$13508, asynchronously reset by !\rst_ni
Extracted 4 gates and 9 wires to a netlist network with 5 inputs and 2 outputs.

3.144.34.1. Executing ABC.

3.144.35. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$126563$abc$92892$auto$opt_dff.cc:219:make_patterns_logic$13525, asynchronously reset by !\rst_ni
Extracted 14 gates and 18 wires to a netlist network with 4 inputs and 6 outputs.

3.144.35.1. Executing ABC.

3.144.36. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$125127$abc$98780$auto$opt_dff.cc:219:make_patterns_logic$13425, asynchronously reset by !\rst_ni
Extracted 140 gates and 207 wires to a netlist network with 66 inputs and 87 outputs.

3.144.36.1. Executing ABC.

3.144.37. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$131026$abc$109050$auto$opt_dff.cc:194:make_patterns_logic$13504, asynchronously reset by !\rst_ni
Extracted 363 gates and 370 wires to a netlist network with 7 inputs and 73 outputs.

3.144.37.1. Executing ABC.

3.144.38. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$117904$abc$101842$auto$opt_dff.cc:194:make_patterns_logic$13467, asynchronously reset by !\rst_ni
Extracted 3268 gates and 4000 wires to a netlist network with 732 inputs and 1159 outputs.

3.144.38.1. Executing ABC.

3.144.39. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$114362$abc$107678$u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 11 gates and 19 wires to a netlist network with 8 inputs and 7 outputs.

3.144.39.1. Executing ABC.

3.144.40. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 469 gates and 745 wires to a netlist network with 276 inputs and 132 outputs.

3.144.40.1. Executing ABC.

3.144.41. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$114371$abc$110191$verific$n3120$13, asynchronously reset by !\rst_ni
Extracted 2833 gates and 4195 wires to a netlist network with 1362 inputs and 347 outputs.

3.144.41.1. Executing ABC.

3.144.42. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$113575$abc$104746$auto$opt_dff.cc:219:make_patterns_logic$13397, asynchronously reset by !\rst_ni
Extracted 153 gates and 234 wires to a netlist network with 81 inputs and 100 outputs.

3.144.42.1. Executing ABC.

3.144.43. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$121093$abc$99801$auto$opt_dff.cc:194:make_patterns_logic$13464, asynchronously reset by !\rst_ni
Extracted 2039 gates and 2550 wires to a netlist network with 511 inputs and 574 outputs.

3.144.43.1. Executing ABC.

3.144.44. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$117385$abc$98426$auto$opt_dff.cc:194:make_patterns_logic$13449, asynchronously reset by !\rst_ni
Extracted 358 gates and 423 wires to a netlist network with 65 inputs and 64 outputs.

3.144.44.1. Executing ABC.

3.144.45. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$117744$abc$98951$auto$opt_dff.cc:219:make_patterns_logic$13418, asynchronously reset by !\rst_ni
Extracted 122 gates and 183 wires to a netlist network with 61 inputs and 78 outputs.

3.144.45.1. Executing ABC.

3.144.46. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$127430$abc$93838$auto$opt_dff.cc:219:make_patterns_logic$13411, asynchronously reset by !\rst_ni
Extracted 127 gates and 174 wires to a netlist network with 46 inputs and 78 outputs.

3.144.46.1. Executing ABC.

3.144.47. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$125300$abc$107740$auto$opt_dff.cc:194:make_patterns_logic$13492, asynchronously reset by !\rst_ni
Extracted 1282 gates and 1521 wires to a netlist network with 239 inputs and 41 outputs.

3.144.47.1. Executing ABC.

3.144.48. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$127589$abc$104933$auto$opt_dff.cc:194:make_patterns_logic$13455, asynchronously reset by !\rst_ni
Extracted 2414 gates and 2763 wires to a netlist network with 349 inputs and 369 outputs.

3.144.48.1. Executing ABC.

3.144.49. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i
Extracted 1595 gates and 1646 wires to a netlist network with 51 inputs and 444 outputs.

3.144.49.1. Executing ABC.

3.144.50. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$132256$abc$112480$auto$opt_dff.cc:194:make_patterns_logic$13431, asynchronously reset by !\rst_ni
Extracted 267 gates and 340 wires to a netlist network with 73 inputs and 128 outputs.

3.144.50.1. Executing ABC.

3.144.51. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$132590$abc$112810$auto$opt_dff.cc:194:make_patterns_logic$13428, asynchronously reset by !\rst_ni
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 3 outputs.

3.144.51.1. Executing ABC.

yosys> abc -dff

3.145. Executing ABC pass (technology mapping using ABC).

3.145.1. Summary of detected clock domains:
  301 cells in clk=\clk_i, en=$abc$132596$abc$130700$abc$95263$u_reg.u_socket.accept_t_req, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=$abc$132908$abc$131014$abc$95617$intr_hw_hmac_err.new_event, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_i, en=$abc$132921$abc$112822$abc$104739$u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$140007$abc$114362$abc$107678$u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$abc$132928$abc$127412$abc$93815$auto$opt_dff.cc:219:make_patterns_logic$13518, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$133101$abc$112829$abc$99106$auto$opt_dff.cc:194:make_patterns_logic$13452, arst=!\rst_ni, srst={ }
  387 cells in clk=\clk_i, en=$abc$133107$abc$113808$abc$93249$u_hmac.clr_txcount, arst=!\rst_ni, srst={ }
  46 cells in clk=\clk_i, en=$abc$133491$abc$130603$abc$95167$u_msg_fifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  228 cells in clk=\clk_i, en=$abc$133742$abc$112835$abc$96447$u_reg.intg_err, arst=!\rst_ni, srst={ }
  3 cells in clk=\clk_i, en=$abc$135667$abc$113227$abc$108781$u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$134406$abc$113318$abc$107717$u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  6 cells in clk=\clk_i, en=$abc$133982$abc$113338$abc$107707$u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$133990$abc$131395$abc$95636$intr_hw_hmac_done.new_event, arst=!\rst_ni, srst={ }
  250 cells in clk=\clk_i, en=$abc$133538$abc$130160$abc$93991$u_msg_fifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  54 cells in clk=\clk_i, en=$abc$133996$abc$130648$abc$95212$auto$opt_dff.cc:219:make_patterns_logic$13475, arst=!\rst_ni, srst={ }
  122 cells in clk=\clk_i, en=$abc$132943$abc$126612$abc$92949$auto$opt_dff.cc:219:make_patterns_logic$13383, arst=!\rst_ni, srst={ }
  3 cells in clk=\clk_i, en=$abc$134689$abc$113347$abc$107684$u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$134385$abc$131388$abc$95629$auto$opt_dff.cc:194:make_patterns_logic$13483, arst=!\rst_ni, srst={ }
  327 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }
  125 cells in clk=\clk_i, en=$abc$134048$abc$113061$abc$108884$auto$opt_dff.cc:219:make_patterns_logic$13404, arst=!\rst_ni, srst={ }
  2743 cells in clk=\clk_i, en=$abc$140555$abc$114371$abc$110191$verific$n3120$13, arst=!\rst_ni, srst={ }
  12 cells in clk=\clk_i, en=$abc$134392$abc$131401$abc$95642$intr_hw_fifo_empty.new_event, arst=!\rst_ni, srst={ }
  15 cells in clk=\clk_i, en=$abc$134406$abc$113318$abc$107717$u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_wptr, arst={ }, srst={ }
  17 cells in clk=\clk_i, en=$abc$134568$abc$113762$abc$99176$auto$opt_dff.cc:194:make_patterns_logic$13458, arst=!\rst_ni, srst={ }
  147 cells in clk=\clk_i, en=$abc$143378$abc$113575$abc$104746$auto$opt_dff.cc:219:make_patterns_logic$13397, arst=!\rst_ni, srst={ }
  15 cells in clk=\clk_i, en=$abc$134588$abc$113781$abc$112429$auto$opt_dff.cc:194:make_patterns_logic$13436, arst=!\rst_ni, srst={ }
  39 cells in clk=\clk_i, en=$abc$134604$abc$130395$abc$95128$intr_hw_hmac_err.event_intr_i, arst=!\rst_ni, srst={ }
  31 cells in clk=\clk_i, en=$abc$134644$abc$126577$abc$92906$auto$opt_dff.cc:219:make_patterns_logic$13532, arst=!\rst_ni, srst={ }
  7 cells in clk=\clk_i, en=!$abc$134681$abc$113808$abc$109415$u_hmac.fifo_wsel, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=$abc$134689$abc$113347$abc$107684$u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, arst={ }, srst={ }
  84 cells in clk=\clk_i, en=$abc$134707$abc$127309$abc$93326$auto$opt_dff.cc:194:make_patterns_logic$13511, arst=!\rst_ni, srst={ }
  856 cells in clk=\clk_i, en=$abc$134790$abc$131412$abc$95658$u_reg.u_reg_if.a_ack, arst=!\rst_ni, srst={ }
  3327 cells in clk=\clk_i, en=$abc$136491$abc$117904$abc$101842$auto$opt_dff.cc:194:make_patterns_logic$13467, arst=!\rst_ni, srst={ }
  363 cells in clk=\clk_i, en=$abc$136127$abc$131026$abc$109050$auto$opt_dff.cc:194:make_patterns_logic$13504, arst=!\rst_ni, srst={ }
  91 cells in clk=\clk_i, en=$abc$135667$abc$113227$abc$108781$u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, arst={ }, srst={ }
  2258 cells in clk=\clk_i, en=$abc$143563$abc$121093$abc$99801$auto$opt_dff.cc:194:make_patterns_logic$13464, arst=!\rst_ni, srst={ }
  2505 cells in clk=\clk_i, en=$abc$147799$abc$127589$abc$104933$auto$opt_dff.cc:194:make_patterns_logic$13455, arst=!\rst_ni, srst={ }
  136 cells in clk=\clk_i, en=$abc$135765$abc$130435$abc$107511$auto$opt_dff.cc:219:make_patterns_logic$13390, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$135934$abc$127303$abc$93319$auto$opt_dff.cc:194:make_patterns_logic$13508, arst=!\rst_ni, srst={ }
  108 cells in clk=\clk_i, en=$abc$134425$abc$126776$abc$93104$auto$opt_dff.cc:219:make_patterns_logic$13376, arst=!\rst_ni, srst={ }
  125 cells in clk=\clk_i, en=$abc$146364$abc$127430$abc$93838$auto$opt_dff.cc:219:make_patterns_logic$13411, arst=!\rst_ni, srst={ }
  490 cells in clk=\clk_i, en=$abc$145850$abc$117385$abc$98426$auto$opt_dff.cc:194:make_patterns_logic$13449, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$abc$135940$abc$126563$abc$92892$auto$opt_dff.cc:219:make_patterns_logic$13525, arst=!\rst_ni, srst={ }
  120 cells in clk=\clk_i, en=$abc$146209$abc$117744$abc$98951$auto$opt_dff.cc:219:make_patterns_logic$13418, arst=!\rst_ni, srst={ }
  141 cells in clk=\clk_i, en=$abc$135955$abc$125127$abc$98780$auto$opt_dff.cc:219:make_patterns_logic$13425, arst=!\rst_ni, srst={ }
  160 cells in clk=\clk_i, en=$abc$134218$abc$113808$abc$99197$auto$opt_dff.cc:194:make_patterns_logic$13461, arst=!\rst_ni, srst={ }
  1273 cells in clk=\clk_i, en=$abc$146525$abc$125300$abc$107740$auto$opt_dff.cc:194:make_patterns_logic$13492, arst=!\rst_ni, srst={ }
  1540 cells in clk=\clk_i, en={ }, arst={ }, srst={ }
  332 cells in clk=\clk_i, en=$abc$151974$abc$132256$abc$112480$auto$opt_dff.cc:194:make_patterns_logic$13431, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$152303$abc$132590$abc$112810$auto$opt_dff.cc:194:make_patterns_logic$13428, arst=!\rst_ni, srst={ }

3.145.2. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$132596$abc$130700$abc$95263$u_reg.u_socket.accept_t_req, asynchronously reset by !\rst_ni
Extracted 301 gates and 360 wires to a netlist network with 59 inputs and 60 outputs.

3.145.2.1. Executing ABC.

3.145.3. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$132908$abc$131014$abc$95617$intr_hw_hmac_err.new_event, asynchronously reset by !\rst_ni
Extracted 11 gates and 20 wires to a netlist network with 9 inputs and 6 outputs.

3.145.3.1. Executing ABC.

3.145.4. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$132921$abc$112822$abc$104739$u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 7 gates and 10 wires to a netlist network with 3 inputs and 4 outputs.

3.145.4.1. Executing ABC.

3.145.5. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$140007$abc$114362$abc$107678$u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 5 gates and 7 wires to a netlist network with 2 inputs and 3 outputs.

3.145.5.1. Executing ABC.

3.145.6. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$132928$abc$127412$abc$93815$auto$opt_dff.cc:219:make_patterns_logic$13518, asynchronously reset by !\rst_ni
Extracted 14 gates and 18 wires to a netlist network with 4 inputs and 7 outputs.

3.145.6.1. Executing ABC.

3.145.7. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$133101$abc$112829$abc$99106$auto$opt_dff.cc:194:make_patterns_logic$13452, asynchronously reset by !\rst_ni
Extracted 5 gates and 10 wires to a netlist network with 5 inputs and 3 outputs.

3.145.7.1. Executing ABC.

3.145.8. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$133107$abc$113808$abc$93249$u_hmac.clr_txcount, asynchronously reset by !\rst_ni
Extracted 387 gates and 578 wires to a netlist network with 191 inputs and 70 outputs.

3.145.8.1. Executing ABC.

3.145.9. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$133491$abc$130603$abc$95167$u_msg_fifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 46 gates and 59 wires to a netlist network with 13 inputs and 25 outputs.

3.145.9.1. Executing ABC.

3.145.10. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$133742$abc$112835$abc$96447$u_reg.intg_err, asynchronously reset by !\rst_ni
Extracted 228 gates and 319 wires to a netlist network with 90 inputs and 2 outputs.

3.145.10.1. Executing ABC.

3.145.11. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$135667$abc$113227$abc$108781$u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 3 gates and 4 wires to a netlist network with 1 inputs and 2 outputs.

3.145.11.1. Executing ABC.

3.145.12. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$134406$abc$113318$abc$107717$u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 10 gates and 18 wires to a netlist network with 8 inputs and 5 outputs.

3.145.12.1. Executing ABC.

3.145.13. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$133982$abc$113338$abc$107707$u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 6 gates and 10 wires to a netlist network with 4 inputs and 3 outputs.

3.145.13.1. Executing ABC.

3.145.14. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$133990$abc$131395$abc$95636$intr_hw_hmac_done.new_event, asynchronously reset by !\rst_ni
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 2 outputs.

3.145.14.1. Executing ABC.

3.145.15. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$133538$abc$130160$abc$93991$u_msg_fifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 250 gates and 519 wires to a netlist network with 269 inputs and 171 outputs.

3.145.15.1. Executing ABC.

3.145.16. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$133996$abc$130648$abc$95212$auto$opt_dff.cc:219:make_patterns_logic$13475, asynchronously reset by !\rst_ni
Extracted 54 gates and 60 wires to a netlist network with 6 inputs and 4 outputs.

3.145.16.1. Executing ABC.

3.145.17. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$132943$abc$126612$abc$92949$auto$opt_dff.cc:219:make_patterns_logic$13383, asynchronously reset by !\rst_ni
Extracted 122 gates and 172 wires to a netlist network with 50 inputs and 79 outputs.

3.145.17.1. Executing ABC.

3.145.18. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$134689$abc$113347$abc$107684$u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 3 gates and 4 wires to a netlist network with 1 inputs and 2 outputs.

3.145.18.1. Executing ABC.

3.145.19. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$134385$abc$131388$abc$95629$auto$opt_dff.cc:194:make_patterns_logic$13483, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.145.19.1. Executing ABC.

3.145.20. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 327 gates and 492 wires to a netlist network with 165 inputs and 133 outputs.

3.145.20.1. Executing ABC.

3.145.21. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$134048$abc$113061$abc$108884$auto$opt_dff.cc:219:make_patterns_logic$13404, asynchronously reset by !\rst_ni
Extracted 125 gates and 190 wires to a netlist network with 65 inputs and 78 outputs.

3.145.21.1. Executing ABC.

3.145.22. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$140555$abc$114371$abc$110191$verific$n3120$13, asynchronously reset by !\rst_ni
Extracted 2743 gates and 4013 wires to a netlist network with 1270 inputs and 264 outputs.

3.145.22.1. Executing ABC.

3.145.23. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$134392$abc$131401$abc$95642$intr_hw_fifo_empty.new_event, asynchronously reset by !\rst_ni
Extracted 12 gates and 23 wires to a netlist network with 11 inputs and 6 outputs.

3.145.23.1. Executing ABC.

3.145.24. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$153319$abc$134406$abc$113318$abc$107717$u_tlul_adapter.u_rspfifo.gen_normal_fifo.fifo_incr_wptr
Extracted 15 gates and 23 wires to a netlist network with 8 inputs and 4 outputs.

3.145.24.1. Executing ABC.

3.145.25. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$134568$abc$113762$abc$99176$auto$opt_dff.cc:194:make_patterns_logic$13458, asynchronously reset by !\rst_ni
Extracted 17 gates and 23 wires to a netlist network with 6 inputs and 8 outputs.

3.145.25.1. Executing ABC.

3.145.26. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$143378$abc$113575$abc$104746$auto$opt_dff.cc:219:make_patterns_logic$13397, asynchronously reset by !\rst_ni
Extracted 147 gates and 224 wires to a netlist network with 77 inputs and 98 outputs.

3.145.26.1. Executing ABC.

3.145.27. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$134588$abc$113781$abc$112429$auto$opt_dff.cc:194:make_patterns_logic$13436, asynchronously reset by !\rst_ni
Extracted 15 gates and 27 wires to a netlist network with 12 inputs and 6 outputs.

3.145.27.1. Executing ABC.

3.145.28. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$134604$abc$130395$abc$95128$intr_hw_hmac_err.event_intr_i, asynchronously reset by !\rst_ni
Extracted 39 gates and 69 wires to a netlist network with 30 inputs and 11 outputs.

3.145.28.1. Executing ABC.

3.145.29. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$134644$abc$126577$abc$92906$auto$opt_dff.cc:219:make_patterns_logic$13532, asynchronously reset by !\rst_ni
Extracted 31 gates and 37 wires to a netlist network with 6 inputs and 7 outputs.

3.145.29.1. Executing ABC.

3.145.30. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by !$abc$134681$abc$113808$abc$109415$u_hmac.fifo_wsel, asynchronously reset by !\rst_ni
Extracted 7 gates and 13 wires to a netlist network with 6 inputs and 4 outputs.

3.145.30.1. Executing ABC.

3.145.31. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$134689$abc$113347$abc$107684$u_tlul_adapter.u_sramreqfifo.gen_normal_fifo.fifo_incr_wptr
Extracted 11 gates and 22 wires to a netlist network with 11 inputs and 7 outputs.

3.145.31.1. Executing ABC.

3.145.32. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$134707$abc$127309$abc$93326$auto$opt_dff.cc:194:make_patterns_logic$13511, asynchronously reset by !\rst_ni
Extracted 84 gates and 157 wires to a netlist network with 73 inputs and 58 outputs.

3.145.32.1. Executing ABC.

3.145.33. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$134790$abc$131412$abc$95658$u_reg.u_reg_if.a_ack, asynchronously reset by !\rst_ni
Extracted 856 gates and 1239 wires to a netlist network with 383 inputs and 54 outputs.

3.145.33.1. Executing ABC.

3.145.34. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$136491$abc$117904$abc$101842$auto$opt_dff.cc:194:make_patterns_logic$13467, asynchronously reset by !\rst_ni
Extracted 3070 gates and 3730 wires to a netlist network with 660 inputs and 965 outputs.

3.145.34.1. Executing ABC.

3.145.35. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$136127$abc$131026$abc$109050$auto$opt_dff.cc:194:make_patterns_logic$13504, asynchronously reset by !\rst_ni
Extracted 363 gates and 370 wires to a netlist network with 7 inputs and 73 outputs.

3.145.35.1. Executing ABC.

3.145.36. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$135667$abc$113227$abc$108781$u_tlul_adapter.u_reqfifo.gen_normal_fifo.fifo_incr_wptr
Extracted 91 gates and 134 wires to a netlist network with 43 inputs and 28 outputs.

3.145.36.1. Executing ABC.

3.145.37. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$143563$abc$121093$abc$99801$auto$opt_dff.cc:194:make_patterns_logic$13464, asynchronously reset by !\rst_ni
Extracted 2227 gates and 2789 wires to a netlist network with 562 inputs and 626 outputs.

3.145.37.1. Executing ABC.

3.145.38. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$147799$abc$127589$abc$104933$auto$opt_dff.cc:194:make_patterns_logic$13455, asynchronously reset by !\rst_ni
Extracted 2505 gates and 2755 wires to a netlist network with 250 inputs and 268 outputs.

3.145.38.1. Executing ABC.

3.145.39. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$135765$abc$130435$abc$107511$auto$opt_dff.cc:219:make_patterns_logic$13390, asynchronously reset by !\rst_ni
Extracted 136 gates and 206 wires to a netlist network with 70 inputs and 90 outputs.

3.145.39.1. Executing ABC.

3.145.40. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$135934$abc$127303$abc$93319$auto$opt_dff.cc:194:make_patterns_logic$13508, asynchronously reset by !\rst_ni
Extracted 4 gates and 9 wires to a netlist network with 5 inputs and 2 outputs.

3.145.40.1. Executing ABC.

3.145.41. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$134425$abc$126776$abc$93104$auto$opt_dff.cc:219:make_patterns_logic$13376, asynchronously reset by !\rst_ni
Extracted 108 gates and 165 wires to a netlist network with 57 inputs and 62 outputs.

3.145.41.1. Executing ABC.

3.145.42. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$146364$abc$127430$abc$93838$auto$opt_dff.cc:219:make_patterns_logic$13411, asynchronously reset by !\rst_ni
Extracted 125 gates and 171 wires to a netlist network with 46 inputs and 77 outputs.

3.145.42.1. Executing ABC.

3.145.43. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$145850$abc$117385$abc$98426$auto$opt_dff.cc:194:make_patterns_logic$13449, asynchronously reset by !\rst_ni
Extracted 490 gates and 611 wires to a netlist network with 121 inputs and 10 outputs.

3.145.43.1. Executing ABC.

3.145.44. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$135940$abc$126563$abc$92892$auto$opt_dff.cc:219:make_patterns_logic$13525, asynchronously reset by !\rst_ni
Extracted 14 gates and 18 wires to a netlist network with 4 inputs and 6 outputs.

3.145.44.1. Executing ABC.

3.145.45. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$146209$abc$117744$abc$98951$auto$opt_dff.cc:219:make_patterns_logic$13418, asynchronously reset by !\rst_ni
Extracted 120 gates and 179 wires to a netlist network with 59 inputs and 75 outputs.

3.145.45.1. Executing ABC.

3.145.46. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$135955$abc$125127$abc$98780$auto$opt_dff.cc:219:make_patterns_logic$13425, asynchronously reset by !\rst_ni
Extracted 141 gates and 205 wires to a netlist network with 64 inputs and 90 outputs.

3.145.46.1. Executing ABC.

3.145.47. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$134218$abc$113808$abc$99197$auto$opt_dff.cc:194:make_patterns_logic$13461, asynchronously reset by !\rst_ni
Extracted 160 gates and 163 wires to a netlist network with 3 inputs and 122 outputs.

3.145.47.1. Executing ABC.

3.145.48. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$146525$abc$125300$abc$107740$auto$opt_dff.cc:194:make_patterns_logic$13492, asynchronously reset by !\rst_ni
Extracted 1273 gates and 1512 wires to a netlist network with 239 inputs and 41 outputs.

3.145.48.1. Executing ABC.

3.145.49. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i
Extracted 1540 gates and 1591 wires to a netlist network with 51 inputs and 499 outputs.

3.145.49.1. Executing ABC.

3.145.50. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$151974$abc$132256$abc$112480$auto$opt_dff.cc:194:make_patterns_logic$13431, asynchronously reset by !\rst_ni
Extracted 268 gates and 342 wires to a netlist network with 74 inputs and 129 outputs.

3.145.50.1. Executing ABC.

3.145.51. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$152303$abc$132590$abc$112810$auto$opt_dff.cc:194:make_patterns_logic$13428, asynchronously reset by !\rst_ni
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 3 outputs.

3.145.51.1. Executing ABC.

yosys> opt_ffinv

3.146. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

yosys> opt_expr

3.147. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.
<suppressed ~438 debug messages>

yosys> opt_merge -nomux

3.148. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
<suppressed ~153 debug messages>
Removed a total of 51 cells.

yosys> opt_muxtree

3.149. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.150. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
Performed a total of 0 changes.

yosys> opt_merge

3.151. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
Removed a total of 0 cells.

yosys> opt_share

3.152. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.153. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170079 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[31], Q = $abc$170018$lo060).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170113 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[1], Q = $abc$170018$lo094).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170070 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[0], Q = $abc$170018$lo051).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170092 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[30], Q = $abc$170018$lo073).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170078 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[6], Q = $abc$170018$lo059).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170077 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[23], Q = $abc$170018$lo058).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170076 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[17], Q = $abc$170018$lo057).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170068 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[12], Q = $abc$170018$lo049).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170066 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[24], Q = $abc$170018$lo047).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170019 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[18], Q = $abc$170018$lo000).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170067 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[9], Q = $abc$170018$lo048).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170020 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[33], Q = $abc$170018$lo001).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170088 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[8], Q = $abc$170018$lo069).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170184 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[26], Q = $abc$170018$lo165).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170260 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[15], Q = $abc$170018$lo241).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170267 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[30], Q = $abc$170018$lo248).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170276 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[25], Q = $abc$170018$lo257).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170142 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[14], Q = $abc$170018$lo123).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170132 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[4], Q = $abc$170018$lo113).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170141 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[16], Q = $abc$170018$lo122).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170170 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[9], Q = $abc$170018$lo151).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170197 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[14], Q = $abc$170018$lo178).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170128 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[10], Q = $abc$170018$lo109).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170175 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[25], Q = $abc$170018$lo156).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170280 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[9], Q = $abc$170018$lo261).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170199 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[0], Q = $abc$170018$lo180).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170278 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[8], Q = $abc$170018$lo259).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170275 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[20], Q = $abc$170018$lo256).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170284 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[34], Q = $abc$170018$lo265).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170115 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[5], Q = $abc$170018$lo096).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170091 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[28], Q = $abc$170018$lo072).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170215 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[13], Q = $abc$170018$lo196).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170226 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[5], Q = $abc$170018$lo207).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170146 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[32], Q = $abc$170018$lo127).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170251 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[6], Q = $abc$170018$lo232).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170148 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[23], Q = $abc$170018$lo129).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170127 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[35], Q = $abc$170018$lo108).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170217 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[16], Q = $abc$170018$lo198).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170250 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[14], Q = $abc$170018$lo231).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170194 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[8], Q = $abc$170018$lo175).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170155 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[4], Q = $abc$170018$lo136).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170136 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[9], Q = $abc$170018$lo117).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170241 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[6], Q = $abc$170018$lo222).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170120 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[17], Q = $abc$170018$lo101).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170165 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[33], Q = $abc$170018$lo146).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170285 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[28], Q = $abc$170018$lo266).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170233 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[31], Q = $abc$170018$lo214).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170112 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[29], Q = $abc$170018$lo093).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170236 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[7], Q = $abc$170018$lo217).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170161 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[3], Q = $abc$170018$lo142).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170262 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[33], Q = $abc$170018$lo243).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170158 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[15], Q = $abc$170018$lo139).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170179 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[6], Q = $abc$170018$lo160).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170178 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[23], Q = $abc$170018$lo159).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170206 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[32], Q = $abc$170018$lo187).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170163 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[19], Q = $abc$170018$lo144).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170247 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[3], Q = $abc$170018$lo228).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170286 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[22], Q = $abc$170018$lo267).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170087 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[10], Q = $abc$170018$lo068).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170021 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[1], Q = $abc$170018$lo002).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170261 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[17], Q = $abc$170018$lo242).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170094 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[25], Q = $abc$170018$lo075).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170082 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[20], Q = $abc$170018$lo063).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170022 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[4], Q = $abc$170018$lo003).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170023 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[19], Q = $abc$170018$lo004).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170024 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[15], Q = $abc$170018$lo005).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170025 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[27], Q = $abc$170018$lo006).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170026 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[10], Q = $abc$170018$lo007).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170027 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[7], Q = $abc$170018$lo008).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170028 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[20], Q = $abc$170018$lo009).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170130 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[20], Q = $abc$170018$lo111).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170258 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[31], Q = $abc$170018$lo239).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170255 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[7], Q = $abc$170018$lo236).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170274 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[30], Q = $abc$170018$lo255).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170252 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[3], Q = $abc$170018$lo233).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170114 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[25], Q = $abc$170018$lo095).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170119 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[20], Q = $abc$170018$lo100).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170249 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[10], Q = $abc$170018$lo230).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170246 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[5], Q = $abc$170018$lo227).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170104 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[26], Q = $abc$170018$lo085).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170243 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[11], Q = $abc$170018$lo224).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170124 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[33], Q = $abc$170018$lo105).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170240 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[24], Q = $abc$170018$lo221).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170111 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[21], Q = $abc$170018$lo092).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170084 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[10], Q = $abc$170018$lo065).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170237 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[27], Q = $abc$170018$lo218).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170029 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[1], Q = $abc$170018$lo010).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170263 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[18], Q = $abc$170018$lo244).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170080 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[0], Q = $abc$170018$lo061).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170030 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[10], Q = $abc$170018$lo011).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170031 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[29], Q = $abc$170018$lo012).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170116 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[2], Q = $abc$170018$lo097).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170032 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[28], Q = $abc$170018$lo013).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170234 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[16], Q = $abc$170018$lo215).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170231 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[4], Q = $abc$170018$lo212).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170033 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[11], Q = $abc$170018$lo014).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170034 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[19], Q = $abc$170018$lo015).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170228 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[34], Q = $abc$170018$lo209).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170107 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[17], Q = $abc$170018$lo088).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170035 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[35], Q = $abc$170018$lo016).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170096 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[6], Q = $abc$170018$lo077).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170242 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[25], Q = $abc$170018$lo223).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170272 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[17], Q = $abc$170018$lo253).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170225 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[1], Q = $abc$170018$lo206).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170222 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[18], Q = $abc$170018$lo203).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170036 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[26], Q = $abc$170018$lo017).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170219 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[26], Q = $abc$170018$lo200).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170185 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[16], Q = $abc$170018$lo166).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170134 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[30], Q = $abc$170018$lo115).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170145 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[22], Q = $abc$170018$lo126).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170181 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[25], Q = $abc$170018$lo162).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170277 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[30], Q = $abc$170018$lo258).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170162 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[35], Q = $abc$170018$lo143).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170283 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[25], Q = $abc$170018$lo264).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170172 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[8], Q = $abc$170018$lo153).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170281 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[21], Q = $abc$170018$lo262).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170220 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[24], Q = $abc$170018$lo201).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170109 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[11], Q = $abc$170018$lo090).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170081 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[0], Q = $abc$170018$lo062).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170173 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[12], Q = $abc$170018$lo154).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170200 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[32], Q = $abc$170018$lo181).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170239 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[2], Q = $abc$170018$lo220).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170245 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[7], Q = $abc$170018$lo226).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170176 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[12], Q = $abc$170018$lo157).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170269 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[22], Q = $abc$170018$lo250).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170157 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[2], Q = $abc$170018$lo138).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170118 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[5], Q = $abc$170018$lo099).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170193 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[1], Q = $abc$170018$lo174).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170218 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[24], Q = $abc$170018$lo199).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170209 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[13], Q = $abc$170018$lo190).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170138 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[34], Q = $abc$170018$lo119).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170254 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[4], Q = $abc$170018$lo235).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170140 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[13], Q = $abc$170018$lo121).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170129 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[4], Q = $abc$170018$lo110).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170159 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[11], Q = $abc$170018$lo140).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170095 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[18], Q = $abc$170018$lo076).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170151 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[2], Q = $abc$170018$lo132).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170137 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[9], Q = $abc$170018$lo118).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170147 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[27], Q = $abc$170018$lo128).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170203 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[34], Q = $abc$170018$lo184).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170143 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[25], Q = $abc$170018$lo124).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170223 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[11], Q = $abc$170018$lo204).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170244 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[5], Q = $abc$170018$lo225).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170106 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[21], Q = $abc$170018$lo087).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170156 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[21], Q = $abc$170018$lo137).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170224 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[23], Q = $abc$170018$lo205).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170270 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[30], Q = $abc$170018$lo251).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170164 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[31], Q = $abc$170018$lo145).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170256 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[31], Q = $abc$170018$lo237).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170190 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[28], Q = $abc$170018$lo171).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170257 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[33], Q = $abc$170018$lo238).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170211 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[8], Q = $abc$170018$lo192).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170221 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[4], Q = $abc$170018$lo202).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170102 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[10], Q = $abc$170018$lo083).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170093 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[17], Q = $abc$170018$lo074).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170229 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[29], Q = $abc$170018$lo210).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170282 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[18], Q = $abc$170018$lo263).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170279 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[4], Q = $abc$170018$lo260).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170153 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[25], Q = $abc$170018$lo134).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170037 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[35], Q = $abc$170018$lo018).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170166 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[19], Q = $abc$170018$lo147).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170212 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[35], Q = $abc$170018$lo193).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170202 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[15], Q = $abc$170018$lo183).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170238 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[9], Q = $abc$170018$lo219).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170188 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[32], Q = $abc$170018$lo169).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170105 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[20], Q = $abc$170018$lo086).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170248 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[10], Q = $abc$170018$lo229).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170167 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[27], Q = $abc$170018$lo148).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170126 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[17], Q = $abc$170018$lo107).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170273 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[26], Q = $abc$170018$lo254).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170069 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[26], Q = $abc$170018$lo050).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170038 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[14], Q = $abc$170018$lo019).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170208 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[18], Q = $abc$170018$lo189).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170216 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[22], Q = $abc$170018$lo197).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170235 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[21], Q = $abc$170018$lo216).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170227 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[30], Q = $abc$170018$lo208).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170213 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[19], Q = $abc$170018$lo194).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170108 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[33], Q = $abc$170018$lo089).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170039 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[19], Q = $abc$170018$lo020).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170085 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[14], Q = $abc$170018$lo066).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170089 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[15], Q = $abc$170018$lo070).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170121 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[13], Q = $abc$170018$lo102).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170160 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[7], Q = $abc$170018$lo141).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170232 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[33], Q = $abc$170018$lo213).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170205 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[18], Q = $abc$170018$lo186).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170268 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[22], Q = $abc$170018$lo249).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170210 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[18], Q = $abc$170018$lo191).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170123 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[5], Q = $abc$170018$lo104).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170187 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[8], Q = $abc$170018$lo168).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170103 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[15], Q = $abc$170018$lo084).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170271 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[13], Q = $abc$170018$lo252).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170083 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[6], Q = $abc$170018$lo064).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170144 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[12], Q = $abc$170018$lo125).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170196 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[5], Q = $abc$170018$lo177).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170131 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[2], Q = $abc$170018$lo112).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170182 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[10], Q = $abc$170018$lo163).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170259 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[34], Q = $abc$170018$lo240).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170040 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[23], Q = $abc$170018$lo021).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170041 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[14], Q = $abc$170018$lo022).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170097 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[12], Q = $abc$170018$lo078).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170230 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[28], Q = $abc$170018$lo211).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170253 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[19], Q = $abc$170018$lo234).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170214 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[22], Q = $abc$170018$lo195).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170149 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[19], Q = $abc$170018$lo130).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170152 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[10], Q = $abc$170018$lo133).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170154 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[22], Q = $abc$170018$lo135).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170065 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[34], Q = $abc$170018$lo046).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170042 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[26], Q = $abc$170018$lo023).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170100 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[17], Q = $abc$170018$lo081).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170150 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[29], Q = $abc$170018$lo131).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170135 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[5], Q = $abc$170018$lo116).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170169 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[24], Q = $abc$170018$lo150).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170043 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[3], Q = $abc$170018$lo024).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170090 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[7], Q = $abc$170018$lo071).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170101 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[5], Q = $abc$170018$lo082).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170207 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[13], Q = $abc$170018$lo188).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170044 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[15], Q = $abc$170018$lo025).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170191 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[3], Q = $abc$170018$lo172).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170064 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[6], Q = $abc$170018$lo045).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170086 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[4], Q = $abc$170018$lo067).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170204 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[8], Q = $abc$170018$lo185).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170045 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[9], Q = $abc$170018$lo026).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170201 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[24], Q = $abc$170018$lo182).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170117 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[9], Q = $abc$170018$lo098).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170046 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[0], Q = $abc$170018$lo027).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170110 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[1], Q = $abc$170018$lo091).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170265 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[10], Q = $abc$170018$lo246).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170198 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[17], Q = $abc$170018$lo179).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170047 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[14], Q = $abc$170018$lo028).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170125 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[16], Q = $abc$170018$lo106).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170195 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[12], Q = $abc$170018$lo176).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170048 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[16], Q = $abc$170018$lo029).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170049 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[32], Q = $abc$170018$lo030).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170192 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[23], Q = $abc$170018$lo173).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170050 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[26], Q = $abc$170018$lo031).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170051 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[8], Q = $abc$170018$lo032).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170052 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[8], Q = $abc$170018$lo033).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170189 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[20], Q = $abc$170018$lo170).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170053 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[14], Q = $abc$170018$lo034).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170186 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[34], Q = $abc$170018$lo167).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170054 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[12], Q = $abc$170018$lo035).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170099 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[12], Q = $abc$170018$lo080).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170071 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[25], Q = $abc$170018$lo052).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170264 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[11], Q = $abc$170018$lo245).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170055 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[9], Q = $abc$170018$lo036).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170183 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[32], Q = $abc$170018$lo164).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170056 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[21], Q = $abc$170018$lo037).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170057 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[1], Q = $abc$170018$lo038).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170122 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[30], Q = $abc$170018$lo103).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170133 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[26], Q = $abc$170018$lo114).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170180 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[20], Q = $abc$170018$lo161).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170058 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[5], Q = $abc$170018$lo039).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170074 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[24], Q = $abc$170018$lo055).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170177 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[2], Q = $abc$170018$lo158).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170059 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[34], Q = $abc$170018$lo040).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170073 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[32], Q = $abc$170018$lo054).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170060 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[11], Q = $abc$170018$lo041).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170072 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[2], Q = $abc$170018$lo053).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170075 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[29], Q = $abc$170018$lo056).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170174 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[29], Q = $abc$170018$lo155).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170171 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[2], Q = $abc$170018$lo152).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170061 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[4], Q = $abc$170018$lo042).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170062 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[30], Q = $abc$170018$lo043).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170168 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[17], Q = $abc$170018$lo149).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170063 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[26], Q = $abc$170018$lo044).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170098 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[22], Q = $abc$170018$lo079).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170266 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[33], Q = $abc$170018$lo247).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170139 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[21], Q = $abc$170018$lo120).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170594 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[12], Q = $abc$170018$lo575).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170593 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[9], Q = $abc$170018$lo574).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170592 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[21], Q = $abc$170018$lo573).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170591 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[21], Q = $abc$170018$lo572).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170590 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[2], Q = $abc$170018$lo571).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170589 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[19], Q = $abc$170018$lo570).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170588 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[26], Q = $abc$170018$lo569).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170587 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[3], Q = $abc$170018$lo568).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170586 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[18], Q = $abc$170018$lo567).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170585 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[25], Q = $abc$170018$lo566).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170584 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[1], Q = $abc$170018$lo565).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170583 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[10], Q = $abc$170018$lo564).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170582 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[9], Q = $abc$170018$lo563).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170581 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[27], Q = $abc$170018$lo562).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170580 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[32], Q = $abc$170018$lo561).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170579 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[9], Q = $abc$170018$lo560).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170578 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[11], Q = $abc$170018$lo559).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170577 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[17], Q = $abc$170018$lo558).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170576 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[4], Q = $abc$170018$lo557).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170575 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[31], Q = $abc$170018$lo556).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170574 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[27], Q = $abc$170018$lo555).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170573 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[31], Q = $abc$170018$lo554).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170572 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[4], Q = $abc$170018$lo553).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170571 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[31], Q = $abc$170018$lo552).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170570 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[23], Q = $abc$170018$lo551).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170569 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[24], Q = $abc$170018$lo550).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170568 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[15], Q = $abc$170018$lo549).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170567 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[34], Q = $abc$170018$lo548).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170566 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[29], Q = $abc$170018$lo547).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170565 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[21], Q = $abc$170018$lo546).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170564 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[31], Q = $abc$170018$lo545).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170563 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[13], Q = $abc$170018$lo544).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170562 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[2], Q = $abc$170018$lo543).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170561 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[28], Q = $abc$170018$lo542).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170560 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[4], Q = $abc$170018$lo541).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170559 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[7], Q = $abc$170018$lo540).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170558 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[24], Q = $abc$170018$lo539).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170557 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[32], Q = $abc$170018$lo538).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170556 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[5], Q = $abc$170018$lo537).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170555 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[26], Q = $abc$170018$lo536).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170554 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[20], Q = $abc$170018$lo535).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170553 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[25], Q = $abc$170018$lo534).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170552 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[17], Q = $abc$170018$lo533).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170551 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[15], Q = $abc$170018$lo532).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170550 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[29], Q = $abc$170018$lo531).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170549 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[32], Q = $abc$170018$lo530).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170548 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[16], Q = $abc$170018$lo529).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170547 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[5], Q = $abc$170018$lo528).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170546 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[7], Q = $abc$170018$lo527).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170545 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[31], Q = $abc$170018$lo526).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170544 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[23], Q = $abc$170018$lo525).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170543 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[0], Q = $abc$170018$lo524).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170542 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[0], Q = $abc$170018$lo523).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170541 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[35], Q = $abc$170018$lo522).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170540 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[27], Q = $abc$170018$lo521).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170539 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[8], Q = $abc$170018$lo520).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170538 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[29], Q = $abc$170018$lo519).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170537 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[34], Q = $abc$170018$lo518).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170536 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[2], Q = $abc$170018$lo517).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170535 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[0], Q = $abc$170018$lo516).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170534 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[14], Q = $abc$170018$lo515).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170533 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[0], Q = $abc$170018$lo514).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170532 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[27], Q = $abc$170018$lo513).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170531 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[20], Q = $abc$170018$lo512).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170530 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[11], Q = $abc$170018$lo511).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170529 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[21], Q = $abc$170018$lo510).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170528 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[17], Q = $abc$170018$lo509).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170527 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[22], Q = $abc$170018$lo508).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170526 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[26], Q = $abc$170018$lo507).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170525 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[1], Q = $abc$170018$lo506).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170524 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[0], Q = $abc$170018$lo505).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170523 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[34], Q = $abc$170018$lo504).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170522 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[24], Q = $abc$170018$lo503).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170521 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[16], Q = $abc$170018$lo502).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170520 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[5], Q = $abc$170018$lo501).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170519 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[29], Q = $abc$170018$lo500).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170518 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[27], Q = $abc$170018$lo499).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170517 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[1], Q = $abc$170018$lo498).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170516 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[19], Q = $abc$170018$lo497).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170515 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[32], Q = $abc$170018$lo496).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170514 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[8], Q = $abc$170018$lo495).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170513 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[1], Q = $abc$170018$lo494).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170512 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[23], Q = $abc$170018$lo493).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170511 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[5], Q = $abc$170018$lo492).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170510 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[23], Q = $abc$170018$lo491).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170509 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[8], Q = $abc$170018$lo490).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170508 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[2], Q = $abc$170018$lo489).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170507 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[1], Q = $abc$170018$lo488).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170506 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[21], Q = $abc$170018$lo487).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170505 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[0], Q = $abc$170018$lo486).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170504 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[18], Q = $abc$170018$lo485).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170503 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[7], Q = $abc$170018$lo484).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170502 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[16], Q = $abc$170018$lo483).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170501 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[9], Q = $abc$170018$lo482).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170500 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[35], Q = $abc$170018$lo481).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170499 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[35], Q = $abc$170018$lo480).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170498 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[22], Q = $abc$170018$lo479).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170497 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[35], Q = $abc$170018$lo478).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170496 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[20], Q = $abc$170018$lo477).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170495 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[13], Q = $abc$170018$lo476).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170494 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[13], Q = $abc$170018$lo475).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170493 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[8], Q = $abc$170018$lo474).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170492 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[18], Q = $abc$170018$lo473).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170491 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[0], Q = $abc$170018$lo472).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170490 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[33], Q = $abc$170018$lo471).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170489 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[18], Q = $abc$170018$lo470).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170488 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[32], Q = $abc$170018$lo469).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170487 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[24], Q = $abc$170018$lo468).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170486 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[28], Q = $abc$170018$lo467).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170485 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[29], Q = $abc$170018$lo466).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170484 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[1], Q = $abc$170018$lo465).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170483 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[13], Q = $abc$170018$lo464).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170482 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[20], Q = $abc$170018$lo463).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170481 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[0], Q = $abc$170018$lo462).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170480 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[31], Q = $abc$170018$lo461).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170479 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[11], Q = $abc$170018$lo460).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170478 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[5], Q = $abc$170018$lo459).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170477 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[18], Q = $abc$170018$lo458).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170476 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[15], Q = $abc$170018$lo457).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170475 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[28], Q = $abc$170018$lo456).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170474 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[33], Q = $abc$170018$lo455).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170473 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[7], Q = $abc$170018$lo454).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170472 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[7], Q = $abc$170018$lo453).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170471 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[32], Q = $abc$170018$lo452).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170470 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[2], Q = $abc$170018$lo451).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170469 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[24], Q = $abc$170018$lo450).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170468 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[17], Q = $abc$170018$lo449).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170467 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[30], Q = $abc$170018$lo448).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170466 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[6], Q = $abc$170018$lo447).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170465 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[24], Q = $abc$170018$lo446).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170464 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[13], Q = $abc$170018$lo445).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170463 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[23], Q = $abc$170018$lo444).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170462 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[35], Q = $abc$170018$lo443).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170461 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[3], Q = $abc$170018$lo442).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170460 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[13], Q = $abc$170018$lo441).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170459 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[20], Q = $abc$170018$lo440).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170458 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[3], Q = $abc$170018$lo439).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170457 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[9], Q = $abc$170018$lo438).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170456 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[28], Q = $abc$170018$lo437).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170455 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[12], Q = $abc$170018$lo436).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170454 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[6], Q = $abc$170018$lo435).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170453 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[3], Q = $abc$170018$lo434).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170452 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[33], Q = $abc$170018$lo433).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170451 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[18], Q = $abc$170018$lo432).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170450 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[4], Q = $abc$170018$lo431).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170449 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[30], Q = $abc$170018$lo430).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170448 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[15], Q = $abc$170018$lo429).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170447 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[11], Q = $abc$170018$lo428).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170446 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[11], Q = $abc$170018$lo427).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170445 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[20], Q = $abc$170018$lo426).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170444 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[12], Q = $abc$170018$lo425).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170443 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[30], Q = $abc$170018$lo424).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170442 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[13], Q = $abc$170018$lo423).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170441 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[12], Q = $abc$170018$lo422).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170440 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[31], Q = $abc$170018$lo421).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170439 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[20], Q = $abc$170018$lo420).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170438 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[21], Q = $abc$170018$lo419).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170437 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[32], Q = $abc$170018$lo418).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170436 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[15], Q = $abc$170018$lo417).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170435 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[17], Q = $abc$170018$lo416).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170434 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[3], Q = $abc$170018$lo415).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170433 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[12], Q = $abc$170018$lo414).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170432 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[23], Q = $abc$170018$lo413).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170431 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[19], Q = $abc$170018$lo412).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170430 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[12], Q = $abc$170018$lo411).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170429 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[35], Q = $abc$170018$lo410).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170428 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[1], Q = $abc$170018$lo409).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170427 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[29], Q = $abc$170018$lo408).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170426 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[16], Q = $abc$170018$lo407).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170425 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[11], Q = $abc$170018$lo406).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170424 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[26], Q = $abc$170018$lo405).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170423 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[16], Q = $abc$170018$lo404).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170422 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[28], Q = $abc$170018$lo403).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170421 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[34], Q = $abc$170018$lo402).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170420 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[30], Q = $abc$170018$lo401).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170419 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[27], Q = $abc$170018$lo400).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170418 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[28], Q = $abc$170018$lo399).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170417 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[6], Q = $abc$170018$lo398).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170416 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[16], Q = $abc$170018$lo397).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170415 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[25], Q = $abc$170018$lo396).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170414 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[33], Q = $abc$170018$lo395).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170413 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[8], Q = $abc$170018$lo394).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170412 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[30], Q = $abc$170018$lo393).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170411 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[28], Q = $abc$170018$lo392).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170410 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[29], Q = $abc$170018$lo391).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170409 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[27], Q = $abc$170018$lo390).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170408 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[8], Q = $abc$170018$lo389).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170407 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[11], Q = $abc$170018$lo388).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170406 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[16], Q = $abc$170018$lo387).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170405 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[35], Q = $abc$170018$lo386).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170404 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[6], Q = $abc$170018$lo385).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170403 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[31], Q = $abc$170018$lo384).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170402 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[12], Q = $abc$170018$lo383).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170401 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[15], Q = $abc$170018$lo382).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170400 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[10], Q = $abc$170018$lo381).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170399 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[13], Q = $abc$170018$lo380).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170398 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[33], Q = $abc$170018$lo379).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170397 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[6], Q = $abc$170018$lo378).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170396 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[29], Q = $abc$170018$lo377).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170395 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[12], Q = $abc$170018$lo376).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170394 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[6], Q = $abc$170018$lo375).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170393 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[7], Q = $abc$170018$lo374).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170392 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[25], Q = $abc$170018$lo373).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170391 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[7], Q = $abc$170018$lo372).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170390 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[21], Q = $abc$170018$lo371).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170389 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[29], Q = $abc$170018$lo370).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170388 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[13], Q = $abc$170018$lo369).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170387 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[30], Q = $abc$170018$lo368).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170386 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[5], Q = $abc$170018$lo367).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170385 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[29], Q = $abc$170018$lo366).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170384 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[22], Q = $abc$170018$lo365).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170383 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[8], Q = $abc$170018$lo364).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170382 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[33], Q = $abc$170018$lo363).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170381 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[28], Q = $abc$170018$lo362).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170380 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[17], Q = $abc$170018$lo361).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170379 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[30], Q = $abc$170018$lo360).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170378 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[25], Q = $abc$170018$lo359).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170377 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[33], Q = $abc$170018$lo358).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170376 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[1], Q = $abc$170018$lo357).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170375 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[34], Q = $abc$170018$lo356).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170374 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[28], Q = $abc$170018$lo355).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170373 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[14], Q = $abc$170018$lo354).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170372 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[16], Q = $abc$170018$lo353).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170371 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[27], Q = $abc$170018$lo352).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170370 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[22], Q = $abc$170018$lo351).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170369 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[14], Q = $abc$170018$lo350).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170368 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[34], Q = $abc$170018$lo349).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170367 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[9], Q = $abc$170018$lo348).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170366 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[35], Q = $abc$170018$lo347).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170365 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[18], Q = $abc$170018$lo346).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170364 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[27], Q = $abc$170018$lo345).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170363 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[22], Q = $abc$170018$lo344).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170362 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[27], Q = $abc$170018$lo343).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170361 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[7], Q = $abc$170018$lo342).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170360 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[0], Q = $abc$170018$lo341).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170359 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[14], Q = $abc$170018$lo340).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170358 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[33], Q = $abc$170018$lo339).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170357 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[4], Q = $abc$170018$lo338).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170356 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[28], Q = $abc$170018$lo337).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170355 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[14], Q = $abc$170018$lo336).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170354 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[15], Q = $abc$170018$lo335).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170353 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[26], Q = $abc$170018$lo334).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170352 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[34], Q = $abc$170018$lo333).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170351 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[0], Q = $abc$170018$lo332).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170350 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[6], Q = $abc$170018$lo331).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170349 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[2], Q = $abc$170018$lo330).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170348 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[6], Q = $abc$170018$lo329).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170347 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[18], Q = $abc$170018$lo328).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170346 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[20], Q = $abc$170018$lo327).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170345 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[2], Q = $abc$170018$lo326).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170344 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[31], Q = $abc$170018$lo325).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170343 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[3], Q = $abc$170018$lo324).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170342 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[35], Q = $abc$170018$lo323).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170341 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[34], Q = $abc$170018$lo322).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170340 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[1], Q = $abc$170018$lo321).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170339 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[19], Q = $abc$170018$lo320).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170338 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[24], Q = $abc$170018$lo319).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170337 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[23], Q = $abc$170018$lo318).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170336 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[31], Q = $abc$170018$lo317).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170335 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[19], Q = $abc$170018$lo316).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170334 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[16], Q = $abc$170018$lo315).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170333 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[3], Q = $abc$170018$lo314).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170332 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[13], Q = $abc$170018$lo313).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170331 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[24], Q = $abc$170018$lo312).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170330 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[4], Q = $abc$170018$lo311).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170329 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[21], Q = $abc$170018$lo310).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170328 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[3], Q = $abc$170018$lo309).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170327 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[25], Q = $abc$170018$lo308).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170326 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[10], Q = $abc$170018$lo307).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170325 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[22], Q = $abc$170018$lo306).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170324 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[14], Q = $abc$170018$lo305).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170323 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[32], Q = $abc$170018$lo304).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170322 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[35], Q = $abc$170018$lo303).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170321 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[10], Q = $abc$170018$lo302).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170320 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[14], Q = $abc$170018$lo301).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170319 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[3], Q = $abc$170018$lo300).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170318 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[22], Q = $abc$170018$lo299).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170317 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[9], Q = $abc$170018$lo298).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170316 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[22], Q = $abc$170018$lo297).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170315 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[0], Q = $abc$170018$lo296).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170314 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[32], Q = $abc$170018$lo295).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170313 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[3], Q = $abc$170018$lo294).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170312 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[7], Q = $abc$170018$lo293).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170311 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[11], Q = $abc$170018$lo292).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170310 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[15], Q = $abc$170018$lo291).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170309 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[19], Q = $abc$170018$lo290).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170308 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[23], Q = $abc$170018$lo289).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170307 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[27], Q = $abc$170018$lo288).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170306 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[31], Q = $abc$170018$lo287).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170305 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[35], Q = $abc$170018$lo286).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170304 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[3], Q = $abc$170018$lo285).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170303 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[7], Q = $abc$170018$lo284).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170302 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[11], Q = $abc$170018$lo283).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170301 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[15], Q = $abc$170018$lo282).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170300 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[19], Q = $abc$170018$lo281).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170299 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[23], Q = $abc$170018$lo280).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170298 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[27], Q = $abc$170018$lo279).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170297 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[28], Q = $abc$170018$lo278).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170296 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[6], Q = $abc$170018$lo277).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170295 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[24], Q = $abc$170018$lo276).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170294 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[14], Q = $abc$170018$lo275).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170293 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[10], Q = $abc$170018$lo274).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170292 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[21], Q = $abc$170018$lo273).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170291 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[23], Q = $abc$170018$lo272).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170290 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[19], Q = $abc$170018$lo271).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170289 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[16], Q = $abc$170018$lo270).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170288 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[2], Q = $abc$170018$lo269).
Adding EN signal on $abc$170018$auto$blifparse.cc:362:parse_blif$170287 ($_DFF_P_) from module hmac (D = $abc$170018$abc$168734$abc$146525$abc$125300$abc$107740$u_msg_fifo.wdata[26], Q = $abc$170018$lo268).

yosys> opt_clean

3.154. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..
Removed 579 unused cells and 85869 unused wires.
<suppressed ~862 debug messages>

yosys> opt_expr

3.155. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.

yosys> opt_muxtree

3.156. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.157. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
Performed a total of 0 changes.

yosys> opt_merge

3.158. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
Removed a total of 0 cells.

yosys> opt_share

3.159. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.160. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.161. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..

yosys> opt_expr

3.162. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.
MAX OPT ITERATION = 2

yosys> bmuxmap

3.163. Executing BMUXMAP pass.

yosys> demuxmap

3.164. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> abc -script /tmp/yosys_PRMsrG/abc_tmp_1.scr

3.165. Executing ABC pass (technology mapping using ABC).

3.165.1. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Extracted 15626 gates and 18386 wires to a netlist network with 2760 inputs and 1829 outputs.

3.165.1.1. Executing ABC.
DE:   #PIs = 2760  #Luts =  4562  Max Lvl =  46  Avg Lvl =  15.01  [   0.83 sec. at Pass 0]
DE:   #PIs = 2760  #Luts =  3810  Max Lvl =  36  Avg Lvl =  11.32  [  45.26 sec. at Pass 1]
DE:   #PIs = 2760  #Luts =  3716  Max Lvl =  31  Avg Lvl =  11.95  [  11.14 sec. at Pass 2]
DE:   #PIs = 2760  #Luts =  3711  Max Lvl =  29  Avg Lvl =  11.37  [  16.98 sec. at Pass 3]
DE:   #PIs = 2760  #Luts =  3644  Max Lvl =  30  Avg Lvl =  12.75  [  11.29 sec. at Pass 4]
DE:   #PIs = 2760  #Luts =  3644  Max Lvl =  30  Avg Lvl =  12.75  [  21.16 sec. at Pass 5]
DE:   #PIs = 2760  #Luts =  3636  Max Lvl =  31  Avg Lvl =  11.74  [  15.13 sec. at Pass 6]
DE:   #PIs = 2760  #Luts =  3635  Max Lvl =  29  Avg Lvl =  13.12  [  22.04 sec. at Pass 7]
DE:   #PIs = 2760  #Luts =  3634  Max Lvl =  31  Avg Lvl =  11.85  [  15.53 sec. at Pass 8]
DE:   #PIs = 2760  #Luts =  3626  Max Lvl =  28  Avg Lvl =  12.03  [  25.24 sec. at Pass 9]
DE:   #PIs = 2760  #Luts =  3626  Max Lvl =  28  Avg Lvl =  12.03  [  17.32 sec. at Pass 10]
DE:   #PIs = 2760  #Luts =  3622  Max Lvl =  27  Avg Lvl =  11.49  [  19.75 sec. at Pass 11]
DE:   #PIs = 2760  #Luts =  3614  Max Lvl =  30  Avg Lvl =  12.31  [  11.99 sec. at Pass 12]
DE:   #PIs = 2760  #Luts =  3614  Max Lvl =  30  Avg Lvl =  12.31  [  22.05 sec. at Pass 13]
DE:   #PIs = 2760  #Luts =  3604  Max Lvl =  28  Avg Lvl =  11.63  [   2.43 sec. at Pass 14]

yosys> opt_expr

3.166. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.

yosys> opt_merge -nomux

3.167. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.168. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.169. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
Performed a total of 0 changes.

yosys> opt_merge

3.170. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
Removed a total of 0 cells.

yosys> opt_share

3.171. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.172. Executing OPT_DFF pass (perform DFF optimizations).
Handling never-active EN on $abc$153815$auto$blifparse.cc:362:parse_blif$153816 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $abc$153319$auto$blifparse.cc:362:parse_blif$153320 ($_DFFE_PN0P_) from module hmac (removing D path).
Removing always-active EN on $abc$157463$auto$blifparse.cc:362:parse_blif$157466 ($_DFFE_PN0P_) from module hmac.
Removing always-active EN on $abc$157463$auto$blifparse.cc:362:parse_blif$157465 ($_DFFE_PN0P_) from module hmac.
Removing always-active EN on $abc$157463$auto$blifparse.cc:362:parse_blif$157464 ($_DFFE_PN0P_) from module hmac.
Handling never-active EN on $abc$152632$auto$blifparse.cc:362:parse_blif$152633 ($_DFFE_PN0P_) from module hmac (removing D path).
Handling never-active EN on $abc$157445$auto$blifparse.cc:362:parse_blif$157449 ($_DFFE_PP_) from module hmac (removing D path).
Handling never-active EN on $abc$157445$auto$blifparse.cc:362:parse_blif$157448 ($_DFFE_PP_) from module hmac (removing D path).
Handling never-active EN on $abc$157445$auto$blifparse.cc:362:parse_blif$157447 ($_DFFE_PP_) from module hmac (removing D path).
Handling never-active EN on $abc$157445$auto$blifparse.cc:362:parse_blif$157446 ($_DFFE_PP_) from module hmac (removing D path).
Handling never-active EN on $abc$157127$auto$blifparse.cc:362:parse_blif$157131 ($_DFFE_PP_) from module hmac (removing D path).
Handling never-active EN on $abc$157127$auto$blifparse.cc:362:parse_blif$157130 ($_DFFE_PP_) from module hmac (removing D path).
Handling never-active EN on $abc$157127$auto$blifparse.cc:362:parse_blif$157129 ($_DFFE_PP_) from module hmac (removing D path).
Handling never-active EN on $abc$157127$auto$blifparse.cc:362:parse_blif$157128 ($_DFFE_PP_) from module hmac (removing D path).
Setting constant 0-bit at position 0 on $abc$152632$auto$blifparse.cc:362:parse_blif$152633 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $abc$153319$auto$blifparse.cc:362:parse_blif$153320 ($_DLATCH_N_) from module hmac.
Setting constant 0-bit at position 0 on $abc$153815$auto$blifparse.cc:362:parse_blif$153816 ($_DLATCH_N_) from module hmac.

yosys> opt_clean

3.173. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..
Removed 7 unused cells and 17496 unused wires.
<suppressed ~84 debug messages>

yosys> opt_expr

3.174. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.

yosys> opt_muxtree

3.175. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.176. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
Performed a total of 0 changes.

yosys> opt_merge

3.177. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

yosys> opt_share

3.178. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.179. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.180. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.181. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.

yosys> opt_muxtree

3.182. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.183. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
Performed a total of 0 changes.

yosys> opt_merge

3.184. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
Removed a total of 0 cells.

yosys> opt_share

3.185. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.186. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.187. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..

yosys> opt_expr

3.188. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.
MAX OPT ITERATION = 3

yosys> opt_ffinv

3.189. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 3 inverters.

yosys> stat

3.190. Printing statistics.

=== hmac ===

   Number of wires:               6807
   Number of wire bits:          22637
   Number of public wires:        1588
   Number of public wire bits:   16311
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               6259
     $_DFFE_PN0N_                    1
     $_DFFE_PN0P_                 1635
     $_DFFE_PN1P_                    1
     $_DFFE_PN_                    576
     $_DFFE_PP_                     12
     $_DFF_PN0_                     92
     $_DFF_PN1_                      2
     $lut                         3588
     adder_carry                   352


yosys> shregmap -minlen 8 -maxlen 20

3.191. Executing SHREGMAP pass (map shift registers).
Converted 0 dff cells into 0 shift registers.

yosys> dfflegalize -cell $_DFF_?_ 0 -cell $_DFF_???_ 0 -cell $_DFFE_????_ 0 -cell $_DFFSR_???_ 0 -cell $_DFFSRE_????_ 0 -cell $_DLATCHSR_PPP_ 0

3.192. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

yosys> stat

3.193. Printing statistics.

=== hmac ===

   Number of wires:               6807
   Number of wire bits:          22637
   Number of public wires:        1588
   Number of public wire bits:   16311
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               6259
     $_DFFE_PN0N_                    1
     $_DFFE_PN0P_                 1635
     $_DFFE_PN1P_                    1
     $_DFFE_PP0N_                  576
     $_DFFE_PP0P_                   12
     $_DFF_PN0_                     92
     $_DFF_PN1_                      2
     $lut                         3588
     adder_carry                   352


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/ffs_map.v

3.194. Executing TECHMAP pass (map to technology primitives).

3.194.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.194.2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFSR_PNP_'.
Generating RTLIL representation for module `\$_DFFSR_PNN_'.
Generating RTLIL representation for module `\$_DFFSR_PPN_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_NNP_'.
Generating RTLIL representation for module `\$_DFFSR_NNN_'.
Generating RTLIL representation for module `\$_DFFSR_NPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPP_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPP_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNN_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Successfully finished Verilog frontend.

3.194.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $lut.
Using template \$_DFFE_PN0P_ for cells of type $_DFFE_PN0P_.
Using template \$_DFFE_PN0N_ for cells of type $_DFFE_PN0N_.
Using template \$_DFF_PN0_ for cells of type $_DFF_PN0_.
Using template \$_DFF_PN1_ for cells of type $_DFF_PN1_.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using template \$_DFFE_PP0N_ for cells of type $_DFFE_PP0N_.
Using template \$_DFFE_PN1P_ for cells of type $_DFFE_PN1P_.
Using extmapper simplemap for cells of type $logic_not.
No more expansions possible.
<suppressed ~7208 debug messages>

yosys> opt_expr -mux_undef

3.195. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.
<suppressed ~97169 debug messages>

yosys> simplemap

3.196. Executing SIMPLEMAP pass (map simple cells to gate primitives).

yosys> opt_expr

3.197. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.

yosys> opt_merge

3.198. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
<suppressed ~48507 debug messages>
Removed a total of 16169 cells.

yosys> opt_dff -nodffe -nosdff

3.199. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.200. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..
Removed 3 unused cells and 20542 unused wires.
<suppressed ~4 debug messages>

yosys> opt_expr

3.201. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.
<suppressed ~2945 debug messages>

yosys> opt_merge -nomux

3.202. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
<suppressed ~102 debug messages>
Removed a total of 34 cells.

yosys> opt_muxtree

3.203. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.204. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
Performed a total of 0 changes.

yosys> opt_merge

3.205. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
Removed a total of 0 cells.

yosys> opt_share

3.206. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.207. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.208. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..
Removed 0 unused cells and 860 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.209. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.
MAX OPT ITERATION = 1

yosys> abc -script /tmp/yosys_PRMsrG/abc_tmp_2.scr

3.210. Executing ABC pass (technology mapping using ABC).

3.210.1. Extracting gate netlist of module `\hmac' to `<abc-temp-dir>/input.blif'..
Extracted 16173 gates and 18922 wires to a netlist network with 2747 inputs and 1815 outputs.

3.210.1.1. Executing ABC.
DE:   #PIs = 2747  #Luts =  3614  Max Lvl =  29  Avg Lvl =  12.27  [   1.33 sec. at Pass 0]
DE:   #PIs = 2747  #Luts =  3614  Max Lvl =  29  Avg Lvl =  12.27  [  50.30 sec. at Pass 1]
DE:   #PIs = 2747  #Luts =  3583  Max Lvl =  29  Avg Lvl =  12.29  [  10.17 sec. at Pass 2]
DE:   #PIs = 2747  #Luts =  3583  Max Lvl =  29  Avg Lvl =  12.29  [  17.10 sec. at Pass 3]
DE:   #PIs = 2747  #Luts =  3581  Max Lvl =  30  Avg Lvl =  11.36  [  10.45 sec. at Pass 4]
DE:   #PIs = 2747  #Luts =  3581  Max Lvl =  30  Avg Lvl =  11.36  [  20.94 sec. at Pass 5]
DE:   #PIs = 2747  #Luts =  3581  Max Lvl =  30  Avg Lvl =  11.36  [  17.24 sec. at Pass 6]
DE:   #PIs = 2747  #Luts =  3579  Max Lvl =  27  Avg Lvl =  11.22  [  27.03 sec. at Pass 7]
DE:   #PIs = 2747  #Luts =  3579  Max Lvl =  27  Avg Lvl =  11.22  [  15.17 sec. at Pass 8]
DE:   #PIs = 2747  #Luts =  3579  Max Lvl =  27  Avg Lvl =  11.22  [  24.13 sec. at Pass 9]
DE:   #PIs = 2747  #Luts =  3578  Max Lvl =  28  Avg Lvl =  11.71  [  18.14 sec. at Pass 10]
DE:   #PIs = 2747  #Luts =  3576  Max Lvl =  29  Avg Lvl =  11.07  [  23.15 sec. at Pass 11]
DE:   #PIs = 2747  #Luts =  3569  Max Lvl =  30  Avg Lvl =  13.66  [  18.05 sec. at Pass 12]
DE:   #PIs = 2747  #Luts =  3569  Max Lvl =  30  Avg Lvl =  13.66  [  23.28 sec. at Pass 13]
DE:   #PIs = 2747  #Luts =  3563  Max Lvl =  31  Avg Lvl =  11.26  [   4.48 sec. at Pass 14]

yosys> opt_expr

3.211. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.

yosys> opt_merge -nomux

3.212. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

yosys> opt_muxtree

3.213. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \hmac..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.214. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \hmac.
Performed a total of 0 changes.

yosys> opt_merge

3.215. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\hmac'.
Removed a total of 0 cells.

yosys> opt_share

3.216. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.217. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.218. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..
Removed 0 unused cells and 14715 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.219. Executing OPT_EXPR pass (perform const folding).
Optimizing module hmac.
MAX OPT ITERATION = 1

yosys> hierarchy -check

3.220. Executing HIERARCHY pass (managing design hierarchy).

3.220.1. Analyzing design hierarchy..
Top module:  \hmac

3.220.2. Analyzing design hierarchy..
Top module:  \hmac
Removed 0 unused modules.

yosys> stat

3.221. Printing statistics.

=== hmac ===

   Number of wires:               6780
   Number of wire bits:          22610
   Number of public wires:        1588
   Number of public wire bits:   16311
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               6233
     $lut                         3562
     adder_carry                   352
     dffsre                       2319


yosys> opt_clean -purge

3.222. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \hmac..
Removed 0 unused cells and 1514 unused wires.
<suppressed ~1514 debug messages>

yosys> write_verilog -noattr -nohex synthesized.v

3.223. Executing Verilog backend.
Dumping module `\hmac'.

Warnings: 783 unique messages, 783 total
End of script. Logfile hash: f2245ea9e9, CPU: user 233.59s system 4.47s, MEM: 318.19 MB peak
Yosys 0.18+10 (git sha1 c98b0e94e, gcc 9.4.0 -fPIC -Os)
Time spent: 93% 6x abc (3198 sec), 2% 34x opt_dff (99 sec), ...
real 866.79
user 3186.45
sys 216.92
