{"vcs1":{"timestamp_begin":1747653236.324564746, "rt":8.57, "ut":8.68, "st":0.61}}
{"vcselab":{"timestamp_begin":1747653244.970017131, "rt":0.37, "ut":0.24, "st":0.12}}
{"link":{"timestamp_begin":1747653245.391588330, "rt":0.43, "ut":0.19, "st":0.23}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747653235.699902481}
{"VCS_COMP_START_TIME": 1747653235.699902481}
{"VCS_COMP_END_TIME": 1747653245.961521414}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 483948}}
{"vcselab": {"peak_mem": 183884}}
