INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_p2s_transmitter/project_p2s_transmitter.srcs/sources_1/new/transmitter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmitter
WARNING: [VRFC 10-3676] redeclaration of ansi port 'TxD' is not allowed [D:/project_p2s_transmitter/project_p2s_transmitter.srcs/sources_1/new/transmitter.v:38]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project_p2s_transmitter/project_p2s_transmitter.srcs/sim_1/new/transmitter_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module serial_sender_tb
