# simplified-mips-pipeline
A synthesizable simplified MIPS written in System Verilog
