set ::env(PDK) "sky130A"
set ::env(PDKPATH) "/root/.volare/sky130A"
set ::env(STD_CELL_LIBRARY) "sky130_fd_sc_hd"
set ::env(SCLPATH) "/root/.volare/sky130A/sky130_fd_sc_hd"
set ::env(DESIGN_DIR) "/openlane/designs/register_file"
set ::env(//) "Technology-Specific Configs"
set ::env(DESIGN_NAME) "register_file"
set ::env(VERILOG_FILES) "/openlane/designs/register_file/src/register_file.v /openlane/designs/register_file/src/alu.v"
set ::env(CLOCK_PERIOD) "10"
set ::env(CLOCK_PORT) "clk"
set ::env(PNR_SDC_FILE) "/openlane/designs/register_file/src/register_file.sdc"
set ::env(SIGNOFF_SDC_FILE) "/openlane/designs/register_file/src/register_file.sdc"
set ::env(PL_RANDOM_GLB_PLACEMENT) "1"
set ::env(FP_SIZING) "relative"
set ::env(PL_TARGET_DENSITY) "0.75"
set ::env(FP_PDN_AUTO_ADJUST) "0"
set ::env(FP_PDN_VPITCH) "25"
set ::env(FP_PDN_HPITCH) "25"
set ::env(FP_PDN_VOFFSET) "5"
set ::env(FP_PDN_HOFFSET) "5"
set ::env(DIODE_INSERTION_STRATEGY) "3"
set ::env(FP_PIN_ORDER_CFG) "/openlane/designs/register_file/pin_order.cfg"
set ::env(FP_CORE_AREA) "5000000"
set ::env(FP_CORE_UTIL) "1"
