1. interface -- some FPGA address; open-sockets 


distribution of latency -- wider.
different batches.
latency per 
predicatibily