<stg><name>cnn</name>


<trans_list>

<trans id="209" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln304" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln319" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="4" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln319" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="6" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="225" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="226" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="227" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="228" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="229" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="230" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="231" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="232" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="233" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="234" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="235" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="236" from="24" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="25" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="32">
<![CDATA[
entry:0 %i0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %kernel_output, void @empty_16, i32 0, i32 0, void @empty_10, i32 64, i32 0, void @empty_9, void @empty_7, void @empty_10, i32 16, i32 16, i32 16, i32 16, void @empty_10, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %kernel_weight, void @empty_16, i32 0, i32 0, void @empty_10, i32 64, i32 0, void @empty_8, void @empty_7, void @empty_10, i32 16, i32 16, i32 16, i32 16, void @empty_10, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %kernel_input, void @empty_16, i32 0, i32 0, void @empty_10, i32 64, i32 0, void @empty_6, void @empty_7, void @empty_10, i32 16, i32 16, i32 16, i32 16, void @empty_10, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:4 %voutput_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %voutput

]]></Node>
<StgValue><ssdm name="voutput_read"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:5 %vweight_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %vweight

]]></Node>
<StgValue><ssdm name="vweight_read"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:6 %vinput_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %vinput

]]></Node>
<StgValue><ssdm name="vinput_read"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:7 %store_ln304 = store i5 0, i5 %i0

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
entry:8 %br_ln304 = br void %VITIS_LOOP_319_2

]]></Node>
<StgValue><ssdm name="br_ln304"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
VITIS_LOOP_319_2:0 %i0_1 = load i5 %i0

]]></Node>
<StgValue><ssdm name="i0_1"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_319_2:1 %icmp_ln304 = icmp_eq  i5 %i0_1, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln304"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_319_2:2 %i0_2 = add i5 %i0_1, i5 1

]]></Node>
<StgValue><ssdm name="i0_2"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_319_2:3 %br_ln304 = br i1 %icmp_ln304, void %VITIS_LOOP_319_2.split, void %for.end63

]]></Node>
<StgValue><ssdm name="br_ln304"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln304" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="5">
<![CDATA[
VITIS_LOOP_319_2.split:0 %trunc_ln304 = trunc i5 %i0_1

]]></Node>
<StgValue><ssdm name="trunc_ln304"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln304" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="64" op_4_bw="4">
<![CDATA[
VITIS_LOOP_319_2.split:3 %call_ln311 = call void @load_weight_S0, i32 %weight, i32 %kernel_weight, i64 %vweight_read, i4 %trunc_ln304

]]></Node>
<StgValue><ssdm name="call_ln311"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln304" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="512" op_18_bw="64" op_19_bw="4">
<![CDATA[
VITIS_LOOP_319_2.split:4 %call_ln318 = call void @load_output_S0, i32 %output_0, i32 %output_1, i32 %output_2, i32 %output_3, i32 %output_4, i32 %output_5, i32 %output_6, i32 %output_7, i32 %output_8, i32 %output_9, i32 %output_10, i32 %output_11, i32 %output_12, i32 %output_13, i32 %output_14, i32 %output_15, i512 %kernel_output, i64 %voutput_read, i4 %trunc_ln304

]]></Node>
<StgValue><ssdm name="call_ln318"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln304" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0">
<![CDATA[
for.end63:0 %ret_ln364 = ret

]]></Node>
<StgValue><ssdm name="ret_ln364"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_319_2.split:1 %speclooptripcount_ln304 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln304"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_319_2.split:2 %specloopname_ln304 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln304"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="64" op_4_bw="4">
<![CDATA[
VITIS_LOOP_319_2.split:3 %call_ln311 = call void @load_weight_S0, i32 %weight, i32 %kernel_weight, i64 %vweight_read, i4 %trunc_ln304

]]></Node>
<StgValue><ssdm name="call_ln311"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="512" op_18_bw="64" op_19_bw="4">
<![CDATA[
VITIS_LOOP_319_2.split:4 %call_ln318 = call void @load_output_S0, i32 %output_0, i32 %output_1, i32 %output_2, i32 %output_3, i32 %output_4, i32 %output_5, i32 %output_6, i32 %output_7, i32 %output_8, i32 %output_9, i32 %output_10, i32 %output_11, i32 %output_12, i32 %output_13, i32 %output_14, i32 %output_15, i512 %kernel_output, i64 %voutput_read, i4 %trunc_ln304

]]></Node>
<StgValue><ssdm name="call_ln318"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_319_2.split:5 %br_ln319 = br void %VITIS_LOOP_328_3

]]></Node>
<StgValue><ssdm name="br_ln319"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
VITIS_LOOP_328_3:0 %j = phi i9 %add_ln319, void %for.inc58, i9 0, void %VITIS_LOOP_319_2.split

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_328_3:1 %icmp_ln319 = icmp_eq  i9 %j, i9 256

]]></Node>
<StgValue><ssdm name="icmp_ln319"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
VITIS_LOOP_328_3:2 %add_ln319 = add i9 %j, i9 1

]]></Node>
<StgValue><ssdm name="add_ln319"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_328_3:3 %br_ln319 = br i1 %icmp_ln319, void %VITIS_LOOP_328_3.split, void %for.inc61

]]></Node>
<StgValue><ssdm name="br_ln319"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln319" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="9">
<![CDATA[
VITIS_LOOP_328_3.split:3 %trunc_ln326 = trunc i9 %j

]]></Node>
<StgValue><ssdm name="trunc_ln326"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln319" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="128" op_6_bw="64" op_7_bw="8">
<![CDATA[
VITIS_LOOP_328_3.split:4 %call_ln326 = call void @load_input_S0, i32 %input_0, i32 %input_1, i32 %input_2, i32 %input_3, i128 %kernel_input, i64 %vinput_read, i8 %trunc_ln326

]]></Node>
<StgValue><ssdm name="call_ln326"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln319" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="512" op_18_bw="64" op_19_bw="4" op_20_bw="0" op_21_bw="0">
<![CDATA[
for.inc61:0 %call_ln362 = call void @store_output_S0, i32 %output_0, i32 %output_1, i32 %output_2, i32 %output_3, i32 %output_4, i32 %output_5, i32 %output_6, i32 %output_7, i32 %output_8, i32 %output_9, i32 %output_10, i32 %output_11, i32 %output_12, i32 %output_13, i32 %output_14, i32 %output_15, i512 %kernel_output, i64 %voutput_read, i4 %trunc_ln304

]]></Node>
<StgValue><ssdm name="call_ln362"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln319" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc61:1 %store_ln304 = store i5 %i0_2, i5 %i0

]]></Node>
<StgValue><ssdm name="store_ln304"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="14" op_0_bw="9">
<![CDATA[
VITIS_LOOP_328_3.split:0 %zext_ln319 = zext i9 %j

]]></Node>
<StgValue><ssdm name="zext_ln319"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_328_3.split:1 %speclooptripcount_ln319 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln319"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_328_3.split:2 %specloopname_ln319 = specloopname void @_ssdm_op_SpecLoopName, void @empty_17

]]></Node>
<StgValue><ssdm name="specloopname_ln319"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="128" op_6_bw="64" op_7_bw="8">
<![CDATA[
VITIS_LOOP_328_3.split:4 %call_ln326 = call void @load_input_S0, i32 %input_0, i32 %input_1, i32 %input_2, i32 %input_3, i128 %kernel_input, i64 %vinput_read, i8 %trunc_ln326

]]></Node>
<StgValue><ssdm name="call_ln326"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_328_3.split:5 %br_ln328 = br void %VITIS_LOOP_329_4

]]></Node>
<StgValue><ssdm name="br_ln328"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="61" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
VITIS_LOOP_329_4:0 %i1 = phi i5 %add_ln328, void %VITIS_LOOP_329_4.split, i5 0, void %VITIS_LOOP_328_3.split

]]></Node>
<StgValue><ssdm name="i1"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_329_4:1 %icmp_ln328 = icmp_eq  i5 %i1, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln328"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
VITIS_LOOP_329_4:2 %add_ln328 = add i5 %i1, i5 1

]]></Node>
<StgValue><ssdm name="add_ln328"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_329_4:3 %br_ln328 = br i1 %icmp_ln328, void %VITIS_LOOP_329_4.split, void %for.inc58

]]></Node>
<StgValue><ssdm name="br_ln328"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="13" op_0_bw="13" op_1_bw="5" op_2_bw="8">
<![CDATA[
VITIS_LOOP_329_4.split:0 %tmp_9 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i5.i8, i5 %i1, i8 0

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="14" op_0_bw="13">
<![CDATA[
VITIS_LOOP_329_4.split:1 %tmp_9_cast = zext i13 %tmp_9

]]></Node>
<StgValue><ssdm name="tmp_9_cast"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
VITIS_LOOP_329_4.split:2 %tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %i1, i5 0

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="14" op_0_bw="10">
<![CDATA[
VITIS_LOOP_329_4.split:3 %tmp_10_cast = zext i10 %tmp_s

]]></Node>
<StgValue><ssdm name="tmp_10_cast"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_329_4.split:4 %empty = sub i14 %tmp_9_cast, i14 %tmp_10_cast

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
VITIS_LOOP_329_4.split:5 %add_ln349 = add i14 %tmp_9_cast, i14 %zext_ln319

]]></Node>
<StgValue><ssdm name="add_ln349"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="19" op_0_bw="14">
<![CDATA[
VITIS_LOOP_329_4.split:6 %zext_ln349 = zext i14 %add_ln349

]]></Node>
<StgValue><ssdm name="zext_ln349"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_329_4.split:7 %mul_ln349 = mul i19 %zext_ln349, i19 25

]]></Node>
<StgValue><ssdm name="mul_ln349"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln328" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0">
<![CDATA[
for.inc58:0 %br_ln319 = br void %VITIS_LOOP_328_3

]]></Node>
<StgValue><ssdm name="br_ln319"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="74" st_id="7" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_329_4.split:7 %mul_ln349 = mul i19 %zext_ln349, i19 25

]]></Node>
<StgValue><ssdm name="mul_ln349"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="75" st_id="8" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_329_4.split:7 %mul_ln349 = mul i19 %zext_ln349, i19 25

]]></Node>
<StgValue><ssdm name="mul_ln349"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="76" st_id="9" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
VITIS_LOOP_329_4.split:7 %mul_ln349 = mul i19 %zext_ln349, i19 25

]]></Node>
<StgValue><ssdm name="mul_ln349"/></StgValue>
</operation>

<operation id="77" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="64" op_0_bw="19">
<![CDATA[
VITIS_LOOP_329_4.split:8 %zext_ln349_289 = zext i19 %mul_ln349

]]></Node>
<StgValue><ssdm name="zext_ln349_289"/></StgValue>
</operation>

<operation id="78" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="17" op_0_bw="19">
<![CDATA[
VITIS_LOOP_329_4.split:9 %trunc_ln349 = trunc i19 %mul_ln349

]]></Node>
<StgValue><ssdm name="trunc_ln349"/></StgValue>
</operation>

<operation id="79" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_329_4.split:13 %weight_addr_1 = getelementptr i32 %weight, i64 0, i64 %zext_ln349_289

]]></Node>
<StgValue><ssdm name="weight_addr_1"/></StgValue>
</operation>

<operation id="80" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="17">
<![CDATA[
VITIS_LOOP_329_4.split:85 %weight_load = load i17 %weight_addr_1

]]></Node>
<StgValue><ssdm name="weight_load"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="81" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_329_4.split:14 %empty_49 = add i17 %trunc_ln349, i17 1

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="82" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="64" op_0_bw="17">
<![CDATA[
VITIS_LOOP_329_4.split:15 %p_cast = zext i17 %empty_49

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="83" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_329_4.split:16 %weight_addr_2 = getelementptr i32 %weight, i64 0, i64 %p_cast

]]></Node>
<StgValue><ssdm name="weight_addr_2"/></StgValue>
</operation>

<operation id="84" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_329_4.split:17 %empty_50 = add i17 %trunc_ln349, i17 2

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="85" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="17">
<![CDATA[
VITIS_LOOP_329_4.split:18 %p_cast8336 = zext i17 %empty_50

]]></Node>
<StgValue><ssdm name="p_cast8336"/></StgValue>
</operation>

<operation id="86" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_329_4.split:19 %weight_addr_3 = getelementptr i32 %weight, i64 0, i64 %p_cast8336

]]></Node>
<StgValue><ssdm name="weight_addr_3"/></StgValue>
</operation>

<operation id="87" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="17">
<![CDATA[
VITIS_LOOP_329_4.split:85 %weight_load = load i17 %weight_addr_1

]]></Node>
<StgValue><ssdm name="weight_load"/></StgValue>
</operation>

<operation id="88" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="17">
<![CDATA[
VITIS_LOOP_329_4.split:86 %weight_load_1 = load i17 %weight_addr_2

]]></Node>
<StgValue><ssdm name="weight_load_1"/></StgValue>
</operation>

<operation id="89" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="17">
<![CDATA[
VITIS_LOOP_329_4.split:87 %weight_load_2 = load i17 %weight_addr_3

]]></Node>
<StgValue><ssdm name="weight_load_2"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="90" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_329_4.split:20 %empty_51 = add i17 %trunc_ln349, i17 3

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="91" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="17">
<![CDATA[
VITIS_LOOP_329_4.split:21 %p_cast8337 = zext i17 %empty_51

]]></Node>
<StgValue><ssdm name="p_cast8337"/></StgValue>
</operation>

<operation id="92" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_329_4.split:22 %weight_addr_4 = getelementptr i32 %weight, i64 0, i64 %p_cast8337

]]></Node>
<StgValue><ssdm name="weight_addr_4"/></StgValue>
</operation>

<operation id="93" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_329_4.split:23 %empty_52 = add i17 %trunc_ln349, i17 4

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="94" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="17">
<![CDATA[
VITIS_LOOP_329_4.split:24 %p_cast8338 = zext i17 %empty_52

]]></Node>
<StgValue><ssdm name="p_cast8338"/></StgValue>
</operation>

<operation id="95" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_329_4.split:25 %weight_addr_5 = getelementptr i32 %weight, i64 0, i64 %p_cast8338

]]></Node>
<StgValue><ssdm name="weight_addr_5"/></StgValue>
</operation>

<operation id="96" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="17">
<![CDATA[
VITIS_LOOP_329_4.split:86 %weight_load_1 = load i17 %weight_addr_2

]]></Node>
<StgValue><ssdm name="weight_load_1"/></StgValue>
</operation>

<operation id="97" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="17">
<![CDATA[
VITIS_LOOP_329_4.split:87 %weight_load_2 = load i17 %weight_addr_3

]]></Node>
<StgValue><ssdm name="weight_load_2"/></StgValue>
</operation>

<operation id="98" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="17">
<![CDATA[
VITIS_LOOP_329_4.split:88 %weight_load_3 = load i17 %weight_addr_4

]]></Node>
<StgValue><ssdm name="weight_load_3"/></StgValue>
</operation>

<operation id="99" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="17">
<![CDATA[
VITIS_LOOP_329_4.split:89 %weight_load_4 = load i17 %weight_addr_5

]]></Node>
<StgValue><ssdm name="weight_load_4"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="100" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_329_4.split:26 %empty_53 = add i17 %trunc_ln349, i17 5

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="101" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="17">
<![CDATA[
VITIS_LOOP_329_4.split:27 %p_cast8339 = zext i17 %empty_53

]]></Node>
<StgValue><ssdm name="p_cast8339"/></StgValue>
</operation>

<operation id="102" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_329_4.split:28 %weight_addr_6 = getelementptr i32 %weight, i64 0, i64 %p_cast8339

]]></Node>
<StgValue><ssdm name="weight_addr_6"/></StgValue>
</operation>

<operation id="103" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_329_4.split:29 %empty_54 = add i17 %trunc_ln349, i17 6

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="104" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="17">
<![CDATA[
VITIS_LOOP_329_4.split:30 %p_cast8340 = zext i17 %empty_54

]]></Node>
<StgValue><ssdm name="p_cast8340"/></StgValue>
</operation>

<operation id="105" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_329_4.split:31 %weight_addr_7 = getelementptr i32 %weight, i64 0, i64 %p_cast8340

]]></Node>
<StgValue><ssdm name="weight_addr_7"/></StgValue>
</operation>

<operation id="106" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="17">
<![CDATA[
VITIS_LOOP_329_4.split:88 %weight_load_3 = load i17 %weight_addr_4

]]></Node>
<StgValue><ssdm name="weight_load_3"/></StgValue>
</operation>

<operation id="107" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="17">
<![CDATA[
VITIS_LOOP_329_4.split:89 %weight_load_4 = load i17 %weight_addr_5

]]></Node>
<StgValue><ssdm name="weight_load_4"/></StgValue>
</operation>

<operation id="108" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="17">
<![CDATA[
VITIS_LOOP_329_4.split:90 %weight_load_5 = load i17 %weight_addr_6

]]></Node>
<StgValue><ssdm name="weight_load_5"/></StgValue>
</operation>

<operation id="109" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="17">
<![CDATA[
VITIS_LOOP_329_4.split:91 %weight_load_6 = load i17 %weight_addr_7

]]></Node>
<StgValue><ssdm name="weight_load_6"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="110" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_329_4.split:32 %empty_55 = add i17 %trunc_ln349, i17 7

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="111" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="64" op_0_bw="17">
<![CDATA[
VITIS_LOOP_329_4.split:33 %p_cast8341 = zext i17 %empty_55

]]></Node>
<StgValue><ssdm name="p_cast8341"/></StgValue>
</operation>

<operation id="112" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_329_4.split:34 %weight_addr_8 = getelementptr i32 %weight, i64 0, i64 %p_cast8341

]]></Node>
<StgValue><ssdm name="weight_addr_8"/></StgValue>
</operation>

<operation id="113" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_329_4.split:35 %empty_56 = add i17 %trunc_ln349, i17 8

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="114" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="17">
<![CDATA[
VITIS_LOOP_329_4.split:36 %p_cast8342 = zext i17 %empty_56

]]></Node>
<StgValue><ssdm name="p_cast8342"/></StgValue>
</operation>

<operation id="115" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_329_4.split:37 %weight_addr_9 = getelementptr i32 %weight, i64 0, i64 %p_cast8342

]]></Node>
<StgValue><ssdm name="weight_addr_9"/></StgValue>
</operation>

<operation id="116" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="17">
<![CDATA[
VITIS_LOOP_329_4.split:90 %weight_load_5 = load i17 %weight_addr_6

]]></Node>
<StgValue><ssdm name="weight_load_5"/></StgValue>
</operation>

<operation id="117" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="17">
<![CDATA[
VITIS_LOOP_329_4.split:91 %weight_load_6 = load i17 %weight_addr_7

]]></Node>
<StgValue><ssdm name="weight_load_6"/></StgValue>
</operation>

<operation id="118" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="17">
<![CDATA[
VITIS_LOOP_329_4.split:92 %weight_load_7 = load i17 %weight_addr_8

]]></Node>
<StgValue><ssdm name="weight_load_7"/></StgValue>
</operation>

<operation id="119" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="17">
<![CDATA[
VITIS_LOOP_329_4.split:93 %weight_load_8 = load i17 %weight_addr_9

]]></Node>
<StgValue><ssdm name="weight_load_8"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="120" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_329_4.split:38 %empty_57 = add i17 %trunc_ln349, i17 9

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="121" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="17">
<![CDATA[
VITIS_LOOP_329_4.split:39 %p_cast8343 = zext i17 %empty_57

]]></Node>
<StgValue><ssdm name="p_cast8343"/></StgValue>
</operation>

<operation id="122" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_329_4.split:40 %weight_addr_10 = getelementptr i32 %weight, i64 0, i64 %p_cast8343

]]></Node>
<StgValue><ssdm name="weight_addr_10"/></StgValue>
</operation>

<operation id="123" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_329_4.split:41 %empty_58 = add i17 %trunc_ln349, i17 10

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="124" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="64" op_0_bw="17">
<![CDATA[
VITIS_LOOP_329_4.split:42 %p_cast8344 = zext i17 %empty_58

]]></Node>
<StgValue><ssdm name="p_cast8344"/></StgValue>
</operation>

<operation id="125" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_329_4.split:43 %weight_addr_11 = getelementptr i32 %weight, i64 0, i64 %p_cast8344

]]></Node>
<StgValue><ssdm name="weight_addr_11"/></StgValue>
</operation>

<operation id="126" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="17">
<![CDATA[
VITIS_LOOP_329_4.split:92 %weight_load_7 = load i17 %weight_addr_8

]]></Node>
<StgValue><ssdm name="weight_load_7"/></StgValue>
</operation>

<operation id="127" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="17">
<![CDATA[
VITIS_LOOP_329_4.split:93 %weight_load_8 = load i17 %weight_addr_9

]]></Node>
<StgValue><ssdm name="weight_load_8"/></StgValue>
</operation>

<operation id="128" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="17">
<![CDATA[
VITIS_LOOP_329_4.split:94 %weight_load_9 = load i17 %weight_addr_10

]]></Node>
<StgValue><ssdm name="weight_load_9"/></StgValue>
</operation>

<operation id="129" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="17">
<![CDATA[
VITIS_LOOP_329_4.split:95 %weight_load_10 = load i17 %weight_addr_11

]]></Node>
<StgValue><ssdm name="weight_load_10"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="130" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_329_4.split:44 %empty_59 = add i17 %trunc_ln349, i17 11

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="131" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="17">
<![CDATA[
VITIS_LOOP_329_4.split:45 %p_cast8345 = zext i17 %empty_59

]]></Node>
<StgValue><ssdm name="p_cast8345"/></StgValue>
</operation>

<operation id="132" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_329_4.split:46 %weight_addr_12 = getelementptr i32 %weight, i64 0, i64 %p_cast8345

]]></Node>
<StgValue><ssdm name="weight_addr_12"/></StgValue>
</operation>

<operation id="133" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_329_4.split:47 %empty_60 = add i17 %trunc_ln349, i17 12

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="134" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="64" op_0_bw="17">
<![CDATA[
VITIS_LOOP_329_4.split:48 %p_cast8346 = zext i17 %empty_60

]]></Node>
<StgValue><ssdm name="p_cast8346"/></StgValue>
</operation>

<operation id="135" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_329_4.split:49 %weight_addr_13 = getelementptr i32 %weight, i64 0, i64 %p_cast8346

]]></Node>
<StgValue><ssdm name="weight_addr_13"/></StgValue>
</operation>

<operation id="136" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="17">
<![CDATA[
VITIS_LOOP_329_4.split:94 %weight_load_9 = load i17 %weight_addr_10

]]></Node>
<StgValue><ssdm name="weight_load_9"/></StgValue>
</operation>

<operation id="137" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="17">
<![CDATA[
VITIS_LOOP_329_4.split:95 %weight_load_10 = load i17 %weight_addr_11

]]></Node>
<StgValue><ssdm name="weight_load_10"/></StgValue>
</operation>

<operation id="138" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="17">
<![CDATA[
VITIS_LOOP_329_4.split:96 %weight_load_11 = load i17 %weight_addr_12

]]></Node>
<StgValue><ssdm name="weight_load_11"/></StgValue>
</operation>

<operation id="139" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="17">
<![CDATA[
VITIS_LOOP_329_4.split:97 %weight_load_12 = load i17 %weight_addr_13

]]></Node>
<StgValue><ssdm name="weight_load_12"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="140" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_329_4.split:50 %empty_61 = add i17 %trunc_ln349, i17 13

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="141" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="17">
<![CDATA[
VITIS_LOOP_329_4.split:51 %p_cast8347 = zext i17 %empty_61

]]></Node>
<StgValue><ssdm name="p_cast8347"/></StgValue>
</operation>

<operation id="142" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_329_4.split:52 %weight_addr_14 = getelementptr i32 %weight, i64 0, i64 %p_cast8347

]]></Node>
<StgValue><ssdm name="weight_addr_14"/></StgValue>
</operation>

<operation id="143" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_329_4.split:53 %empty_62 = add i17 %trunc_ln349, i17 14

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="144" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="17">
<![CDATA[
VITIS_LOOP_329_4.split:54 %p_cast8348 = zext i17 %empty_62

]]></Node>
<StgValue><ssdm name="p_cast8348"/></StgValue>
</operation>

<operation id="145" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_329_4.split:55 %weight_addr_15 = getelementptr i32 %weight, i64 0, i64 %p_cast8348

]]></Node>
<StgValue><ssdm name="weight_addr_15"/></StgValue>
</operation>

<operation id="146" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="17">
<![CDATA[
VITIS_LOOP_329_4.split:96 %weight_load_11 = load i17 %weight_addr_12

]]></Node>
<StgValue><ssdm name="weight_load_11"/></StgValue>
</operation>

<operation id="147" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="17">
<![CDATA[
VITIS_LOOP_329_4.split:97 %weight_load_12 = load i17 %weight_addr_13

]]></Node>
<StgValue><ssdm name="weight_load_12"/></StgValue>
</operation>

<operation id="148" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="17">
<![CDATA[
VITIS_LOOP_329_4.split:98 %weight_load_13 = load i17 %weight_addr_14

]]></Node>
<StgValue><ssdm name="weight_load_13"/></StgValue>
</operation>

<operation id="149" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="17">
<![CDATA[
VITIS_LOOP_329_4.split:99 %weight_load_14 = load i17 %weight_addr_15

]]></Node>
<StgValue><ssdm name="weight_load_14"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="150" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_329_4.split:56 %empty_63 = add i17 %trunc_ln349, i17 15

]]></Node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="151" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="64" op_0_bw="17">
<![CDATA[
VITIS_LOOP_329_4.split:57 %p_cast8349 = zext i17 %empty_63

]]></Node>
<StgValue><ssdm name="p_cast8349"/></StgValue>
</operation>

<operation id="152" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_329_4.split:58 %weight_addr_16 = getelementptr i32 %weight, i64 0, i64 %p_cast8349

]]></Node>
<StgValue><ssdm name="weight_addr_16"/></StgValue>
</operation>

<operation id="153" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_329_4.split:59 %empty_64 = add i17 %trunc_ln349, i17 16

]]></Node>
<StgValue><ssdm name="empty_64"/></StgValue>
</operation>

<operation id="154" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="17">
<![CDATA[
VITIS_LOOP_329_4.split:60 %p_cast8350 = zext i17 %empty_64

]]></Node>
<StgValue><ssdm name="p_cast8350"/></StgValue>
</operation>

<operation id="155" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_329_4.split:61 %weight_addr_17 = getelementptr i32 %weight, i64 0, i64 %p_cast8350

]]></Node>
<StgValue><ssdm name="weight_addr_17"/></StgValue>
</operation>

<operation id="156" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="17">
<![CDATA[
VITIS_LOOP_329_4.split:98 %weight_load_13 = load i17 %weight_addr_14

]]></Node>
<StgValue><ssdm name="weight_load_13"/></StgValue>
</operation>

<operation id="157" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="17">
<![CDATA[
VITIS_LOOP_329_4.split:99 %weight_load_14 = load i17 %weight_addr_15

]]></Node>
<StgValue><ssdm name="weight_load_14"/></StgValue>
</operation>

<operation id="158" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="17">
<![CDATA[
VITIS_LOOP_329_4.split:100 %weight_load_15 = load i17 %weight_addr_16

]]></Node>
<StgValue><ssdm name="weight_load_15"/></StgValue>
</operation>

<operation id="159" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="17">
<![CDATA[
VITIS_LOOP_329_4.split:101 %weight_load_16 = load i17 %weight_addr_17

]]></Node>
<StgValue><ssdm name="weight_load_16"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="160" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_329_4.split:62 %empty_65 = add i17 %trunc_ln349, i17 17

]]></Node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="161" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="17">
<![CDATA[
VITIS_LOOP_329_4.split:63 %p_cast8351 = zext i17 %empty_65

]]></Node>
<StgValue><ssdm name="p_cast8351"/></StgValue>
</operation>

<operation id="162" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_329_4.split:64 %weight_addr_18 = getelementptr i32 %weight, i64 0, i64 %p_cast8351

]]></Node>
<StgValue><ssdm name="weight_addr_18"/></StgValue>
</operation>

<operation id="163" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_329_4.split:65 %empty_66 = add i17 %trunc_ln349, i17 18

]]></Node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="164" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="64" op_0_bw="17">
<![CDATA[
VITIS_LOOP_329_4.split:66 %p_cast8352 = zext i17 %empty_66

]]></Node>
<StgValue><ssdm name="p_cast8352"/></StgValue>
</operation>

<operation id="165" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_329_4.split:67 %weight_addr_19 = getelementptr i32 %weight, i64 0, i64 %p_cast8352

]]></Node>
<StgValue><ssdm name="weight_addr_19"/></StgValue>
</operation>

<operation id="166" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="17">
<![CDATA[
VITIS_LOOP_329_4.split:100 %weight_load_15 = load i17 %weight_addr_16

]]></Node>
<StgValue><ssdm name="weight_load_15"/></StgValue>
</operation>

<operation id="167" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="17">
<![CDATA[
VITIS_LOOP_329_4.split:101 %weight_load_16 = load i17 %weight_addr_17

]]></Node>
<StgValue><ssdm name="weight_load_16"/></StgValue>
</operation>

<operation id="168" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="17">
<![CDATA[
VITIS_LOOP_329_4.split:102 %weight_load_17 = load i17 %weight_addr_18

]]></Node>
<StgValue><ssdm name="weight_load_17"/></StgValue>
</operation>

<operation id="169" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="17">
<![CDATA[
VITIS_LOOP_329_4.split:103 %weight_load_18 = load i17 %weight_addr_19

]]></Node>
<StgValue><ssdm name="weight_load_18"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="170" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_329_4.split:10 %add_ln349_1 = add i17 %trunc_ln349, i17 20

]]></Node>
<StgValue><ssdm name="add_ln349_1"/></StgValue>
</operation>

<operation id="171" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="17">
<![CDATA[
VITIS_LOOP_329_4.split:11 %zext_ln349_290 = zext i17 %add_ln349_1

]]></Node>
<StgValue><ssdm name="zext_ln349_290"/></StgValue>
</operation>

<operation id="172" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_329_4.split:12 %weight_addr = getelementptr i32 %weight, i64 0, i64 %zext_ln349_290

]]></Node>
<StgValue><ssdm name="weight_addr"/></StgValue>
</operation>

<operation id="173" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_329_4.split:68 %empty_67 = add i17 %trunc_ln349, i17 19

]]></Node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="174" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="17">
<![CDATA[
VITIS_LOOP_329_4.split:69 %p_cast8353 = zext i17 %empty_67

]]></Node>
<StgValue><ssdm name="p_cast8353"/></StgValue>
</operation>

<operation id="175" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_329_4.split:70 %weight_addr_20 = getelementptr i32 %weight, i64 0, i64 %p_cast8353

]]></Node>
<StgValue><ssdm name="weight_addr_20"/></StgValue>
</operation>

<operation id="176" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="17">
<![CDATA[
VITIS_LOOP_329_4.split:102 %weight_load_17 = load i17 %weight_addr_18

]]></Node>
<StgValue><ssdm name="weight_load_17"/></StgValue>
</operation>

<operation id="177" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="17">
<![CDATA[
VITIS_LOOP_329_4.split:103 %weight_load_18 = load i17 %weight_addr_19

]]></Node>
<StgValue><ssdm name="weight_load_18"/></StgValue>
</operation>

<operation id="178" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="17">
<![CDATA[
VITIS_LOOP_329_4.split:104 %weight_load_19 = load i17 %weight_addr_20

]]></Node>
<StgValue><ssdm name="weight_load_19"/></StgValue>
</operation>

<operation id="179" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="17">
<![CDATA[
VITIS_LOOP_329_4.split:105 %weight_load_20 = load i17 %weight_addr

]]></Node>
<StgValue><ssdm name="weight_load_20"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="180" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_329_4.split:71 %empty_68 = add i17 %trunc_ln349, i17 21

]]></Node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>

<operation id="181" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="17">
<![CDATA[
VITIS_LOOP_329_4.split:72 %p_cast8354 = zext i17 %empty_68

]]></Node>
<StgValue><ssdm name="p_cast8354"/></StgValue>
</operation>

<operation id="182" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_329_4.split:73 %weight_addr_21 = getelementptr i32 %weight, i64 0, i64 %p_cast8354

]]></Node>
<StgValue><ssdm name="weight_addr_21"/></StgValue>
</operation>

<operation id="183" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_329_4.split:74 %empty_69 = add i17 %trunc_ln349, i17 22

]]></Node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="184" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="64" op_0_bw="17">
<![CDATA[
VITIS_LOOP_329_4.split:75 %p_cast8355 = zext i17 %empty_69

]]></Node>
<StgValue><ssdm name="p_cast8355"/></StgValue>
</operation>

<operation id="185" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_329_4.split:76 %weight_addr_22 = getelementptr i32 %weight, i64 0, i64 %p_cast8355

]]></Node>
<StgValue><ssdm name="weight_addr_22"/></StgValue>
</operation>

<operation id="186" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="17">
<![CDATA[
VITIS_LOOP_329_4.split:104 %weight_load_19 = load i17 %weight_addr_20

]]></Node>
<StgValue><ssdm name="weight_load_19"/></StgValue>
</operation>

<operation id="187" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="17">
<![CDATA[
VITIS_LOOP_329_4.split:105 %weight_load_20 = load i17 %weight_addr

]]></Node>
<StgValue><ssdm name="weight_load_20"/></StgValue>
</operation>

<operation id="188" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="17">
<![CDATA[
VITIS_LOOP_329_4.split:106 %weight_load_21 = load i17 %weight_addr_21

]]></Node>
<StgValue><ssdm name="weight_load_21"/></StgValue>
</operation>

<operation id="189" st_id="20" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="17">
<![CDATA[
VITIS_LOOP_329_4.split:107 %weight_load_22 = load i17 %weight_addr_22

]]></Node>
<StgValue><ssdm name="weight_load_22"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="190" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_329_4.split:77 %empty_70 = add i17 %trunc_ln349, i17 23

]]></Node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="191" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="17">
<![CDATA[
VITIS_LOOP_329_4.split:78 %p_cast8356 = zext i17 %empty_70

]]></Node>
<StgValue><ssdm name="p_cast8356"/></StgValue>
</operation>

<operation id="192" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_329_4.split:79 %weight_addr_23 = getelementptr i32 %weight, i64 0, i64 %p_cast8356

]]></Node>
<StgValue><ssdm name="weight_addr_23"/></StgValue>
</operation>

<operation id="193" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
VITIS_LOOP_329_4.split:80 %empty_71 = add i17 %trunc_ln349, i17 24

]]></Node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="194" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="17">
<![CDATA[
VITIS_LOOP_329_4.split:81 %p_cast8357 = zext i17 %empty_71

]]></Node>
<StgValue><ssdm name="p_cast8357"/></StgValue>
</operation>

<operation id="195" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="17" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_329_4.split:82 %weight_addr_24 = getelementptr i32 %weight, i64 0, i64 %p_cast8357

]]></Node>
<StgValue><ssdm name="weight_addr_24"/></StgValue>
</operation>

<operation id="196" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="17">
<![CDATA[
VITIS_LOOP_329_4.split:106 %weight_load_21 = load i17 %weight_addr_21

]]></Node>
<StgValue><ssdm name="weight_load_21"/></StgValue>
</operation>

<operation id="197" st_id="21" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="17">
<![CDATA[
VITIS_LOOP_329_4.split:107 %weight_load_22 = load i17 %weight_addr_22

]]></Node>
<StgValue><ssdm name="weight_load_22"/></StgValue>
</operation>

<operation id="198" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="17">
<![CDATA[
VITIS_LOOP_329_4.split:108 %weight_load_23 = load i17 %weight_addr_23

]]></Node>
<StgValue><ssdm name="weight_load_23"/></StgValue>
</operation>

<operation id="199" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="17">
<![CDATA[
VITIS_LOOP_329_4.split:109 %weight_load_24 = load i17 %weight_addr_24

]]></Node>
<StgValue><ssdm name="weight_load_24"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="200" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="17">
<![CDATA[
VITIS_LOOP_329_4.split:108 %weight_load_23 = load i17 %weight_addr_23

]]></Node>
<StgValue><ssdm name="weight_load_23"/></StgValue>
</operation>

<operation id="201" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="17">
<![CDATA[
VITIS_LOOP_329_4.split:109 %weight_load_24 = load i17 %weight_addr_24

]]></Node>
<StgValue><ssdm name="weight_load_24"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="202" st_id="23" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="14" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="0" op_48_bw="0">
<![CDATA[
VITIS_LOOP_329_4.split:110 %call_ln328 = call void @cnn_Pipeline_VITIS_LOOP_329_4, i32 %input_0, i32 %input_1, i32 %input_2, i32 %input_3, i14 %empty, i32 %output_0, i32 %output_1, i32 %output_2, i32 %output_3, i32 %output_4, i32 %output_5, i32 %output_6, i32 %output_7, i32 %output_8, i32 %output_9, i32 %output_10, i32 %output_11, i32 %output_12, i32 %output_13, i32 %output_14, i32 %output_15, i32 %weight_load, i32 %weight_load_1, i32 %weight_load_2, i32 %weight_load_3, i32 %weight_load_4, i32 %weight_load_5, i32 %weight_load_6, i32 %weight_load_7, i32 %weight_load_8, i32 %weight_load_9, i32 %weight_load_10, i32 %weight_load_11, i32 %weight_load_12, i32 %weight_load_13, i32 %weight_load_14, i32 %weight_load_15, i32 %weight_load_16, i32 %weight_load_17, i32 %weight_load_18, i32 %weight_load_19, i32 %weight_load_20, i32 %weight_load_21, i32 %weight_load_22, i32 %weight_load_23, i32 %weight_load_24

]]></Node>
<StgValue><ssdm name="call_ln328"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="203" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_329_4.split:83 %speclooptripcount_ln328 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln328"/></StgValue>
</operation>

<operation id="204" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_329_4.split:84 %specloopname_ln328 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln328"/></StgValue>
</operation>

<operation id="205" st_id="24" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="14" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="0" op_48_bw="0">
<![CDATA[
VITIS_LOOP_329_4.split:110 %call_ln328 = call void @cnn_Pipeline_VITIS_LOOP_329_4, i32 %input_0, i32 %input_1, i32 %input_2, i32 %input_3, i14 %empty, i32 %output_0, i32 %output_1, i32 %output_2, i32 %output_3, i32 %output_4, i32 %output_5, i32 %output_6, i32 %output_7, i32 %output_8, i32 %output_9, i32 %output_10, i32 %output_11, i32 %output_12, i32 %output_13, i32 %output_14, i32 %output_15, i32 %weight_load, i32 %weight_load_1, i32 %weight_load_2, i32 %weight_load_3, i32 %weight_load_4, i32 %weight_load_5, i32 %weight_load_6, i32 %weight_load_7, i32 %weight_load_8, i32 %weight_load_9, i32 %weight_load_10, i32 %weight_load_11, i32 %weight_load_12, i32 %weight_load_13, i32 %weight_load_14, i32 %weight_load_15, i32 %weight_load_16, i32 %weight_load_17, i32 %weight_load_18, i32 %weight_load_19, i32 %weight_load_20, i32 %weight_load_21, i32 %weight_load_22, i32 %weight_load_23, i32 %weight_load_24

]]></Node>
<StgValue><ssdm name="call_ln328"/></StgValue>
</operation>

<operation id="206" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_329_4.split:111 %br_ln328 = br void %VITIS_LOOP_329_4

]]></Node>
<StgValue><ssdm name="br_ln328"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="207" st_id="25" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="512" op_18_bw="64" op_19_bw="4" op_20_bw="0" op_21_bw="0">
<![CDATA[
for.inc61:0 %call_ln362 = call void @store_output_S0, i32 %output_0, i32 %output_1, i32 %output_2, i32 %output_3, i32 %output_4, i32 %output_5, i32 %output_6, i32 %output_7, i32 %output_8, i32 %output_9, i32 %output_10, i32 %output_11, i32 %output_12, i32 %output_13, i32 %output_14, i32 %output_15, i512 %kernel_output, i64 %voutput_read, i4 %trunc_ln304

]]></Node>
<StgValue><ssdm name="call_ln362"/></StgValue>
</operation>

<operation id="208" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0">
<![CDATA[
for.inc61:2 %br_ln304 = br void %VITIS_LOOP_319_2

]]></Node>
<StgValue><ssdm name="br_ln304"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
