0-prep 0h0m1s272ms
1-yosys 0h0m2s119ms
2-opensta 0h0m0s794ms
3-verilog2def_openroad 0h0m1s53ms
4-ioPlacer 0h0m0s723ms
5-tapcell 0h0m0s735ms
6-klayout_scrot 0h0m4s620ms
7-pdn 0h0m0s957ms
8-replace 0h0m3s979ms
8-resizer 0h0m3s581ms
9-write_verilog 0h0m0s734ms
10-opensta_post_resizer 0h0m0s763ms
11-opendp 0h0m0s758ms
12-klayout_scrot 0h0m4s64ms
13-cts 0h0m57s202ms
14-write_verilog 0h0m0s891ms
15-klayout_scrot 0h0m4s76ms
15-resizer_timing 0h0m3s544ms
16-write_verilog 0h0m0s964ms
17-opensta_post_resizer_timing 0h0m0s970ms
18-fastroute 0h0m5s491ms
19-addspacers 0h0m0s916ms
20-write_verilog 0h0m0s948ms
21-tritonRoute 0h0m42s506ms
22-klayout_scrot 0h0m4s261ms
23-spef_extraction 0h0m0s616ms
24-opensta_spef 0h0m0s830ms
26-write_verilog 0h0m0s757ms
28-klayout_scrot 0h0m4s274ms
31-magic_gen 0h0m5s767ms
32-klayout 0h0m3s844ms
33-klayout_scrot 0h0m4s385ms
35-klayout_scrot 0h0m4s303ms
36-klayout_xor 0h0m12s933ms
37-magic_ext_spice 0h0m1s668ms
38-lvs 0h0m0s185ms
39-magic_drc 0h0m4s149ms
41-or_antenna 0h0m1s47ms
42-cvc 0h0m0s169ms