<<<<<<< Updated upstream
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711006346039 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711006346050 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 21 01:32:25 2024 " "Processing started: Thu Mar 21 01:32:25 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711006346050 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711006346050 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711006346050 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1711006346479 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1711006346479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder/fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file fulladder/fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Fulladder " "Found entity 1: Fulladder" {  } { { "Fulladder/Fulladder.v" "" { Text "D:/Arquitectura/ALU/Fulladder/Fulladder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711006354324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711006354324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUbitN " "Found entity 1: ALUbitN" {  } { { "ALU.v" "" { Text "D:/Arquitectura/ALU/ALU.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711006354326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711006354326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alunbits.v 1 1 " "Found 1 design units, including 1 entities, in source file alunbits.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUNBits " "Found entity 1: ALUNBits" {  } { { "ALUNBits.v" "" { Text "D:/Arquitectura/ALU/ALUNBits.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711006354329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711006354329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "disp7segs.v 1 1 " "Found 1 design units, including 1 entities, in source file disp7segs.v" { { "Info" "ISGN_ENTITY_NAME" "1 Disp7segs " "Found entity 1: Disp7segs" {  } { { "Disp7segs.v" "" { Text "D:/Arquitectura/ALU/Disp7segs.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711006354331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711006354331 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"begin\";  expecting \"endmodule\" ALUNBits_FPGA.v(137) " "Verilog HDL syntax error at ALUNBits_FPGA.v(137) near text: \"begin\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "ALUNBits_FPGA.v" "" { Text "D:/Arquitectura/ALU/ALUNBits_FPGA.v" 137 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1711006354332 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SLL_OP ALUNBits_FPGA.v(143) " "Verilog HDL Declaration error at ALUNBits_FPGA.v(143): identifier \"SLL_OP\" is already declared in the present scope" {  } { { "ALUNBits_FPGA.v" "" { Text "D:/Arquitectura/ALU/ALUNBits_FPGA.v" 143 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1711006354333 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SRA_OP ALUNBits_FPGA.v(148) " "Verilog HDL Declaration error at ALUNBits_FPGA.v(148): identifier \"SRA_OP\" is already declared in the present scope" {  } { { "ALUNBits_FPGA.v" "" { Text "D:/Arquitectura/ALU/ALUNBits_FPGA.v" 148 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1711006354333 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "SLTU_OP ALUNBits_FPGA.v(152) " "Verilog HDL Declaration error at ALUNBits_FPGA.v(152): identifier \"SLTU_OP\" is already declared in the present scope" {  } { { "ALUNBits_FPGA.v" "" { Text "D:/Arquitectura/ALU/ALUNBits_FPGA.v" 152 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1711006354333 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "ALUNBits_FPGA ALUNBits_FPGA.v(16) " "Ignored design unit \"ALUNBits_FPGA\" at ALUNBits_FPGA.v(16) due to previous errors" {  } { { "ALUNBits_FPGA.v" "" { Text "D:/Arquitectura/ALU/ALUNBits_FPGA.v" 16 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1711006354333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alunbits_fpga.v 0 0 " "Found 0 design units, including 0 entities, in source file alunbits_fpga.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711006354333 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "memoria.v " "Can't analyze file -- file memoria.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1711006354335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria_b.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria_b.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoria_b " "Found entity 1: memoria_b" {  } { { "memoria_b.v" "" { Text "D:/Arquitectura/ALU/memoria_b.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711006354337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711006354337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria_a.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria_a.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoria_a " "Found entity 1: memoria_a" {  } { { "memoria_a.v" "" { Text "D:/Arquitectura/ALU/memoria_a.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711006354339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711006354339 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ShifLogicR.v(25) " "Verilog HDL information at ShifLogicR.v(25): always construct contains both blocking and non-blocking assignments" {  } { { "ShifLogicR.v" "" { Text "D:/Arquitectura/ALU/ShifLogicR.v" 25 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1711006354341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiflogicr.v 1 1 " "Found 1 design units, including 1 entities, in source file shiflogicr.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_8bit " "Found entity 1: shift_8bit" {  } { { "ShifLogicR.v" "" { Text "D:/Arquitectura/ALU/ShifLogicR.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711006354342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711006354342 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4706 " "Peak virtual memory: 4706 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711006354378 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Mar 21 01:32:34 2024 " "Processing ended: Thu Mar 21 01:32:34 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711006354378 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711006354378 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711006354378 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1711006354378 ""}
=======
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711409296681 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711409296688 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 25 17:28:16 2024 " "Processing started: Mon Mar 25 17:28:16 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711409296688 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711409296688 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711409296688 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1711409296937 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1711409296937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder/fulladder.v 1 1 " "Found 1 design units, including 1 entities, in source file fulladder/fulladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Fulladder " "Found entity 1: Fulladder" {  } { { "Fulladder/Fulladder.v" "" { Text "D:/6to/Arqui/Practicas/ALUvr/ALU-32vR/ALU/Fulladder/Fulladder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711409306940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711409306940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUbitN " "Found entity 1: ALUbitN" {  } { { "ALU.v" "" { Text "D:/6to/Arqui/Practicas/ALUvr/ALU-32vR/ALU/ALU.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711409306942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711409306942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alunbits.v 1 1 " "Found 1 design units, including 1 entities, in source file alunbits.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUNBits " "Found entity 1: ALUNBits" {  } { { "ALUNBits.v" "" { Text "D:/6to/Arqui/Practicas/ALUvr/ALU-32vR/ALU/ALUNBits.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711409306943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711409306943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "disp7segs.v 1 1 " "Found 1 design units, including 1 entities, in source file disp7segs.v" { { "Info" "ISGN_ENTITY_NAME" "1 Disp7segs " "Found entity 1: Disp7segs" {  } { { "Disp7segs.v" "" { Text "D:/6to/Arqui/Practicas/ALUvr/ALU-32vR/ALU/Disp7segs.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711409306945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711409306945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alunbits_fpga.v 1 1 " "Found 1 design units, including 1 entities, in source file alunbits_fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUNBits_FPGA " "Found entity 1: ALUNBits_FPGA" {  } { { "ALUNBits_FPGA.v" "" { Text "D:/6to/Arqui/Practicas/ALUvr/ALU-32vR/ALU/ALUNBits_FPGA.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711409306946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711409306946 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "memoria.v " "Can't analyze file -- file memoria.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1711409306948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria_b.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria_b.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoria_b " "Found entity 1: memoria_b" {  } { { "memoria_b.v" "" { Text "D:/6to/Arqui/Practicas/ALUvr/ALU-32vR/ALU/memoria_b.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711409306950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711409306950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria_a.v 1 1 " "Found 1 design units, including 1 entities, in source file memoria_a.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoria_a " "Found entity 1: memoria_a" {  } { { "memoria_a.v" "" { Text "D:/6to/Arqui/Practicas/ALUvr/ALU-32vR/ALU/memoria_a.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711409306950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711409306950 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALUNBits_FPGA " "Elaborating entity \"ALUNBits_FPGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1711409306970 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "monitor_o\[31\] ALUNBits_FPGA.v(144) " "Can't resolve multiple constant drivers for net \"monitor_o\[31\]\" at ALUNBits_FPGA.v(144)" {  } { { "ALUNBits_FPGA.v" "" { Text "D:/6to/Arqui/Practicas/ALUvr/ALU-32vR/ALU/ALUNBits_FPGA.v" 144 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711409306974 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "ALUNBits_FPGA.v(79) " "Constant driver at ALUNBits_FPGA.v(79)" {  } { { "ALUNBits_FPGA.v" "" { Text "D:/6to/Arqui/Practicas/ALUvr/ALU-32vR/ALU/ALUNBits_FPGA.v" 79 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711409306974 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "monitor_o\[30\] ALUNBits_FPGA.v(144) " "Can't resolve multiple constant drivers for net \"monitor_o\[30\]\" at ALUNBits_FPGA.v(144)" {  } { { "ALUNBits_FPGA.v" "" { Text "D:/6to/Arqui/Practicas/ALUvr/ALU-32vR/ALU/ALUNBits_FPGA.v" 144 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711409306974 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "monitor_o\[29\] ALUNBits_FPGA.v(144) " "Can't resolve multiple constant drivers for net \"monitor_o\[29\]\" at ALUNBits_FPGA.v(144)" {  } { { "ALUNBits_FPGA.v" "" { Text "D:/6to/Arqui/Practicas/ALUvr/ALU-32vR/ALU/ALUNBits_FPGA.v" 144 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711409306974 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "monitor_o\[28\] ALUNBits_FPGA.v(144) " "Can't resolve multiple constant drivers for net \"monitor_o\[28\]\" at ALUNBits_FPGA.v(144)" {  } { { "ALUNBits_FPGA.v" "" { Text "D:/6to/Arqui/Practicas/ALUvr/ALU-32vR/ALU/ALUNBits_FPGA.v" 144 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711409306974 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "monitor_o\[27\] ALUNBits_FPGA.v(144) " "Can't resolve multiple constant drivers for net \"monitor_o\[27\]\" at ALUNBits_FPGA.v(144)" {  } { { "ALUNBits_FPGA.v" "" { Text "D:/6to/Arqui/Practicas/ALUvr/ALU-32vR/ALU/ALUNBits_FPGA.v" 144 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711409306974 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "monitor_o\[26\] ALUNBits_FPGA.v(144) " "Can't resolve multiple constant drivers for net \"monitor_o\[26\]\" at ALUNBits_FPGA.v(144)" {  } { { "ALUNBits_FPGA.v" "" { Text "D:/6to/Arqui/Practicas/ALUvr/ALU-32vR/ALU/ALUNBits_FPGA.v" 144 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711409306974 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "monitor_o\[25\] ALUNBits_FPGA.v(144) " "Can't resolve multiple constant drivers for net \"monitor_o\[25\]\" at ALUNBits_FPGA.v(144)" {  } { { "ALUNBits_FPGA.v" "" { Text "D:/6to/Arqui/Practicas/ALUvr/ALU-32vR/ALU/ALUNBits_FPGA.v" 144 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711409306974 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "monitor_o\[24\] ALUNBits_FPGA.v(144) " "Can't resolve multiple constant drivers for net \"monitor_o\[24\]\" at ALUNBits_FPGA.v(144)" {  } { { "ALUNBits_FPGA.v" "" { Text "D:/6to/Arqui/Practicas/ALUvr/ALU-32vR/ALU/ALUNBits_FPGA.v" 144 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711409306974 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "monitor_o\[23\] ALUNBits_FPGA.v(144) " "Can't resolve multiple constant drivers for net \"monitor_o\[23\]\" at ALUNBits_FPGA.v(144)" {  } { { "ALUNBits_FPGA.v" "" { Text "D:/6to/Arqui/Practicas/ALUvr/ALU-32vR/ALU/ALUNBits_FPGA.v" 144 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711409306974 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "monitor_o\[22\] ALUNBits_FPGA.v(144) " "Can't resolve multiple constant drivers for net \"monitor_o\[22\]\" at ALUNBits_FPGA.v(144)" {  } { { "ALUNBits_FPGA.v" "" { Text "D:/6to/Arqui/Practicas/ALUvr/ALU-32vR/ALU/ALUNBits_FPGA.v" 144 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711409306974 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "monitor_o\[21\] ALUNBits_FPGA.v(144) " "Can't resolve multiple constant drivers for net \"monitor_o\[21\]\" at ALUNBits_FPGA.v(144)" {  } { { "ALUNBits_FPGA.v" "" { Text "D:/6to/Arqui/Practicas/ALUvr/ALU-32vR/ALU/ALUNBits_FPGA.v" 144 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711409306974 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "monitor_o\[20\] ALUNBits_FPGA.v(144) " "Can't resolve multiple constant drivers for net \"monitor_o\[20\]\" at ALUNBits_FPGA.v(144)" {  } { { "ALUNBits_FPGA.v" "" { Text "D:/6to/Arqui/Practicas/ALUvr/ALU-32vR/ALU/ALUNBits_FPGA.v" 144 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711409306974 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "monitor_o\[19\] ALUNBits_FPGA.v(144) " "Can't resolve multiple constant drivers for net \"monitor_o\[19\]\" at ALUNBits_FPGA.v(144)" {  } { { "ALUNBits_FPGA.v" "" { Text "D:/6to/Arqui/Practicas/ALUvr/ALU-32vR/ALU/ALUNBits_FPGA.v" 144 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711409306974 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "monitor_o\[18\] ALUNBits_FPGA.v(144) " "Can't resolve multiple constant drivers for net \"monitor_o\[18\]\" at ALUNBits_FPGA.v(144)" {  } { { "ALUNBits_FPGA.v" "" { Text "D:/6to/Arqui/Practicas/ALUvr/ALU-32vR/ALU/ALUNBits_FPGA.v" 144 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711409306974 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "monitor_o\[17\] ALUNBits_FPGA.v(144) " "Can't resolve multiple constant drivers for net \"monitor_o\[17\]\" at ALUNBits_FPGA.v(144)" {  } { { "ALUNBits_FPGA.v" "" { Text "D:/6to/Arqui/Practicas/ALUvr/ALU-32vR/ALU/ALUNBits_FPGA.v" 144 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711409306974 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "monitor_o\[16\] ALUNBits_FPGA.v(144) " "Can't resolve multiple constant drivers for net \"monitor_o\[16\]\" at ALUNBits_FPGA.v(144)" {  } { { "ALUNBits_FPGA.v" "" { Text "D:/6to/Arqui/Practicas/ALUvr/ALU-32vR/ALU/ALUNBits_FPGA.v" 144 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711409306974 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "monitor_o\[15\] ALUNBits_FPGA.v(144) " "Can't resolve multiple constant drivers for net \"monitor_o\[15\]\" at ALUNBits_FPGA.v(144)" {  } { { "ALUNBits_FPGA.v" "" { Text "D:/6to/Arqui/Practicas/ALUvr/ALU-32vR/ALU/ALUNBits_FPGA.v" 144 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711409306974 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "monitor_o\[14\] ALUNBits_FPGA.v(144) " "Can't resolve multiple constant drivers for net \"monitor_o\[14\]\" at ALUNBits_FPGA.v(144)" {  } { { "ALUNBits_FPGA.v" "" { Text "D:/6to/Arqui/Practicas/ALUvr/ALU-32vR/ALU/ALUNBits_FPGA.v" 144 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1711409306974 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1711409306974 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 20 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4708 " "Peak virtual memory: 4708 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711409307036 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Mar 25 17:28:27 2024 " "Processing ended: Mon Mar 25 17:28:27 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711409307036 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711409307036 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711409307036 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1711409307036 ""}
>>>>>>> Stashed changes
