#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Wed Nov 22 16:18:21 2017
# Process ID: 3510
# Current directory: /users/start2015/r0575928/Desktop/ddplatforms_2017/ddp_hw/Hardware_2/rsa-project/rsa_project/rsa_project.runs/synth_1
# Command line: vivado -log hweval_montgomery.vds -tempDir /tmp -mode batch -messageDb vivado.pb -notrace -source hweval_montgomery.tcl
# Log file: /users/start2015/r0575928/Desktop/ddplatforms_2017/ddp_hw/Hardware_2/rsa-project/rsa_project/rsa_project.runs/synth_1/hweval_montgomery.vds
# Journal file: /users/start2015/r0575928/Desktop/ddplatforms_2017/ddp_hw/Hardware_2/rsa-project/rsa_project/rsa_project.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source hweval_montgomery.tcl -notrace
Command: synth_design -top hweval_montgomery -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3527 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1151.387 ; gain = 164.137 ; free physical = 4203 ; free virtual = 22160
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'hweval_montgomery' [/users/start2015/r0575928/Desktop/ddplatforms_2017/ddp_hw/Hardware_2/rsa-project/src/rtl/hweval_montgomery.v:3]
INFO: [Synth 8-638] synthesizing module 'montgomery' [/users/start2015/r0575928/Desktop/ddplatforms_2017/ddp_hw/Hardware_2/rsa-project/src/rtl/montgomery.v:3]
	Parameter n bound to: 512 - type: integer 
	Parameter STATES bound to: 9 - type: integer 
	Parameter STATESBITS bound to: 4 - type: integer 
	Parameter IDLE bound to: 4'b0000 
	Parameter FORLOOP bound to: 4'b0001 
	Parameter FORLOOPWAIT bound to: 4'b0010 
	Parameter INLOOPSHIFT bound to: 4'b0011 
	Parameter INLOOPADDSHIFT bound to: 4'b0100 
	Parameter INLOOPADDSHIFTWAIT bound to: 4'b0101 
	Parameter MODULOCHECK bound to: 4'b0110 
	Parameter MODULOCHECKWAIT bound to: 4'b0111 
	Parameter FINISH bound to: 4'b1000 
INFO: [Synth 8-638] synthesizing module 'adder' [/users/start2015/r0575928/Desktop/ddplatforms_2017/ddp_hw/Hardware_2/rsa-project/src/rtl/adder.v:3]
	Parameter nb_bits bound to: 172 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder' (1#1) [/users/start2015/r0575928/Desktop/ddplatforms_2017/ddp_hw/Hardware_2/rsa-project/src/rtl/adder.v:3]
WARNING: [Synth 8-567] referenced signal 'result_a' should be on the sensitivity list [/users/start2015/r0575928/Desktop/ddplatforms_2017/ddp_hw/Hardware_2/rsa-project/src/rtl/montgomery.v:73]
WARNING: [Synth 8-567] referenced signal 'i' should be on the sensitivity list [/users/start2015/r0575928/Desktop/ddplatforms_2017/ddp_hw/Hardware_2/rsa-project/src/rtl/montgomery.v:73]
INFO: [Synth 8-155] case statement is not full and has no default [/users/start2015/r0575928/Desktop/ddplatforms_2017/ddp_hw/Hardware_2/rsa-project/src/rtl/montgomery.v:154]
INFO: [Synth 8-155] case statement is not full and has no default [/users/start2015/r0575928/Desktop/ddplatforms_2017/ddp_hw/Hardware_2/rsa-project/src/rtl/montgomery.v:223]
INFO: [Synth 8-256] done synthesizing module 'montgomery' (2#1) [/users/start2015/r0575928/Desktop/ddplatforms_2017/ddp_hw/Hardware_2/rsa-project/src/rtl/montgomery.v:3]
INFO: [Synth 8-256] done synthesizing module 'hweval_montgomery' (3#1) [/users/start2015/r0575928/Desktop/ddplatforms_2017/ddp_hw/Hardware_2/rsa-project/src/rtl/hweval_montgomery.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1191.832 ; gain = 204.582 ; free physical = 4158 ; free virtual = 22116
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1191.832 ; gain = 204.582 ; free physical = 4157 ; free virtual = 22116
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Sourcing Tcl File [/users/start2015/r0575928/Desktop/ddplatforms_2017/ddp_hw/Hardware_2/rsa-project/src/constraints/constraints.tcl]
Constraints for hw_evals
INFO: [Vivado 12-1808] Property 'PACKAGE_PIN' is not supported for elaborated designs for objects of type 'port'. [/users/start2015/r0575928/Desktop/ddplatforms_2017/ddp_hw/Hardware_2/rsa-project/src/constraints/constraints.tcl:7]
Finished Sourcing Tcl File [/users/start2015/r0575928/Desktop/ddplatforms_2017/ddp_hw/Hardware_2/rsa-project/src/constraints/constraints.tcl]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1545.348 ; gain = 0.000 ; free physical = 3842 ; free virtual = 21835
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1545.352 ; gain = 558.102 ; free physical = 3832 ; free virtual = 21825
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1545.355 ; gain = 558.105 ; free physical = 3832 ; free virtual = 21825
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1545.355 ; gain = 558.105 ; free physical = 3832 ; free virtual = 21825
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "keep_result" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'montgomery'
INFO: [Synth 8-5544] ROM "start_a" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "select_mb" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "a" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "in_b_a" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0000 |                             0000
                 FORLOOP |                             0001 |                             0001
             FORLOOPWAIT |                             0010 |                             0010
             INLOOPSHIFT |                             0011 |                             0011
          INLOOPADDSHIFT |                             0100 |                             0100
      INLOOPADDSHIFTWAIT |                             0101 |                             0101
             MODULOCHECK |                             0110 |                             0110
         MODULOCHECKWAIT |                             0111 |                             0111
                  FINISH |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'montgomery'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1545.355 ; gain = 558.105 ; free physical = 3831 ; free virtual = 21825
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input    173 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input    512 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              516 Bit    Registers := 1     
	              514 Bit    Registers := 4     
	              512 Bit    Registers := 6     
	              172 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input    516 Bit        Muxes := 5     
	   2 Input    515 Bit        Muxes := 1     
	   9 Input    514 Bit        Muxes := 2     
	   2 Input    512 Bit        Muxes := 3     
	   2 Input    172 Bit        Muxes := 8     
	   9 Input     10 Bit        Muxes := 1     
	  17 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 14    
	   3 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module hweval_montgomery 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    512 Bit         XORs := 3     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              512 Bit    Registers := 3     
	                1 Bit    Registers := 2     
Module adder 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input    173 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	              516 Bit    Registers := 1     
	              514 Bit    Registers := 2     
	              172 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    516 Bit        Muxes := 5     
	   2 Input    515 Bit        Muxes := 1     
	   2 Input    172 Bit        Muxes := 8     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 1     
Module montgomery 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	              514 Bit    Registers := 2     
	              512 Bit    Registers := 3     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   9 Input    514 Bit        Muxes := 2     
	   2 Input    512 Bit        Muxes := 3     
	   9 Input     10 Bit        Muxes := 1     
	  17 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   9 Input      1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 1545.355 ; gain = 558.105 ; free physical = 3831 ; free virtual = 21825
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1545.355 ; gain = 558.105 ; free physical = 3831 ; free virtual = 21824
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 1545.355 ; gain = 558.105 ; free physical = 3831 ; free virtual = 21824

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (montgomery_instance/dut/\in_b_reg_reg[513] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (montgomery_instance/dut/\in_b_reg_reg[512] )
WARNING: [Synth 8-3332] Sequential element (in_b_reg_reg[513]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (in_b_reg_reg[512]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (in_b_reg_reg[171]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (in_b_reg_reg[170]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (in_b_reg_reg[169]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (in_b_reg_reg[168]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (in_b_reg_reg[167]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (in_b_reg_reg[166]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (in_b_reg_reg[165]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (in_b_reg_reg[164]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (in_b_reg_reg[163]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (in_b_reg_reg[162]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (in_b_reg_reg[161]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (in_b_reg_reg[160]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (in_b_reg_reg[159]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (in_b_reg_reg[158]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (in_b_reg_reg[157]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (in_b_reg_reg[156]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (in_b_reg_reg[155]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (in_b_reg_reg[154]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (in_b_reg_reg[153]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (in_b_reg_reg[152]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (in_b_reg_reg[151]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (in_b_reg_reg[150]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (in_b_reg_reg[149]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (in_b_reg_reg[148]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (in_b_reg_reg[147]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (in_b_reg_reg[146]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (in_b_reg_reg[145]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (in_b_reg_reg[144]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (in_b_reg_reg[143]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (in_b_reg_reg[142]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (in_b_reg_reg[141]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (in_b_reg_reg[140]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (in_b_reg_reg[139]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (in_b_reg_reg[138]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (in_b_reg_reg[137]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (in_b_reg_reg[136]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (in_b_reg_reg[135]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (in_b_reg_reg[134]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (in_b_reg_reg[133]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (in_b_reg_reg[132]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (in_b_reg_reg[131]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (in_b_reg_reg[130]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (in_b_reg_reg[129]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (in_b_reg_reg[128]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (in_b_reg_reg[127]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (in_b_reg_reg[126]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (in_b_reg_reg[125]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (in_b_reg_reg[124]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (in_b_reg_reg[123]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (in_b_reg_reg[122]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (in_b_reg_reg[121]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (in_b_reg_reg[120]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (in_b_reg_reg[119]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (in_b_reg_reg[118]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (in_b_reg_reg[117]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (in_b_reg_reg[116]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (in_b_reg_reg[115]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (in_b_reg_reg[114]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (in_b_reg_reg[113]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (in_b_reg_reg[112]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (in_b_reg_reg[111]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (in_b_reg_reg[110]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (in_b_reg_reg[109]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (in_b_reg_reg[108]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (in_b_reg_reg[107]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (in_b_reg_reg[106]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (in_b_reg_reg[105]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (in_b_reg_reg[104]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (in_b_reg_reg[103]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (in_b_reg_reg[102]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (in_b_reg_reg[101]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (in_b_reg_reg[100]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (in_b_reg_reg[99]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (in_b_reg_reg[98]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (in_b_reg_reg[97]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (in_b_reg_reg[96]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (in_b_reg_reg[95]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (in_b_reg_reg[94]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (in_b_reg_reg[93]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (in_b_reg_reg[92]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (in_b_reg_reg[91]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (in_b_reg_reg[90]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (in_b_reg_reg[89]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (in_b_reg_reg[88]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (in_b_reg_reg[87]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (in_b_reg_reg[86]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (in_b_reg_reg[85]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (in_b_reg_reg[84]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (in_b_reg_reg[83]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (in_b_reg_reg[82]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (in_b_reg_reg[81]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (in_b_reg_reg[80]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (in_b_reg_reg[79]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (in_b_reg_reg[78]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (in_b_reg_reg[77]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (in_b_reg_reg[76]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (in_b_reg_reg[75]) is unused and will be removed from module adder.
WARNING: [Synth 8-3332] Sequential element (in_b_reg_reg[74]) is unused and will be removed from module adder.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:02:07 ; elapsed = 00:02:11 . Memory (MB): peak = 2113.777 ; gain = 1126.527 ; free physical = 3245 ; free virtual = 21239
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:02:07 ; elapsed = 00:02:11 . Memory (MB): peak = 2113.777 ; gain = 1126.527 ; free physical = 3245 ; free virtual = 21239

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
Reading /tmp/.Xil_r0575928/Vivado-3510-pc-klas4-8.esat.kuleuven.be/realtime/hweval_montgomery_synth.xdc
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:14 ; elapsed = 00:02:18 . Memory (MB): peak = 2113.777 ; gain = 1126.527 ; free physical = 3238 ; free virtual = 21239
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:20 ; elapsed = 00:02:24 . Memory (MB): peak = 2203.371 ; gain = 1216.121 ; free physical = 3149 ; free virtual = 21150
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:24 ; elapsed = 00:02:28 . Memory (MB): peak = 2214.223 ; gain = 1226.973 ; free physical = 3138 ; free virtual = 21139
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:02:24 ; elapsed = 00:02:28 . Memory (MB): peak = 2214.223 ; gain = 1226.973 ; free physical = 3138 ; free virtual = 21139

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:02:24 ; elapsed = 00:02:28 . Memory (MB): peak = 2214.223 ; gain = 1226.973 ; free physical = 3138 ; free virtual = 21139
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:25 ; elapsed = 00:02:29 . Memory (MB): peak = 2214.223 ; gain = 1226.973 ; free physical = 3138 ; free virtual = 21139
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:25 ; elapsed = 00:02:29 . Memory (MB): peak = 2214.223 ; gain = 1226.973 ; free physical = 3138 ; free virtual = 21139
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:26 ; elapsed = 00:02:30 . Memory (MB): peak = 2214.223 ; gain = 1226.973 ; free physical = 3138 ; free virtual = 21139
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:26 ; elapsed = 00:02:30 . Memory (MB): peak = 2214.223 ; gain = 1226.973 ; free physical = 3138 ; free virtual = 21139
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:26 ; elapsed = 00:02:30 . Memory (MB): peak = 2214.223 ; gain = 1226.973 ; free physical = 3138 ; free virtual = 21139
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:27 ; elapsed = 00:02:30 . Memory (MB): peak = 2214.223 ; gain = 1226.973 ; free physical = 3138 ; free virtual = 21139
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    87|
|3     |LUT1   |  1539|
|4     |LUT2   |   175|
|5     |LUT3   |   522|
|6     |LUT4   |   182|
|7     |LUT5   |   704|
|8     |LUT6   |  1350|
|9     |MUXF7  |    68|
|10    |MUXF8  |    32|
|11    |FDRE   |  5647|
|12    |FDSE   |    24|
|13    |IBUF   |     2|
|14    |OBUF   |     1|
+------+-------+------+

Report Instance Areas: 
+------+----------------------+-----------+------+
|      |Instance              |Module     |Cells |
+------+----------------------+-----------+------+
|1     |top                   |           | 10334|
|2     |  montgomery_instance |montgomery |  7254|
|3     |    dut               |adder      |  3674|
+------+----------------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:27 ; elapsed = 00:02:30 . Memory (MB): peak = 2214.223 ; gain = 1226.973 ; free physical = 3138 ; free virtual = 21139
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 346 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:18 ; elapsed = 00:02:20 . Memory (MB): peak = 2214.223 ; gain = 781.316 ; free physical = 3138 ; free virtual = 21139
Synthesis Optimization Complete : Time (s): cpu = 00:02:27 ; elapsed = 00:02:31 . Memory (MB): peak = 2214.230 ; gain = 1226.980 ; free physical = 3139 ; free virtual = 21141
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 89 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:30 ; elapsed = 00:02:33 . Memory (MB): peak = 2214.230 ; gain = 1147.426 ; free physical = 3139 ; free virtual = 21140
report_utilization: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2246.246 ; gain = 0.000 ; free physical = 3137 ; free virtual = 21139
INFO: [Common 17-206] Exiting Vivado at Wed Nov 22 16:21:04 2017...
