Release 14.4 - xst P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.22 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.22 secs
 
--> Reading design: ProjectMain.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ProjectMain.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ProjectMain"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : ProjectMain
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\Zachary\Documents\GitHub\LED-CLOCK\LEDgrid\UartLogic.vhd" into library work
Parsing entity <UartLogic>.
Parsing architecture <rtl> of entity <uartlogic>.
Parsing VHDL file "C:\Users\Zachary\Documents\GitHub\LED-CLOCK\LEDgrid\UartClkDiv.vhd" into library work
Parsing entity <UartClkDiv>.
Parsing architecture <Behavioral> of entity <uartclkdiv>.
Parsing VHDL file "C:\Users\Zachary\Documents\GitHub\LED-CLOCK\LEDgrid\VideoCon.vhd" into library work
Parsing entity <VideoCon>.
Parsing architecture <Behavioral> of entity <videocon>.
Parsing VHDL file "C:\Users\Zachary\Documents\GitHub\LED-CLOCK\LEDgrid\Uart.vhd" into library work
Parsing entity <UART>.
Parsing architecture <Behavioral> of entity <uart>.
Parsing VHDL file "C:\Users\Zachary\Documents\GitHub\LED-CLOCK\LEDgrid\ProjectMain.vhd" into library work
Parsing entity <ProjectMain>.
Parsing architecture <Behavioral> of entity <projectmain>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <ProjectMain> (architecture <Behavioral>) from library <work>.

Elaborating entity <VideoCon> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "C:\Users\Zachary\Documents\GitHub\LED-CLOCK\LEDgrid\VideoCon.vhd" Line 55: clk should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Zachary\Documents\GitHub\LED-CLOCK\LEDgrid\VideoCon.vhd" Line 101: clk2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Zachary\Documents\GitHub\LED-CLOCK\LEDgrid\VideoCon.vhd" Line 121: clk3 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Zachary\Documents\GitHub\LED-CLOCK\LEDgrid\VideoCon.vhd" Line 129: counter3 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Zachary\Documents\GitHub\LED-CLOCK\LEDgrid\VideoCon.vhd" Line 130: colorin should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Zachary\Documents\GitHub\LED-CLOCK\LEDgrid\VideoCon.vhd" Line 139: counter3 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Zachary\Documents\GitHub\LED-CLOCK\LEDgrid\VideoCon.vhd" Line 140: colorin should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Zachary\Documents\GitHub\LED-CLOCK\LEDgrid\VideoCon.vhd" Line 149: counter3 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\Zachary\Documents\GitHub\LED-CLOCK\LEDgrid\VideoCon.vhd" Line 150: colorin should be on the sensitivity list of the process

Elaborating entity <UART> (architecture <Behavioral>) from library <work>.

Elaborating entity <UartClkDiv> (architecture <Behavioral>) from library <work>.

Elaborating entity <UartLogic> (architecture <rtl>) from library <work>.
WARNING:HDLCompiler:1127 - "C:\Users\Zachary\Documents\GitHub\LED-CLOCK\LEDgrid\UartLogic.vhd" Line 55: Assignment to rx_frame_err ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\Zachary\Documents\GitHub\LED-CLOCK\LEDgrid\UartLogic.vhd" Line 125: Assignment to tx_over_run ignored, since the identifier is never used
WARNING:HDLCompiler:92 - "C:\Users\Zachary\Documents\GitHub\LED-CLOCK\LEDgrid\ProjectMain.vhd" Line 288: datao should be on the sensitivity list of the process
WARNING:HDLCompiler:634 - "C:\Users\Zachary\Documents\GitHub\LED-CLOCK\LEDgrid\ProjectMain.vhd" Line 78: Net <DATAI[7]> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Zachary\Documents\GitHub\LED-CLOCK\LEDgrid\ProjectMain.vhd" Line 80: Net <READI> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ProjectMain>.
    Related source file is "C:\Users\Zachary\Documents\GitHub\LED-CLOCK\LEDgrid\ProjectMain.vhd".
WARNING:Xst:647 - Input <SWin> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <BTNin> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <BTN2in> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\Zachary\Documents\GitHub\LED-CLOCK\LEDgrid\ProjectMain.vhd" line 135: Output port <XSEL_out> of the instance <VGA> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Zachary\Documents\GitHub\LED-CLOCK\LEDgrid\ProjectMain.vhd" line 135: Output port <YSEL_out> of the instance <VGA> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Zachary\Documents\GitHub\LED-CLOCK\LEDgrid\ProjectMain.vhd" line 146: Output port <READ_out> of the instance <UART_CON> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <DATAI> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <READI> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <ProjectMain> synthesized.

Synthesizing Unit <VideoCon>.
    Related source file is "C:\Users\Zachary\Documents\GitHub\LED-CLOCK\LEDgrid\VideoCon.vhd".
    Found 1-bit register for signal <CLK>.
    Found 1-bit register for signal <CLK2>.
    Found 1-bit register for signal <STEP_out>.
    Found 6-bit register for signal <XSEL_out>.
    Found 32-bit register for signal <COUNTER2>.
    Found 1-bit register for signal <REFRESH_out>.
    Found 32-bit register for signal <COUNTER1>.
    Found 5-bit register for signal <VCOUNT>.
    Found 4-bit register for signal <YCON_out>.
    Found 5-bit register for signal <YSEL_out>.
    Found 32-bit register for signal <COUNT>.
    Found 1-bit register for signal <COUNT2>.
    Found 32-bit adder for signal <COUNT[31]_GND_6_o_add_1_OUT> created at line 47.
    Found 32-bit adder for signal <COUNTER1[31]_GND_6_o_add_20_OUT> created at line 103.
    Found 5-bit adder for signal <VCOUNT[4]_GND_6_o_add_23_OUT> created at line 106.
    Found 32-bit comparator greater for signal <GND_6_o_COUNT[31]_LessThan_1_o> created at line 46
    Found 32-bit comparator greater for signal <GND_6_o_COUNTER1[31]_LessThan_6_o> created at line 66
    Found 32-bit comparator greater for signal <GND_6_o_COUNTER1[31]_LessThan_20_o> created at line 102
    Found 5-bit comparator lessequal for signal <VCOUNT[4]_PWR_6_o_LessThan_23_o> created at line 105
    WARNING:Xst:2404 -  FFs/Latches <COUNT2<31:1>> (without init value) have a constant value of 0 in block <VideoCon>.
    WARNING:Xst:2404 -  FFs/Latches <COLOR_out<5:0>> (without init value) have a constant value of 0 in block <VideoCon>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred 121 D-type flip-flop(s).
	inferred   4 Comparator(s).
Unit <VideoCon> synthesized.

Synthesizing Unit <UART>.
    Related source file is "C:\Users\Zachary\Documents\GitHub\LED-CLOCK\LEDgrid\Uart.vhd".
INFO:Xst:3210 - "C:\Users\Zachary\Documents\GitHub\LED-CLOCK\LEDgrid\Uart.vhd" line 56: Output port <tx_empty> of the instance <UART_LOGIC> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <UART> synthesized.

Synthesizing Unit <UartClkDiv>.
    Related source file is "C:\Users\Zachary\Documents\GitHub\LED-CLOCK\LEDgrid\UartClkDiv.vhd".
    Found 1-bit register for signal <CLKTXD_out>.
    Found 32-bit register for signal <count2>.
    Found 1-bit register for signal <CLKRXD_out>.
    Found 32-bit register for signal <count>.
    Found 32-bit adder for signal <count[31]_GND_8_o_add_0_OUT> created at line 23.
    Found 32-bit adder for signal <count2[31]_GND_8_o_add_4_OUT> created at line 35.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  66 D-type flip-flop(s).
Unit <UartClkDiv> synthesized.

Synthesizing Unit <UartLogic>.
    Related source file is "C:\Users\Zachary\Documents\GitHub\LED-CLOCK\LEDgrid\UartLogic.vhd".
    Found 8-bit register for signal <rx_data>.
    Found 4-bit register for signal <rx_sample_cnt>.
    Found 4-bit register for signal <rx_cnt>.
    Found 1-bit register for signal <rx_d1>.
    Found 1-bit register for signal <rx_d2>.
    Found 1-bit register for signal <rx_busy>.
    Found 1-bit register for signal <tx_out>.
    Found 8-bit register for signal <rx_reg>.
    Found 1-bit register for signal <rx_is_empty>.
    Found 4-bit adder for signal <rx_sample_cnt[3]_GND_9_o_add_3_OUT> created at line 86.
    Found 4-bit adder for signal <rx_cnt[3]_GND_9_o_add_6_OUT> created at line 92.
    Found 3-bit subtractor for signal <GND_9_o_GND_9_o_sub_10_OUT<2:0>> created at line 95.
    Found 4-bit comparator greater for signal <GND_9_o_rx_cnt[3]_LessThan_8_o> created at line 94
    Found 4-bit comparator greater for signal <rx_cnt[3]_PWR_9_o_LessThan_9_o> created at line 94
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  11 Multiplexer(s).
Unit <UartLogic> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 8
 3-bit subtractor                                      : 1
 32-bit adder                                          : 4
 4-bit adder                                           : 2
 5-bit adder                                           : 1
# Registers                                            : 25
 1-bit register                                        : 12
 32-bit register                                       : 5
 4-bit register                                        : 3
 5-bit register                                        : 2
 6-bit register                                        : 1
 8-bit register                                        : 2
# Comparators                                          : 6
 32-bit comparator greater                             : 3
 4-bit comparator greater                              : 2
 5-bit comparator lessequal                            : 1
# Multiplexers                                         : 11
 1-bit 2-to-1 multiplexer                              : 8
 4-bit 2-to-1 multiplexer                              : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <tx_out> (without init value) has a constant value of 0 in block <UART_LOGIC>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_31> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_30> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_29> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_28> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_27> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_26> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_25> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_24> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_23> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_22> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_21> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_20> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_19> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_18> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_17> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_16> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_15> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_14> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_13> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_12> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_11> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_10> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_9> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_8> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_7> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_6> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_5> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_4> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_3> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_2> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_1> has a constant value of 0 in block <VGA>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <CLKTXD_out> of sequential type is unconnected in block <UART_CLK_DIV>.

Synthesizing (advanced) Unit <UartClkDiv>.
The following registers are absorbed into counter <count2>: 1 register on signal <count2>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <UartClkDiv> synthesized (advanced).

Synthesizing (advanced) Unit <UartLogic>.
The following registers are absorbed into counter <rx_sample_cnt>: 1 register on signal <rx_sample_cnt>.
Unit <UartLogic> synthesized (advanced).

Synthesizing (advanced) Unit <VideoCon>.
The following registers are absorbed into counter <COUNT>: 1 register on signal <COUNT>.
The following registers are absorbed into counter <COUNTER1>: 1 register on signal <COUNTER1>.
The following registers are absorbed into counter <VCOUNT>: 1 register on signal <VCOUNT>.
Unit <VideoCon> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 3-bit subtractor                                      : 1
 4-bit adder                                           : 1
# Counters                                             : 6
 32-bit up counter                                     : 4
 4-bit up counter                                      : 1
 5-bit up counter                                      : 1
# Registers                                            : 79
 Flip-Flops                                            : 79
# Comparators                                          : 6
 32-bit comparator greater                             : 3
 4-bit comparator greater                              : 2
 5-bit comparator lessequal                            : 1
# Multiplexers                                         : 11
 1-bit 2-to-1 multiplexer                              : 8
 4-bit 2-to-1 multiplexer                              : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <COUNTER2_31> has a constant value of 0 in block <VideoCon>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_30> has a constant value of 0 in block <VideoCon>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_29> has a constant value of 0 in block <VideoCon>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_28> has a constant value of 0 in block <VideoCon>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_27> has a constant value of 0 in block <VideoCon>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_26> has a constant value of 0 in block <VideoCon>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_25> has a constant value of 0 in block <VideoCon>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_24> has a constant value of 0 in block <VideoCon>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_23> has a constant value of 0 in block <VideoCon>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_22> has a constant value of 0 in block <VideoCon>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_21> has a constant value of 0 in block <VideoCon>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_20> has a constant value of 0 in block <VideoCon>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_19> has a constant value of 0 in block <VideoCon>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_18> has a constant value of 0 in block <VideoCon>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_17> has a constant value of 0 in block <VideoCon>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_16> has a constant value of 0 in block <VideoCon>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_15> has a constant value of 0 in block <VideoCon>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_14> has a constant value of 0 in block <VideoCon>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_13> has a constant value of 0 in block <VideoCon>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_12> has a constant value of 0 in block <VideoCon>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_11> has a constant value of 0 in block <VideoCon>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_10> has a constant value of 0 in block <VideoCon>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_9> has a constant value of 0 in block <VideoCon>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_8> has a constant value of 0 in block <VideoCon>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_7> has a constant value of 0 in block <VideoCon>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_6> has a constant value of 0 in block <VideoCon>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_5> has a constant value of 0 in block <VideoCon>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_4> has a constant value of 0 in block <VideoCon>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_3> has a constant value of 0 in block <VideoCon>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_2> has a constant value of 0 in block <VideoCon>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <COUNTER2_1> has a constant value of 0 in block <VideoCon>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <tx_out> (without init value) has a constant value of 0 in block <UartLogic>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <YCON_out_0> in Unit <VideoCon> is equivalent to the following FF/Latch, which will be removed : <YSEL_out_0> 
INFO:Xst:2261 - The FF/Latch <YCON_out_1> in Unit <VideoCon> is equivalent to the following FF/Latch, which will be removed : <YSEL_out_1> 
INFO:Xst:2261 - The FF/Latch <YCON_out_2> in Unit <VideoCon> is equivalent to the following FF/Latch, which will be removed : <YSEL_out_2> 
INFO:Xst:2261 - The FF/Latch <YCON_out_3> in Unit <VideoCon> is equivalent to the following FF/Latch, which will be removed : <YSEL_out_3> 
WARNING:Xst:2677 - Node <VGA/XSEL_out_5> of sequential type is unconnected in block <ProjectMain>.
WARNING:Xst:2677 - Node <VGA/XSEL_out_4> of sequential type is unconnected in block <ProjectMain>.
WARNING:Xst:2677 - Node <VGA/XSEL_out_3> of sequential type is unconnected in block <ProjectMain>.
WARNING:Xst:2677 - Node <VGA/XSEL_out_2> of sequential type is unconnected in block <ProjectMain>.
WARNING:Xst:2677 - Node <VGA/XSEL_out_1> of sequential type is unconnected in block <ProjectMain>.
WARNING:Xst:2677 - Node <VGA/XSEL_out_0> of sequential type is unconnected in block <ProjectMain>.
WARNING:Xst:2677 - Node <VGA/YSEL_out_4> of sequential type is unconnected in block <ProjectMain>.

Optimizing unit <ProjectMain> ...

Optimizing unit <UartLogic> ...
WARNING:Xst:2677 - Node <UART_CON/UART_CLK_DIV/CLKTXD_out> of sequential type is unconnected in block <ProjectMain>.
WARNING:Xst:2677 - Node <UART_CON/UART_CLK_DIV/count_0> of sequential type is unconnected in block <ProjectMain>.
WARNING:Xst:2677 - Node <UART_CON/UART_CLK_DIV/count_1> of sequential type is unconnected in block <ProjectMain>.
WARNING:Xst:2677 - Node <UART_CON/UART_CLK_DIV/count_2> of sequential type is unconnected in block <ProjectMain>.
WARNING:Xst:2677 - Node <UART_CON/UART_CLK_DIV/count_5> of sequential type is unconnected in block <ProjectMain>.
WARNING:Xst:2677 - Node <UART_CON/UART_CLK_DIV/count_3> of sequential type is unconnected in block <ProjectMain>.
WARNING:Xst:2677 - Node <UART_CON/UART_CLK_DIV/count_4> of sequential type is unconnected in block <ProjectMain>.
WARNING:Xst:2677 - Node <UART_CON/UART_CLK_DIV/count_6> of sequential type is unconnected in block <ProjectMain>.
WARNING:Xst:2677 - Node <UART_CON/UART_CLK_DIV/count_7> of sequential type is unconnected in block <ProjectMain>.
WARNING:Xst:2677 - Node <UART_CON/UART_CLK_DIV/count_8> of sequential type is unconnected in block <ProjectMain>.
WARNING:Xst:2677 - Node <UART_CON/UART_CLK_DIV/count_9> of sequential type is unconnected in block <ProjectMain>.
WARNING:Xst:2677 - Node <UART_CON/UART_CLK_DIV/count_10> of sequential type is unconnected in block <ProjectMain>.
WARNING:Xst:2677 - Node <UART_CON/UART_CLK_DIV/count_11> of sequential type is unconnected in block <ProjectMain>.
WARNING:Xst:2677 - Node <UART_CON/UART_CLK_DIV/count_14> of sequential type is unconnected in block <ProjectMain>.
WARNING:Xst:2677 - Node <UART_CON/UART_CLK_DIV/count_12> of sequential type is unconnected in block <ProjectMain>.
WARNING:Xst:2677 - Node <UART_CON/UART_CLK_DIV/count_13> of sequential type is unconnected in block <ProjectMain>.
WARNING:Xst:2677 - Node <UART_CON/UART_CLK_DIV/count_15> of sequential type is unconnected in block <ProjectMain>.
WARNING:Xst:2677 - Node <UART_CON/UART_CLK_DIV/count_16> of sequential type is unconnected in block <ProjectMain>.
WARNING:Xst:2677 - Node <UART_CON/UART_CLK_DIV/count_19> of sequential type is unconnected in block <ProjectMain>.
WARNING:Xst:2677 - Node <UART_CON/UART_CLK_DIV/count_17> of sequential type is unconnected in block <ProjectMain>.
WARNING:Xst:2677 - Node <UART_CON/UART_CLK_DIV/count_18> of sequential type is unconnected in block <ProjectMain>.
WARNING:Xst:2677 - Node <UART_CON/UART_CLK_DIV/count_20> of sequential type is unconnected in block <ProjectMain>.
WARNING:Xst:2677 - Node <UART_CON/UART_CLK_DIV/count_21> of sequential type is unconnected in block <ProjectMain>.
WARNING:Xst:2677 - Node <UART_CON/UART_CLK_DIV/count_24> of sequential type is unconnected in block <ProjectMain>.
WARNING:Xst:2677 - Node <UART_CON/UART_CLK_DIV/count_22> of sequential type is unconnected in block <ProjectMain>.
WARNING:Xst:2677 - Node <UART_CON/UART_CLK_DIV/count_23> of sequential type is unconnected in block <ProjectMain>.
WARNING:Xst:2677 - Node <UART_CON/UART_CLK_DIV/count_25> of sequential type is unconnected in block <ProjectMain>.
WARNING:Xst:2677 - Node <UART_CON/UART_CLK_DIV/count_26> of sequential type is unconnected in block <ProjectMain>.
WARNING:Xst:2677 - Node <UART_CON/UART_CLK_DIV/count_27> of sequential type is unconnected in block <ProjectMain>.
WARNING:Xst:2677 - Node <UART_CON/UART_CLK_DIV/count_28> of sequential type is unconnected in block <ProjectMain>.
WARNING:Xst:2677 - Node <UART_CON/UART_CLK_DIV/count_29> of sequential type is unconnected in block <ProjectMain>.
WARNING:Xst:2677 - Node <UART_CON/UART_CLK_DIV/count_30> of sequential type is unconnected in block <ProjectMain>.
WARNING:Xst:2677 - Node <UART_CON/UART_CLK_DIV/count_31> of sequential type is unconnected in block <ProjectMain>.
WARNING:Xst:2677 - Node <UART_CON/UART_LOGIC/rx_is_empty> of sequential type is unconnected in block <ProjectMain>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ProjectMain, actual ratio is 2.

Final Macro Processing ...

Processing Unit <ProjectMain> :
	Found 2-bit shift register for signal <UART_CON/UART_LOGIC/rx_d2>.
Unit <ProjectMain> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 137
 Flip-Flops                                            : 137
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ProjectMain.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 430
#      GND                         : 1
#      INV                         : 8
#      LUT1                        : 93
#      LUT2                        : 42
#      LUT3                        : 7
#      LUT4                        : 12
#      LUT5                        : 36
#      LUT6                        : 27
#      MUXCY                       : 107
#      VCC                         : 1
#      XORCY                       : 96
# FlipFlops/Latches                : 138
#      FD                          : 55
#      FDE                         : 13
#      FDR                         : 66
#      FDRE                        : 3
#      FDSE                        : 1
# Shift Registers                  : 1
#      SRLC16E                     : 1
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 22
#      IBUF                        : 1
#      OBUF                        : 21

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             138  out of  18224     0%  
 Number of Slice LUTs:                  226  out of   9112     2%  
    Number used as Logic:               225  out of   9112     2%  
    Number used as Memory:                1  out of   2176     0%  
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    232
   Number with an unused Flip Flop:      94  out of    232    40%  
   Number with an unused LUT:             6  out of    232     2%  
   Number of fully used LUT-FF pairs:   132  out of    232    56%  
   Number of unique control sets:        11

IO Utilization: 
 Number of IOs:                          33
 Number of bonded IOBs:                  23  out of    232     9%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
VGA/CLK                            | NONE(VGA/STEP_out)     | 5     |
VGA/CLK2                           | BUFG                   | 41    |
CLKin                              | BUFGP                  | 66    |
UART_CON/UART_CLK_DIV/CLKRXD_out   | BUFG                   | 27    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.714ns (Maximum Frequency: 212.130MHz)
   Minimum input arrival time before clock: 1.801ns
   Maximum output required time after clock: 3.634ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'VGA/CLK'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            VGA/COUNT2 (FF)
  Destination:       VGA/COUNT2 (FF)
  Source Clock:      VGA/CLK rising
  Destination Clock: VGA/CLK rising

  Data Path: VGA/COUNT2 to VGA/COUNT2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  VGA/COUNT2 (VGA/COUNT2)
     INV:I->O              1   0.206   0.579  VGA/GND_6_o_INV_8_o1_INV_0 (VGA/GND_6_o_INV_8_o)
     FD:D                      0.102          VGA/COUNT2
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'VGA/CLK2'
  Clock period: 4.714ns (frequency: 212.130MHz)
  Total number of paths / destination ports: 3481 / 73
-------------------------------------------------------------------------
Delay:               4.714ns (Levels of Logic = 4)
  Source:            VGA/COUNTER1_20 (FF)
  Destination:       VGA/VCOUNT_2 (FF)
  Source Clock:      VGA/CLK2 rising
  Destination Clock: VGA/CLK2 rising

  Data Path: VGA/COUNTER1_20 to VGA/VCOUNT_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              5   0.447   1.059  VGA/COUNTER1_20 (VGA/COUNTER1_20)
     LUT6:I1->O            3   0.203   0.995  VGA/_n013854 (VGA/_n013853)
     LUT6:I1->O            5   0.203   0.715  VGA/_n01382_SW0 (N01)
     LUT4:I3->O            1   0.205   0.580  VGA/VCOUNT_2_rstpot_SW0 (N16)
     LUT6:I5->O            1   0.205   0.000  VGA/VCOUNT_2_rstpot (VGA/VCOUNT_2_rstpot)
     FD:D                      0.102          VGA/VCOUNT_2
    ----------------------------------------
    Total                      4.714ns (1.365ns logic, 3.349ns route)
                                       (29.0% logic, 71.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLKin'
  Clock period: 4.473ns (frequency: 223.539MHz)
  Total number of paths / destination ports: 4193 / 98
-------------------------------------------------------------------------
Delay:               4.473ns (Levels of Logic = 3)
  Source:            UART_CON/UART_CLK_DIV/count2_25 (FF)
  Destination:       UART_CON/UART_CLK_DIV/count2_1 (FF)
  Source Clock:      CLKin rising
  Destination Clock: CLKin rising

  Data Path: UART_CON/UART_CLK_DIV/count2_25 to UART_CON/UART_CLK_DIV/count2_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.981  UART_CON/UART_CLK_DIV/count2_25 (UART_CON/UART_CLK_DIV/count2_25)
     LUT6:I0->O            1   0.203   0.924  UART_CON/UART_CLK_DIV/GND_8_o_count2[31]_equal_6_o<31>5 (UART_CON/UART_CLK_DIV/GND_8_o_count2[31]_equal_6_o<31>4)
     LUT6:I1->O           33   0.203   1.410  UART_CON/UART_CLK_DIV/GND_8_o_count2[31]_equal_6_o<31>7 (UART_CON/UART_CLK_DIV/GND_8_o_count2[31]_equal_6_o)
     LUT2:I0->O            1   0.203   0.000  UART_CON/UART_CLK_DIV/count2_1_rstpot (UART_CON/UART_CLK_DIV/count2_1_rstpot)
     FD:D                      0.102          UART_CON/UART_CLK_DIV/count2_1
    ----------------------------------------
    Total                      4.473ns (1.158ns logic, 3.315ns route)
                                       (25.9% logic, 74.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'UART_CON/UART_CLK_DIV/CLKRXD_out'
  Clock period: 3.707ns (frequency: 269.793MHz)
  Total number of paths / destination ports: 241 / 46
-------------------------------------------------------------------------
Delay:               3.707ns (Levels of Logic = 2)
  Source:            UART_CON/UART_LOGIC/rx_cnt_2 (FF)
  Destination:       UART_CON/UART_LOGIC/rx_cnt_3 (FF)
  Source Clock:      UART_CON/UART_CLK_DIV/CLKRXD_out rising
  Destination Clock: UART_CON/UART_CLK_DIV/CLKRXD_out rising

  Data Path: UART_CON/UART_LOGIC/rx_cnt_2 to UART_CON/UART_LOGIC/rx_cnt_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             13   0.447   1.161  UART_CON/UART_LOGIC/rx_cnt_2 (UART_CON/UART_LOGIC/rx_cnt_2)
     LUT3:I0->O            4   0.205   0.684  UART_CON/UART_LOGIC/_n0200_inv111 (UART_CON/UART_LOGIC/_n0200_inv11)
     LUT5:I4->O            4   0.205   0.683  UART_CON/UART_LOGIC/_n0190_inv1 (UART_CON/UART_LOGIC/_n0190_inv)
     FDE:CE                    0.322          UART_CON/UART_LOGIC/rx_cnt_0
    ----------------------------------------
    Total                      3.707ns (1.179ns logic, 2.528ns route)
                                       (31.8% logic, 68.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'UART_CON/UART_CLK_DIV/CLKRXD_out'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.801ns (Levels of Logic = 1)
  Source:            RXDin (PAD)
  Destination:       UART_CON/UART_LOGIC/Mshreg_rx_d2 (FF)
  Destination Clock: UART_CON/UART_CLK_DIV/CLKRXD_out rising

  Data Path: RXDin to UART_CON/UART_LOGIC/Mshreg_rx_d2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  RXDin_IBUF (RXDin_IBUF)
     SRLC16E:D                -0.060          UART_CON/UART_LOGIC/Mshreg_rx_d2
    ----------------------------------------
    Total                      1.801ns (1.222ns logic, 0.579ns route)
                                       (67.9% logic, 32.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'VGA/CLK2'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            VGA/YCON_out_3 (FF)
  Destination:       YCONTROL_out<3> (PAD)
  Source Clock:      VGA/CLK2 rising

  Data Path: VGA/YCON_out_3 to YCONTROL_out<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  VGA/YCON_out_3 (VGA/YCON_out_3)
     OBUF:I->O                 2.571          YCONTROL_out_3_OBUF (YCONTROL_out<3>)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'UART_CON/UART_CLK_DIV/CLKRXD_out'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            UART_CON/UART_LOGIC/rx_data_7 (FF)
  Destination:       LED_out<7> (PAD)
  Source Clock:      UART_CON/UART_CLK_DIV/CLKRXD_out rising

  Data Path: UART_CON/UART_LOGIC/rx_data_7 to LED_out<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  UART_CON/UART_LOGIC/rx_data_7 (UART_CON/UART_LOGIC/rx_data_7)
     OBUF:I->O                 2.571          LED_out_7_OBUF (LED_out<7>)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'VGA/CLK'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            VGA/REFRESH_out (FF)
  Destination:       REFRESH_out (PAD)
  Source Clock:      VGA/CLK rising

  Data Path: VGA/REFRESH_out to REFRESH_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.447   0.579  VGA/REFRESH_out (VGA/REFRESH_out)
     OBUF:I->O                 2.571          REFRESH_out_OBUF (REFRESH_out)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLKin
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLKin          |    4.473|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock UART_CON/UART_CLK_DIV/CLKRXD_out
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
UART_CON/UART_CLK_DIV/CLKRXD_out|    3.707|         |         |         |
--------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA/CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
VGA/CLK        |    1.950|         |         |         |
VGA/CLK2       |    7.626|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock VGA/CLK2
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
VGA/CLK2       |    4.714|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 12.14 secs
 
--> 

Total memory usage is 233496 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  127 (   0 filtered)
Number of infos    :    9 (   0 filtered)

