// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.4
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="pyrconstuct_top,hls_ip_2015_4,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=6.798000,HLS_SYN_LAT=2042,HLS_SYN_TPT=1654,HLS_SYN_MEM=27,HLS_SYN_DSP=26,HLS_SYN_FF=14394,HLS_SYN_LUT=11963}" *)

module pyrconstuct_top (
        ap_clk,
        ap_rst_n,
        imgIn_TDATA,
        pyrFilOut_V_TDATA,
        nL,
        ap_start,
        imgIn_TVALID,
        imgIn_TREADY,
        pyrFilOut_V_TVALID,
        pyrFilOut_V_TREADY,
        ap_done,
        ap_idle,
        ap_ready
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_lv40_0 = 40'b0000000000000000000000000000000000000000;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_true = 1'b1;
parameter    ap_const_lv24_0 = 24'b000000000000000000000000;

input   ap_clk;
input   ap_rst_n;
input  [31:0] imgIn_TDATA;
output  [39:0] pyrFilOut_V_TDATA;
input  [31:0] nL;
input   ap_start;
input   imgIn_TVALID;
output   imgIn_TREADY;
output   pyrFilOut_V_TVALID;
input   pyrFilOut_V_TREADY;
output   ap_done;
output   ap_idle;
output   ap_ready;

reg ap_idle;
reg    ap_rst_n_inv;
wire   [8:0] imgOutTmpBlockRam_M_real_V_i_address0;
wire    imgOutTmpBlockRam_M_real_V_i_ce0;
wire    imgOutTmpBlockRam_M_real_V_i_we0;
wire   [23:0] imgOutTmpBlockRam_M_real_V_i_d0;
wire   [23:0] imgOutTmpBlockRam_M_real_V_i_q0;
wire   [8:0] imgOutTmpBlockRam_M_real_V_t_address0;
wire    imgOutTmpBlockRam_M_real_V_t_ce0;
wire    imgOutTmpBlockRam_M_real_V_t_we0;
wire   [23:0] imgOutTmpBlockRam_M_real_V_t_d0;
wire   [23:0] imgOutTmpBlockRam_M_real_V_t_q0;
wire    imgOutTmpBlockRam_M_real_V_U_ap_dummy_ce;
wire   [8:0] imgOutTmpBlockRam_M_imag_V_i_address0;
wire    imgOutTmpBlockRam_M_imag_V_i_ce0;
wire    imgOutTmpBlockRam_M_imag_V_i_we0;
wire   [23:0] imgOutTmpBlockRam_M_imag_V_i_d0;
wire   [23:0] imgOutTmpBlockRam_M_imag_V_i_q0;
wire   [8:0] imgOutTmpBlockRam_M_imag_V_t_address0;
wire    imgOutTmpBlockRam_M_imag_V_t_ce0;
wire    imgOutTmpBlockRam_M_imag_V_t_we0;
wire   [23:0] imgOutTmpBlockRam_M_imag_V_t_d0;
wire   [23:0] imgOutTmpBlockRam_M_imag_V_t_q0;
wire    imgOutTmpBlockRam_M_imag_V_U_ap_dummy_ce;
wire    pyrconstuct_top_Block_codeRepl26_proc_U0_ap_start;
wire    pyrconstuct_top_Block_codeRepl26_proc_U0_ap_done;
wire    pyrconstuct_top_Block_codeRepl26_proc_U0_ap_continue;
wire    pyrconstuct_top_Block_codeRepl26_proc_U0_ap_idle;
wire    pyrconstuct_top_Block_codeRepl26_proc_U0_ap_ready;
wire   [7:0] pyrconstuct_top_Block_codeRepl26_proc_U0_fft_config_data_V_din;
wire    pyrconstuct_top_Block_codeRepl26_proc_U0_fft_config_data_V_full_n;
wire    pyrconstuct_top_Block_codeRepl26_proc_U0_fft_config_data_V_write;
wire    pyrconstuct_top_Loop_1_proc_U0_ap_start;
wire    pyrconstuct_top_Loop_1_proc_U0_ap_done;
wire    pyrconstuct_top_Loop_1_proc_U0_ap_continue;
wire    pyrconstuct_top_Loop_1_proc_U0_ap_idle;
wire    pyrconstuct_top_Loop_1_proc_U0_ap_ready;
wire   [31:0] pyrconstuct_top_Loop_1_proc_U0_imgIn_TDATA;
wire    pyrconstuct_top_Loop_1_proc_U0_imgIn_TVALID;
wire    pyrconstuct_top_Loop_1_proc_U0_imgIn_TREADY;
wire   [31:0] pyrconstuct_top_Loop_1_proc_U0_imgInTmp_din;
wire    pyrconstuct_top_Loop_1_proc_U0_imgInTmp_full_n;
wire    pyrconstuct_top_Loop_1_proc_U0_imgInTmp_write;
reg    fft_config1_U0_ap_start = 1'b0;
wire    fft_config1_U0_ap_ce;
wire    fft_config1_U0_ap_done;
wire    fft_config1_U0_ap_idle;
wire    fft_config1_U0_ap_ready;
wire   [31:0] fft_config1_U0_xn_dout;
wire    fft_config1_U0_xn_empty_n;
wire    fft_config1_U0_xn_read;
wire   [47:0] fft_config1_U0_xk_din;
wire    fft_config1_U0_xk_full_n;
wire    fft_config1_U0_xk_write;
wire   [7:0] fft_config1_U0_status_data_V_din;
wire    fft_config1_U0_status_data_V_full_n;
wire    fft_config1_U0_status_data_V_write;
wire   [7:0] fft_config1_U0_config_ch_data_V_dout;
wire    fft_config1_U0_config_ch_data_V_empty_n;
wire    fft_config1_U0_config_ch_data_V_read;
wire    fft_config1_U0_ap_continue;
reg    pyrconstuct_top_Loop_2_proc_U0_ap_start = 1'b0;
wire    pyrconstuct_top_Loop_2_proc_U0_ap_done;
reg    pyrconstuct_top_Loop_2_proc_U0_ap_continue;
wire    pyrconstuct_top_Loop_2_proc_U0_ap_idle;
wire    pyrconstuct_top_Loop_2_proc_U0_ap_ready;
wire   [47:0] pyrconstuct_top_Loop_2_proc_U0_imgOutTmpFFTStream_dout;
wire    pyrconstuct_top_Loop_2_proc_U0_imgOutTmpFFTStream_empty_n;
wire    pyrconstuct_top_Loop_2_proc_U0_imgOutTmpFFTStream_read;
wire   [8:0] pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_real_V_address0;
wire    pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_real_V_ce0;
wire    pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_real_V_we0;
wire   [23:0] pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_real_V_d0;
wire   [8:0] pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_imag_V_address0;
wire    pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_imag_V_ce0;
wire    pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_imag_V_we0;
wire   [23:0] pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_imag_V_d0;
reg    ap_chn_write_pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_real_V;
wire    pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_real_V_pipo_status;
reg    ap_reg_ready_pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_real_V_pipo_status = 1'b0;
reg    ap_sig_ready_pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_real_V_pipo_status;
reg    ap_chn_write_pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_imag_V;
wire    pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_imag_V_pipo_status;
reg    ap_reg_ready_pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_imag_V_pipo_status = 1'b0;
reg    ap_sig_ready_pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_imag_V_pipo_status;
wire    pyrconstuct_top_Loop_3_proc_U0_ap_start;
wire    pyrconstuct_top_Loop_3_proc_U0_ap_done;
wire    pyrconstuct_top_Loop_3_proc_U0_ap_continue;
wire    pyrconstuct_top_Loop_3_proc_U0_ap_idle;
wire    pyrconstuct_top_Loop_3_proc_U0_ap_ready;
wire   [8:0] pyrconstuct_top_Loop_3_proc_U0_imgOutTmpBlockRam_M_real_V_address0;
wire    pyrconstuct_top_Loop_3_proc_U0_imgOutTmpBlockRam_M_real_V_ce0;
wire   [23:0] pyrconstuct_top_Loop_3_proc_U0_imgOutTmpBlockRam_M_real_V_q0;
wire   [8:0] pyrconstuct_top_Loop_3_proc_U0_imgOutTmpBlockRam_M_imag_V_address0;
wire    pyrconstuct_top_Loop_3_proc_U0_imgOutTmpBlockRam_M_imag_V_ce0;
wire   [23:0] pyrconstuct_top_Loop_3_proc_U0_imgOutTmpBlockRam_M_imag_V_q0;
wire   [23:0] pyrconstuct_top_Loop_3_proc_U0_fftPyrOut_M_real_V_din;
wire    pyrconstuct_top_Loop_3_proc_U0_fftPyrOut_M_real_V_full_n;
wire    pyrconstuct_top_Loop_3_proc_U0_fftPyrOut_M_real_V_write;
wire   [23:0] pyrconstuct_top_Loop_3_proc_U0_fftPyrOut_M_imag_V_din;
wire    pyrconstuct_top_Loop_3_proc_U0_fftPyrOut_M_imag_V_full_n;
wire    pyrconstuct_top_Loop_3_proc_U0_fftPyrOut_M_imag_V_write;
reg    pyrconstuct_top_Loop_4_proc_U0_ap_start = 1'b0;
wire    pyrconstuct_top_Loop_4_proc_U0_ap_done;
wire    pyrconstuct_top_Loop_4_proc_U0_ap_continue;
wire    pyrconstuct_top_Loop_4_proc_U0_ap_idle;
wire    pyrconstuct_top_Loop_4_proc_U0_ap_ready;
wire   [23:0] pyrconstuct_top_Loop_4_proc_U0_fftPyrOut_M_real_V_dout;
wire    pyrconstuct_top_Loop_4_proc_U0_fftPyrOut_M_real_V_empty_n;
wire    pyrconstuct_top_Loop_4_proc_U0_fftPyrOut_M_real_V_read;
wire   [23:0] pyrconstuct_top_Loop_4_proc_U0_fftPyrOut_M_imag_V_dout;
wire    pyrconstuct_top_Loop_4_proc_U0_fftPyrOut_M_imag_V_empty_n;
wire    pyrconstuct_top_Loop_4_proc_U0_fftPyrOut_M_imag_V_read;
wire   [31:0] pyrconstuct_top_Loop_4_proc_U0_imgInTmp2_din;
wire    pyrconstuct_top_Loop_4_proc_U0_imgInTmp2_full_n;
wire    pyrconstuct_top_Loop_4_proc_U0_imgInTmp2_write;
wire    pyrconstuct_top_Block_proc_U0_ap_start;
wire    pyrconstuct_top_Block_proc_U0_ap_done;
wire    pyrconstuct_top_Block_proc_U0_ap_continue;
wire    pyrconstuct_top_Block_proc_U0_ap_idle;
wire    pyrconstuct_top_Block_proc_U0_ap_ready;
wire   [15:0] pyrconstuct_top_Block_proc_U0_fft_config2_data_V_din;
wire    pyrconstuct_top_Block_proc_U0_fft_config2_data_V_full_n;
wire    pyrconstuct_top_Block_proc_U0_fft_config2_data_V_write;
reg    fft_config2_U0_ap_start = 1'b0;
wire    fft_config2_U0_ap_ce;
wire    fft_config2_U0_ap_done;
wire    fft_config2_U0_ap_idle;
wire    fft_config2_U0_ap_ready;
wire   [31:0] fft_config2_U0_xn_dout;
wire    fft_config2_U0_xn_empty_n;
wire    fft_config2_U0_xn_read;
wire   [47:0] fft_config2_U0_xk_din;
wire    fft_config2_U0_xk_full_n;
wire    fft_config2_U0_xk_write;
wire   [7:0] fft_config2_U0_status_data_V_din;
wire    fft_config2_U0_status_data_V_full_n;
wire    fft_config2_U0_status_data_V_write;
wire   [15:0] fft_config2_U0_config_ch_data_V_dout;
wire    fft_config2_U0_config_ch_data_V_empty_n;
wire    fft_config2_U0_config_ch_data_V_read;
wire    fft_config2_U0_ap_continue;
reg    pyrconstuct_top_Loop_5_proc_U0_ap_start = 1'b0;
wire    pyrconstuct_top_Loop_5_proc_U0_ap_done;
wire    pyrconstuct_top_Loop_5_proc_U0_ap_continue;
wire    pyrconstuct_top_Loop_5_proc_U0_ap_idle;
wire    pyrconstuct_top_Loop_5_proc_U0_ap_ready;
wire   [47:0] pyrconstuct_top_Loop_5_proc_U0_ifftPyrOut_dout;
wire    pyrconstuct_top_Loop_5_proc_U0_ifftPyrOut_empty_n;
wire    pyrconstuct_top_Loop_5_proc_U0_ifftPyrOut_read;
wire   [39:0] pyrconstuct_top_Loop_5_proc_U0_pyrFilOut_V_TDATA;
wire    pyrconstuct_top_Loop_5_proc_U0_pyrFilOut_V_TVALID;
wire    pyrconstuct_top_Loop_5_proc_U0_pyrFilOut_V_TREADY;
wire    ap_sig_hs_continue;
wire    imgOutTmpBlockRam_M_real_V_i_full_n;
wire    imgOutTmpBlockRam_M_real_V_i_write;
wire    imgOutTmpBlockRam_M_real_V_t_empty_n;
wire    imgOutTmpBlockRam_M_real_V_t_read;
wire    imgOutTmpBlockRam_M_imag_V_i_full_n;
wire    imgOutTmpBlockRam_M_imag_V_i_write;
wire    imgOutTmpBlockRam_M_imag_V_t_empty_n;
wire    imgOutTmpBlockRam_M_imag_V_t_read;
wire    fft_config_data_V_channel_U_ap_dummy_ce;
wire   [7:0] fft_config_data_V_channel_din;
wire    fft_config_data_V_channel_full_n;
wire    fft_config_data_V_channel_write;
wire   [7:0] fft_config_data_V_channel_dout;
wire    fft_config_data_V_channel_empty_n;
wire    fft_config_data_V_channel_read;
wire    imgInTmp_channel_U_ap_dummy_ce;
wire   [31:0] imgInTmp_channel_din;
wire    imgInTmp_channel_full_n;
wire    imgInTmp_channel_write;
wire   [31:0] imgInTmp_channel_dout;
wire    imgInTmp_channel_empty_n;
wire    imgInTmp_channel_read;
wire    imgOutTmpFFTStream_channel_U_ap_dummy_ce;
wire   [47:0] imgOutTmpFFTStream_channel_din;
wire    imgOutTmpFFTStream_channel_full_n;
wire    imgOutTmpFFTStream_channel_write;
wire   [47:0] imgOutTmpFFTStream_channel_dout;
wire    imgOutTmpFFTStream_channel_empty_n;
wire    imgOutTmpFFTStream_channel_read;
wire    fftPyrOut_M_real_V_U_ap_dummy_ce;
wire   [23:0] fftPyrOut_M_real_V_din;
wire    fftPyrOut_M_real_V_full_n;
wire    fftPyrOut_M_real_V_write;
wire   [23:0] fftPyrOut_M_real_V_dout;
wire    fftPyrOut_M_real_V_empty_n;
wire    fftPyrOut_M_real_V_read;
wire    fftPyrOut_M_imag_V_U_ap_dummy_ce;
wire   [23:0] fftPyrOut_M_imag_V_din;
wire    fftPyrOut_M_imag_V_full_n;
wire    fftPyrOut_M_imag_V_write;
wire   [23:0] fftPyrOut_M_imag_V_dout;
wire    fftPyrOut_M_imag_V_empty_n;
wire    fftPyrOut_M_imag_V_read;
wire    imgInTmp2_channel_U_ap_dummy_ce;
wire   [31:0] imgInTmp2_channel_din;
wire    imgInTmp2_channel_full_n;
wire    imgInTmp2_channel_write;
wire   [31:0] imgInTmp2_channel_dout;
wire    imgInTmp2_channel_empty_n;
wire    imgInTmp2_channel_read;
wire    fft_config2_data_V_U_ap_dummy_ce;
wire   [15:0] fft_config2_data_V_din;
wire    fft_config2_data_V_full_n;
wire    fft_config2_data_V_write;
wire   [15:0] fft_config2_data_V_dout;
wire    fft_config2_data_V_empty_n;
wire    fft_config2_data_V_read;
wire    ifftPyrOut_channel_U_ap_dummy_ce;
wire   [47:0] ifftPyrOut_channel_din;
wire    ifftPyrOut_channel_full_n;
wire    ifftPyrOut_channel_write;
wire   [47:0] ifftPyrOut_channel_dout;
wire    ifftPyrOut_channel_empty_n;
wire    ifftPyrOut_channel_read;
reg    ap_reg_procdone_pyrconstuct_top_Block_codeRepl26_proc_U0 = 1'b0;
reg    ap_sig_hs_done;
reg    ap_reg_procdone_pyrconstuct_top_Loop_1_proc_U0 = 1'b0;
reg    ap_reg_procdone_fft_config1_U0 = 1'b0;
reg    ap_reg_procdone_pyrconstuct_top_Loop_2_proc_U0 = 1'b0;
reg    ap_reg_procdone_pyrconstuct_top_Loop_3_proc_U0 = 1'b0;
reg    ap_reg_procdone_pyrconstuct_top_Loop_4_proc_U0 = 1'b0;
reg    ap_reg_procdone_pyrconstuct_top_Block_proc_U0 = 1'b0;
reg    ap_reg_procdone_fft_config2_U0 = 1'b0;
reg    ap_reg_procdone_pyrconstuct_top_Loop_5_proc_U0 = 1'b0;
reg    ap_CS;
wire    ap_sig_top_allready;


pyrconstuct_top_imgOutTmpBlockRam_M_real_V #(
    .DataWidth( 24 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
imgOutTmpBlockRam_M_real_V_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .i_address0( imgOutTmpBlockRam_M_real_V_i_address0 ),
    .i_ce0( imgOutTmpBlockRam_M_real_V_i_ce0 ),
    .i_we0( imgOutTmpBlockRam_M_real_V_i_we0 ),
    .i_d0( imgOutTmpBlockRam_M_real_V_i_d0 ),
    .i_q0( imgOutTmpBlockRam_M_real_V_i_q0 ),
    .t_address0( imgOutTmpBlockRam_M_real_V_t_address0 ),
    .t_ce0( imgOutTmpBlockRam_M_real_V_t_ce0 ),
    .t_we0( imgOutTmpBlockRam_M_real_V_t_we0 ),
    .t_d0( imgOutTmpBlockRam_M_real_V_t_d0 ),
    .t_q0( imgOutTmpBlockRam_M_real_V_t_q0 ),
    .i_ce( imgOutTmpBlockRam_M_real_V_U_ap_dummy_ce ),
    .t_ce( imgOutTmpBlockRam_M_real_V_U_ap_dummy_ce ),
    .i_full_n( imgOutTmpBlockRam_M_real_V_i_full_n ),
    .i_write( imgOutTmpBlockRam_M_real_V_i_write ),
    .t_empty_n( imgOutTmpBlockRam_M_real_V_t_empty_n ),
    .t_read( imgOutTmpBlockRam_M_real_V_t_read )
);

pyrconstuct_top_imgOutTmpBlockRam_M_real_V #(
    .DataWidth( 24 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
imgOutTmpBlockRam_M_imag_V_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .i_address0( imgOutTmpBlockRam_M_imag_V_i_address0 ),
    .i_ce0( imgOutTmpBlockRam_M_imag_V_i_ce0 ),
    .i_we0( imgOutTmpBlockRam_M_imag_V_i_we0 ),
    .i_d0( imgOutTmpBlockRam_M_imag_V_i_d0 ),
    .i_q0( imgOutTmpBlockRam_M_imag_V_i_q0 ),
    .t_address0( imgOutTmpBlockRam_M_imag_V_t_address0 ),
    .t_ce0( imgOutTmpBlockRam_M_imag_V_t_ce0 ),
    .t_we0( imgOutTmpBlockRam_M_imag_V_t_we0 ),
    .t_d0( imgOutTmpBlockRam_M_imag_V_t_d0 ),
    .t_q0( imgOutTmpBlockRam_M_imag_V_t_q0 ),
    .i_ce( imgOutTmpBlockRam_M_imag_V_U_ap_dummy_ce ),
    .t_ce( imgOutTmpBlockRam_M_imag_V_U_ap_dummy_ce ),
    .i_full_n( imgOutTmpBlockRam_M_imag_V_i_full_n ),
    .i_write( imgOutTmpBlockRam_M_imag_V_i_write ),
    .t_empty_n( imgOutTmpBlockRam_M_imag_V_t_empty_n ),
    .t_read( imgOutTmpBlockRam_M_imag_V_t_read )
);

pyrconstuct_top_Block_codeRepl26_proc pyrconstuct_top_Block_codeRepl26_proc_U0(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst_n_inv ),
    .ap_start( pyrconstuct_top_Block_codeRepl26_proc_U0_ap_start ),
    .ap_done( pyrconstuct_top_Block_codeRepl26_proc_U0_ap_done ),
    .ap_continue( pyrconstuct_top_Block_codeRepl26_proc_U0_ap_continue ),
    .ap_idle( pyrconstuct_top_Block_codeRepl26_proc_U0_ap_idle ),
    .ap_ready( pyrconstuct_top_Block_codeRepl26_proc_U0_ap_ready ),
    .fft_config_data_V_din( pyrconstuct_top_Block_codeRepl26_proc_U0_fft_config_data_V_din ),
    .fft_config_data_V_full_n( pyrconstuct_top_Block_codeRepl26_proc_U0_fft_config_data_V_full_n ),
    .fft_config_data_V_write( pyrconstuct_top_Block_codeRepl26_proc_U0_fft_config_data_V_write )
);

pyrconstuct_top_Loop_1_proc pyrconstuct_top_Loop_1_proc_U0(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst_n_inv ),
    .ap_start( pyrconstuct_top_Loop_1_proc_U0_ap_start ),
    .ap_done( pyrconstuct_top_Loop_1_proc_U0_ap_done ),
    .ap_continue( pyrconstuct_top_Loop_1_proc_U0_ap_continue ),
    .ap_idle( pyrconstuct_top_Loop_1_proc_U0_ap_idle ),
    .ap_ready( pyrconstuct_top_Loop_1_proc_U0_ap_ready ),
    .imgIn_TDATA( pyrconstuct_top_Loop_1_proc_U0_imgIn_TDATA ),
    .imgIn_TVALID( pyrconstuct_top_Loop_1_proc_U0_imgIn_TVALID ),
    .imgIn_TREADY( pyrconstuct_top_Loop_1_proc_U0_imgIn_TREADY ),
    .imgInTmp_din( pyrconstuct_top_Loop_1_proc_U0_imgInTmp_din ),
    .imgInTmp_full_n( pyrconstuct_top_Loop_1_proc_U0_imgInTmp_full_n ),
    .imgInTmp_write( pyrconstuct_top_Loop_1_proc_U0_imgInTmp_write )
);

fft_config1_s fft_config1_U0(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst_n_inv ),
    .ap_start( fft_config1_U0_ap_start ),
    .ap_ce( fft_config1_U0_ap_ce ),
    .ap_done( fft_config1_U0_ap_done ),
    .ap_idle( fft_config1_U0_ap_idle ),
    .ap_ready( fft_config1_U0_ap_ready ),
    .xn_dout( fft_config1_U0_xn_dout ),
    .xn_empty_n( fft_config1_U0_xn_empty_n ),
    .xn_read( fft_config1_U0_xn_read ),
    .xk_din( fft_config1_U0_xk_din ),
    .xk_full_n( fft_config1_U0_xk_full_n ),
    .xk_write( fft_config1_U0_xk_write ),
    .status_data_V_din( fft_config1_U0_status_data_V_din ),
    .status_data_V_full_n( fft_config1_U0_status_data_V_full_n ),
    .status_data_V_write( fft_config1_U0_status_data_V_write ),
    .config_ch_data_V_dout( fft_config1_U0_config_ch_data_V_dout ),
    .config_ch_data_V_empty_n( fft_config1_U0_config_ch_data_V_empty_n ),
    .config_ch_data_V_read( fft_config1_U0_config_ch_data_V_read )
);

pyrconstuct_top_Loop_2_proc pyrconstuct_top_Loop_2_proc_U0(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst_n_inv ),
    .ap_start( pyrconstuct_top_Loop_2_proc_U0_ap_start ),
    .ap_done( pyrconstuct_top_Loop_2_proc_U0_ap_done ),
    .ap_continue( pyrconstuct_top_Loop_2_proc_U0_ap_continue ),
    .ap_idle( pyrconstuct_top_Loop_2_proc_U0_ap_idle ),
    .ap_ready( pyrconstuct_top_Loop_2_proc_U0_ap_ready ),
    .imgOutTmpFFTStream_dout( pyrconstuct_top_Loop_2_proc_U0_imgOutTmpFFTStream_dout ),
    .imgOutTmpFFTStream_empty_n( pyrconstuct_top_Loop_2_proc_U0_imgOutTmpFFTStream_empty_n ),
    .imgOutTmpFFTStream_read( pyrconstuct_top_Loop_2_proc_U0_imgOutTmpFFTStream_read ),
    .imgOutTmpBlockRam_M_real_V_address0( pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_real_V_address0 ),
    .imgOutTmpBlockRam_M_real_V_ce0( pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_real_V_ce0 ),
    .imgOutTmpBlockRam_M_real_V_we0( pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_real_V_we0 ),
    .imgOutTmpBlockRam_M_real_V_d0( pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_real_V_d0 ),
    .imgOutTmpBlockRam_M_imag_V_address0( pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_imag_V_address0 ),
    .imgOutTmpBlockRam_M_imag_V_ce0( pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_imag_V_ce0 ),
    .imgOutTmpBlockRam_M_imag_V_we0( pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_imag_V_we0 ),
    .imgOutTmpBlockRam_M_imag_V_d0( pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_imag_V_d0 )
);

pyrconstuct_top_Loop_3_proc pyrconstuct_top_Loop_3_proc_U0(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst_n_inv ),
    .ap_start( pyrconstuct_top_Loop_3_proc_U0_ap_start ),
    .ap_done( pyrconstuct_top_Loop_3_proc_U0_ap_done ),
    .ap_continue( pyrconstuct_top_Loop_3_proc_U0_ap_continue ),
    .ap_idle( pyrconstuct_top_Loop_3_proc_U0_ap_idle ),
    .ap_ready( pyrconstuct_top_Loop_3_proc_U0_ap_ready ),
    .imgOutTmpBlockRam_M_real_V_address0( pyrconstuct_top_Loop_3_proc_U0_imgOutTmpBlockRam_M_real_V_address0 ),
    .imgOutTmpBlockRam_M_real_V_ce0( pyrconstuct_top_Loop_3_proc_U0_imgOutTmpBlockRam_M_real_V_ce0 ),
    .imgOutTmpBlockRam_M_real_V_q0( pyrconstuct_top_Loop_3_proc_U0_imgOutTmpBlockRam_M_real_V_q0 ),
    .imgOutTmpBlockRam_M_imag_V_address0( pyrconstuct_top_Loop_3_proc_U0_imgOutTmpBlockRam_M_imag_V_address0 ),
    .imgOutTmpBlockRam_M_imag_V_ce0( pyrconstuct_top_Loop_3_proc_U0_imgOutTmpBlockRam_M_imag_V_ce0 ),
    .imgOutTmpBlockRam_M_imag_V_q0( pyrconstuct_top_Loop_3_proc_U0_imgOutTmpBlockRam_M_imag_V_q0 ),
    .fftPyrOut_M_real_V_din( pyrconstuct_top_Loop_3_proc_U0_fftPyrOut_M_real_V_din ),
    .fftPyrOut_M_real_V_full_n( pyrconstuct_top_Loop_3_proc_U0_fftPyrOut_M_real_V_full_n ),
    .fftPyrOut_M_real_V_write( pyrconstuct_top_Loop_3_proc_U0_fftPyrOut_M_real_V_write ),
    .fftPyrOut_M_imag_V_din( pyrconstuct_top_Loop_3_proc_U0_fftPyrOut_M_imag_V_din ),
    .fftPyrOut_M_imag_V_full_n( pyrconstuct_top_Loop_3_proc_U0_fftPyrOut_M_imag_V_full_n ),
    .fftPyrOut_M_imag_V_write( pyrconstuct_top_Loop_3_proc_U0_fftPyrOut_M_imag_V_write )
);

pyrconstuct_top_Loop_4_proc pyrconstuct_top_Loop_4_proc_U0(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst_n_inv ),
    .ap_start( pyrconstuct_top_Loop_4_proc_U0_ap_start ),
    .ap_done( pyrconstuct_top_Loop_4_proc_U0_ap_done ),
    .ap_continue( pyrconstuct_top_Loop_4_proc_U0_ap_continue ),
    .ap_idle( pyrconstuct_top_Loop_4_proc_U0_ap_idle ),
    .ap_ready( pyrconstuct_top_Loop_4_proc_U0_ap_ready ),
    .fftPyrOut_M_real_V_dout( pyrconstuct_top_Loop_4_proc_U0_fftPyrOut_M_real_V_dout ),
    .fftPyrOut_M_real_V_empty_n( pyrconstuct_top_Loop_4_proc_U0_fftPyrOut_M_real_V_empty_n ),
    .fftPyrOut_M_real_V_read( pyrconstuct_top_Loop_4_proc_U0_fftPyrOut_M_real_V_read ),
    .fftPyrOut_M_imag_V_dout( pyrconstuct_top_Loop_4_proc_U0_fftPyrOut_M_imag_V_dout ),
    .fftPyrOut_M_imag_V_empty_n( pyrconstuct_top_Loop_4_proc_U0_fftPyrOut_M_imag_V_empty_n ),
    .fftPyrOut_M_imag_V_read( pyrconstuct_top_Loop_4_proc_U0_fftPyrOut_M_imag_V_read ),
    .imgInTmp2_din( pyrconstuct_top_Loop_4_proc_U0_imgInTmp2_din ),
    .imgInTmp2_full_n( pyrconstuct_top_Loop_4_proc_U0_imgInTmp2_full_n ),
    .imgInTmp2_write( pyrconstuct_top_Loop_4_proc_U0_imgInTmp2_write )
);

pyrconstuct_top_Block_proc pyrconstuct_top_Block_proc_U0(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst_n_inv ),
    .ap_start( pyrconstuct_top_Block_proc_U0_ap_start ),
    .ap_done( pyrconstuct_top_Block_proc_U0_ap_done ),
    .ap_continue( pyrconstuct_top_Block_proc_U0_ap_continue ),
    .ap_idle( pyrconstuct_top_Block_proc_U0_ap_idle ),
    .ap_ready( pyrconstuct_top_Block_proc_U0_ap_ready ),
    .fft_config2_data_V_din( pyrconstuct_top_Block_proc_U0_fft_config2_data_V_din ),
    .fft_config2_data_V_full_n( pyrconstuct_top_Block_proc_U0_fft_config2_data_V_full_n ),
    .fft_config2_data_V_write( pyrconstuct_top_Block_proc_U0_fft_config2_data_V_write )
);

fft_config2_s fft_config2_U0(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst_n_inv ),
    .ap_start( fft_config2_U0_ap_start ),
    .ap_ce( fft_config2_U0_ap_ce ),
    .ap_done( fft_config2_U0_ap_done ),
    .ap_idle( fft_config2_U0_ap_idle ),
    .ap_ready( fft_config2_U0_ap_ready ),
    .xn_dout( fft_config2_U0_xn_dout ),
    .xn_empty_n( fft_config2_U0_xn_empty_n ),
    .xn_read( fft_config2_U0_xn_read ),
    .xk_din( fft_config2_U0_xk_din ),
    .xk_full_n( fft_config2_U0_xk_full_n ),
    .xk_write( fft_config2_U0_xk_write ),
    .status_data_V_din( fft_config2_U0_status_data_V_din ),
    .status_data_V_full_n( fft_config2_U0_status_data_V_full_n ),
    .status_data_V_write( fft_config2_U0_status_data_V_write ),
    .config_ch_data_V_dout( fft_config2_U0_config_ch_data_V_dout ),
    .config_ch_data_V_empty_n( fft_config2_U0_config_ch_data_V_empty_n ),
    .config_ch_data_V_read( fft_config2_U0_config_ch_data_V_read )
);

pyrconstuct_top_Loop_5_proc pyrconstuct_top_Loop_5_proc_U0(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst_n_inv ),
    .ap_start( pyrconstuct_top_Loop_5_proc_U0_ap_start ),
    .ap_done( pyrconstuct_top_Loop_5_proc_U0_ap_done ),
    .ap_continue( pyrconstuct_top_Loop_5_proc_U0_ap_continue ),
    .ap_idle( pyrconstuct_top_Loop_5_proc_U0_ap_idle ),
    .ap_ready( pyrconstuct_top_Loop_5_proc_U0_ap_ready ),
    .ifftPyrOut_dout( pyrconstuct_top_Loop_5_proc_U0_ifftPyrOut_dout ),
    .ifftPyrOut_empty_n( pyrconstuct_top_Loop_5_proc_U0_ifftPyrOut_empty_n ),
    .ifftPyrOut_read( pyrconstuct_top_Loop_5_proc_U0_ifftPyrOut_read ),
    .pyrFilOut_V_TDATA( pyrconstuct_top_Loop_5_proc_U0_pyrFilOut_V_TDATA ),
    .pyrFilOut_V_TVALID( pyrconstuct_top_Loop_5_proc_U0_pyrFilOut_V_TVALID ),
    .pyrFilOut_V_TREADY( pyrconstuct_top_Loop_5_proc_U0_pyrFilOut_V_TREADY )
);

FIFO_pyrconstuct_top_fft_config_data_V_channel fft_config_data_V_channel_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( fft_config_data_V_channel_U_ap_dummy_ce ),
    .if_write_ce( fft_config_data_V_channel_U_ap_dummy_ce ),
    .if_din( fft_config_data_V_channel_din ),
    .if_full_n( fft_config_data_V_channel_full_n ),
    .if_write( fft_config_data_V_channel_write ),
    .if_dout( fft_config_data_V_channel_dout ),
    .if_empty_n( fft_config_data_V_channel_empty_n ),
    .if_read( fft_config_data_V_channel_read )
);

FIFO_pyrconstuct_top_imgInTmp_channel imgInTmp_channel_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( imgInTmp_channel_U_ap_dummy_ce ),
    .if_write_ce( imgInTmp_channel_U_ap_dummy_ce ),
    .if_din( imgInTmp_channel_din ),
    .if_full_n( imgInTmp_channel_full_n ),
    .if_write( imgInTmp_channel_write ),
    .if_dout( imgInTmp_channel_dout ),
    .if_empty_n( imgInTmp_channel_empty_n ),
    .if_read( imgInTmp_channel_read )
);

FIFO_pyrconstuct_top_imgOutTmpFFTStream_channel imgOutTmpFFTStream_channel_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( imgOutTmpFFTStream_channel_U_ap_dummy_ce ),
    .if_write_ce( imgOutTmpFFTStream_channel_U_ap_dummy_ce ),
    .if_din( imgOutTmpFFTStream_channel_din ),
    .if_full_n( imgOutTmpFFTStream_channel_full_n ),
    .if_write( imgOutTmpFFTStream_channel_write ),
    .if_dout( imgOutTmpFFTStream_channel_dout ),
    .if_empty_n( imgOutTmpFFTStream_channel_empty_n ),
    .if_read( imgOutTmpFFTStream_channel_read )
);

FIFO_pyrconstuct_top_fftPyrOut_M_real_V fftPyrOut_M_real_V_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( fftPyrOut_M_real_V_U_ap_dummy_ce ),
    .if_write_ce( fftPyrOut_M_real_V_U_ap_dummy_ce ),
    .if_din( fftPyrOut_M_real_V_din ),
    .if_full_n( fftPyrOut_M_real_V_full_n ),
    .if_write( fftPyrOut_M_real_V_write ),
    .if_dout( fftPyrOut_M_real_V_dout ),
    .if_empty_n( fftPyrOut_M_real_V_empty_n ),
    .if_read( fftPyrOut_M_real_V_read )
);

FIFO_pyrconstuct_top_fftPyrOut_M_imag_V fftPyrOut_M_imag_V_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( fftPyrOut_M_imag_V_U_ap_dummy_ce ),
    .if_write_ce( fftPyrOut_M_imag_V_U_ap_dummy_ce ),
    .if_din( fftPyrOut_M_imag_V_din ),
    .if_full_n( fftPyrOut_M_imag_V_full_n ),
    .if_write( fftPyrOut_M_imag_V_write ),
    .if_dout( fftPyrOut_M_imag_V_dout ),
    .if_empty_n( fftPyrOut_M_imag_V_empty_n ),
    .if_read( fftPyrOut_M_imag_V_read )
);

FIFO_pyrconstuct_top_imgInTmp2_channel imgInTmp2_channel_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( imgInTmp2_channel_U_ap_dummy_ce ),
    .if_write_ce( imgInTmp2_channel_U_ap_dummy_ce ),
    .if_din( imgInTmp2_channel_din ),
    .if_full_n( imgInTmp2_channel_full_n ),
    .if_write( imgInTmp2_channel_write ),
    .if_dout( imgInTmp2_channel_dout ),
    .if_empty_n( imgInTmp2_channel_empty_n ),
    .if_read( imgInTmp2_channel_read )
);

FIFO_pyrconstuct_top_fft_config2_data_V fft_config2_data_V_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( fft_config2_data_V_U_ap_dummy_ce ),
    .if_write_ce( fft_config2_data_V_U_ap_dummy_ce ),
    .if_din( fft_config2_data_V_din ),
    .if_full_n( fft_config2_data_V_full_n ),
    .if_write( fft_config2_data_V_write ),
    .if_dout( fft_config2_data_V_dout ),
    .if_empty_n( fft_config2_data_V_empty_n ),
    .if_read( fft_config2_data_V_read )
);

FIFO_pyrconstuct_top_ifftPyrOut_channel ifftPyrOut_channel_U(
    .clk( ap_clk ),
    .reset( ap_rst_n_inv ),
    .if_read_ce( ifftPyrOut_channel_U_ap_dummy_ce ),
    .if_write_ce( ifftPyrOut_channel_U_ap_dummy_ce ),
    .if_din( ifftPyrOut_channel_din ),
    .if_full_n( ifftPyrOut_channel_full_n ),
    .if_write( ifftPyrOut_channel_write ),
    .if_dout( ifftPyrOut_channel_dout ),
    .if_empty_n( ifftPyrOut_channel_empty_n ),
    .if_read( ifftPyrOut_channel_read )
);



always @ (posedge ap_clk) begin : ap_ret_ap_reg_procdone_fft_config1_U0
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_procdone_fft_config1_U0 <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_hs_done)) begin
            ap_reg_procdone_fft_config1_U0 <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == fft_config1_U0_ap_done)) begin
            ap_reg_procdone_fft_config1_U0 <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_procdone_fft_config2_U0
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_procdone_fft_config2_U0 <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_hs_done)) begin
            ap_reg_procdone_fft_config2_U0 <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == fft_config2_U0_ap_done)) begin
            ap_reg_procdone_fft_config2_U0 <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_procdone_pyrconstuct_top_Block_codeRepl26_proc_U0
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_procdone_pyrconstuct_top_Block_codeRepl26_proc_U0 <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_hs_done)) begin
            ap_reg_procdone_pyrconstuct_top_Block_codeRepl26_proc_U0 <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == pyrconstuct_top_Block_codeRepl26_proc_U0_ap_done)) begin
            ap_reg_procdone_pyrconstuct_top_Block_codeRepl26_proc_U0 <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_procdone_pyrconstuct_top_Block_proc_U0
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_procdone_pyrconstuct_top_Block_proc_U0 <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_hs_done)) begin
            ap_reg_procdone_pyrconstuct_top_Block_proc_U0 <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == pyrconstuct_top_Block_proc_U0_ap_done)) begin
            ap_reg_procdone_pyrconstuct_top_Block_proc_U0 <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_procdone_pyrconstuct_top_Loop_1_proc_U0
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_procdone_pyrconstuct_top_Loop_1_proc_U0 <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_hs_done)) begin
            ap_reg_procdone_pyrconstuct_top_Loop_1_proc_U0 <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == pyrconstuct_top_Loop_1_proc_U0_ap_done)) begin
            ap_reg_procdone_pyrconstuct_top_Loop_1_proc_U0 <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_procdone_pyrconstuct_top_Loop_2_proc_U0
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_procdone_pyrconstuct_top_Loop_2_proc_U0 <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_hs_done)) begin
            ap_reg_procdone_pyrconstuct_top_Loop_2_proc_U0 <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == pyrconstuct_top_Loop_2_proc_U0_ap_done)) begin
            ap_reg_procdone_pyrconstuct_top_Loop_2_proc_U0 <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_procdone_pyrconstuct_top_Loop_3_proc_U0
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_procdone_pyrconstuct_top_Loop_3_proc_U0 <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_hs_done)) begin
            ap_reg_procdone_pyrconstuct_top_Loop_3_proc_U0 <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == pyrconstuct_top_Loop_3_proc_U0_ap_done)) begin
            ap_reg_procdone_pyrconstuct_top_Loop_3_proc_U0 <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_procdone_pyrconstuct_top_Loop_4_proc_U0
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_procdone_pyrconstuct_top_Loop_4_proc_U0 <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_hs_done)) begin
            ap_reg_procdone_pyrconstuct_top_Loop_4_proc_U0 <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == pyrconstuct_top_Loop_4_proc_U0_ap_done)) begin
            ap_reg_procdone_pyrconstuct_top_Loop_4_proc_U0 <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_procdone_pyrconstuct_top_Loop_5_proc_U0
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_procdone_pyrconstuct_top_Loop_5_proc_U0 <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_sig_hs_done)) begin
            ap_reg_procdone_pyrconstuct_top_Loop_5_proc_U0 <= ap_const_logic_0;
        end else if ((ap_const_logic_1 == pyrconstuct_top_Loop_5_proc_U0_ap_done)) begin
            ap_reg_procdone_pyrconstuct_top_Loop_5_proc_U0 <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ready_pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_imag_V_pipo_status
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ready_pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_imag_V_pipo_status <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == pyrconstuct_top_Loop_2_proc_U0_ap_done) & (ap_const_logic_1 == pyrconstuct_top_Loop_2_proc_U0_ap_continue))) begin
            ap_reg_ready_pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_imag_V_pipo_status <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == pyrconstuct_top_Loop_2_proc_U0_ap_done) & (ap_const_logic_1 == pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_imag_V_pipo_status))) begin
            ap_reg_ready_pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_imag_V_pipo_status <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_ap_reg_ready_pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_real_V_pipo_status
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ready_pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_real_V_pipo_status <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == pyrconstuct_top_Loop_2_proc_U0_ap_done) & (ap_const_logic_1 == pyrconstuct_top_Loop_2_proc_U0_ap_continue))) begin
            ap_reg_ready_pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_real_V_pipo_status <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == pyrconstuct_top_Loop_2_proc_U0_ap_done) & (ap_const_logic_1 == pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_real_V_pipo_status))) begin
            ap_reg_ready_pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_real_V_pipo_status <= ap_const_logic_1;
        end
    end
end

always @ (posedge ap_clk) begin : ap_ret_fft_config1_U0_ap_start
    if (ap_rst_n_inv == 1'b1) begin
        fft_config1_U0_ap_start <= ap_const_logic_0;
    end else begin
        fft_config1_U0_ap_start <= ap_const_logic_1;
    end
end

always @ (posedge ap_clk) begin : ap_ret_fft_config2_U0_ap_start
    if (ap_rst_n_inv == 1'b1) begin
        fft_config2_U0_ap_start <= ap_const_logic_0;
    end else begin
        fft_config2_U0_ap_start <= ap_const_logic_1;
    end
end

always @ (posedge ap_clk) begin : ap_ret_pyrconstuct_top_Loop_2_proc_U0_ap_start
    if (ap_rst_n_inv == 1'b1) begin
        pyrconstuct_top_Loop_2_proc_U0_ap_start <= ap_const_logic_0;
    end else begin
        pyrconstuct_top_Loop_2_proc_U0_ap_start <= ap_const_logic_1;
    end
end

always @ (posedge ap_clk) begin : ap_ret_pyrconstuct_top_Loop_4_proc_U0_ap_start
    if (ap_rst_n_inv == 1'b1) begin
        pyrconstuct_top_Loop_4_proc_U0_ap_start <= ap_const_logic_0;
    end else begin
        pyrconstuct_top_Loop_4_proc_U0_ap_start <= ap_const_logic_1;
    end
end

always @ (posedge ap_clk) begin : ap_ret_pyrconstuct_top_Loop_5_proc_U0_ap_start
    if (ap_rst_n_inv == 1'b1) begin
        pyrconstuct_top_Loop_5_proc_U0_ap_start <= ap_const_logic_0;
    end else begin
        pyrconstuct_top_Loop_5_proc_U0_ap_start <= ap_const_logic_1;
    end
end

always @ (posedge ap_clk) begin
    ap_CS <= ap_const_logic_0;
end

always @ (pyrconstuct_top_Loop_2_proc_U0_ap_done or ap_reg_ready_pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_imag_V_pipo_status) begin
    if ((ap_const_logic_1 == ap_reg_ready_pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_imag_V_pipo_status)) begin
        ap_chn_write_pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_imag_V = ap_const_logic_0;
    end else begin
        ap_chn_write_pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_imag_V = pyrconstuct_top_Loop_2_proc_U0_ap_done;
    end
end

always @ (pyrconstuct_top_Loop_2_proc_U0_ap_done or ap_reg_ready_pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_real_V_pipo_status) begin
    if ((ap_const_logic_1 == ap_reg_ready_pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_real_V_pipo_status)) begin
        ap_chn_write_pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_real_V = ap_const_logic_0;
    end else begin
        ap_chn_write_pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_real_V = pyrconstuct_top_Loop_2_proc_U0_ap_done;
    end
end

always @ (pyrconstuct_top_Block_codeRepl26_proc_U0_ap_idle or pyrconstuct_top_Loop_1_proc_U0_ap_idle or fft_config1_U0_ap_idle or pyrconstuct_top_Loop_2_proc_U0_ap_idle or pyrconstuct_top_Loop_3_proc_U0_ap_idle or pyrconstuct_top_Loop_4_proc_U0_ap_idle or pyrconstuct_top_Block_proc_U0_ap_idle or fft_config2_U0_ap_idle or pyrconstuct_top_Loop_5_proc_U0_ap_idle or imgOutTmpBlockRam_M_real_V_t_empty_n or imgOutTmpBlockRam_M_imag_V_t_empty_n) begin
    if (((ap_const_logic_1 == pyrconstuct_top_Block_codeRepl26_proc_U0_ap_idle) & (ap_const_logic_1 == pyrconstuct_top_Loop_1_proc_U0_ap_idle) & (ap_const_logic_1 == fft_config1_U0_ap_idle) & (ap_const_logic_1 == pyrconstuct_top_Loop_2_proc_U0_ap_idle) & (ap_const_logic_1 == pyrconstuct_top_Loop_3_proc_U0_ap_idle) & (ap_const_logic_1 == pyrconstuct_top_Loop_4_proc_U0_ap_idle) & (ap_const_logic_1 == pyrconstuct_top_Block_proc_U0_ap_idle) & (ap_const_logic_1 == fft_config2_U0_ap_idle) & (ap_const_logic_1 == pyrconstuct_top_Loop_5_proc_U0_ap_idle) & (ap_const_logic_0 == imgOutTmpBlockRam_M_real_V_t_empty_n) & (ap_const_logic_0 == imgOutTmpBlockRam_M_imag_V_t_empty_n))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

always @ (pyrconstuct_top_Loop_5_proc_U0_ap_done) begin
    if ((ap_const_logic_1 == pyrconstuct_top_Loop_5_proc_U0_ap_done)) begin
        ap_sig_hs_done = ap_const_logic_1;
    end else begin
        ap_sig_hs_done = ap_const_logic_0;
    end
end

always @ (pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_imag_V_pipo_status or ap_reg_ready_pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_imag_V_pipo_status) begin
    if ((ap_const_logic_0 == ap_reg_ready_pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_imag_V_pipo_status)) begin
        ap_sig_ready_pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_imag_V_pipo_status = pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_imag_V_pipo_status;
    end else begin
        ap_sig_ready_pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_imag_V_pipo_status = ap_const_logic_1;
    end
end

always @ (pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_real_V_pipo_status or ap_reg_ready_pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_real_V_pipo_status) begin
    if ((ap_const_logic_0 == ap_reg_ready_pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_real_V_pipo_status)) begin
        ap_sig_ready_pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_real_V_pipo_status = pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_real_V_pipo_status;
    end else begin
        ap_sig_ready_pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_real_V_pipo_status = ap_const_logic_1;
    end
end

always @ (ap_sig_ready_pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_real_V_pipo_status or ap_sig_ready_pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_imag_V_pipo_status) begin
    if (((ap_const_logic_1 == ap_sig_ready_pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_real_V_pipo_status) & (ap_const_logic_1 == ap_sig_ready_pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_imag_V_pipo_status))) begin
        pyrconstuct_top_Loop_2_proc_U0_ap_continue = ap_const_logic_1;
    end else begin
        pyrconstuct_top_Loop_2_proc_U0_ap_continue = ap_const_logic_0;
    end
end

assign ap_done = ap_sig_hs_done;

assign ap_ready = ap_sig_top_allready;


always @ (ap_rst_n) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign ap_sig_hs_continue = ap_const_logic_1;

assign ap_sig_top_allready = pyrconstuct_top_Loop_1_proc_U0_ap_ready;

assign fftPyrOut_M_imag_V_U_ap_dummy_ce = ap_const_logic_1;

assign fftPyrOut_M_imag_V_din = pyrconstuct_top_Loop_3_proc_U0_fftPyrOut_M_imag_V_din;

assign fftPyrOut_M_imag_V_read = pyrconstuct_top_Loop_4_proc_U0_fftPyrOut_M_imag_V_read;

assign fftPyrOut_M_imag_V_write = pyrconstuct_top_Loop_3_proc_U0_fftPyrOut_M_imag_V_write;

assign fftPyrOut_M_real_V_U_ap_dummy_ce = ap_const_logic_1;

assign fftPyrOut_M_real_V_din = pyrconstuct_top_Loop_3_proc_U0_fftPyrOut_M_real_V_din;

assign fftPyrOut_M_real_V_read = pyrconstuct_top_Loop_4_proc_U0_fftPyrOut_M_real_V_read;

assign fftPyrOut_M_real_V_write = pyrconstuct_top_Loop_3_proc_U0_fftPyrOut_M_real_V_write;

assign fft_config1_U0_ap_ce = ap_const_logic_1;

assign fft_config1_U0_ap_continue = ap_const_logic_1;

assign fft_config1_U0_config_ch_data_V_dout = fft_config_data_V_channel_dout;

assign fft_config1_U0_config_ch_data_V_empty_n = fft_config_data_V_channel_empty_n;

assign fft_config1_U0_status_data_V_full_n = ap_const_logic_1;

assign fft_config1_U0_xk_full_n = imgOutTmpFFTStream_channel_full_n;

assign fft_config1_U0_xn_dout = imgInTmp_channel_dout;

assign fft_config1_U0_xn_empty_n = imgInTmp_channel_empty_n;

assign fft_config2_U0_ap_ce = ap_const_logic_1;

assign fft_config2_U0_ap_continue = ap_const_logic_1;

assign fft_config2_U0_config_ch_data_V_dout = fft_config2_data_V_dout;

assign fft_config2_U0_config_ch_data_V_empty_n = fft_config2_data_V_empty_n;

assign fft_config2_U0_status_data_V_full_n = ap_const_logic_1;

assign fft_config2_U0_xk_full_n = ifftPyrOut_channel_full_n;

assign fft_config2_U0_xn_dout = imgInTmp2_channel_dout;

assign fft_config2_U0_xn_empty_n = imgInTmp2_channel_empty_n;

assign fft_config2_data_V_U_ap_dummy_ce = ap_const_logic_1;

assign fft_config2_data_V_din = pyrconstuct_top_Block_proc_U0_fft_config2_data_V_din;

assign fft_config2_data_V_read = fft_config2_U0_config_ch_data_V_read;

assign fft_config2_data_V_write = pyrconstuct_top_Block_proc_U0_fft_config2_data_V_write;

assign fft_config_data_V_channel_U_ap_dummy_ce = ap_const_logic_1;

assign fft_config_data_V_channel_din = pyrconstuct_top_Block_codeRepl26_proc_U0_fft_config_data_V_din;

assign fft_config_data_V_channel_read = fft_config1_U0_config_ch_data_V_read;

assign fft_config_data_V_channel_write = pyrconstuct_top_Block_codeRepl26_proc_U0_fft_config_data_V_write;

assign ifftPyrOut_channel_U_ap_dummy_ce = ap_const_logic_1;

assign ifftPyrOut_channel_din = fft_config2_U0_xk_din;

assign ifftPyrOut_channel_read = pyrconstuct_top_Loop_5_proc_U0_ifftPyrOut_read;

assign ifftPyrOut_channel_write = fft_config2_U0_xk_write;

assign imgInTmp2_channel_U_ap_dummy_ce = ap_const_logic_1;

assign imgInTmp2_channel_din = pyrconstuct_top_Loop_4_proc_U0_imgInTmp2_din;

assign imgInTmp2_channel_read = fft_config2_U0_xn_read;

assign imgInTmp2_channel_write = pyrconstuct_top_Loop_4_proc_U0_imgInTmp2_write;

assign imgInTmp_channel_U_ap_dummy_ce = ap_const_logic_1;

assign imgInTmp_channel_din = pyrconstuct_top_Loop_1_proc_U0_imgInTmp_din;

assign imgInTmp_channel_read = fft_config1_U0_xn_read;

assign imgInTmp_channel_write = pyrconstuct_top_Loop_1_proc_U0_imgInTmp_write;

assign imgIn_TREADY = pyrconstuct_top_Loop_1_proc_U0_imgIn_TREADY;

assign imgOutTmpBlockRam_M_imag_V_U_ap_dummy_ce = ap_const_logic_1;

assign imgOutTmpBlockRam_M_imag_V_i_address0 = pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_imag_V_address0;

assign imgOutTmpBlockRam_M_imag_V_i_ce0 = pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_imag_V_ce0;

assign imgOutTmpBlockRam_M_imag_V_i_d0 = pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_imag_V_d0;

assign imgOutTmpBlockRam_M_imag_V_i_we0 = pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_imag_V_we0;

assign imgOutTmpBlockRam_M_imag_V_i_write = ap_chn_write_pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_imag_V;

assign imgOutTmpBlockRam_M_imag_V_t_address0 = pyrconstuct_top_Loop_3_proc_U0_imgOutTmpBlockRam_M_imag_V_address0;

assign imgOutTmpBlockRam_M_imag_V_t_ce0 = pyrconstuct_top_Loop_3_proc_U0_imgOutTmpBlockRam_M_imag_V_ce0;

assign imgOutTmpBlockRam_M_imag_V_t_d0 = ap_const_lv24_0;

assign imgOutTmpBlockRam_M_imag_V_t_read = pyrconstuct_top_Loop_3_proc_U0_ap_ready;

assign imgOutTmpBlockRam_M_imag_V_t_we0 = ap_const_logic_0;

assign imgOutTmpBlockRam_M_real_V_U_ap_dummy_ce = ap_const_logic_1;

assign imgOutTmpBlockRam_M_real_V_i_address0 = pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_real_V_address0;

assign imgOutTmpBlockRam_M_real_V_i_ce0 = pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_real_V_ce0;

assign imgOutTmpBlockRam_M_real_V_i_d0 = pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_real_V_d0;

assign imgOutTmpBlockRam_M_real_V_i_we0 = pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_real_V_we0;

assign imgOutTmpBlockRam_M_real_V_i_write = ap_chn_write_pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_real_V;

assign imgOutTmpBlockRam_M_real_V_t_address0 = pyrconstuct_top_Loop_3_proc_U0_imgOutTmpBlockRam_M_real_V_address0;

assign imgOutTmpBlockRam_M_real_V_t_ce0 = pyrconstuct_top_Loop_3_proc_U0_imgOutTmpBlockRam_M_real_V_ce0;

assign imgOutTmpBlockRam_M_real_V_t_d0 = ap_const_lv24_0;

assign imgOutTmpBlockRam_M_real_V_t_read = pyrconstuct_top_Loop_3_proc_U0_ap_ready;

assign imgOutTmpBlockRam_M_real_V_t_we0 = ap_const_logic_0;

assign imgOutTmpFFTStream_channel_U_ap_dummy_ce = ap_const_logic_1;

assign imgOutTmpFFTStream_channel_din = fft_config1_U0_xk_din;

assign imgOutTmpFFTStream_channel_read = pyrconstuct_top_Loop_2_proc_U0_imgOutTmpFFTStream_read;

assign imgOutTmpFFTStream_channel_write = fft_config1_U0_xk_write;

assign pyrFilOut_V_TDATA = pyrconstuct_top_Loop_5_proc_U0_pyrFilOut_V_TDATA;

assign pyrFilOut_V_TVALID = pyrconstuct_top_Loop_5_proc_U0_pyrFilOut_V_TVALID;

assign pyrconstuct_top_Block_codeRepl26_proc_U0_ap_continue = ap_const_logic_1;

assign pyrconstuct_top_Block_codeRepl26_proc_U0_ap_start = ap_start;

assign pyrconstuct_top_Block_codeRepl26_proc_U0_fft_config_data_V_full_n = fft_config_data_V_channel_full_n;

assign pyrconstuct_top_Block_proc_U0_ap_continue = ap_const_logic_1;

assign pyrconstuct_top_Block_proc_U0_ap_start = ap_start;

assign pyrconstuct_top_Block_proc_U0_fft_config2_data_V_full_n = fft_config2_data_V_full_n;

assign pyrconstuct_top_Loop_1_proc_U0_ap_continue = ap_const_logic_1;

assign pyrconstuct_top_Loop_1_proc_U0_ap_start = ap_start;

assign pyrconstuct_top_Loop_1_proc_U0_imgInTmp_full_n = imgInTmp_channel_full_n;

assign pyrconstuct_top_Loop_1_proc_U0_imgIn_TDATA = imgIn_TDATA;

assign pyrconstuct_top_Loop_1_proc_U0_imgIn_TVALID = imgIn_TVALID;

assign pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_imag_V_pipo_status = imgOutTmpBlockRam_M_imag_V_i_full_n;

assign pyrconstuct_top_Loop_2_proc_U0_imgOutTmpBlockRam_M_real_V_pipo_status = imgOutTmpBlockRam_M_real_V_i_full_n;

assign pyrconstuct_top_Loop_2_proc_U0_imgOutTmpFFTStream_dout = imgOutTmpFFTStream_channel_dout;

assign pyrconstuct_top_Loop_2_proc_U0_imgOutTmpFFTStream_empty_n = imgOutTmpFFTStream_channel_empty_n;

assign pyrconstuct_top_Loop_3_proc_U0_ap_continue = ap_const_logic_1;

assign pyrconstuct_top_Loop_3_proc_U0_ap_start = (imgOutTmpBlockRam_M_real_V_t_empty_n & imgOutTmpBlockRam_M_imag_V_t_empty_n);

assign pyrconstuct_top_Loop_3_proc_U0_fftPyrOut_M_imag_V_full_n = fftPyrOut_M_imag_V_full_n;

assign pyrconstuct_top_Loop_3_proc_U0_fftPyrOut_M_real_V_full_n = fftPyrOut_M_real_V_full_n;

assign pyrconstuct_top_Loop_3_proc_U0_imgOutTmpBlockRam_M_imag_V_q0 = imgOutTmpBlockRam_M_imag_V_t_q0;

assign pyrconstuct_top_Loop_3_proc_U0_imgOutTmpBlockRam_M_real_V_q0 = imgOutTmpBlockRam_M_real_V_t_q0;

assign pyrconstuct_top_Loop_4_proc_U0_ap_continue = ap_const_logic_1;

assign pyrconstuct_top_Loop_4_proc_U0_fftPyrOut_M_imag_V_dout = fftPyrOut_M_imag_V_dout;

assign pyrconstuct_top_Loop_4_proc_U0_fftPyrOut_M_imag_V_empty_n = fftPyrOut_M_imag_V_empty_n;

assign pyrconstuct_top_Loop_4_proc_U0_fftPyrOut_M_real_V_dout = fftPyrOut_M_real_V_dout;

assign pyrconstuct_top_Loop_4_proc_U0_fftPyrOut_M_real_V_empty_n = fftPyrOut_M_real_V_empty_n;

assign pyrconstuct_top_Loop_4_proc_U0_imgInTmp2_full_n = imgInTmp2_channel_full_n;

assign pyrconstuct_top_Loop_5_proc_U0_ap_continue = ap_sig_hs_continue;

assign pyrconstuct_top_Loop_5_proc_U0_ifftPyrOut_dout = ifftPyrOut_channel_dout;

assign pyrconstuct_top_Loop_5_proc_U0_ifftPyrOut_empty_n = ifftPyrOut_channel_empty_n;

assign pyrconstuct_top_Loop_5_proc_U0_pyrFilOut_V_TREADY = pyrFilOut_V_TREADY;


endmodule //pyrconstuct_top

