<?xml version='1.0' encoding='utf-8'?>
<snippets language="vhdl">
  <snippet>
    <description>arrow</description>
    <tag>..</tag>
    <text><![CDATA[<= ]]></text>
  </snippet>
  <snippet>
    <description>assign logic 0</description>
    <tag>a0</tag>
    <text><![CDATA[${1}		<= '0' ${2:after ADL};${0}]]></text>
  </snippet>
  <snippet>
    <description>assign logic 1</description>
    <tag>a1</tag>
    <text><![CDATA[${1}		<= '1' ${2:after ADL};${0}]]></text>
  </snippet>
  <snippet>
    <description>assign others </description>
    <tag>ao</tag>
    <text><![CDATA[${1}		<= (others => ${2:'0'}) ${3:after ADL}${0};]]></text>
  </snippet>
  <snippet>
    <description>comment</description>
    <accelerator><![CDATA[<Primary><Alt>c]]></accelerator>
    <text><![CDATA[--$GEDIT_CURRENT_LINE
$0]]></text>
  </snippet>
  <snippet>
    <description>constant ADL + LDL</description>
    <tag>nd</tag>
    <text><![CDATA[constant LDL	: time := CLK_PERIOD * 10;
constant ADL	: time := CLK_PERIOD / 5;
${0}]]></text>
  </snippet>
  <snippet>
    <description>constant boolean</description>
    <tag>nb</tag>
    <text><![CDATA[constant ${1}	: boolean := ${2:false};
${0}]]></text>
  </snippet>
  <snippet>
    <description>constant natural</description>
    <tag>nn</tag>
    <text><![CDATA[constant ${1} : natural;${0}]]></text>
  </snippet>
  <snippet>
    <description>constant slv</description>
    <tag>nv</tag>
    <text><![CDATA[constant ${1} : std_logic_vector(${2}-1 downto 0) := ${0};]]></text>
  </snippet>
  <snippet>
    <description>constant time</description>
    <tag>nt</tag>
    <text><![CDATA[constant ${1} : time := ${2} ${3:ns};${0}]]></text>
  </snippet>
  <snippet>
    <description>conv to natural</description>
    <tag>cn</tag>
    <text><![CDATA[${1} <= to_integer(unsigned(${2}));$0]]></text>
  </snippet>
  <snippet>
    <description>conv to std_logic_vector</description>
    <text><![CDATA[${1} <= std_logic_vector(to_unsigned(${2}, ${1}${3:'length}));${0}]]></text>
    <tag>cv</tag>
  </snippet>
  <snippet>
    <description>duplicate and comment</description>
    <accelerator><![CDATA[<Primary><Alt>d]]></accelerator>
    <text><![CDATA[--$GEDIT_CURRENT_LINE
$0$GEDIT_CURRENT_LINE]]></text>
  </snippet>
  <snippet>
    <description>entity</description>
    <tag>e</tag>
    <text><![CDATA[library ieee;
use ieee.std_logic_1164.all;

entity ${1:text} is
	Generic ( 
			
	);
    Port (
    	clk		: in std_logic;
    	rst		: in std_logic
    );
end ${1};
architecture ${2:rtl} of ${1} is

begin
$0
end ${2};]]></text>
  </snippet>
  <snippet>
    <description>entity pkg</description>
    <tag>ep</tag>
    <text><![CDATA[library ieee;
use ieee.std_logic_1164.all;

package ${1:pkg_name}_pkg is

end ${1}_pkg;
package body ${1}_pkg is
$0
end ${1}_pkg;]]></text>
  </snippet>
  <snippet>
    <description>FSM</description>
    <text><![CDATA[fsm_proc: process(clk) begin
if rising_edge(clk) then
	if rst = '1' then
		state	<= IDLE_STATE;
	
	else
		case state is
		when IDLE_STATE =>
			if change = '1' then
				state	<= NEXT_STATE;
			end if;
		
		when NEXT_STATE =>
			state		<= IDLE_STATE;
		when others =>
		end case;
	end if;
end if;
end process;]]></text>
    <tag>f</tag>
  </snippet>
  <snippet>
    <description>function</description>
    <text><![CDATA[function ${1}(
	${2: arg : std_logic_vector}
) return ${3:natural} is
	variable v : natural := 0;
begin
${0}
end function;
]]></text>
    <tag>u</tag>
  </snippet>
  <snippet>
    <description>generic natural</description>
    <tag>gn</tag>
    <text><![CDATA[${1}		: natural 	:= ${2};
$0]]></text>
  </snippet>
  <snippet>
    <description>generic time</description>
    <text><![CDATA[${1:ADL}		: time 	:= ${2:500 ps};
$0]]></text>
    <tag>gt</tag>
  </snippet>
  <snippet>
    <description>header</description>
    <tag>h</tag>
    <text><![CDATA[--------------------------------------------------------------------------------
-- Company: Astri Polska
-- Engineer: Slawomir Siluk slawomir.siluk@astripolska.pl
-- 
-- Create Date: $(1:date)
-- Module Name: $GEDIT_CURRENT_DOCUMENT_NAME
-- Language: VHDL
-- Description: 
-- $0
-- Dependencies: 
-- 
-- Revision:
-- Revision 0.01 - File Created
-- Additional Comments:
-- 
--------------------------------------------------------------------------------]]></text>
  </snippet>
  <snippet>
    <description>input std_logic</description>
    <tag>il</tag>
    <text><![CDATA[$1 : in std_logic;$0]]></text>
  </snippet>
  <snippet>
    <description>input std_logic_vector</description>
    <tag>iv</tag>
    <text><![CDATA[${1:name} : in std_logic_vector${2:(-1 downto 0)};$0]]></text>
  </snippet>
  <snippet>
    <description>library astri</description>
    <tag>la</tag>
    <text><![CDATA[library astri_hdl_lib;
use astri_hdl_lib.${1:common_pkg}.all;
$0]]></text>
  </snippet>
  <snippet>
    <description>library use xil_defaultlib</description>
    <tag>lux</tag>
    <text><![CDATA[use xil_defaultlib.${1:common_pkg}.all;$0]]></text>
  </snippet>
  <snippet>
    <description>library work</description>
    <text><![CDATA[library work;
use work.${1:common_pkg}.all;
$0]]></text>
    <tag>lw</tag>
  </snippet>
  <snippet>
    <description>library xil_defaultlib</description>
    <text><![CDATA[library xil_defaultlib;
use xil_defaultlib.${1:common_pkg}.all;
$0]]></text>
    <tag>lx</tag>
  </snippet>
  <snippet>
    <description>loop</description>
    <accelerator><![CDATA[<Primary>e]]></accelerator>
    <text><![CDATA[for ${1:i} in ${2:0} to loop
	$GEDIT_SELECTED_TEXT
end loop;
$0
]]></text>
  </snippet>
  <snippet>
    <description>output std_logic</description>
    <tag>ol</tag>
    <text><![CDATA[$1 : out std_logic;$0]]></text>
  </snippet>
  <snippet>
    <description>output std_logic_vector</description>
    <tag>ov</tag>
    <text><![CDATA[${1} : out std_logic_vector${2:(-1 downto 0)};$0]]></text>
  </snippet>
  <snippet>
    <description>output unsigned</description>
    <tag>ou</tag>
    <text><![CDATA[${1}	: out unsigned($2-1 downto 0);$0]]></text>
  </snippet>
  <snippet>
    <description>reg ce</description>
    <text><![CDATA[${1}_proc: process(clk) begin
if rising_edge(clk) then
	if ce = '1' then
		${2}
	end if;
end if;
end process;
$0]]></text>
    <tag>pe</tag>
  </snippet>
  <snippet>
    <description>reg clk</description>
    <tag>pc</tag>
    <text><![CDATA[${1}_proc: process(clk) begin
if rising_edge(clk) then
	${2}
end if;
end process;
$0]]></text>
  </snippet>
  <snippet>
    <description>reg rst</description>
    <text><![CDATA[_proc: process(clk) begin
if rising_edge(clk) then
	if rst = '1' then
	
	else
	
	end if;
end if;
end process;]]></text>
    <tag>pr</tag>
  </snippet>
  <snippet>
    <description>reg rst ce</description>
    <text><![CDATA[_proc: process(clk) begin
if rising_edge(clk) then
	if rst = '1' then
	
	elsif ce = '1' then
	
	end if;
end if;
end process;]]></text>
    <tag>p</tag>
  </snippet>
  <snippet>
    <description>report failure</description>
    <text><![CDATA[assert ${1} = I
 report " <<<FAILURE>>> ${2: not matching on index:} " & integer'image(I)
 severity failure;
$0]]></text>
    <tag>rf</tag>
  </snippet>
  <snippet>
    <description>report success</description>
    <text><![CDATA[wait for LDL;
assert false
 report " <<<SUCCESS>>> "
 severity failure;
wait;
$0]]></text>
    <tag>rs</tag>
  </snippet>
  <snippet>
    <description>signal bool</description>
    <text><![CDATA[signal ${1} : boolean;$0]]></text>
    <tag>sb</tag>
  </snippet>
  <snippet>
    <description>signal natural</description>
    <tag>sn</tag>
    <text><![CDATA[signal ${1} : natural${2: range 0 to }${3: :=};$0]]></text>
  </snippet>
  <snippet>
    <description>signal std_logic</description>
    <tag>sl</tag>
    <text><![CDATA[signal ${1} : std_logic;$0]]></text>
  </snippet>
  <snippet>
    <description>signal std_logic_vector</description>
    <tag>sv</tag>
    <text><![CDATA[signal ${1} : std_logic_vector${2:(-1 downto 0)};$0]]></text>
  </snippet>
  <snippet>
    <description>signal unsigned</description>
    <tag>su</tag>
    <text><![CDATA[signal ${1}		: unsigned(${2}-1 downto 0)${3: := (others => '0')};$0]]></text>
  </snippet>
  <snippet>
    <description>state type</description>
    <text><![CDATA[type state_t is 	(
						IDLE_STATE
					);
signal state	: state_t := IDLE_STATE;
$0]]></text>
    <tag>ts</tag>
  </snippet>
  <snippet>
    <description>variable natural</description>
    <tag>vn</tag>
    <text><![CDATA[variable ${1} : natural ${2:range 0 to};$0]]></text>
  </snippet>
  <snippet>
    <description>variable positive</description>
    <text><![CDATA[variable ${1} : positive ${2:range 0 to};$0]]></text>
    <tag>vp</tag>
  </snippet>
  <snippet>
    <description>variable std_logic_vector</description>
    <tag>vv</tag>
    <text><![CDATA[variable ${1}		: std_logic_vector(${2}-1 downto 0) := (others => '0');
$0
]]></text>
  </snippet>
  <snippet>
    <description>wait for</description>
    <tag>wf</tag>
    <text><![CDATA[wait for${1: 10 ns};$0]]></text>
  </snippet>
  <snippet>
    <description>wait unitl clk</description>
    <text><![CDATA[wait until rising_edge(clk);$0]]></text>
    <tag>wu</tag>
  </snippet>
  <snippet>
    <description>wait until re(clk)</description>
    <text><![CDATA[wait until rising_edge(clk)${1: and };$0]]></text>
    <tag>wua</tag>
  </snippet>
</snippets>
