{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1695254528621 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695254528621 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 20 21:02:08 2023 " "Processing started: Wed Sep 20 21:02:08 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695254528621 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695254528621 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PROJETOFINALPBLCD2 -c PROJETOFINALPBLCD " "Command: quartus_map --read_settings_files=on --write_settings_files=off PROJETOFINALPBLCD2 -c PROJETOFINALPBLCD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695254528621 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1695254529012 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1695254529012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "D:/PROJETOFINALPBL_copy/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695254535607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695254535607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "validade_perfil.v 1 1 " "Found 1 design units, including 1 entities, in source file validade_perfil.v" { { "Info" "ISGN_ENTITY_NAME" "1 validade_perfil " "Found entity 1: validade_perfil" {  } { { "validade_perfil.v" "" { Text "D:/PROJETOFINALPBL_copy/validade_perfil.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695254535607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695254535607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "validade_perfil1.v 1 1 " "Found 1 design units, including 1 entities, in source file validade_perfil1.v" { { "Info" "ISGN_ENTITY_NAME" "1 validade_perfil1 " "Found entity 1: validade_perfil1" {  } { { "validade_perfil1.v" "" { Text "D:/PROJETOFINALPBL_copy/validade_perfil1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695254535623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695254535623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transferencia_bits_perfil.v 1 1 " "Found 1 design units, including 1 entities, in source file transferencia_bits_perfil.v" { { "Info" "ISGN_ENTITY_NAME" "1 transferencia_bits_perfil " "Found entity 1: transferencia_bits_perfil" {  } { { "transferencia_bits_perfil.v" "" { Text "D:/PROJETOFINALPBL_copy/transferencia_bits_perfil.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695254535639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695254535639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transferencia_bits_perfil1.v 1 1 " "Found 1 design units, including 1 entities, in source file transferencia_bits_perfil1.v" { { "Info" "ISGN_ENTITY_NAME" "1 transferencia_bits_perfil1 " "Found entity 1: transferencia_bits_perfil1" {  } { { "transferencia_bits_perfil1.v" "" { Text "D:/PROJETOFINALPBL_copy/transferencia_bits_perfil1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695254535654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695254535654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "funcao_comparacao_perfil.v 1 1 " "Found 1 design units, including 1 entities, in source file funcao_comparacao_perfil.v" { { "Info" "ISGN_ENTITY_NAME" "1 funcao_comparacao_perfil " "Found entity 1: funcao_comparacao_perfil" {  } { { "funcao_comparacao_perfil.v" "" { Text "D:/PROJETOFINALPBL_copy/funcao_comparacao_perfil.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695254535654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695254535654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "funcao_comparacao_perfil1.v 1 1 " "Found 1 design units, including 1 entities, in source file funcao_comparacao_perfil1.v" { { "Info" "ISGN_ENTITY_NAME" "1 funcao_comparacao_perfil1 " "Found entity 1: funcao_comparacao_perfil1" {  } { { "funcao_comparacao_perfil1.v" "" { Text "D:/PROJETOFINALPBL_copy/funcao_comparacao_perfil1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695254535670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695254535670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transferencia_bits_funcao.v 1 1 " "Found 1 design units, including 1 entities, in source file transferencia_bits_funcao.v" { { "Info" "ISGN_ENTITY_NAME" "1 transferencia_bits_funcao " "Found entity 1: transferencia_bits_funcao" {  } { { "transferencia_bits_funcao.v" "" { Text "D:/PROJETOFINALPBL_copy/transferencia_bits_funcao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695254535686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695254535686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "transferencia_bits_funcao1.v 1 1 " "Found 1 design units, including 1 entities, in source file transferencia_bits_funcao1.v" { { "Info" "ISGN_ENTITY_NAME" "1 transferencia_bits_funcao1 " "Found entity 1: transferencia_bits_funcao1" {  } { { "transferencia_bits_funcao1.v" "" { Text "D:/PROJETOFINALPBL_copy/transferencia_bits_funcao1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695254535698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695254535698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "igualdade_funcoes.v 1 1 " "Found 1 design units, including 1 entities, in source file igualdade_funcoes.v" { { "Info" "ISGN_ENTITY_NAME" "1 igualdade_funcoes " "Found entity 1: igualdade_funcoes" {  } { { "igualdade_funcoes.v" "" { Text "D:/PROJETOFINALPBL_copy/igualdade_funcoes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695254535708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695254535708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prioridade.v 1 1 " "Found 1 design units, including 1 entities, in source file prioridade.v" { { "Info" "ISGN_ENTITY_NAME" "1 prioridade " "Found entity 1: prioridade" {  } { { "prioridade.v" "" { Text "D:/PROJETOFINALPBL_copy/prioridade.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695254535714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695254535714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compara_prioridade_igualdade.v 1 1 " "Found 1 design units, including 1 entities, in source file compara_prioridade_igualdade.v" { { "Info" "ISGN_ENTITY_NAME" "1 compara_prioridade_igualdade " "Found entity 1: compara_prioridade_igualdade" {  } { { "compara_prioridade_igualdade.v" "" { Text "D:/PROJETOFINALPBL_copy/compara_prioridade_igualdade.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695254535730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695254535730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compara_transfere_bits_func.v 1 1 " "Found 1 design units, including 1 entities, in source file compara_transfere_bits_func.v" { { "Info" "ISGN_ENTITY_NAME" "1 compara_transfere_bits_func " "Found entity 1: compara_transfere_bits_func" {  } { { "compara_transfere_bits_func.v" "" { Text "D:/PROJETOFINALPBL_copy/compara_transfere_bits_func.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695254535745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695254535745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "compara_transfere_bits_func1.v 1 1 " "Found 1 design units, including 1 entities, in source file compara_transfere_bits_func1.v" { { "Info" "ISGN_ENTITY_NAME" "1 compara_transfere_bits_func1 " "Found entity 1: compara_transfere_bits_func1" {  } { { "compara_transfere_bits_func1.v" "" { Text "D:/PROJETOFINALPBL_copy/compara_transfere_bits_func1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695254535761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695254535761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qual_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file qual_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 qual_interface " "Found entity 1: qual_interface" {  } { { "qual_interface.v" "" { Text "D:/PROJETOFINALPBL_copy/qual_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695254535761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695254535761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qual_interface1.v 1 1 " "Found 1 design units, including 1 entities, in source file qual_interface1.v" { { "Info" "ISGN_ENTITY_NAME" "1 qual_interface1 " "Found entity 1: qual_interface1" {  } { { "qual_interface1.v" "" { Text "D:/PROJETOFINALPBL_copy/qual_interface1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695254535776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695254535776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seis_bits_func.v 1 1 " "Found 1 design units, including 1 entities, in source file seis_bits_func.v" { { "Info" "ISGN_ENTITY_NAME" "1 seis_bits_func " "Found entity 1: seis_bits_func" {  } { { "seis_bits_func.v" "" { Text "D:/PROJETOFINALPBL_copy/seis_bits_func.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695254535776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695254535776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seis_bits_func1.v 1 1 " "Found 1 design units, including 1 entities, in source file seis_bits_func1.v" { { "Info" "ISGN_ENTITY_NAME" "1 seis_bits_func1 " "Found entity 1: seis_bits_func1" {  } { { "seis_bits_func1.v" "" { Text "D:/PROJETOFINALPBL_copy/seis_bits_func1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695254535792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695254535792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "func20.v 1 1 " "Found 1 design units, including 1 entities, in source file func20.v" { { "Info" "ISGN_ENTITY_NAME" "1 func20 " "Found entity 1: func20" {  } { { "func20.v" "" { Text "D:/PROJETOFINALPBL_copy/func20.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695254535808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695254535808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "func21.v 1 1 " "Found 1 design units, including 1 entities, in source file func21.v" { { "Info" "ISGN_ENTITY_NAME" "1 func21 " "Found entity 1: func21" {  } { { "func21.v" "" { Text "D:/PROJETOFINALPBL_copy/func21.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695254535823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695254535823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "define_passagem_bits_mostrador.v 1 1 " "Found 1 design units, including 1 entities, in source file define_passagem_bits_mostrador.v" { { "Info" "ISGN_ENTITY_NAME" "1 define_passagem_bits_mostrador " "Found entity 1: define_passagem_bits_mostrador" {  } { { "define_passagem_bits_mostrador.v" "" { Text "D:/PROJETOFINALPBL_copy/define_passagem_bits_mostrador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695254535839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695254535839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vai_para_decod_mostrador0.v 1 1 " "Found 1 design units, including 1 entities, in source file vai_para_decod_mostrador0.v" { { "Info" "ISGN_ENTITY_NAME" "1 vai_para_decod_mostrador0 " "Found entity 1: vai_para_decod_mostrador0" {  } { { "vai_para_decod_mostrador0.v" "" { Text "D:/PROJETOFINALPBL_copy/vai_para_decod_mostrador0.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695254535839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695254535839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vai_para_decod_mostrador1.v 1 1 " "Found 1 design units, including 1 entities, in source file vai_para_decod_mostrador1.v" { { "Info" "ISGN_ENTITY_NAME" "1 vai_para_decod_mostrador1 " "Found entity 1: vai_para_decod_mostrador1" {  } { { "vai_para_decod_mostrador1.v" "" { Text "D:/PROJETOFINALPBL_copy/vai_para_decod_mostrador1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695254535855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695254535855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bits3mostrador.v 1 1 " "Found 1 design units, including 1 entities, in source file bits3mostrador.v" { { "Info" "ISGN_ENTITY_NAME" "1 bits3mostrador " "Found entity 1: bits3mostrador" {  } { { "bits3mostrador.v" "" { Text "D:/PROJETOFINALPBL_copy/bits3mostrador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695254535870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695254535870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod_mostrador.v 1 1 " "Found 1 design units, including 1 entities, in source file decod_mostrador.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod_mostrador " "Found entity 1: decod_mostrador" {  } { { "decod_mostrador.v" "" { Text "D:/PROJETOFINALPBL_copy/decod_mostrador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695254535870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695254535870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "leds.v 1 1 " "Found 1 design units, including 1 entities, in source file leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 LEDs " "Found entity 1: LEDs" {  } { { "LEDs.v" "" { Text "D:/PROJETOFINALPBL_copy/LEDs.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695254535886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695254535886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matriz.v 1 1 " "Found 1 design units, including 1 entities, in source file matriz.v" { { "Info" "ISGN_ENTITY_NAME" "1 Matriz " "Found entity 1: Matriz" {  } { { "Matriz.v" "" { Text "D:/PROJETOFINALPBL_copy/Matriz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695254535901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695254535901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pelo_menos_um_perfil_valido.v 1 1 " "Found 1 design units, including 1 entities, in source file pelo_menos_um_perfil_valido.v" { { "Info" "ISGN_ENTITY_NAME" "1 pelo_menos_um_perfil_valido " "Found entity 1: pelo_menos_um_perfil_valido" {  } { { "pelo_menos_um_perfil_valido.v" "" { Text "D:/PROJETOFINALPBL_copy/pelo_menos_um_perfil_valido.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695254535901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695254535901 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b1 validade_perfil.v(6) " "Verilog HDL Implicit Net warning at validade_perfil.v(6): created implicit net for \"b1\"" {  } { { "validade_perfil.v" "" { Text "D:/PROJETOFINALPBL_copy/validade_perfil.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254535917 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a1 validade_perfil.v(8) " "Verilog HDL Implicit Net warning at validade_perfil.v(8): created implicit net for \"a1\"" {  } { { "validade_perfil.v" "" { Text "D:/PROJETOFINALPBL_copy/validade_perfil.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254535917 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c1 validade_perfil.v(10) " "Verilog HDL Implicit Net warning at validade_perfil.v(10): created implicit net for \"c1\"" {  } { { "validade_perfil.v" "" { Text "D:/PROJETOFINALPBL_copy/validade_perfil.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254535917 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b1 validade_perfil1.v(6) " "Verilog HDL Implicit Net warning at validade_perfil1.v(6): created implicit net for \"b1\"" {  } { { "validade_perfil1.v" "" { Text "D:/PROJETOFINALPBL_copy/validade_perfil1.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254535917 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a1 validade_perfil1.v(8) " "Verilog HDL Implicit Net warning at validade_perfil1.v(8): created implicit net for \"a1\"" {  } { { "validade_perfil1.v" "" { Text "D:/PROJETOFINALPBL_copy/validade_perfil1.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254535917 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c1 validade_perfil1.v(10) " "Verilog HDL Implicit Net warning at validade_perfil1.v(10): created implicit net for \"c1\"" {  } { { "validade_perfil1.v" "" { Text "D:/PROJETOFINALPBL_copy/validade_perfil1.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254535917 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a1 transferencia_bits_perfil.v(6) " "Verilog HDL Implicit Net warning at transferencia_bits_perfil.v(6): created implicit net for \"a1\"" {  } { { "transferencia_bits_perfil.v" "" { Text "D:/PROJETOFINALPBL_copy/transferencia_bits_perfil.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254535917 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b1 transferencia_bits_perfil.v(7) " "Verilog HDL Implicit Net warning at transferencia_bits_perfil.v(7): created implicit net for \"b1\"" {  } { { "transferencia_bits_perfil.v" "" { Text "D:/PROJETOFINALPBL_copy/transferencia_bits_perfil.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254535917 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c1 transferencia_bits_perfil.v(8) " "Verilog HDL Implicit Net warning at transferencia_bits_perfil.v(8): created implicit net for \"c1\"" {  } { { "transferencia_bits_perfil.v" "" { Text "D:/PROJETOFINALPBL_copy/transferencia_bits_perfil.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254535917 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d1 transferencia_bits_perfil.v(9) " "Verilog HDL Implicit Net warning at transferencia_bits_perfil.v(9): created implicit net for \"d1\"" {  } { { "transferencia_bits_perfil.v" "" { Text "D:/PROJETOFINALPBL_copy/transferencia_bits_perfil.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254535917 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a1 transferencia_bits_perfil1.v(6) " "Verilog HDL Implicit Net warning at transferencia_bits_perfil1.v(6): created implicit net for \"a1\"" {  } { { "transferencia_bits_perfil1.v" "" { Text "D:/PROJETOFINALPBL_copy/transferencia_bits_perfil1.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254535917 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b1 transferencia_bits_perfil1.v(7) " "Verilog HDL Implicit Net warning at transferencia_bits_perfil1.v(7): created implicit net for \"b1\"" {  } { { "transferencia_bits_perfil1.v" "" { Text "D:/PROJETOFINALPBL_copy/transferencia_bits_perfil1.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254535917 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c1 transferencia_bits_perfil1.v(8) " "Verilog HDL Implicit Net warning at transferencia_bits_perfil1.v(8): created implicit net for \"c1\"" {  } { { "transferencia_bits_perfil1.v" "" { Text "D:/PROJETOFINALPBL_copy/transferencia_bits_perfil1.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254535917 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d1 transferencia_bits_perfil1.v(9) " "Verilog HDL Implicit Net warning at transferencia_bits_perfil1.v(9): created implicit net for \"d1\"" {  } { { "transferencia_bits_perfil1.v" "" { Text "D:/PROJETOFINALPBL_copy/transferencia_bits_perfil1.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254535917 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a1 funcao_comparacao_perfil.v(6) " "Verilog HDL Implicit Net warning at funcao_comparacao_perfil.v(6): created implicit net for \"a1\"" {  } { { "funcao_comparacao_perfil.v" "" { Text "D:/PROJETOFINALPBL_copy/funcao_comparacao_perfil.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254535917 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d1 funcao_comparacao_perfil.v(7) " "Verilog HDL Implicit Net warning at funcao_comparacao_perfil.v(7): created implicit net for \"d1\"" {  } { { "funcao_comparacao_perfil.v" "" { Text "D:/PROJETOFINALPBL_copy/funcao_comparacao_perfil.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254535917 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "f1 funcao_comparacao_perfil.v(8) " "Verilog HDL Implicit Net warning at funcao_comparacao_perfil.v(8): created implicit net for \"f1\"" {  } { { "funcao_comparacao_perfil.v" "" { Text "D:/PROJETOFINALPBL_copy/funcao_comparacao_perfil.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254535917 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b1 funcao_comparacao_perfil.v(9) " "Verilog HDL Implicit Net warning at funcao_comparacao_perfil.v(9): created implicit net for \"b1\"" {  } { { "funcao_comparacao_perfil.v" "" { Text "D:/PROJETOFINALPBL_copy/funcao_comparacao_perfil.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254535917 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "e1 funcao_comparacao_perfil.v(10) " "Verilog HDL Implicit Net warning at funcao_comparacao_perfil.v(10): created implicit net for \"e1\"" {  } { { "funcao_comparacao_perfil.v" "" { Text "D:/PROJETOFINALPBL_copy/funcao_comparacao_perfil.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254535917 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c1 funcao_comparacao_perfil.v(11) " "Verilog HDL Implicit Net warning at funcao_comparacao_perfil.v(11): created implicit net for \"c1\"" {  } { { "funcao_comparacao_perfil.v" "" { Text "D:/PROJETOFINALPBL_copy/funcao_comparacao_perfil.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254535917 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a1 funcao_comparacao_perfil1.v(6) " "Verilog HDL Implicit Net warning at funcao_comparacao_perfil1.v(6): created implicit net for \"a1\"" {  } { { "funcao_comparacao_perfil1.v" "" { Text "D:/PROJETOFINALPBL_copy/funcao_comparacao_perfil1.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254535917 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d1 funcao_comparacao_perfil1.v(7) " "Verilog HDL Implicit Net warning at funcao_comparacao_perfil1.v(7): created implicit net for \"d1\"" {  } { { "funcao_comparacao_perfil1.v" "" { Text "D:/PROJETOFINALPBL_copy/funcao_comparacao_perfil1.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254535917 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "f1 funcao_comparacao_perfil1.v(8) " "Verilog HDL Implicit Net warning at funcao_comparacao_perfil1.v(8): created implicit net for \"f1\"" {  } { { "funcao_comparacao_perfil1.v" "" { Text "D:/PROJETOFINALPBL_copy/funcao_comparacao_perfil1.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254535917 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b1 funcao_comparacao_perfil1.v(9) " "Verilog HDL Implicit Net warning at funcao_comparacao_perfil1.v(9): created implicit net for \"b1\"" {  } { { "funcao_comparacao_perfil1.v" "" { Text "D:/PROJETOFINALPBL_copy/funcao_comparacao_perfil1.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254535917 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "e1 funcao_comparacao_perfil1.v(10) " "Verilog HDL Implicit Net warning at funcao_comparacao_perfil1.v(10): created implicit net for \"e1\"" {  } { { "funcao_comparacao_perfil1.v" "" { Text "D:/PROJETOFINALPBL_copy/funcao_comparacao_perfil1.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254535917 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c1 funcao_comparacao_perfil1.v(11) " "Verilog HDL Implicit Net warning at funcao_comparacao_perfil1.v(11): created implicit net for \"c1\"" {  } { { "funcao_comparacao_perfil1.v" "" { Text "D:/PROJETOFINALPBL_copy/funcao_comparacao_perfil1.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254535917 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d1 transferencia_bits_funcao.v(7) " "Verilog HDL Implicit Net warning at transferencia_bits_funcao.v(7): created implicit net for \"d1\"" {  } { { "transferencia_bits_funcao.v" "" { Text "D:/PROJETOFINALPBL_copy/transferencia_bits_funcao.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254535917 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d1 transferencia_bits_funcao1.v(7) " "Verilog HDL Implicit Net warning at transferencia_bits_funcao1.v(7): created implicit net for \"d1\"" {  } { { "transferencia_bits_funcao1.v" "" { Text "D:/PROJETOFINALPBL_copy/transferencia_bits_funcao1.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254535917 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c1 igualdade_funcoes.v(6) " "Verilog HDL Implicit Net warning at igualdade_funcoes.v(6): created implicit net for \"c1\"" {  } { { "igualdade_funcoes.v" "" { Text "D:/PROJETOFINALPBL_copy/igualdade_funcoes.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254535917 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b1 igualdade_funcoes.v(7) " "Verilog HDL Implicit Net warning at igualdade_funcoes.v(7): created implicit net for \"b1\"" {  } { { "igualdade_funcoes.v" "" { Text "D:/PROJETOFINALPBL_copy/igualdade_funcoes.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254535917 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a1 igualdade_funcoes.v(8) " "Verilog HDL Implicit Net warning at igualdade_funcoes.v(8): created implicit net for \"a1\"" {  } { { "igualdade_funcoes.v" "" { Text "D:/PROJETOFINALPBL_copy/igualdade_funcoes.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254535917 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "f1 igualdade_funcoes.v(9) " "Verilog HDL Implicit Net warning at igualdade_funcoes.v(9): created implicit net for \"f1\"" {  } { { "igualdade_funcoes.v" "" { Text "D:/PROJETOFINALPBL_copy/igualdade_funcoes.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254535917 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "e1 igualdade_funcoes.v(10) " "Verilog HDL Implicit Net warning at igualdade_funcoes.v(10): created implicit net for \"e1\"" {  } { { "igualdade_funcoes.v" "" { Text "D:/PROJETOFINALPBL_copy/igualdade_funcoes.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254535917 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d1 igualdade_funcoes.v(11) " "Verilog HDL Implicit Net warning at igualdade_funcoes.v(11): created implicit net for \"d1\"" {  } { { "igualdade_funcoes.v" "" { Text "D:/PROJETOFINALPBL_copy/igualdade_funcoes.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254535917 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a1 prioridade.v(6) " "Verilog HDL Implicit Net warning at prioridade.v(6): created implicit net for \"a1\"" {  } { { "prioridade.v" "" { Text "D:/PROJETOFINALPBL_copy/prioridade.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254535933 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b1 prioridade.v(7) " "Verilog HDL Implicit Net warning at prioridade.v(7): created implicit net for \"b1\"" {  } { { "prioridade.v" "" { Text "D:/PROJETOFINALPBL_copy/prioridade.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254535933 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c1 prioridade.v(8) " "Verilog HDL Implicit Net warning at prioridade.v(8): created implicit net for \"c1\"" {  } { { "prioridade.v" "" { Text "D:/PROJETOFINALPBL_copy/prioridade.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254535933 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d1 prioridade.v(9) " "Verilog HDL Implicit Net warning at prioridade.v(9): created implicit net for \"d1\"" {  } { { "prioridade.v" "" { Text "D:/PROJETOFINALPBL_copy/prioridade.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254535933 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "e1 prioridade.v(10) " "Verilog HDL Implicit Net warning at prioridade.v(10): created implicit net for \"e1\"" {  } { { "prioridade.v" "" { Text "D:/PROJETOFINALPBL_copy/prioridade.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254535933 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "f1 prioridade.v(11) " "Verilog HDL Implicit Net warning at prioridade.v(11): created implicit net for \"f1\"" {  } { { "prioridade.v" "" { Text "D:/PROJETOFINALPBL_copy/prioridade.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254535933 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a1 compara_prioridade_igualdade.v(7) " "Verilog HDL Implicit Net warning at compara_prioridade_igualdade.v(7): created implicit net for \"a1\"" {  } { { "compara_prioridade_igualdade.v" "" { Text "D:/PROJETOFINALPBL_copy/compara_prioridade_igualdade.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254535933 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d1 compara_transfere_bits_func.v(8) " "Verilog HDL Implicit Net warning at compara_transfere_bits_func.v(8): created implicit net for \"d1\"" {  } { { "compara_transfere_bits_func.v" "" { Text "D:/PROJETOFINALPBL_copy/compara_transfere_bits_func.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254535933 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d1 compara_transfere_bits_func1.v(8) " "Verilog HDL Implicit Net warning at compara_transfere_bits_func1.v(8): created implicit net for \"d1\"" {  } { { "compara_transfere_bits_func1.v" "" { Text "D:/PROJETOFINALPBL_copy/compara_transfere_bits_func1.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254535933 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a1 qual_interface.v(6) " "Verilog HDL Implicit Net warning at qual_interface.v(6): created implicit net for \"a1\"" {  } { { "qual_interface.v" "" { Text "D:/PROJETOFINALPBL_copy/qual_interface.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254535933 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b1 qual_interface.v(7) " "Verilog HDL Implicit Net warning at qual_interface.v(7): created implicit net for \"b1\"" {  } { { "qual_interface.v" "" { Text "D:/PROJETOFINALPBL_copy/qual_interface.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254535933 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c1 qual_interface.v(8) " "Verilog HDL Implicit Net warning at qual_interface.v(8): created implicit net for \"c1\"" {  } { { "qual_interface.v" "" { Text "D:/PROJETOFINALPBL_copy/qual_interface.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254535933 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a1 qual_interface1.v(6) " "Verilog HDL Implicit Net warning at qual_interface1.v(6): created implicit net for \"a1\"" {  } { { "qual_interface1.v" "" { Text "D:/PROJETOFINALPBL_copy/qual_interface1.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254535933 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b1 qual_interface1.v(7) " "Verilog HDL Implicit Net warning at qual_interface1.v(7): created implicit net for \"b1\"" {  } { { "qual_interface1.v" "" { Text "D:/PROJETOFINALPBL_copy/qual_interface1.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254535933 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c1 qual_interface1.v(8) " "Verilog HDL Implicit Net warning at qual_interface1.v(8): created implicit net for \"c1\"" {  } { { "qual_interface1.v" "" { Text "D:/PROJETOFINALPBL_copy/qual_interface1.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254535933 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d1 seis_bits_func.v(6) " "Verilog HDL Implicit Net warning at seis_bits_func.v(6): created implicit net for \"d1\"" {  } { { "seis_bits_func.v" "" { Text "D:/PROJETOFINALPBL_copy/seis_bits_func.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254535933 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d1 seis_bits_func1.v(6) " "Verilog HDL Implicit Net warning at seis_bits_func1.v(6): created implicit net for \"d1\"" {  } { { "seis_bits_func1.v" "" { Text "D:/PROJETOFINALPBL_copy/seis_bits_func1.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254535933 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a1 func20.v(5) " "Verilog HDL Implicit Net warning at func20.v(5): created implicit net for \"a1\"" {  } { { "func20.v" "" { Text "D:/PROJETOFINALPBL_copy/func20.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254535933 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b1 func20.v(6) " "Verilog HDL Implicit Net warning at func20.v(6): created implicit net for \"b1\"" {  } { { "func20.v" "" { Text "D:/PROJETOFINALPBL_copy/func20.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254535933 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a1 func21.v(5) " "Verilog HDL Implicit Net warning at func21.v(5): created implicit net for \"a1\"" {  } { { "func21.v" "" { Text "D:/PROJETOFINALPBL_copy/func21.v" 5 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254535933 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b1 func21.v(6) " "Verilog HDL Implicit Net warning at func21.v(6): created implicit net for \"b1\"" {  } { { "func21.v" "" { Text "D:/PROJETOFINALPBL_copy/func21.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254535933 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a1 define_passagem_bits_mostrador.v(6) " "Verilog HDL Implicit Net warning at define_passagem_bits_mostrador.v(6): created implicit net for \"a1\"" {  } { { "define_passagem_bits_mostrador.v" "" { Text "D:/PROJETOFINALPBL_copy/define_passagem_bits_mostrador.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254535933 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b1 define_passagem_bits_mostrador.v(7) " "Verilog HDL Implicit Net warning at define_passagem_bits_mostrador.v(7): created implicit net for \"b1\"" {  } { { "define_passagem_bits_mostrador.v" "" { Text "D:/PROJETOFINALPBL_copy/define_passagem_bits_mostrador.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254535933 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c1 define_passagem_bits_mostrador.v(8) " "Verilog HDL Implicit Net warning at define_passagem_bits_mostrador.v(8): created implicit net for \"c1\"" {  } { { "define_passagem_bits_mostrador.v" "" { Text "D:/PROJETOFINALPBL_copy/define_passagem_bits_mostrador.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254535933 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d1 define_passagem_bits_mostrador.v(9) " "Verilog HDL Implicit Net warning at define_passagem_bits_mostrador.v(9): created implicit net for \"d1\"" {  } { { "define_passagem_bits_mostrador.v" "" { Text "D:/PROJETOFINALPBL_copy/define_passagem_bits_mostrador.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254535933 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a1 bits3mostrador.v(6) " "Verilog HDL Implicit Net warning at bits3mostrador.v(6): created implicit net for \"a1\"" {  } { { "bits3mostrador.v" "" { Text "D:/PROJETOFINALPBL_copy/bits3mostrador.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254535933 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b1 bits3mostrador.v(7) " "Verilog HDL Implicit Net warning at bits3mostrador.v(7): created implicit net for \"b1\"" {  } { { "bits3mostrador.v" "" { Text "D:/PROJETOFINALPBL_copy/bits3mostrador.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254535933 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c1 bits3mostrador.v(8) " "Verilog HDL Implicit Net warning at bits3mostrador.v(8): created implicit net for \"c1\"" {  } { { "bits3mostrador.v" "" { Text "D:/PROJETOFINALPBL_copy/bits3mostrador.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254535933 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d1 bits3mostrador.v(9) " "Verilog HDL Implicit Net warning at bits3mostrador.v(9): created implicit net for \"d1\"" {  } { { "bits3mostrador.v" "" { Text "D:/PROJETOFINALPBL_copy/bits3mostrador.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254535933 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "e1 bits3mostrador.v(10) " "Verilog HDL Implicit Net warning at bits3mostrador.v(10): created implicit net for \"e1\"" {  } { { "bits3mostrador.v" "" { Text "D:/PROJETOFINALPBL_copy/bits3mostrador.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254535933 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "f1 bits3mostrador.v(11) " "Verilog HDL Implicit Net warning at bits3mostrador.v(11): created implicit net for \"f1\"" {  } { { "bits3mostrador.v" "" { Text "D:/PROJETOFINALPBL_copy/bits3mostrador.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254535933 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c1 decod_mostrador.v(18) " "Verilog HDL Implicit Net warning at decod_mostrador.v(18): created implicit net for \"c1\"" {  } { { "decod_mostrador.v" "" { Text "D:/PROJETOFINALPBL_copy/decod_mostrador.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254535933 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d1 decod_mostrador.v(19) " "Verilog HDL Implicit Net warning at decod_mostrador.v(19): created implicit net for \"d1\"" {  } { { "decod_mostrador.v" "" { Text "D:/PROJETOFINALPBL_copy/decod_mostrador.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254535933 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b1 decod_mostrador.v(20) " "Verilog HDL Implicit Net warning at decod_mostrador.v(20): created implicit net for \"b1\"" {  } { { "decod_mostrador.v" "" { Text "D:/PROJETOFINALPBL_copy/decod_mostrador.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254535933 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a1 decod_mostrador.v(21) " "Verilog HDL Implicit Net warning at decod_mostrador.v(21): created implicit net for \"a1\"" {  } { { "decod_mostrador.v" "" { Text "D:/PROJETOFINALPBL_copy/decod_mostrador.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254535933 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a1 LEDs.v(7) " "Verilog HDL Implicit Net warning at LEDs.v(7): created implicit net for \"a1\"" {  } { { "LEDs.v" "" { Text "D:/PROJETOFINALPBL_copy/LEDs.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254535933 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b1 LEDs.v(8) " "Verilog HDL Implicit Net warning at LEDs.v(8): created implicit net for \"b1\"" {  } { { "LEDs.v" "" { Text "D:/PROJETOFINALPBL_copy/LEDs.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254535933 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c1 LEDs.v(9) " "Verilog HDL Implicit Net warning at LEDs.v(9): created implicit net for \"c1\"" {  } { { "LEDs.v" "" { Text "D:/PROJETOFINALPBL_copy/LEDs.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254535933 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d1 LEDs.v(10) " "Verilog HDL Implicit Net warning at LEDs.v(10): created implicit net for \"d1\"" {  } { { "LEDs.v" "" { Text "D:/PROJETOFINALPBL_copy/LEDs.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254535933 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "e1 LEDs.v(11) " "Verilog HDL Implicit Net warning at LEDs.v(11): created implicit net for \"e1\"" {  } { { "LEDs.v" "" { Text "D:/PROJETOFINALPBL_copy/LEDs.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254535933 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "f1 LEDs.v(12) " "Verilog HDL Implicit Net warning at LEDs.v(12): created implicit net for \"f1\"" {  } { { "LEDs.v" "" { Text "D:/PROJETOFINALPBL_copy/LEDs.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254535933 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a1 Matriz.v(6) " "Verilog HDL Implicit Net warning at Matriz.v(6): created implicit net for \"a1\"" {  } { { "Matriz.v" "" { Text "D:/PROJETOFINALPBL_copy/Matriz.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254535933 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b1 Matriz.v(7) " "Verilog HDL Implicit Net warning at Matriz.v(7): created implicit net for \"b1\"" {  } { { "Matriz.v" "" { Text "D:/PROJETOFINALPBL_copy/Matriz.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254535933 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c1 Matriz.v(8) " "Verilog HDL Implicit Net warning at Matriz.v(8): created implicit net for \"c1\"" {  } { { "Matriz.v" "" { Text "D:/PROJETOFINALPBL_copy/Matriz.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254535933 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d1 Matriz.v(9) " "Verilog HDL Implicit Net warning at Matriz.v(9): created implicit net for \"d1\"" {  } { { "Matriz.v" "" { Text "D:/PROJETOFINALPBL_copy/Matriz.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254535933 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "e1 Matriz.v(10) " "Verilog HDL Implicit Net warning at Matriz.v(10): created implicit net for \"e1\"" {  } { { "Matriz.v" "" { Text "D:/PROJETOFINALPBL_copy/Matriz.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254535933 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "f1 Matriz.v(11) " "Verilog HDL Implicit Net warning at Matriz.v(11): created implicit net for \"f1\"" {  } { { "Matriz.v" "" { Text "D:/PROJETOFINALPBL_copy/Matriz.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254535933 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1695254535964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "validade_perfil validade_perfil:p0 " "Elaborating entity \"validade_perfil\" for hierarchy \"validade_perfil:p0\"" {  } { { "main.v" "p0" { Text "D:/PROJETOFINALPBL_copy/main.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254536011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "validade_perfil1 validade_perfil1:p1 " "Elaborating entity \"validade_perfil1\" for hierarchy \"validade_perfil1:p1\"" {  } { { "main.v" "p1" { Text "D:/PROJETOFINALPBL_copy/main.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254536042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transferencia_bits_perfil transferencia_bits_perfil:tp0 " "Elaborating entity \"transferencia_bits_perfil\" for hierarchy \"transferencia_bits_perfil:tp0\"" {  } { { "main.v" "tp0" { Text "D:/PROJETOFINALPBL_copy/main.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254536073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transferencia_bits_perfil1 transferencia_bits_perfil1:tp1 " "Elaborating entity \"transferencia_bits_perfil1\" for hierarchy \"transferencia_bits_perfil1:tp1\"" {  } { { "main.v" "tp1" { Text "D:/PROJETOFINALPBL_copy/main.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254536136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "funcao_comparacao_perfil funcao_comparacao_perfil:fcp0 " "Elaborating entity \"funcao_comparacao_perfil\" for hierarchy \"funcao_comparacao_perfil:fcp0\"" {  } { { "main.v" "fcp0" { Text "D:/PROJETOFINALPBL_copy/main.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254536183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "funcao_comparacao_perfil1 funcao_comparacao_perfil1:fcp1 " "Elaborating entity \"funcao_comparacao_perfil1\" for hierarchy \"funcao_comparacao_perfil1:fcp1\"" {  } { { "main.v" "fcp1" { Text "D:/PROJETOFINALPBL_copy/main.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254536214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transferencia_bits_funcao transferencia_bits_funcao:tf0 " "Elaborating entity \"transferencia_bits_funcao\" for hierarchy \"transferencia_bits_funcao:tf0\"" {  } { { "main.v" "tf0" { Text "D:/PROJETOFINALPBL_copy/main.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254536261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "transferencia_bits_funcao1 transferencia_bits_funcao1:tf1 " "Elaborating entity \"transferencia_bits_funcao1\" for hierarchy \"transferencia_bits_funcao1:tf1\"" {  } { { "main.v" "tf1" { Text "D:/PROJETOFINALPBL_copy/main.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254536292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "igualdade_funcoes igualdade_funcoes:i " "Elaborating entity \"igualdade_funcoes\" for hierarchy \"igualdade_funcoes:i\"" {  } { { "main.v" "i" { Text "D:/PROJETOFINALPBL_copy/main.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254536339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "prioridade prioridade:p " "Elaborating entity \"prioridade\" for hierarchy \"prioridade:p\"" {  } { { "main.v" "p" { Text "D:/PROJETOFINALPBL_copy/main.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254536386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compara_prioridade_igualdade compara_prioridade_igualdade:cpi " "Elaborating entity \"compara_prioridade_igualdade\" for hierarchy \"compara_prioridade_igualdade:cpi\"" {  } { { "main.v" "cpi" { Text "D:/PROJETOFINALPBL_copy/main.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254536417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compara_transfere_bits_func compara_transfere_bits_func:ctbf0 " "Elaborating entity \"compara_transfere_bits_func\" for hierarchy \"compara_transfere_bits_func:ctbf0\"" {  } { { "main.v" "ctbf0" { Text "D:/PROJETOFINALPBL_copy/main.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254536479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compara_transfere_bits_func1 compara_transfere_bits_func1:ctbf1 " "Elaborating entity \"compara_transfere_bits_func1\" for hierarchy \"compara_transfere_bits_func1:ctbf1\"" {  } { { "main.v" "ctbf1" { Text "D:/PROJETOFINALPBL_copy/main.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254536511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qual_interface qual_interface:qi0 " "Elaborating entity \"qual_interface\" for hierarchy \"qual_interface:qi0\"" {  } { { "main.v" "qi0" { Text "D:/PROJETOFINALPBL_copy/main.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254536558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "qual_interface1 qual_interface1:qi1 " "Elaborating entity \"qual_interface1\" for hierarchy \"qual_interface1:qi1\"" {  } { { "main.v" "qi1" { Text "D:/PROJETOFINALPBL_copy/main.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254536589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seis_bits_func seis_bits_func:sbf0 " "Elaborating entity \"seis_bits_func\" for hierarchy \"seis_bits_func:sbf0\"" {  } { { "main.v" "sbf0" { Text "D:/PROJETOFINALPBL_copy/main.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254536636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seis_bits_func1 seis_bits_func1:sbf1 " "Elaborating entity \"seis_bits_func1\" for hierarchy \"seis_bits_func1:sbf1\"" {  } { { "main.v" "sbf1" { Text "D:/PROJETOFINALPBL_copy/main.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254536682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "func20 func20:f20 " "Elaborating entity \"func20\" for hierarchy \"func20:f20\"" {  } { { "main.v" "f20" { Text "D:/PROJETOFINALPBL_copy/main.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254536714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "func21 func21:f21 " "Elaborating entity \"func21\" for hierarchy \"func21:f21\"" {  } { { "main.v" "f21" { Text "D:/PROJETOFINALPBL_copy/main.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254536761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "define_passagem_bits_mostrador define_passagem_bits_mostrador:dpbm " "Elaborating entity \"define_passagem_bits_mostrador\" for hierarchy \"define_passagem_bits_mostrador:dpbm\"" {  } { { "main.v" "dpbm" { Text "D:/PROJETOFINALPBL_copy/main.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254536807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vai_para_decod_mostrador0 vai_para_decod_mostrador0:VPDM0 " "Elaborating entity \"vai_para_decod_mostrador0\" for hierarchy \"vai_para_decod_mostrador0:VPDM0\"" {  } { { "main.v" "VPDM0" { Text "D:/PROJETOFINALPBL_copy/main.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254536854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vai_para_decod_mostrador1 vai_para_decod_mostrador1:VPDM1 " "Elaborating entity \"vai_para_decod_mostrador1\" for hierarchy \"vai_para_decod_mostrador1:VPDM1\"" {  } { { "main.v" "VPDM1" { Text "D:/PROJETOFINALPBL_copy/main.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254536901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bits3mostrador bits3mostrador:b3m " "Elaborating entity \"bits3mostrador\" for hierarchy \"bits3mostrador:b3m\"" {  } { { "main.v" "b3m" { Text "D:/PROJETOFINALPBL_copy/main.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254536948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pelo_menos_um_perfil_valido pelo_menos_um_perfil_valido:pmupv " "Elaborating entity \"pelo_menos_um_perfil_valido\" for hierarchy \"pelo_menos_um_perfil_valido:pmupv\"" {  } { { "main.v" "pmupv" { Text "D:/PROJETOFINALPBL_copy/main.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254536979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decod_mostrador decod_mostrador:dm " "Elaborating entity \"decod_mostrador\" for hierarchy \"decod_mostrador:dm\"" {  } { { "main.v" "dm" { Text "D:/PROJETOFINALPBL_copy/main.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254537011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LEDs LEDs:ledss " "Elaborating entity \"LEDs\" for hierarchy \"LEDs:ledss\"" {  } { { "main.v" "ledss" { Text "D:/PROJETOFINALPBL_copy/main.v" 224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254537058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Matriz Matriz:mt " "Elaborating entity \"Matriz\" for hierarchy \"Matriz:mt\"" {  } { { "main.v" "mt" { Text "D:/PROJETOFINALPBL_copy/main.v" 233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695254537089 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "saidas\[6\] VCC " "Pin \"saidas\[6\]\" is stuck at VCC" {  } { { "main.v" "" { Text "D:/PROJETOFINALPBL_copy/main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695254537752 "|main|saidas[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidas\[19\] VCC " "Pin \"saidas\[19\]\" is stuck at VCC" {  } { { "main.v" "" { Text "D:/PROJETOFINALPBL_copy/main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695254537752 "|main|saidas[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidas\[20\] VCC " "Pin \"saidas\[20\]\" is stuck at VCC" {  } { { "main.v" "" { Text "D:/PROJETOFINALPBL_copy/main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695254537752 "|main|saidas[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidas\[21\] VCC " "Pin \"saidas\[21\]\" is stuck at VCC" {  } { { "main.v" "" { Text "D:/PROJETOFINALPBL_copy/main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695254537752 "|main|saidas[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidas\[22\] VCC " "Pin \"saidas\[22\]\" is stuck at VCC" {  } { { "main.v" "" { Text "D:/PROJETOFINALPBL_copy/main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695254537752 "|main|saidas[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "saidas\[23\] VCC " "Pin \"saidas\[23\]\" is stuck at VCC" {  } { { "main.v" "" { Text "D:/PROJETOFINALPBL_copy/main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1695254537752 "|main|saidas[23]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1695254537752 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "119 " "Implemented 119 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1695254537908 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1695254537908 ""} { "Info" "ICUT_CUT_TM_LCELLS" "83 " "Implemented 83 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1695254537908 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1695254537908 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 89 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 89 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4707 " "Peak virtual memory: 4707 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695254538159 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 20 21:02:18 2023 " "Processing ended: Wed Sep 20 21:02:18 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695254538159 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695254538159 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695254538159 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1695254538159 ""}
