// Seed: 2330862868
module module_0;
  reg id_2, id_3, id_4;
  bit id_5;
  assign id_4 = id_1;
  assign id_3 = -1;
  always if (-1 - id_3) id_3 <= {id_4{-1}};
  assign module_1.type_17 = 0;
  assign id_1 = id_5;
endmodule
module module_1 #(
    parameter id_14 = 32'd68,
    parameter id_15 = 32'd90
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_11;
  wand id_12 = 1;
  always begin : LABEL_0
    begin : LABEL_0
      begin : LABEL_0
        id_10 = -1;
      end
    end
    id_6 = id_7;
    id_3 <= -1;
  end
  module_0 modCall_1 ();
  parameter id_13 = id_13;
  defparam id_14 = "", id_15 = 1;
endmodule
