#Build: Fabric Compiler 2020.3, Build 62942, Sep 29 13:34 2020
#Install: D:\PDS_2020.3\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.19042
#Hostname: LAPTOP-3V5IT220
Generated by Fabric Compiler (version 2020.3 build 62942) at Sun Oct 31 21:04:22 2021
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
Constructing timing graph ...
Timing graph has been constructed successfully
C: STA-3003: The timing arc 'L0->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred'  from 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/L0' to: 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L0->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred'  from 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/L0' to: 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L0->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred'  from 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/L0' to: 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L0->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred'  from 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/L0' to: 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L0->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred'  from 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/L0' to: 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L0->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred'  from 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/L0' to: 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L0->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred'  from 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/L0' to: 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L0->Z' of 'gopLUT5|devAL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred'  from 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/L0' to: 'top_dht22_inst/DHT22_drive_inst/clk_1m_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L2->Z' of 'gopLUT5|devCL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred'  from 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/L2' to: 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L2->Z' of 'gopLUT5|devCL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred'  from 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/L2' to: 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L2->Z' of 'gopLUT5|devCL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred'  from 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/L2' to: 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L2->Z' of 'gopLUT5|devCL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred'  from 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/L2' to: 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L2->Z' of 'gopLUT5|devCL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred'  from 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/L2' to: 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L2->Z' of 'gopLUT5|devCL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred'  from 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/L2' to: 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L2->Z' of 'gopLUT5|devCL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred'  from 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/L2' to: 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/Z'
C: STA-3003: The timing arc 'L2->Z' of 'gopLUT5|devCL' are non_unate, The timing analyser will assume pos_unate for these arcs in clock propgation. Clock: 'top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred'  from 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/L2' to: 'top_dht22_inst/HEX8_inst/clk_1k_ce_mux[0]/gateop_perm/Z'
Check timing ...
W: Timing-4086: Port 'dht22' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'dht22' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[1]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[2]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[2]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[3]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[3]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[4]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[4]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[5]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[5]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[6]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[6]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[7]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[7]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[8]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[8]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[9]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'DIO' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'RCLK' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'SCLK' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'halted_ind' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'hum_flag_led' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'jtag_TDO' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'led_out_io' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'over' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm_out_1' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm_out_2' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'pwm_out_3' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_clk' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_mosi' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'spi_ss' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'succ' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tx' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'tx_uart' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'uart_tx_pin' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'jtag_TDI' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'jtag_TMS' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'light_sense' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'spi_miso' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'stop' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'uart_rx_pin' is not constrained, it is treated as combinational input.
Begin dump timing report
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.3 <build 62942>)
| Date         : Sun Oct 31 21:04:39 2021
| Design       : tinyriscv_soc_top
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 jtag_TCK                 1000.000     {0 500}        Declared               233           0  {jtag_TCK}
 clk_Inferred             1000.000     {0 500}        Declared              3506           0  {clk} 
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                          1000.000     {0 500}        Declared                98           0  {top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q}
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                          1000.000     {0 500}        Declared                 8           0  {top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 jtag_TCK                      asynchronous               jtag_TCK                                
 Inferred_clock_group          asynchronous               clk_Inferred                            
 Inferred_clock_group_0        asynchronous               top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
 Inferred_clock_group_1        asynchronous               top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 jtag_TCK                     1.000 MHz     134.120 MHz       1000.000          7.456        496.272
 clk_Inferred                 1.000 MHz      31.991 MHz       1000.000         31.259        968.741
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                              1.000 MHz     139.412 MHz       1000.000          7.173        992.827
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                              1.000 MHz     465.549 MHz       1000.000          2.148        997.852
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 jtag_TCK               jtag_TCK                   496.272       0.000              0            751
 clk_Inferred           clk_Inferred               968.741       0.000              0          18723
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                        top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                                                   992.827       0.000              0            295
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                        top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                                                   997.852       0.000              0             12
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 jtag_TCK               jtag_TCK                     0.150       0.000              0            751
 clk_Inferred           clk_Inferred                 0.130       0.000              0          18723
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                        top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                                                     0.064       0.000              0            295
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                        top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                                                     0.185       0.000              0             12
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 jtag_TCK                                          499.448       0.000              0            233
 clk_Inferred                                      498.011       0.000              0           3506
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                                                   499.283       0.000              0             98
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred     499.352       0.000              0              8
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 jtag_TCK               jtag_TCK                   497.136       0.000              0            751
 clk_Inferred           clk_Inferred               974.012       0.000              0          18723
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                        top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                                                   994.266       0.000              0            295
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                        top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                                                   998.270       0.000              0             12
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 jtag_TCK               jtag_TCK                     0.192       0.000              0            751
 clk_Inferred           clk_Inferred                 0.183       0.000              0          18723
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                        top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                                                     0.086       0.000              0            295
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                        top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
                                                     0.242       0.000              0             12
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 jtag_TCK                                          499.511       0.000              0            233
 clk_Inferred                                      499.055       0.000              0           3506
 top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
                                                   499.642       0.000              0             98
 top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred     499.429       0.000              0              8
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[18]/opit_0_MUX4TO1Q/I0
Path Group  : jtag_TCK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.025  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.952
  Launch Clock Delay      :  5.786
  Clock Pessimism Removal :  0.809

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (falling edge)                         500.000     500.000 f                        
 P12                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.084     500.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    1.200     501.284 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.284         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.112     501.396 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.559     503.955         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.955 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.831     505.786         ntclkbufg_0      
 CLMA_118_252/CLK                                                          f       u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/CLK

 CLMA_118_252/Q0                   tco                   0.241     506.027 r       u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/Q
                                   net (fanout=5)        0.631     506.658         u_jtag_top/u_jtag_driver/ir_reg [1]
 CLMA_118_269/Y0                   td                    0.383     507.041 r       u_jtag_top/u_jtag_driver/N118_24/gateop_perm/Z
                                   net (fanout=17)       0.923     507.964         u_jtag_top/u_jtag_driver/_N13254
 CLMA_118_268/Y0                   td                    0.387     508.351 r       u_jtag_top/u_jtag_driver/N230_20[31]_3/gateop_perm/Z
                                   net (fanout=24)       0.911     509.262         u_jtag_top/u_jtag_driver/_N24940
 CLMA_114_272/AD                                                           r       u_jtag_top/u_jtag_driver/shift_reg[18]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                 509.262         Logic Levels: 2  
                                                                                   Logic: 1.011ns(29.085%), Route: 2.465ns(70.915%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                         1000.000    1000.000 r                        
 P12                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084    1000.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.935    1001.019 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.019         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.094    1001.113 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.278    1003.391         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1003.391 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.561    1004.952         ntclkbufg_0      
 CLMA_114_272/CLK                                                          r       u_jtag_top/u_jtag_driver/shift_reg[18]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.809    1005.761                          
 clock uncertainty                                      -0.050    1005.711                          

 Setup time                                             -0.177    1005.534                          

 Data required time                                               1005.534                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.534                          
 Data arrival time                                                -509.262                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.272                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[19]/opit_0_MUX4TO1Q/I0
Path Group  : jtag_TCK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.025  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.952
  Launch Clock Delay      :  5.786
  Clock Pessimism Removal :  0.809

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (falling edge)                         500.000     500.000 f                        
 P12                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.084     500.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    1.200     501.284 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.284         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.112     501.396 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.559     503.955         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.955 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.831     505.786         ntclkbufg_0      
 CLMA_118_252/CLK                                                          f       u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/CLK

 CLMA_118_252/Q0                   tco                   0.241     506.027 r       u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/Q
                                   net (fanout=5)        0.631     506.658         u_jtag_top/u_jtag_driver/ir_reg [1]
 CLMA_118_269/Y0                   td                    0.383     507.041 r       u_jtag_top/u_jtag_driver/N118_24/gateop_perm/Z
                                   net (fanout=17)       0.923     507.964         u_jtag_top/u_jtag_driver/_N13254
 CLMA_118_268/Y0                   td                    0.387     508.351 r       u_jtag_top/u_jtag_driver/N230_20[31]_3/gateop_perm/Z
                                   net (fanout=24)       0.911     509.262         u_jtag_top/u_jtag_driver/_N24940
 CLMA_114_272/BD                                                           r       u_jtag_top/u_jtag_driver/shift_reg[19]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                 509.262         Logic Levels: 2  
                                                                                   Logic: 1.011ns(29.085%), Route: 2.465ns(70.915%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                         1000.000    1000.000 r                        
 P12                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084    1000.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.935    1001.019 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.019         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.094    1001.113 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.278    1003.391         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1003.391 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.561    1004.952         ntclkbufg_0      
 CLMA_114_272/CLK                                                          r       u_jtag_top/u_jtag_driver/shift_reg[19]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.809    1005.761                          
 clock uncertainty                                      -0.050    1005.711                          

 Setup time                                             -0.171    1005.540                          

 Data required time                                               1005.540                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.540                          
 Data arrival time                                                -509.262                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.278                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[17]/opit_0_MUX4TO1Q/I0
Path Group  : jtag_TCK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.025  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.952
  Launch Clock Delay      :  5.786
  Clock Pessimism Removal :  0.809

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (falling edge)                         500.000     500.000 f                        
 P12                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.084     500.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    1.200     501.284 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.284         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.112     501.396 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.559     503.955         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.955 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.831     505.786         ntclkbufg_0      
 CLMA_118_252/CLK                                                          f       u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/CLK

 CLMA_118_252/Q0                   tco                   0.241     506.027 r       u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/Q
                                   net (fanout=5)        0.631     506.658         u_jtag_top/u_jtag_driver/ir_reg [1]
 CLMA_118_269/Y0                   td                    0.383     507.041 r       u_jtag_top/u_jtag_driver/N118_24/gateop_perm/Z
                                   net (fanout=17)       0.923     507.964         u_jtag_top/u_jtag_driver/_N13254
 CLMA_118_268/Y0                   td                    0.387     508.351 r       u_jtag_top/u_jtag_driver/N230_20[31]_3/gateop_perm/Z
                                   net (fanout=24)       0.911     509.262         u_jtag_top/u_jtag_driver/_N24940
 CLMA_114_272/DD                                                           r       u_jtag_top/u_jtag_driver/shift_reg[17]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                 509.262         Logic Levels: 2  
                                                                                   Logic: 1.011ns(29.085%), Route: 2.465ns(70.915%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                         1000.000    1000.000 r                        
 P12                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084    1000.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.935    1001.019 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.019         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.094    1001.113 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.278    1003.391         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1003.391 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.561    1004.952         ntclkbufg_0      
 CLMA_114_272/CLK                                                          r       u_jtag_top/u_jtag_driver/shift_reg[17]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.809    1005.761                          
 clock uncertainty                                      -0.050    1005.711                          

 Setup time                                             -0.170    1005.541                          

 Data required time                                               1005.541                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.541                          
 Data arrival time                                                -509.262                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.279                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/recv_data[22]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dm_resp_data[22]/opit_0_inv/D
Path Group  : jtag_TCK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.302  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.923
  Launch Clock Delay      :  4.958
  Clock Pessimism Removal :  -0.663

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.935       1.019 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.094       1.113 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.278       3.391         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.391 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.567       4.958         ntclkbufg_0      
 CLMA_118_241/CLK                                                          r       u_jtag_top/u_jtag_driver/rx/recv_data[22]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_241/Q2                   tco                   0.223       5.181 f       u_jtag_top/u_jtag_driver/rx/recv_data[22]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.262       5.443         u_jtag_top/u_jtag_driver/rx_data [22]
 CLMA_118_249/AD                                                           f       u_jtag_top/u_jtag_driver/dm_resp_data[22]/opit_0_inv/D

 Data arrival time                                                   5.443         Logic Levels: 0  
                                                                                   Logic: 0.223ns(45.979%), Route: 0.262ns(54.021%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    1.100       1.184 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.184         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.111       1.295 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.759       4.054         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       4.054 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.869       5.923         ntclkbufg_0      
 CLMA_118_249/CLK                                                          r       u_jtag_top/u_jtag_driver/dm_resp_data[22]/opit_0_inv/CLK
 clock pessimism                                        -0.663       5.260                          
 clock uncertainty                                       0.000       5.260                          

 Hold time                                               0.033       5.293                          

 Data required time                                                  5.293                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.293                          
 Data arrival time                                                  -5.443                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.150                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/recv_data[21]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dm_resp_data[21]/opit_0_inv/D
Path Group  : jtag_TCK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.302  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.923
  Launch Clock Delay      :  4.958
  Clock Pessimism Removal :  -0.663

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.935       1.019 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.094       1.113 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.278       3.391         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.391 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.567       4.958         ntclkbufg_0      
 CLMA_118_241/CLK                                                          r       u_jtag_top/u_jtag_driver/rx/recv_data[21]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_241/Q0                   tco                   0.223       5.181 f       u_jtag_top/u_jtag_driver/rx/recv_data[21]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.373       5.554         u_jtag_top/u_jtag_driver/rx_data [21]
 CLMA_118_249/CD                                                           f       u_jtag_top/u_jtag_driver/dm_resp_data[21]/opit_0_inv/D

 Data arrival time                                                   5.554         Logic Levels: 0  
                                                                                   Logic: 0.223ns(37.416%), Route: 0.373ns(62.584%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    1.100       1.184 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.184         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.111       1.295 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.759       4.054         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       4.054 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.869       5.923         ntclkbufg_0      
 CLMA_118_249/CLK                                                          r       u_jtag_top/u_jtag_driver/dm_resp_data[21]/opit_0_inv/CLK
 clock pessimism                                        -0.663       5.260                          
 clock uncertainty                                       0.000       5.260                          

 Hold time                                               0.033       5.293                          

 Data required time                                                  5.293                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.293                          
 Data arrival time                                                  -5.554                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.261                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/recv_data[36]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dm_resp_data[36]/opit_0_inv/D
Path Group  : jtag_TCK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.903
  Launch Clock Delay      :  4.959
  Clock Pessimism Removal :  -0.911

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.935       1.019 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.019         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.094       1.113 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.278       3.391         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.391 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.568       4.959         ntclkbufg_0      
 CLMA_138_277/CLK                                                          r       u_jtag_top/u_jtag_driver/rx/recv_data[36]/opit_0_inv_L5Q_perm/CLK

 CLMA_138_277/Q2                   tco                   0.223       5.182 f       u_jtag_top/u_jtag_driver/rx/recv_data[36]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.144       5.326         u_jtag_top/u_jtag_driver/rx_data [36]
 CLMA_138_276/CD                                                           f       u_jtag_top/u_jtag_driver/dm_resp_data[36]/opit_0_inv/D

 Data arrival time                                                   5.326         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    1.100       1.184 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.184         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.111       1.295 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.759       4.054         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       4.054 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.849       5.903         ntclkbufg_0      
 CLMA_138_276/CLK                                                          r       u_jtag_top/u_jtag_driver/dm_resp_data[36]/opit_0_inv/CLK
 clock pessimism                                        -0.911       4.992                          
 clock uncertainty                                       0.000       4.992                          

 Hold time                                               0.033       5.025                          

 Data required time                                                  5.025                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.025                          
 Data arrival time                                                  -5.326                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.301                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_id_ex/inst_ff/qout_r[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_tinyriscv/u_regs/regs_1_1_15/gateop/WD
Path Group  : clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.224  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.776
  Launch Clock Delay      :  4.372
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N15             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.808       4.372         ntclkbufg_1      
 CLMA_114_208/CLK                                                          r       u_tinyriscv/u_id_ex/inst_ff/qout_r[1]/opit_0_L5Q_perm/CLK

 CLMA_114_208/Q0                   tco                   0.261       4.633 r       u_tinyriscv/u_id_ex/inst_ff/qout_r[1]/opit_0_L5Q_perm/Q
                                   net (fanout=17)       2.082       6.715         u_tinyriscv/ie_inst_o [1]
 CLMA_50_189/Y0                    td                    0.214       6.929 r       u_tinyriscv/u_ex/N677_1/gateop_perm/Z
                                   net (fanout=59)       0.464       7.393         u_tinyriscv/u_ex/_N24763
 CLMA_46_196/Y0                    td                    0.387       7.780 r       u_tinyriscv/u_ex/N720_1/gateop_perm/Z
                                   net (fanout=7)        0.964       8.744         _N28913          
 CLMA_38_208/Y0                    td                    0.214       8.958 r       u_tinyriscv/u_ex/mem_req_1/gateop_perm/Z
                                   net (fanout=23)       1.242      10.200         _N16700          
 CLMA_78_188/Y2                    td                    0.213      10.413 r       u_tinyriscv/u_ex/mem_raddr_o_10[29]/gateop/F
                                   net (fanout=89)       1.917      12.330         _N10177          
 CLMA_58_276/Y1                    td                    0.209      12.539 r       u_rib/N336_3/gateop_perm/Z
                                   net (fanout=14)       1.476      14.015         u_rib/_N24867    
 CLMA_42_213/Y6AB                  td                    0.207      14.222 r       u_rib/N274_3[4]_muxf6/F
                                   net (fanout=2041)     3.937      18.159         _N7556           
 CLMS_126_53/Y0                    td                    0.387      18.546 r       u_rom/rom1_27_15/gateop/Z
                                   net (fanout=1)        1.010      19.556         u_rom/_N1782     
 CLMA_118_45/L7OUT                 td                    0.353      19.909 r       u_rom/N6_49[15]_muxf7/Fother
                                   net (fanout=1)        0.000      19.909         L7OUT15          
 CLMA_118_44/Y3                    td                    0.160      20.069 r       u_rom/N6_65[15]_muxf8/F
                                   net (fanout=1)        3.421      23.490         u_rom/_N14586    
 CLMA_26_212/Y3                    td                    0.169      23.659 r       u_rom/N6_66[15]/gateop_perm/Z
                                   net (fanout=3)        0.423      24.082         _N16943          
 CLMA_26_216/Y2                    td                    0.216      24.298 r       u_rib/m0_data_o_1[15]/gateop_perm/Z
                                   net (fanout=5)        1.083      25.381         _N21070          
 CLMA_66_212/Y0                    td                    0.387      25.768 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.434      26.202         u_tinyriscv/u_ex/N391 [31]
 CLMA_70_212/Y1                    td                    0.169      26.371 r       u_tinyriscv/u_ex/reg_wdata_30[15]/gateop_perm/Z
                                   net (fanout=17)       0.265      26.636         u_tinyriscv/u_ex/_N16356
 CLMA_70_213/Y1                    td                    0.209      26.845 r       u_tinyriscv/u_ex/reg_wdata_31[15]/gateop_perm/Z
                                   net (fanout=1)        0.261      27.106         u_tinyriscv/u_ex/_N16388
 CLMA_70_213/Y2                    td                    0.213      27.319 r       u_tinyriscv/u_ex/reg_wdata_34[15]_1/gateop/F
                                   net (fanout=1)        2.867      30.186         u_tinyriscv/u_ex/_N20902
 CLMA_82_108/Y6AB                  td                    0.166      30.352 r       u_tinyriscv/u_ex/reg_wdata_35[15]_muxf6/F
                                   net (fanout=6)        1.025      31.377         u_tinyriscv/_N16516
 CLMA_90_137/Y0                    td                    0.164      31.541 r       u_tinyriscv/u_ex/N37_103/gateop_perm/Z
                                   net (fanout=3)        1.283      32.824         u_tinyriscv/ex_reg_wdata_o [15]
 CLMA_102_196/Y2                   td                    0.389      33.213 r       u_tinyriscv/u_regs/N79[15]/gateop_perm/Z
                                   net (fanout=6)        2.435      35.648         u_tinyriscv/u_regs/N79 [15]
 CLMS_102_121/AD                                                           r       u_tinyriscv/u_regs/regs_1_1_15/gateop/WD

 Data arrival time                                                  35.648         Logic Levels: 18 
                                                                                   Logic: 4.687ns(14.986%), Route: 26.589ns(85.014%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                     1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.093    1000.093         clk              
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056    1001.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N15             
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.584    1003.776         ntclkbufg_1      
 CLMS_102_121/CLK                                                          r       u_tinyriscv/u_regs/regs_1_1_15/gateop/WCLK
 clock pessimism                                         0.372    1004.148                          
 clock uncertainty                                      -0.050    1004.098                          

 Setup time                                              0.291    1004.389                          

 Data required time                                               1004.389                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.389                          
 Data arrival time                                                 -35.648                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       968.741                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_id_ex/inst_ff/qout_r[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_tinyriscv/u_regs/regs_1_0_15/gateop/WD
Path Group  : clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.003  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.771
  Launch Clock Delay      :  4.372
  Clock Pessimism Removal :  0.598

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N15             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.808       4.372         ntclkbufg_1      
 CLMA_114_208/CLK                                                          r       u_tinyriscv/u_id_ex/inst_ff/qout_r[1]/opit_0_L5Q_perm/CLK

 CLMA_114_208/Q0                   tco                   0.261       4.633 r       u_tinyriscv/u_id_ex/inst_ff/qout_r[1]/opit_0_L5Q_perm/Q
                                   net (fanout=17)       2.082       6.715         u_tinyriscv/ie_inst_o [1]
 CLMA_50_189/Y0                    td                    0.214       6.929 r       u_tinyriscv/u_ex/N677_1/gateop_perm/Z
                                   net (fanout=59)       0.464       7.393         u_tinyriscv/u_ex/_N24763
 CLMA_46_196/Y0                    td                    0.387       7.780 r       u_tinyriscv/u_ex/N720_1/gateop_perm/Z
                                   net (fanout=7)        0.964       8.744         _N28913          
 CLMA_38_208/Y0                    td                    0.214       8.958 r       u_tinyriscv/u_ex/mem_req_1/gateop_perm/Z
                                   net (fanout=23)       1.242      10.200         _N16700          
 CLMA_78_188/Y2                    td                    0.213      10.413 r       u_tinyriscv/u_ex/mem_raddr_o_10[29]/gateop/F
                                   net (fanout=89)       1.917      12.330         _N10177          
 CLMA_58_276/Y1                    td                    0.209      12.539 r       u_rib/N336_3/gateop_perm/Z
                                   net (fanout=14)       1.476      14.015         u_rib/_N24867    
 CLMA_42_213/Y6AB                  td                    0.207      14.222 r       u_rib/N274_3[4]_muxf6/F
                                   net (fanout=2041)     3.937      18.159         _N7556           
 CLMS_126_53/Y0                    td                    0.387      18.546 r       u_rom/rom1_27_15/gateop/Z
                                   net (fanout=1)        1.010      19.556         u_rom/_N1782     
 CLMA_118_45/L7OUT                 td                    0.353      19.909 r       u_rom/N6_49[15]_muxf7/Fother
                                   net (fanout=1)        0.000      19.909         L7OUT15          
 CLMA_118_44/Y3                    td                    0.160      20.069 r       u_rom/N6_65[15]_muxf8/F
                                   net (fanout=1)        3.421      23.490         u_rom/_N14586    
 CLMA_26_212/Y3                    td                    0.169      23.659 r       u_rom/N6_66[15]/gateop_perm/Z
                                   net (fanout=3)        0.423      24.082         _N16943          
 CLMA_26_216/Y2                    td                    0.216      24.298 r       u_rib/m0_data_o_1[15]/gateop_perm/Z
                                   net (fanout=5)        1.083      25.381         _N21070          
 CLMA_66_212/Y0                    td                    0.387      25.768 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.434      26.202         u_tinyriscv/u_ex/N391 [31]
 CLMA_70_212/Y1                    td                    0.169      26.371 r       u_tinyriscv/u_ex/reg_wdata_30[15]/gateop_perm/Z
                                   net (fanout=17)       0.265      26.636         u_tinyriscv/u_ex/_N16356
 CLMA_70_213/Y1                    td                    0.209      26.845 r       u_tinyriscv/u_ex/reg_wdata_31[15]/gateop_perm/Z
                                   net (fanout=1)        0.261      27.106         u_tinyriscv/u_ex/_N16388
 CLMA_70_213/Y2                    td                    0.213      27.319 r       u_tinyriscv/u_ex/reg_wdata_34[15]_1/gateop/F
                                   net (fanout=1)        2.867      30.186         u_tinyriscv/u_ex/_N20902
 CLMA_82_108/Y6AB                  td                    0.166      30.352 r       u_tinyriscv/u_ex/reg_wdata_35[15]_muxf6/F
                                   net (fanout=6)        1.025      31.377         u_tinyriscv/_N16516
 CLMA_90_137/Y0                    td                    0.164      31.541 r       u_tinyriscv/u_ex/N37_103/gateop_perm/Z
                                   net (fanout=3)        1.283      32.824         u_tinyriscv/ex_reg_wdata_o [15]
 CLMA_102_196/Y2                   td                    0.389      33.213 r       u_tinyriscv/u_regs/N79[15]/gateop_perm/Z
                                   net (fanout=6)        1.872      35.085         u_tinyriscv/u_regs/N79 [15]
 CLMS_102_129/AD                                                           r       u_tinyriscv/u_regs/regs_1_0_15/gateop/WD

 Data arrival time                                                  35.085         Logic Levels: 18 
                                                                                   Logic: 4.687ns(15.261%), Route: 26.026ns(84.739%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                     1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.093    1000.093         clk              
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056    1001.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N15             
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.579    1003.771         ntclkbufg_1      
 CLMS_102_129/CLK                                                          r       u_tinyriscv/u_regs/regs_1_0_15/gateop/WCLK
 clock pessimism                                         0.598    1004.369                          
 clock uncertainty                                      -0.050    1004.319                          

 Setup time                                              0.291    1004.610                          

 Data required time                                               1004.610                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.610                          
 Data arrival time                                                 -35.085                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       969.525                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_id_ex/inst_ff/qout_r[1]/opit_0_L5Q_perm/CLK
Endpoint    : u_tinyriscv/u_id_ex/op1_ff/qout_r[25]/opit_0_L5Q_perm/L4
Path Group  : clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.228  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.772
  Launch Clock Delay      :  4.372
  Clock Pessimism Removal :  0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N15             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.808       4.372         ntclkbufg_1      
 CLMA_114_208/CLK                                                          r       u_tinyriscv/u_id_ex/inst_ff/qout_r[1]/opit_0_L5Q_perm/CLK

 CLMA_114_208/Q0                   tco                   0.261       4.633 r       u_tinyriscv/u_id_ex/inst_ff/qout_r[1]/opit_0_L5Q_perm/Q
                                   net (fanout=17)       2.082       6.715         u_tinyriscv/ie_inst_o [1]
 CLMA_50_189/Y0                    td                    0.214       6.929 r       u_tinyriscv/u_ex/N677_1/gateop_perm/Z
                                   net (fanout=59)       0.464       7.393         u_tinyriscv/u_ex/_N24763
 CLMA_46_196/Y0                    td                    0.387       7.780 r       u_tinyriscv/u_ex/N720_1/gateop_perm/Z
                                   net (fanout=7)        0.964       8.744         _N28913          
 CLMA_38_208/Y0                    td                    0.214       8.958 r       u_tinyriscv/u_ex/mem_req_1/gateop_perm/Z
                                   net (fanout=23)       1.242      10.200         _N16700          
 CLMA_78_188/Y2                    td                    0.213      10.413 r       u_tinyriscv/u_ex/mem_raddr_o_10[29]/gateop/F
                                   net (fanout=89)       1.917      12.330         _N10177          
 CLMA_58_276/Y1                    td                    0.209      12.539 r       u_rib/N336_3/gateop_perm/Z
                                   net (fanout=14)       1.476      14.015         u_rib/_N24867    
 CLMA_42_213/Y6AB                  td                    0.207      14.222 r       u_rib/N274_3[4]_muxf6/F
                                   net (fanout=2041)     3.937      18.159         _N7556           
 CLMS_126_53/Y0                    td                    0.387      18.546 r       u_rom/rom1_27_15/gateop/Z
                                   net (fanout=1)        1.010      19.556         u_rom/_N1782     
 CLMA_118_45/L7OUT                 td                    0.353      19.909 r       u_rom/N6_49[15]_muxf7/Fother
                                   net (fanout=1)        0.000      19.909         L7OUT15          
 CLMA_118_44/Y3                    td                    0.160      20.069 r       u_rom/N6_65[15]_muxf8/F
                                   net (fanout=1)        3.421      23.490         u_rom/_N14586    
 CLMA_26_212/Y3                    td                    0.169      23.659 r       u_rom/N6_66[15]/gateop_perm/Z
                                   net (fanout=3)        0.423      24.082         _N16943          
 CLMA_26_216/Y2                    td                    0.216      24.298 r       u_rib/m0_data_o_1[15]/gateop_perm/Z
                                   net (fanout=5)        1.083      25.381         _N21070          
 CLMA_66_212/Y0                    td                    0.387      25.768 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.434      26.202         u_tinyriscv/u_ex/N391 [31]
 CLMA_70_212/Y1                    td                    0.169      26.371 r       u_tinyriscv/u_ex/reg_wdata_30[15]/gateop_perm/Z
                                   net (fanout=17)       1.087      27.458         u_tinyriscv/u_ex/_N16356
 CLMA_86_180/Y0                    td                    0.211      27.669 r       u_tinyriscv/u_ex/reg_wdata_34[25]_1/gateop/F
                                   net (fanout=1)        2.273      29.942         u_tinyriscv/u_ex/_N20892
 CLMA_98_109/Y6AB                  td                    0.390      30.332 r       u_tinyriscv/u_ex/reg_wdata_35[25]_muxf6_perm/Z
                                   net (fanout=6)        1.434      31.766         u_tinyriscv/_N16526
 CLMA_130_137/Y3                   td                    0.276      32.042 r       u_tinyriscv/u_id/op1_o_8[25]/gateop/F
                                   net (fanout=1)        0.261      32.303         u_tinyriscv/u_id/_N11449
 CLMA_130_136/Y0                   td                    0.387      32.690 r       u_tinyriscv/u_id/op1_o_13[25]/gateop_perm/Z
                                   net (fanout=1)        1.490      34.180         u_tinyriscv/u_id/_N11609
 CLMA_66_132/A4                                                            r       u_tinyriscv/u_id_ex/op1_ff/qout_r[25]/opit_0_L5Q_perm/L4

 Data arrival time                                                  34.180         Logic Levels: 17 
                                                                                   Logic: 4.810ns(16.137%), Route: 24.998ns(83.863%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                     1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.093    1000.093         clk              
 IOBD_0_298/DIN                    td                    0.935    1001.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056    1001.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108    1002.192         _N15             
 USCM_74_104/CLK_USCM              td                    0.000    1002.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.580    1003.772         ntclkbufg_1      
 CLMA_66_132/CLK                                                           r       u_tinyriscv/u_id_ex/op1_ff/qout_r[25]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.372    1004.144                          
 clock uncertainty                                      -0.050    1004.094                          

 Setup time                                             -0.130    1003.964                          

 Data required time                                               1003.964                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.964                          
 Data arrival time                                                 -34.180                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       969.784                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/bcd_8421_inst0/data_shift[23]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/bcd_8421_inst0/ten[3]/opit_0_inv/D
Path Group  : clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.283  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.412
  Launch Clock Delay      :  3.757
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N15             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.565       3.757         ntclkbufg_1      
 CLMA_82_329/CLK                                                           r       top_dht22_inst/bcd_8421_inst0/data_shift[23]/opit_0_inv_L5Q_perm/CLK

 CLMA_82_329/Q0                    tco                   0.223       3.980 f       top_dht22_inst/bcd_8421_inst0/data_shift[23]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.223       4.203         top_dht22_inst/bcd_8421_inst0/data_shift [23]
 CLMA_86_332/AD                                                            f       top_dht22_inst/bcd_8421_inst0/ten[3]/opit_0_inv/D

 Data arrival time                                                   4.203         Logic Levels: 0  
                                                                                   Logic: 0.223ns(50.000%), Route: 0.223ns(50.000%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N15             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.848       4.412         ntclkbufg_1      
 CLMA_86_332/CLK                                                           r       top_dht22_inst/bcd_8421_inst0/ten[3]/opit_0_inv/CLK
 clock pessimism                                        -0.372       4.040                          
 clock uncertainty                                       0.000       4.040                          

 Hold time                                               0.033       4.073                          

 Data required time                                                  4.073                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.073                          
 Data arrival time                                                  -4.203                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.130                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/bcd_8421_inst0/data_shift[21]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/bcd_8421_inst0/ten[1]/opit_0_inv/D
Path Group  : clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.273  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.412
  Launch Clock Delay      :  3.767
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N15             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.575       3.767         ntclkbufg_1      
 CLMA_82_337/CLK                                                           r       top_dht22_inst/bcd_8421_inst0/data_shift[21]/opit_0_inv_L5Q_perm/CLK

 CLMA_82_337/Q0                    tco                   0.223       3.990 f       top_dht22_inst/bcd_8421_inst0/data_shift[21]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.290       4.280         top_dht22_inst/bcd_8421_inst0/data_shift [21]
 CLMA_86_332/M1                                                            f       top_dht22_inst/bcd_8421_inst0/ten[1]/opit_0_inv/D

 Data arrival time                                                   4.280         Logic Levels: 0  
                                                                                   Logic: 0.223ns(43.470%), Route: 0.290ns(56.530%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N15             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.848       4.412         ntclkbufg_1      
 CLMA_86_332/CLK                                                           r       top_dht22_inst/bcd_8421_inst0/ten[1]/opit_0_inv/CLK
 clock pessimism                                        -0.372       4.040                          
 clock uncertainty                                       0.000       4.040                          

 Hold time                                              -0.016       4.024                          

 Data required time                                                  4.024                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.024                          
 Data arrival time                                                  -4.280                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.256                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/bcd_8421_inst0/data_shift[20]/opit_0_inv_MUX4TO1Q/CLK
Endpoint    : top_dht22_inst/bcd_8421_inst0/ten[0]/opit_0_inv/D
Path Group  : clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.273  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.412
  Launch Clock Delay      :  3.767
  Clock Pessimism Removal :  -0.372

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.108       2.192         _N15             
 USCM_74_104/CLK_USCM              td                    0.000       2.192 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.575       3.767         ntclkbufg_1      
 CLMA_82_337/CLK                                                           r       top_dht22_inst/bcd_8421_inst0/data_shift[20]/opit_0_inv_MUX4TO1Q/CLK

 CLMA_82_337/Q1                    tco                   0.223       3.990 f       top_dht22_inst/bcd_8421_inst0/data_shift[20]/opit_0_inv_MUX4TO1Q/Q
                                   net (fanout=6)        0.291       4.281         top_dht22_inst/bcd_8421_inst0/data_shift [20]
 CLMA_86_332/M0                                                            f       top_dht22_inst/bcd_8421_inst0/ten[0]/opit_0_inv/D

 Data arrival time                                                   4.281         Logic Levels: 0  
                                                                                   Logic: 0.223ns(43.385%), Route: 0.291ns(56.615%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.304       2.564         _N15             
 USCM_74_104/CLK_USCM              td                    0.000       2.564 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.848       4.412         ntclkbufg_1      
 CLMA_86_332/CLK                                                           r       top_dht22_inst/bcd_8421_inst0/ten[0]/opit_0_inv/CLK
 clock pessimism                                        -0.372       4.040                          
 clock uncertainty                                       0.000       4.040                          

 Hold time                                              -0.016       4.024                          

 Data required time                                                  4.024                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.024                          
 Data arrival time                                                  -4.281                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.257                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[7]/opit_0/CE
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.495  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.477
  Launch Clock Delay      :  1.005
  Clock Pessimism Removal :  0.033

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_328/Q0                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       1.005       1.005         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_126_292/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q_perm/CLK

 CLMA_126_292/Q0                   tco                   0.261       1.266 r       top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.616       1.882         top_dht22_inst/DHT22_drive_inst/data_temp [25]
                                                         0.387       2.269 r       top_dht22_inst/DHT22_drive_inst/N100_1/gateop_A2/Cout
                                                         0.000       2.269         top_dht22_inst/DHT22_drive_inst/_N2137
 CLMA_118_284/Y3                   td                    0.380       2.649 r       top_dht22_inst/DHT22_drive_inst/N100_3/gateop_A2/Y1
                                   net (fanout=2)        0.456       3.105         top_dht22_inst/DHT22_drive_inst/N100 [3]
 CLMA_118_292/COUT                 td                    0.431       3.536 r       top_dht22_inst/DHT22_drive_inst/N101_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.536         top_dht22_inst/DHT22_drive_inst/_N2148
 CLMA_118_296/Y1                   td                    0.381       3.917 r       top_dht22_inst/DHT22_drive_inst/N101_5/gateop_A2/Y1
                                   net (fanout=2)        0.432       4.349         top_dht22_inst/DHT22_drive_inst/N101 [5]
                                                         0.387       4.736 r       top_dht22_inst/DHT22_drive_inst/N102_5/gateop_A2/Cout
                                                         0.000       4.736         top_dht22_inst/DHT22_drive_inst/_N2159
 CLMA_118_304/Y3                   td                    0.380       5.116 r       top_dht22_inst/DHT22_drive_inst/N102_7/gateop_A2/Y1
                                   net (fanout=1)        0.484       5.600         top_dht22_inst/DHT22_drive_inst/N102 [7]
 CLMA_114_304/Y3                   td                    0.505       6.105 r       top_dht22_inst/DHT22_drive_inst/N103.eq_2/gateop_A2/Y1
                                   net (fanout=3)        0.432       6.537         _N10             
 CLMA_114_296/Y1                   td                    0.169       6.706 r       top_dht22_inst/DHT22_drive_inst/N234_2/gateop_perm/Z
                                   net (fanout=24)       0.650       7.356         top_dht22_inst/DHT22_drive_inst/N234
 CLMA_130_304/CE                                                           r       top_dht22_inst/DHT22_drive_inst/data_out[7]/opit_0/CE

 Data arrival time                                                   7.356         Logic Levels: 6  
                                                                                   Logic: 3.281ns(51.661%), Route: 3.070ns(48.339%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_134_328/Q0                                         0.000    1000.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.477    1000.477         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_130_304/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_out[7]/opit_0/CLK
 clock pessimism                                         0.033    1000.510                          
 clock uncertainty                                      -0.050    1000.460                          

 Setup time                                             -0.277    1000.183                          

 Data required time                                               1000.183                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.183                          
 Data arrival time                                                  -7.356                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       992.827                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[20]/opit_0/CE
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.226  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.645
  Launch Clock Delay      :  1.005
  Clock Pessimism Removal :  0.134

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_328/Q0                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       1.005       1.005         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_126_292/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q_perm/CLK

 CLMA_126_292/Q0                   tco                   0.261       1.266 r       top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.616       1.882         top_dht22_inst/DHT22_drive_inst/data_temp [25]
                                                         0.387       2.269 r       top_dht22_inst/DHT22_drive_inst/N100_1/gateop_A2/Cout
                                                         0.000       2.269         top_dht22_inst/DHT22_drive_inst/_N2137
 CLMA_118_284/Y3                   td                    0.380       2.649 r       top_dht22_inst/DHT22_drive_inst/N100_3/gateop_A2/Y1
                                   net (fanout=2)        0.456       3.105         top_dht22_inst/DHT22_drive_inst/N100 [3]
 CLMA_118_292/COUT                 td                    0.431       3.536 r       top_dht22_inst/DHT22_drive_inst/N101_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.536         top_dht22_inst/DHT22_drive_inst/_N2148
 CLMA_118_296/Y1                   td                    0.381       3.917 r       top_dht22_inst/DHT22_drive_inst/N101_5/gateop_A2/Y1
                                   net (fanout=2)        0.432       4.349         top_dht22_inst/DHT22_drive_inst/N101 [5]
                                                         0.387       4.736 r       top_dht22_inst/DHT22_drive_inst/N102_5/gateop_A2/Cout
                                                         0.000       4.736         top_dht22_inst/DHT22_drive_inst/_N2159
 CLMA_118_304/Y3                   td                    0.380       5.116 r       top_dht22_inst/DHT22_drive_inst/N102_7/gateop_A2/Y1
                                   net (fanout=1)        0.484       5.600         top_dht22_inst/DHT22_drive_inst/N102 [7]
 CLMA_114_304/Y3                   td                    0.505       6.105 r       top_dht22_inst/DHT22_drive_inst/N103.eq_2/gateop_A2/Y1
                                   net (fanout=3)        0.432       6.537         _N10             
 CLMA_114_296/Y1                   td                    0.169       6.706 r       top_dht22_inst/DHT22_drive_inst/N234_2/gateop_perm/Z
                                   net (fanout=24)       0.651       7.357         top_dht22_inst/DHT22_drive_inst/N234
 CLMA_130_288/CE                                                           r       top_dht22_inst/DHT22_drive_inst/data_out[20]/opit_0/CE

 Data arrival time                                                   7.357         Logic Levels: 6  
                                                                                   Logic: 3.281ns(51.653%), Route: 3.071ns(48.347%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_134_328/Q0                                         0.000    1000.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.645    1000.645         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_130_288/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_out[20]/opit_0/CLK
 clock pessimism                                         0.134    1000.779                          
 clock uncertainty                                      -0.050    1000.729                          

 Setup time                                             -0.277    1000.452                          

 Data required time                                               1000.452                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.452                          
 Data arrival time                                                  -7.357                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.095                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[26]/opit_0/CE
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.226  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.645
  Launch Clock Delay      :  1.005
  Clock Pessimism Removal :  0.134

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_328/Q0                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       1.005       1.005         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_126_292/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q_perm/CLK

 CLMA_126_292/Q0                   tco                   0.261       1.266 r       top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.616       1.882         top_dht22_inst/DHT22_drive_inst/data_temp [25]
                                                         0.387       2.269 r       top_dht22_inst/DHT22_drive_inst/N100_1/gateop_A2/Cout
                                                         0.000       2.269         top_dht22_inst/DHT22_drive_inst/_N2137
 CLMA_118_284/Y3                   td                    0.380       2.649 r       top_dht22_inst/DHT22_drive_inst/N100_3/gateop_A2/Y1
                                   net (fanout=2)        0.456       3.105         top_dht22_inst/DHT22_drive_inst/N100 [3]
 CLMA_118_292/COUT                 td                    0.431       3.536 r       top_dht22_inst/DHT22_drive_inst/N101_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       3.536         top_dht22_inst/DHT22_drive_inst/_N2148
 CLMA_118_296/Y1                   td                    0.381       3.917 r       top_dht22_inst/DHT22_drive_inst/N101_5/gateop_A2/Y1
                                   net (fanout=2)        0.432       4.349         top_dht22_inst/DHT22_drive_inst/N101 [5]
                                                         0.387       4.736 r       top_dht22_inst/DHT22_drive_inst/N102_5/gateop_A2/Cout
                                                         0.000       4.736         top_dht22_inst/DHT22_drive_inst/_N2159
 CLMA_118_304/Y3                   td                    0.380       5.116 r       top_dht22_inst/DHT22_drive_inst/N102_7/gateop_A2/Y1
                                   net (fanout=1)        0.484       5.600         top_dht22_inst/DHT22_drive_inst/N102 [7]
 CLMA_114_304/Y3                   td                    0.505       6.105 r       top_dht22_inst/DHT22_drive_inst/N103.eq_2/gateop_A2/Y1
                                   net (fanout=3)        0.432       6.537         _N10             
 CLMA_114_296/Y1                   td                    0.169       6.706 r       top_dht22_inst/DHT22_drive_inst/N234_2/gateop_perm/Z
                                   net (fanout=24)       0.651       7.357         top_dht22_inst/DHT22_drive_inst/N234
 CLMA_130_288/CE                                                           r       top_dht22_inst/DHT22_drive_inst/data_out[26]/opit_0/CE

 Data arrival time                                                   7.357         Logic Levels: 6  
                                                                                   Logic: 3.281ns(51.653%), Route: 3.071ns(48.347%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_134_328/Q0                                         0.000    1000.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.645    1000.645         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_130_288/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_out[26]/opit_0/CLK
 clock pessimism                                         0.134    1000.779                          
 clock uncertainty                                      -0.050    1000.729                          

 Setup time                                             -0.277    1000.452                          

 Data required time                                               1000.452                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.452                          
 Data arrival time                                                  -7.357                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       993.095                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[30]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[22]/opit_0/D
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.416  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.165
  Launch Clock Delay      :  0.716
  Clock Pessimism Removal :  -0.033

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_328/Q0                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.716       0.716         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_118_301/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_temp[30]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_301/Q3                   tco                   0.223       0.939 f       top_dht22_inst/DHT22_drive_inst/data_temp[30]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.290       1.229         top_dht22_inst/DHT22_drive_inst/data_temp [30]
 CLMA_126_300/CD                                                           f       top_dht22_inst/DHT22_drive_inst/data_out[22]/opit_0/D

 Data arrival time                                                   1.229         Logic Levels: 0  
                                                                                   Logic: 0.223ns(43.470%), Route: 0.290ns(56.530%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_328/Q0                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       1.165       1.165         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_126_300/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_out[22]/opit_0/CLK
 clock pessimism                                        -0.033       1.132                          
 clock uncertainty                                       0.000       1.132                          

 Hold time                                               0.033       1.165                          

 Data required time                                                  1.165                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.165                          
 Data arrival time                                                  -1.229                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.064                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[24]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[16]/opit_0/D
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.416  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.165
  Launch Clock Delay      :  0.716
  Clock Pessimism Removal :  -0.033

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_328/Q0                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.716       0.716         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_118_301/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_temp[24]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_301/Q2                   tco                   0.223       0.939 f       top_dht22_inst/DHT22_drive_inst/data_temp[24]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=4)        0.291       1.230         top_dht22_inst/DHT22_drive_inst/data_temp [24]
 CLMA_126_300/AD                                                           f       top_dht22_inst/DHT22_drive_inst/data_out[16]/opit_0/D

 Data arrival time                                                   1.230         Logic Levels: 0  
                                                                                   Logic: 0.223ns(43.385%), Route: 0.291ns(56.615%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_328/Q0                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       1.165       1.165         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_126_300/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_out[16]/opit_0/CLK
 clock pessimism                                        -0.033       1.132                          
 clock uncertainty                                       0.000       1.132                          

 Hold time                                               0.033       1.165                          

 Data required time                                                  1.165                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.165                          
 Data arrival time                                                  -1.230                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.065                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[21]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[13]/opit_0/D
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.526  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.300
  Launch Clock Delay      :  0.741
  Clock Pessimism Removal :  -0.033

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_328/Q0                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.741       0.741         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_118_305/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_temp[21]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_305/Q1                   tco                   0.223       0.964 f       top_dht22_inst/DHT22_drive_inst/data_temp[21]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.358       1.322         top_dht22_inst/DHT22_drive_inst/data_temp [21]
 CLMA_118_292/M2                                                           f       top_dht22_inst/DHT22_drive_inst/data_out[13]/opit_0/D

 Data arrival time                                                   1.322         Logic Levels: 0  
                                                                                   Logic: 0.223ns(38.382%), Route: 0.358ns(61.618%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_328/Q0                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       1.300       1.300         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_118_292/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_out[13]/opit_0/CLK
 clock pessimism                                        -0.033       1.267                          
 clock uncertainty                                       0.000       1.267                          

 Hold time                                              -0.016       1.251                          

 Data required time                                                  1.251                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.251                          
 Data arrival time                                                  -1.322                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.071                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[1]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L2
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.720
  Launch Clock Delay      :  2.069
  Clock Pessimism Removal :  0.349

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_220/Q0                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        2.069       2.069         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_102_328/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[1]/opit_0_inv/CLK

 CLMA_102_328/Q1                   tco                   0.261       2.330 r       top_dht22_inst/HEX8_inst/sel_r[1]/opit_0_inv/Q
                                   net (fanout=5)        0.467       2.797         top_dht22_inst/HEX8_inst/N84 [2]
 CLMA_90_329/Y0                    td                    0.282       3.079 r       top_dht22_inst/HEX8_inst/N69_1/gateop_perm/Z
                                   net (fanout=5)        0.735       3.814         top_dht22_inst/HEX8_inst/_N24659
 CLMA_102_328/A2                                                           r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   3.814         Logic Levels: 1  
                                                                                   Logic: 0.543ns(31.117%), Route: 1.202ns(68.883%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_134_220/Q0                                         0.000    1000.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        1.720    1001.720         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_102_328/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.349    1002.069                          
 clock uncertainty                                      -0.050    1002.019                          

 Setup time                                             -0.353    1001.666                          

 Data required time                                               1001.666                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.666                          
 Data arrival time                                                  -3.814                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       997.852                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[3]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L4
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.720
  Launch Clock Delay      :  2.069
  Clock Pessimism Removal :  0.349

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_220/Q0                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        2.069       2.069         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_102_328/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[3]/opit_0_inv/CLK

 CLMA_102_328/Q3                   tco                   0.261       2.330 r       top_dht22_inst/HEX8_inst/sel_r[3]/opit_0_inv/Q
                                   net (fanout=4)        0.574       2.904         top_dht22_inst/HEX8_inst/N84 [4]
 CLMA_94_320/Y0                    td                    0.282       3.186 r       top_dht22_inst/HEX8_inst/N75_1/gateop_perm/Z
                                   net (fanout=6)        0.582       3.768         top_dht22_inst/HEX8_inst/_N25055
 CLMA_102_328/A4                                                           r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.768         Logic Levels: 1  
                                                                                   Logic: 0.543ns(31.960%), Route: 1.156ns(68.040%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_134_220/Q0                                         0.000    1000.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        1.720    1001.720         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_102_328/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.349    1002.069                          
 clock uncertainty                                      -0.050    1002.019                          

 Setup time                                             -0.130    1001.889                          

 Data required time                                               1001.889                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.889                          
 Data arrival time                                                  -3.768                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.121                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[5]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L0
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.720
  Launch Clock Delay      :  2.069
  Clock Pessimism Removal :  0.349

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_220/Q0                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        2.069       2.069         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_102_328/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[5]/opit_0_inv/CLK

 CLMA_102_328/Q2                   tco                   0.261       2.330 r       top_dht22_inst/HEX8_inst/sel_r[5]/opit_0_inv/Q
                                   net (fanout=6)        0.419       2.749         top_dht22_inst/HEX8_inst/N84 [6]
 CLMA_98_328/Y0                    td                    0.164       2.913 r       top_dht22_inst/HEX8_inst/N74_1/gateop_perm/Z
                                   net (fanout=4)        0.298       3.211         top_dht22_inst/HEX8_inst/_N24909
 CLMA_102_328/A0                                                           r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   3.211         Logic Levels: 1  
                                                                                   Logic: 0.425ns(37.215%), Route: 0.717ns(62.785%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_134_220/Q0                                         0.000    1000.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        1.720    1001.720         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_102_328/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.349    1002.069                          
 clock uncertainty                                      -0.050    1002.019                          

 Setup time                                             -0.180    1001.839                          

 Data required time                                               1001.839                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.839                          
 Data arrival time                                                  -3.211                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.628                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[1]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv/D
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.411  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.375
  Launch Clock Delay      :  1.720
  Clock Pessimism Removal :  -0.244

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_220/Q0                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        1.720       1.720         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_102_328/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[1]/opit_0_inv/CLK

 CLMA_102_328/Q1                   tco                   0.223       1.943 f       top_dht22_inst/HEX8_inst/sel_r[1]/opit_0_inv/Q
                                   net (fanout=5)        0.357       2.300         top_dht22_inst/HEX8_inst/N84 [2]
 CLMA_90_329/M0                                                            f       top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv/D

 Data arrival time                                                   2.300         Logic Levels: 0  
                                                                                   Logic: 0.223ns(38.448%), Route: 0.357ns(61.552%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_220/Q0                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        2.375       2.375         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_90_329/CLK                                                           r       top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv/CLK
 clock pessimism                                        -0.244       2.131                          
 clock uncertainty                                       0.000       2.131                          

 Hold time                                              -0.016       2.115                          

 Data required time                                                  2.115                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.115                          
 Data arrival time                                                  -2.300                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.185                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[7]/opit_0_inv/D
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.942
  Launch Clock Delay      :  1.638
  Clock Pessimism Removal :  -0.304

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_220/Q0                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        1.638       1.638         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_102_324/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv/CLK

 CLMA_102_324/Q1                   tco                   0.224       1.862 r       top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv/Q
                                   net (fanout=4)        0.141       2.003         top_dht22_inst/HEX8_inst/N84 [7]
 CLMA_102_324/M1                                                           r       top_dht22_inst/HEX8_inst/sel_r[7]/opit_0_inv/D

 Data arrival time                                                   2.003         Logic Levels: 0  
                                                                                   Logic: 0.224ns(61.370%), Route: 0.141ns(38.630%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_220/Q0                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        1.942       1.942         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_102_324/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[7]/opit_0_inv/CLK
 clock pessimism                                        -0.304       1.638                          
 clock uncertainty                                       0.000       1.638                          

 Hold time                                              -0.012       1.626                          

 Data required time                                                  1.626                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.626                          
 Data arrival time                                                  -2.003                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.377                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[7]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L1
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.187  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.069
  Launch Clock Delay      :  1.638
  Clock Pessimism Removal :  -0.244

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_220/Q0                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        1.638       1.638         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_102_324/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[7]/opit_0_inv/CLK

 CLMA_102_324/Q2                   tco                   0.223       1.861 f       top_dht22_inst/HEX8_inst/sel_r[7]/opit_0_inv/Q
                                   net (fanout=5)        0.244       2.105         top_dht22_inst/sel [7]
 CLMA_102_328/A1                                                           f       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   2.105         Logic Levels: 0  
                                                                                   Logic: 0.223ns(47.752%), Route: 0.244ns(52.248%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_220/Q0                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        2.069       2.069         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_102_328/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.244       1.825                          
 clock uncertainty                                       0.000       1.825                          

 Hold time                                              -0.166       1.659                          

 Data required time                                                  1.659                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.659                          
 Data arrival time                                                  -2.105                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.446                          
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_tinyriscv/u_regs/regs_1_1_15/gateop/WD
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    1.100       1.245 r       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.245         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.111       1.356 r       rst_ibuf/opit_1/OUT
                                   net (fanout=877)      4.220       5.576         nt_rst           
 CLMA_30_273/Y0                    td                    0.383       5.959 r       uart_0/N67[7]/gateop_perm/Z
                                   net (fanout=3)        1.137       7.096         _N17586          
 CLMA_58_273/Y6CD                  td                    0.277       7.373 r       u_rib/N70_8[7]_2_muxf6_perm/Z
                                   net (fanout=1)        0.637       8.010         u_rib/_N27949    
 CLMA_66_268/Y1                    td                    0.169       8.179 r       u_rib/m0_data_o_1[7]/gateop_perm/Z
                                   net (fanout=4)        1.233       9.412         _N21062          
 CLMA_66_212/Y0                    td                    0.211       9.623 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.434      10.057         u_tinyriscv/u_ex/N391 [31]
 CLMA_70_212/Y1                    td                    0.169      10.226 r       u_tinyriscv/u_ex/reg_wdata_30[15]/gateop_perm/Z
                                   net (fanout=17)       0.265      10.491         u_tinyriscv/u_ex/_N16356
 CLMA_70_213/Y1                    td                    0.209      10.700 r       u_tinyriscv/u_ex/reg_wdata_31[15]/gateop_perm/Z
                                   net (fanout=1)        0.261      10.961         u_tinyriscv/u_ex/_N16388
 CLMA_70_213/Y2                    td                    0.213      11.174 r       u_tinyriscv/u_ex/reg_wdata_34[15]_1/gateop/F
                                   net (fanout=1)        2.867      14.041         u_tinyriscv/u_ex/_N20902
 CLMA_82_108/Y6AB                  td                    0.166      14.207 r       u_tinyriscv/u_ex/reg_wdata_35[15]_muxf6/F
                                   net (fanout=6)        1.025      15.232         u_tinyriscv/_N16516
 CLMA_90_137/Y0                    td                    0.164      15.396 r       u_tinyriscv/u_ex/N37_103/gateop_perm/Z
                                   net (fanout=3)        1.283      16.679         u_tinyriscv/ex_reg_wdata_o [15]
 CLMA_102_196/Y2                   td                    0.389      17.068 r       u_tinyriscv/u_regs/N79[15]/gateop_perm/Z
                                   net (fanout=6)        2.435      19.503         u_tinyriscv/u_regs/N79 [15]
 CLMS_102_121/AD                                                           r       u_tinyriscv/u_regs/regs_1_1_15/gateop/WD

 Data arrival time                                                  19.503         Logic Levels: 12 
                                                                                   Logic: 3.561ns(18.259%), Route: 15.942ns(81.741%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_tinyriscv/u_regs/regs_1_0_15/gateop/WD
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    1.100       1.245 r       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.245         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.111       1.356 r       rst_ibuf/opit_1/OUT
                                   net (fanout=877)      4.220       5.576         nt_rst           
 CLMA_30_273/Y0                    td                    0.383       5.959 r       uart_0/N67[7]/gateop_perm/Z
                                   net (fanout=3)        1.137       7.096         _N17586          
 CLMA_58_273/Y6CD                  td                    0.277       7.373 r       u_rib/N70_8[7]_2_muxf6_perm/Z
                                   net (fanout=1)        0.637       8.010         u_rib/_N27949    
 CLMA_66_268/Y1                    td                    0.169       8.179 r       u_rib/m0_data_o_1[7]/gateop_perm/Z
                                   net (fanout=4)        1.233       9.412         _N21062          
 CLMA_66_212/Y0                    td                    0.211       9.623 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.434      10.057         u_tinyriscv/u_ex/N391 [31]
 CLMA_70_212/Y1                    td                    0.169      10.226 r       u_tinyriscv/u_ex/reg_wdata_30[15]/gateop_perm/Z
                                   net (fanout=17)       0.265      10.491         u_tinyriscv/u_ex/_N16356
 CLMA_70_213/Y1                    td                    0.209      10.700 r       u_tinyriscv/u_ex/reg_wdata_31[15]/gateop_perm/Z
                                   net (fanout=1)        0.261      10.961         u_tinyriscv/u_ex/_N16388
 CLMA_70_213/Y2                    td                    0.213      11.174 r       u_tinyriscv/u_ex/reg_wdata_34[15]_1/gateop/F
                                   net (fanout=1)        2.867      14.041         u_tinyriscv/u_ex/_N20902
 CLMA_82_108/Y6AB                  td                    0.166      14.207 r       u_tinyriscv/u_ex/reg_wdata_35[15]_muxf6/F
                                   net (fanout=6)        1.025      15.232         u_tinyriscv/_N16516
 CLMA_90_137/Y0                    td                    0.164      15.396 r       u_tinyriscv/u_ex/N37_103/gateop_perm/Z
                                   net (fanout=3)        1.283      16.679         u_tinyriscv/ex_reg_wdata_o [15]
 CLMA_102_196/Y2                   td                    0.389      17.068 r       u_tinyriscv/u_regs/N79[15]/gateop_perm/Z
                                   net (fanout=6)        1.872      18.940         u_tinyriscv/u_regs/N79 [15]
 CLMS_102_129/AD                                                           r       u_tinyriscv/u_regs/regs_1_0_15/gateop/WD

 Data arrival time                                                  18.940         Logic Levels: 12 
                                                                                   Logic: 3.561ns(18.801%), Route: 15.379ns(81.199%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_tinyriscv/u_regs/regs_1_0_21/gateop/WD
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    1.100       1.245 r       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.245         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.111       1.356 r       rst_ibuf/opit_1/OUT
                                   net (fanout=877)      4.220       5.576         nt_rst           
 CLMA_30_273/Y0                    td                    0.383       5.959 r       uart_0/N67[7]/gateop_perm/Z
                                   net (fanout=3)        1.137       7.096         _N17586          
 CLMA_58_273/Y6CD                  td                    0.277       7.373 r       u_rib/N70_8[7]_2_muxf6_perm/Z
                                   net (fanout=1)        0.637       8.010         u_rib/_N27949    
 CLMA_66_268/Y1                    td                    0.169       8.179 r       u_rib/m0_data_o_1[7]/gateop_perm/Z
                                   net (fanout=4)        1.233       9.412         _N21062          
 CLMA_66_212/Y0                    td                    0.211       9.623 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.434      10.057         u_tinyriscv/u_ex/N391 [31]
 CLMA_70_212/Y1                    td                    0.169      10.226 r       u_tinyriscv/u_ex/reg_wdata_30[15]/gateop_perm/Z
                                   net (fanout=17)       2.290      12.516         u_tinyriscv/u_ex/_N16356
 CLMA_94_128/Y0                    td                    0.211      12.727 r       u_tinyriscv/u_ex/reg_wdata_34[21]_1/gateop/F
                                   net (fanout=1)        0.896      13.623         u_tinyriscv/u_ex/_N20896
 CLMA_98_112/Y6AB                  td                    0.166      13.789 r       u_tinyriscv/u_ex/reg_wdata_35[21]_muxf6/F
                                   net (fanout=6)        1.013      14.802         u_tinyriscv/_N16522
 CLMA_114_128/Y2                   td                    0.216      15.018 r       u_tinyriscv/u_ex/N37_121/gateop_perm/Z
                                   net (fanout=3)        1.465      16.483         u_tinyriscv/ex_reg_wdata_o [21]
 CLMA_114_212/Y1                   td                    0.169      16.652 r       u_tinyriscv/u_regs/N79[21]/gateop_perm/Z
                                   net (fanout=6)        1.894      18.546         u_tinyriscv/u_regs/N79 [21]
 CLMS_102_129/CD                                                           r       u_tinyriscv/u_regs/regs_1_0_21/gateop/WD

 Data arrival time                                                  18.546         Logic Levels: 11 
                                                                                   Logic: 3.182ns(17.157%), Route: 15.364ns(82.843%)
====================================================================================================

====================================================================================================

Startpoint  : uart_rx_pin (port)
Endpoint    : uart_0/rx_q0/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 B1                                                      0.000       0.000 r       uart_rx_pin (port)
                                   net (fanout=1)        0.083       0.083         uart_rx_pin      
 IOBD_0_270/DIN                    td                    0.935       1.018 r       uart_rx_pin_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.018         uart_rx_pin_ibuf/ntD
 IOL_7_270/RX_DATA_DD              td                    0.094       1.112 r       uart_rx_pin_ibuf/opit_1/OUT
                                   net (fanout=3)        0.386       1.498         nt_uart_rx_pin   
 CLMA_10_276/M0                                                            r       uart_0/rx_q0/opit_0_inv/D

 Data arrival time                                                   1.498         Logic Levels: 2  
                                                                                   Logic: 1.029ns(68.692%), Route: 0.469ns(31.308%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_tinyriscv/u_div/minuend[19]/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    0.935       1.080 r       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.080         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.094       1.174 r       rst_ibuf/opit_1/OUT
                                   net (fanout=877)      0.402       1.576         nt_rst           
 CLMA_130_101/RS                                                           r       u_tinyriscv/u_div/minuend[19]/opit_0_inv/RS

 Data arrival time                                                   1.576         Logic Levels: 2  
                                                                                   Logic: 1.029ns(65.292%), Route: 0.547ns(34.708%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_tinyriscv/u_div/minuend[18]/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    0.935       1.080 r       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.080         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.094       1.174 r       rst_ibuf/opit_1/OUT
                                   net (fanout=877)      0.402       1.576         nt_rst           
 CLMA_130_101/RS                                                           r       u_tinyriscv/u_div/minuend[18]/opit_0_inv/RS

 Data arrival time                                                   1.576         Logic Levels: 2  
                                                                                   Logic: 1.029ns(65.292%), Route: 0.547ns(34.708%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[18]/opit_0_MUX4TO1Q/I0
Path Group  : jtag_TCK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.114
  Launch Clock Delay      :  4.888
  Clock Pessimism Removal :  0.772

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (falling edge)                         500.000     500.000 f                        
 P12                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.084     500.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.959     501.043 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.043         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.081     501.124 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.279     503.403         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.403 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.485     504.888         ntclkbufg_0      
 CLMA_118_252/CLK                                                          f       u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/CLK

 CLMA_118_252/Q0                   tco                   0.193     505.081 r       u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/Q
                                   net (fanout=5)        0.491     505.572         u_jtag_top/u_jtag_driver/ir_reg [1]
 CLMA_118_269/Y0                   td                    0.308     505.880 r       u_jtag_top/u_jtag_driver/N118_24/gateop_perm/Z
                                   net (fanout=17)       0.702     506.582         u_jtag_top/u_jtag_driver/_N13254
 CLMA_118_268/Y0                   td                    0.310     506.892 r       u_jtag_top/u_jtag_driver/N230_20[31]_3/gateop_perm/Z
                                   net (fanout=24)       0.697     507.589         u_jtag_top/u_jtag_driver/_N24940
 CLMA_114_272/AD                                                           r       u_jtag_top/u_jtag_driver/shift_reg[18]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                 507.589         Logic Levels: 2  
                                                                                   Logic: 0.811ns(30.026%), Route: 1.890ns(69.974%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                         1000.000    1000.000 r                        
 P12                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084    1000.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.781    1000.865 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.865         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.071    1000.936 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        1.876    1002.812         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1002.812 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.302    1004.114         ntclkbufg_0      
 CLMA_114_272/CLK                                                          r       u_jtag_top/u_jtag_driver/shift_reg[18]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.772    1004.886                          
 clock uncertainty                                      -0.050    1004.836                          

 Setup time                                             -0.111    1004.725                          

 Data required time                                               1004.725                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.725                          
 Data arrival time                                                -507.589                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       497.136                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[19]/opit_0_MUX4TO1Q/I0
Path Group  : jtag_TCK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.114
  Launch Clock Delay      :  4.888
  Clock Pessimism Removal :  0.772

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (falling edge)                         500.000     500.000 f                        
 P12                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.084     500.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.959     501.043 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.043         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.081     501.124 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.279     503.403         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.403 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.485     504.888         ntclkbufg_0      
 CLMA_118_252/CLK                                                          f       u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/CLK

 CLMA_118_252/Q0                   tco                   0.193     505.081 r       u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/Q
                                   net (fanout=5)        0.491     505.572         u_jtag_top/u_jtag_driver/ir_reg [1]
 CLMA_118_269/Y0                   td                    0.308     505.880 r       u_jtag_top/u_jtag_driver/N118_24/gateop_perm/Z
                                   net (fanout=17)       0.702     506.582         u_jtag_top/u_jtag_driver/_N13254
 CLMA_118_268/Y0                   td                    0.310     506.892 r       u_jtag_top/u_jtag_driver/N230_20[31]_3/gateop_perm/Z
                                   net (fanout=24)       0.697     507.589         u_jtag_top/u_jtag_driver/_N24940
 CLMA_114_272/BD                                                           r       u_jtag_top/u_jtag_driver/shift_reg[19]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                 507.589         Logic Levels: 2  
                                                                                   Logic: 0.811ns(30.026%), Route: 1.890ns(69.974%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                         1000.000    1000.000 r                        
 P12                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084    1000.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.781    1000.865 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.865         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.071    1000.936 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        1.876    1002.812         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1002.812 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.302    1004.114         ntclkbufg_0      
 CLMA_114_272/CLK                                                          r       u_jtag_top/u_jtag_driver/shift_reg[19]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.772    1004.886                          
 clock uncertainty                                      -0.050    1004.836                          

 Setup time                                             -0.105    1004.731                          

 Data required time                                               1004.731                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.731                          
 Data arrival time                                                -507.589                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       497.142                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/CLK
Endpoint    : u_jtag_top/u_jtag_driver/shift_reg[17]/opit_0_MUX4TO1Q/I0
Path Group  : jtag_TCK
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.002  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.114
  Launch Clock Delay      :  4.888
  Clock Pessimism Removal :  0.772

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (falling edge)                         500.000     500.000 f                        
 P12                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.084     500.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.959     501.043 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.043         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.081     501.124 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.279     503.403         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.403 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.485     504.888         ntclkbufg_0      
 CLMA_118_252/CLK                                                          f       u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/CLK

 CLMA_118_252/Q0                   tco                   0.193     505.081 r       u_jtag_top/u_jtag_driver/ir_reg[1]/opit_0_inv/Q
                                   net (fanout=5)        0.491     505.572         u_jtag_top/u_jtag_driver/ir_reg [1]
 CLMA_118_269/Y0                   td                    0.308     505.880 r       u_jtag_top/u_jtag_driver/N118_24/gateop_perm/Z
                                   net (fanout=17)       0.702     506.582         u_jtag_top/u_jtag_driver/_N13254
 CLMA_118_268/Y0                   td                    0.310     506.892 r       u_jtag_top/u_jtag_driver/N230_20[31]_3/gateop_perm/Z
                                   net (fanout=24)       0.697     507.589         u_jtag_top/u_jtag_driver/_N24940
 CLMA_114_272/DD                                                           r       u_jtag_top/u_jtag_driver/shift_reg[17]/opit_0_MUX4TO1Q/I0

 Data arrival time                                                 507.589         Logic Levels: 2  
                                                                                   Logic: 0.811ns(30.026%), Route: 1.890ns(69.974%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                         1000.000    1000.000 r                        
 P12                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084    1000.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.781    1000.865 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.865         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.071    1000.936 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        1.876    1002.812         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1002.812 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.302    1004.114         ntclkbufg_0      
 CLMA_114_272/CLK                                                          r       u_jtag_top/u_jtag_driver/shift_reg[17]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                         0.772    1004.886                          
 clock uncertainty                                      -0.050    1004.836                          

 Setup time                                             -0.104    1004.732                          

 Data required time                                               1004.732                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.732                          
 Data arrival time                                                -507.589                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       497.143                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/recv_data[22]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dm_resp_data[22]/opit_0_inv/D
Path Group  : jtag_TCK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.227  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.718
  Launch Clock Delay      :  4.112
  Clock Pessimism Removal :  -0.379

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.781       0.865 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.865         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.071       0.936 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        1.876       2.812         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       2.812 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.300       4.112         ntclkbufg_0      
 CLMA_118_241/CLK                                                          r       u_jtag_top/u_jtag_driver/rx/recv_data[22]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_241/Q2                   tco                   0.197       4.309 f       u_jtag_top/u_jtag_driver/rx/recv_data[22]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.250       4.559         u_jtag_top/u_jtag_driver/rx_data [22]
 CLMA_118_249/AD                                                           f       u_jtag_top/u_jtag_driver/dm_resp_data[22]/opit_0_inv/D

 Data arrival time                                                   4.559         Logic Levels: 0  
                                                                                   Logic: 0.197ns(44.072%), Route: 0.250ns(55.928%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.898       0.982 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.081       1.063 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.128       3.191         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.191 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.527       4.718         ntclkbufg_0      
 CLMA_118_249/CLK                                                          r       u_jtag_top/u_jtag_driver/dm_resp_data[22]/opit_0_inv/CLK
 clock pessimism                                        -0.379       4.339                          
 clock uncertainty                                       0.000       4.339                          

 Hold time                                               0.028       4.367                          

 Data required time                                                  4.367                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.367                          
 Data arrival time                                                  -4.559                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.192                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/recv_data[38]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dm_resp_data[38]/opit_0_inv/D
Path Group  : jtag_TCK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.703
  Launch Clock Delay      :  4.124
  Clock Pessimism Removal :  -0.552

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.781       0.865 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.865         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.071       0.936 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        1.876       2.812         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       2.812 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.312       4.124         ntclkbufg_0      
 CLMA_138_277/CLK                                                          r       u_jtag_top/u_jtag_driver/rx/recv_data[38]/opit_0_inv_L5Q_perm/CLK

 CLMA_138_277/Q0                   tco                   0.197       4.321 f       u_jtag_top/u_jtag_driver/rx/recv_data[38]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.138       4.459         u_jtag_top/u_jtag_driver/rx_data [38]
 CLMA_138_276/AD                                                           f       u_jtag_top/u_jtag_driver/dm_resp_data[38]/opit_0_inv/D

 Data arrival time                                                   4.459         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.898       0.982 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.081       1.063 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.128       3.191         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.191 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.512       4.703         ntclkbufg_0      
 CLMA_138_276/CLK                                                          r       u_jtag_top/u_jtag_driver/dm_resp_data[38]/opit_0_inv/CLK
 clock pessimism                                        -0.552       4.151                          
 clock uncertainty                                       0.000       4.151                          

 Hold time                                               0.028       4.179                          

 Data required time                                                  4.179                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.179                          
 Data arrival time                                                  -4.459                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.280                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_driver/rx/recv_data[36]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_driver/dm_resp_data[36]/opit_0_inv/D
Path Group  : jtag_TCK
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.703
  Launch Clock Delay      :  4.124
  Clock Pessimism Removal :  -0.552

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.781       0.865 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.865         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.071       0.936 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        1.876       2.812         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       2.812 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.312       4.124         ntclkbufg_0      
 CLMA_138_277/CLK                                                          r       u_jtag_top/u_jtag_driver/rx/recv_data[36]/opit_0_inv_L5Q_perm/CLK

 CLMA_138_277/Q2                   tco                   0.197       4.321 f       u_jtag_top/u_jtag_driver/rx/recv_data[36]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.138       4.459         u_jtag_top/u_jtag_driver/rx_data [36]
 CLMA_138_276/CD                                                           f       u_jtag_top/u_jtag_driver/dm_resp_data[36]/opit_0_inv/D

 Data arrival time                                                   4.459         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK (rising edge)                            0.000       0.000 r                        
 P12                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.084       0.084         jtag_TCK         
 IOBR_152_85/DIN                   td                    0.898       0.982 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.982         jtag_TCK_ibuf/ntD
 IOL_151_85/RX_DATA_DD             td                    0.081       1.063 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.128       3.191         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.191 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.512       4.703         ntclkbufg_0      
 CLMA_138_276/CLK                                                          r       u_jtag_top/u_jtag_driver/dm_resp_data[36]/opit_0_inv/CLK
 clock pessimism                                        -0.552       4.151                          
 clock uncertainty                                       0.000       4.151                          

 Hold time                                               0.027       4.178                          

 Data required time                                                  4.178                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.178                          
 Data arrival time                                                  -4.459                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.281                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_id_ex/op2_ff/qout_r[0]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_tinyriscv/u_regs/regs_1_1_15/gateop/WD
Path Group  : clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.166  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.128
  Launch Clock Delay      :  3.552
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N15             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.485       3.552         ntclkbufg_1      
 CLMA_78_168/CLK                                                           r       u_tinyriscv/u_id_ex/op2_ff/qout_r[0]/opit_0_MUX4TO1Q/CLK

 CLMA_78_168/Q1                    tco                   0.206       3.758 f       u_tinyriscv/u_id_ex/op2_ff/qout_r[0]/opit_0_MUX4TO1Q/Q
                                   net (fanout=46)       2.022       5.780         u_tinyriscv/ie_op2_o [0]
                                                         0.190       5.970 f       u_tinyriscv/u_ex/N6_1/gateop_A2/Cout
                                                         0.000       5.970         u_tinyriscv/u_ex/_N3212
 CLMA_90_101/COUT                  td                    0.083       6.053 r       u_tinyriscv/u_ex/N6_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.053         u_tinyriscv/u_ex/_N3214
                                                         0.055       6.108 f       u_tinyriscv/u_ex/N6_5/gateop_A2/Cout
                                                         0.000       6.108         u_tinyriscv/u_ex/_N3216
 CLMA_90_105/COUT                  td                    0.083       6.191 r       u_tinyriscv/u_ex/N6_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.191         u_tinyriscv/u_ex/_N3218
                                                         0.055       6.246 f       u_tinyriscv/u_ex/N6_9/gateop_A2/Cout
                                                         0.000       6.246         u_tinyriscv/u_ex/_N3220
 CLMA_90_109/COUT                  td                    0.083       6.329 r       u_tinyriscv/u_ex/N6_11/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.329         u_tinyriscv/u_ex/_N3222
                                                         0.055       6.384 f       u_tinyriscv/u_ex/N6_13/gateop_A2/Cout
                                                         0.000       6.384         u_tinyriscv/u_ex/_N3224
 CLMA_90_113/COUT                  td                    0.083       6.467 r       u_tinyriscv/u_ex/N6_15/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.467         u_tinyriscv/u_ex/_N3226
                                                         0.055       6.522 f       u_tinyriscv/u_ex/N6_17/gateop_A2/Cout
                                                         0.000       6.522         u_tinyriscv/u_ex/_N3228
 CLMA_90_117/COUT                  td                    0.083       6.605 r       u_tinyriscv/u_ex/N6_19/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.605         u_tinyriscv/u_ex/_N3230
                                                         0.055       6.660 f       u_tinyriscv/u_ex/N6_21/gateop_A2/Cout
                                                         0.000       6.660         u_tinyriscv/u_ex/_N3232
 CLMA_90_121/COUT                  td                    0.083       6.743 r       u_tinyriscv/u_ex/N6_23/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.743         u_tinyriscv/u_ex/_N3234
                                                         0.055       6.798 f       u_tinyriscv/u_ex/N6_25/gateop_A2/Cout
                                                         0.000       6.798         u_tinyriscv/u_ex/_N3236
 CLMA_90_125/COUT                  td                    0.083       6.881 r       u_tinyriscv/u_ex/N6_27/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.881         u_tinyriscv/u_ex/_N3238
 CLMA_90_129/Y0                    td                    0.158       7.039 r       u_tinyriscv/u_ex/N6_29/gateop_A2/Y0
                                   net (fanout=5)        1.347       8.386         u_tinyriscv/u_ex/op1_add_op2_res [28]
 CLMA_70_193/Y3                    td                    0.217       8.603 f       u_tinyriscv/u_ex/mem_raddr_o_10[28]/gateop/F
                                   net (fanout=46)       1.334       9.937         _N10176          
 CLMA_58_276/Y1                    td                    0.135      10.072 r       u_rib/N336_3/gateop_perm/Z
                                   net (fanout=14)       1.116      11.188         u_rib/_N24867    
 CLMA_42_220/Y6CD                  td                    0.177      11.365 f       u_rib/N274_3[3]_muxf6/F
                                   net (fanout=2047)     3.810      15.175         _N7555           
 CLMS_86_49/Y1                     td                    0.217      15.392 f       u_rom/rom1_9_15/gateop/Z
                                   net (fanout=1)        0.683      16.075         u_rom/_N1188     
 CLMA_118_45/L7OUT                 td                    0.350      16.425 f       u_rom/N6_49[15]_muxf7/Fother
                                   net (fanout=1)        0.000      16.425         L7OUT15          
 CLMA_118_44/Y3                    td                    0.126      16.551 f       u_rom/N6_65[15]_muxf8/F
                                   net (fanout=1)        3.062      19.613         u_rom/_N14586    
 CLMA_26_212/Y3                    td                    0.135      19.748 r       u_rom/N6_66[15]/gateop_perm/Z
                                   net (fanout=3)        0.361      20.109         _N16943          
 CLMA_26_216/Y2                    td                    0.173      20.282 r       u_rib/m0_data_o_1[15]/gateop_perm/Z
                                   net (fanout=5)        0.842      21.124         _N21070          
 CLMA_66_212/Y0                    td                    0.310      21.434 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.371      21.805         u_tinyriscv/u_ex/N391 [31]
 CLMA_70_212/Y1                    td                    0.135      21.940 r       u_tinyriscv/u_ex/reg_wdata_30[15]/gateop_perm/Z
                                   net (fanout=17)       0.246      22.186         u_tinyriscv/u_ex/_N16356
 CLMA_70_213/Y1                    td                    0.167      22.353 r       u_tinyriscv/u_ex/reg_wdata_31[15]/gateop_perm/Z
                                   net (fanout=1)        0.240      22.593         u_tinyriscv/u_ex/_N16388
 CLMA_70_213/Y2                    td                    0.189      22.782 f       u_tinyriscv/u_ex/reg_wdata_34[15]_1/gateop/F
                                   net (fanout=1)        2.604      25.386         u_tinyriscv/u_ex/_N20902
 CLMA_82_108/Y6AB                  td                    0.133      25.519 r       u_tinyriscv/u_ex/reg_wdata_35[15]_muxf6/F
                                   net (fanout=6)        0.769      26.288         u_tinyriscv/_N16516
 CLMA_90_137/Y0                    td                    0.139      26.427 f       u_tinyriscv/u_ex/N37_103/gateop_perm/Z
                                   net (fanout=3)        1.007      27.434         u_tinyriscv/ex_reg_wdata_o [15]
 CLMA_102_196/Y2                   td                    0.312      27.746 r       u_tinyriscv/u_regs/N79[15]/gateop_perm/Z
                                   net (fanout=6)        1.817      29.563         u_tinyriscv/u_regs/N79 [15]
 CLMS_102_121/AD                                                           r       u_tinyriscv/u_regs/regs_1_1_15/gateop/WD

 Data arrival time                                                  29.563         Logic Levels: 23 
                                                                                   Logic: 4.380ns(16.839%), Route: 21.631ns(83.161%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                     1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.093    1000.093         clk              
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041    1000.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N15             
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.319    1003.128         ntclkbufg_1      
 CLMS_102_121/CLK                                                          r       u_tinyriscv/u_regs/regs_1_1_15/gateop/WCLK
 clock pessimism                                         0.258    1003.386                          
 clock uncertainty                                      -0.050    1003.336                          

 Setup time                                              0.239    1003.575                          

 Data required time                                               1003.575                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.575                          
 Data arrival time                                                 -29.563                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       974.012                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_id_ex/op2_ff/qout_r[0]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_tinyriscv/u_regs/regs_1_0_15/gateop/WD
Path Group  : clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.171  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.123
  Launch Clock Delay      :  3.552
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N15             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.485       3.552         ntclkbufg_1      
 CLMA_78_168/CLK                                                           r       u_tinyriscv/u_id_ex/op2_ff/qout_r[0]/opit_0_MUX4TO1Q/CLK

 CLMA_78_168/Q1                    tco                   0.206       3.758 f       u_tinyriscv/u_id_ex/op2_ff/qout_r[0]/opit_0_MUX4TO1Q/Q
                                   net (fanout=46)       2.022       5.780         u_tinyriscv/ie_op2_o [0]
                                                         0.190       5.970 f       u_tinyriscv/u_ex/N6_1/gateop_A2/Cout
                                                         0.000       5.970         u_tinyriscv/u_ex/_N3212
 CLMA_90_101/COUT                  td                    0.083       6.053 r       u_tinyriscv/u_ex/N6_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.053         u_tinyriscv/u_ex/_N3214
                                                         0.055       6.108 f       u_tinyriscv/u_ex/N6_5/gateop_A2/Cout
                                                         0.000       6.108         u_tinyriscv/u_ex/_N3216
 CLMA_90_105/COUT                  td                    0.083       6.191 r       u_tinyriscv/u_ex/N6_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.191         u_tinyriscv/u_ex/_N3218
                                                         0.055       6.246 f       u_tinyriscv/u_ex/N6_9/gateop_A2/Cout
                                                         0.000       6.246         u_tinyriscv/u_ex/_N3220
 CLMA_90_109/COUT                  td                    0.083       6.329 r       u_tinyriscv/u_ex/N6_11/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.329         u_tinyriscv/u_ex/_N3222
                                                         0.055       6.384 f       u_tinyriscv/u_ex/N6_13/gateop_A2/Cout
                                                         0.000       6.384         u_tinyriscv/u_ex/_N3224
 CLMA_90_113/COUT                  td                    0.083       6.467 r       u_tinyriscv/u_ex/N6_15/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.467         u_tinyriscv/u_ex/_N3226
                                                         0.055       6.522 f       u_tinyriscv/u_ex/N6_17/gateop_A2/Cout
                                                         0.000       6.522         u_tinyriscv/u_ex/_N3228
 CLMA_90_117/COUT                  td                    0.083       6.605 r       u_tinyriscv/u_ex/N6_19/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.605         u_tinyriscv/u_ex/_N3230
                                                         0.055       6.660 f       u_tinyriscv/u_ex/N6_21/gateop_A2/Cout
                                                         0.000       6.660         u_tinyriscv/u_ex/_N3232
 CLMA_90_121/COUT                  td                    0.083       6.743 r       u_tinyriscv/u_ex/N6_23/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.743         u_tinyriscv/u_ex/_N3234
                                                         0.055       6.798 f       u_tinyriscv/u_ex/N6_25/gateop_A2/Cout
                                                         0.000       6.798         u_tinyriscv/u_ex/_N3236
 CLMA_90_125/COUT                  td                    0.083       6.881 r       u_tinyriscv/u_ex/N6_27/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.881         u_tinyriscv/u_ex/_N3238
 CLMA_90_129/Y0                    td                    0.158       7.039 r       u_tinyriscv/u_ex/N6_29/gateop_A2/Y0
                                   net (fanout=5)        1.347       8.386         u_tinyriscv/u_ex/op1_add_op2_res [28]
 CLMA_70_193/Y3                    td                    0.217       8.603 f       u_tinyriscv/u_ex/mem_raddr_o_10[28]/gateop/F
                                   net (fanout=46)       1.334       9.937         _N10176          
 CLMA_58_276/Y1                    td                    0.135      10.072 r       u_rib/N336_3/gateop_perm/Z
                                   net (fanout=14)       1.116      11.188         u_rib/_N24867    
 CLMA_42_220/Y6CD                  td                    0.177      11.365 f       u_rib/N274_3[3]_muxf6/F
                                   net (fanout=2047)     3.810      15.175         _N7555           
 CLMS_86_49/Y1                     td                    0.217      15.392 f       u_rom/rom1_9_15/gateop/Z
                                   net (fanout=1)        0.683      16.075         u_rom/_N1188     
 CLMA_118_45/L7OUT                 td                    0.350      16.425 f       u_rom/N6_49[15]_muxf7/Fother
                                   net (fanout=1)        0.000      16.425         L7OUT15          
 CLMA_118_44/Y3                    td                    0.126      16.551 f       u_rom/N6_65[15]_muxf8/F
                                   net (fanout=1)        3.062      19.613         u_rom/_N14586    
 CLMA_26_212/Y3                    td                    0.135      19.748 r       u_rom/N6_66[15]/gateop_perm/Z
                                   net (fanout=3)        0.361      20.109         _N16943          
 CLMA_26_216/Y2                    td                    0.173      20.282 r       u_rib/m0_data_o_1[15]/gateop_perm/Z
                                   net (fanout=5)        0.842      21.124         _N21070          
 CLMA_66_212/Y0                    td                    0.310      21.434 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.371      21.805         u_tinyriscv/u_ex/N391 [31]
 CLMA_70_212/Y1                    td                    0.135      21.940 r       u_tinyriscv/u_ex/reg_wdata_30[15]/gateop_perm/Z
                                   net (fanout=17)       0.246      22.186         u_tinyriscv/u_ex/_N16356
 CLMA_70_213/Y1                    td                    0.167      22.353 r       u_tinyriscv/u_ex/reg_wdata_31[15]/gateop_perm/Z
                                   net (fanout=1)        0.240      22.593         u_tinyriscv/u_ex/_N16388
 CLMA_70_213/Y2                    td                    0.189      22.782 f       u_tinyriscv/u_ex/reg_wdata_34[15]_1/gateop/F
                                   net (fanout=1)        2.604      25.386         u_tinyriscv/u_ex/_N20902
 CLMA_82_108/Y6AB                  td                    0.133      25.519 r       u_tinyriscv/u_ex/reg_wdata_35[15]_muxf6/F
                                   net (fanout=6)        0.769      26.288         u_tinyriscv/_N16516
 CLMA_90_137/Y0                    td                    0.139      26.427 f       u_tinyriscv/u_ex/N37_103/gateop_perm/Z
                                   net (fanout=3)        1.007      27.434         u_tinyriscv/ex_reg_wdata_o [15]
 CLMA_102_196/Y2                   td                    0.295      27.729 f       u_tinyriscv/u_regs/N79[15]/gateop_perm/Z
                                   net (fanout=6)        1.664      29.393         u_tinyriscv/u_regs/N79 [15]
 CLMS_102_129/AD                                                           f       u_tinyriscv/u_regs/regs_1_0_15/gateop/WD

 Data arrival time                                                  29.393         Logic Levels: 23 
                                                                                   Logic: 4.363ns(16.884%), Route: 21.478ns(83.116%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                     1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.093    1000.093         clk              
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041    1000.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N15             
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.314    1003.123         ntclkbufg_1      
 CLMS_102_129/CLK                                                          r       u_tinyriscv/u_regs/regs_1_0_15/gateop/WCLK
 clock pessimism                                         0.258    1003.381                          
 clock uncertainty                                      -0.050    1003.331                          

 Setup time                                              0.287    1003.618                          

 Data required time                                               1003.618                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.618                          
 Data arrival time                                                 -29.393                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       974.225                          
====================================================================================================

====================================================================================================

Startpoint  : u_tinyriscv/u_id_ex/op2_ff/qout_r[0]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_tinyriscv/u_regs/regs_2_1_15/gateop/WD
Path Group  : clk_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.201  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.093
  Launch Clock Delay      :  3.552
  Clock Pessimism Removal :  0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N15             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.485       3.552         ntclkbufg_1      
 CLMA_78_168/CLK                                                           r       u_tinyriscv/u_id_ex/op2_ff/qout_r[0]/opit_0_MUX4TO1Q/CLK

 CLMA_78_168/Q1                    tco                   0.206       3.758 f       u_tinyriscv/u_id_ex/op2_ff/qout_r[0]/opit_0_MUX4TO1Q/Q
                                   net (fanout=46)       2.022       5.780         u_tinyriscv/ie_op2_o [0]
                                                         0.190       5.970 f       u_tinyriscv/u_ex/N6_1/gateop_A2/Cout
                                                         0.000       5.970         u_tinyriscv/u_ex/_N3212
 CLMA_90_101/COUT                  td                    0.083       6.053 r       u_tinyriscv/u_ex/N6_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.053         u_tinyriscv/u_ex/_N3214
                                                         0.055       6.108 f       u_tinyriscv/u_ex/N6_5/gateop_A2/Cout
                                                         0.000       6.108         u_tinyriscv/u_ex/_N3216
 CLMA_90_105/COUT                  td                    0.083       6.191 r       u_tinyriscv/u_ex/N6_7/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.191         u_tinyriscv/u_ex/_N3218
                                                         0.055       6.246 f       u_tinyriscv/u_ex/N6_9/gateop_A2/Cout
                                                         0.000       6.246         u_tinyriscv/u_ex/_N3220
 CLMA_90_109/COUT                  td                    0.083       6.329 r       u_tinyriscv/u_ex/N6_11/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.329         u_tinyriscv/u_ex/_N3222
                                                         0.055       6.384 f       u_tinyriscv/u_ex/N6_13/gateop_A2/Cout
                                                         0.000       6.384         u_tinyriscv/u_ex/_N3224
 CLMA_90_113/COUT                  td                    0.083       6.467 r       u_tinyriscv/u_ex/N6_15/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.467         u_tinyriscv/u_ex/_N3226
                                                         0.055       6.522 f       u_tinyriscv/u_ex/N6_17/gateop_A2/Cout
                                                         0.000       6.522         u_tinyriscv/u_ex/_N3228
 CLMA_90_117/COUT                  td                    0.083       6.605 r       u_tinyriscv/u_ex/N6_19/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.605         u_tinyriscv/u_ex/_N3230
                                                         0.055       6.660 f       u_tinyriscv/u_ex/N6_21/gateop_A2/Cout
                                                         0.000       6.660         u_tinyriscv/u_ex/_N3232
 CLMA_90_121/COUT                  td                    0.083       6.743 r       u_tinyriscv/u_ex/N6_23/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.743         u_tinyriscv/u_ex/_N3234
                                                         0.055       6.798 f       u_tinyriscv/u_ex/N6_25/gateop_A2/Cout
                                                         0.000       6.798         u_tinyriscv/u_ex/_N3236
 CLMA_90_125/COUT                  td                    0.083       6.881 r       u_tinyriscv/u_ex/N6_27/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.881         u_tinyriscv/u_ex/_N3238
 CLMA_90_129/Y0                    td                    0.158       7.039 r       u_tinyriscv/u_ex/N6_29/gateop_A2/Y0
                                   net (fanout=5)        1.347       8.386         u_tinyriscv/u_ex/op1_add_op2_res [28]
 CLMA_70_193/Y3                    td                    0.217       8.603 f       u_tinyriscv/u_ex/mem_raddr_o_10[28]/gateop/F
                                   net (fanout=46)       1.334       9.937         _N10176          
 CLMA_58_276/Y1                    td                    0.135      10.072 r       u_rib/N336_3/gateop_perm/Z
                                   net (fanout=14)       1.116      11.188         u_rib/_N24867    
 CLMA_42_220/Y6CD                  td                    0.177      11.365 f       u_rib/N274_3[3]_muxf6/F
                                   net (fanout=2047)     3.810      15.175         _N7555           
 CLMS_86_49/Y1                     td                    0.217      15.392 f       u_rom/rom1_9_15/gateop/Z
                                   net (fanout=1)        0.683      16.075         u_rom/_N1188     
 CLMA_118_45/L7OUT                 td                    0.350      16.425 f       u_rom/N6_49[15]_muxf7/Fother
                                   net (fanout=1)        0.000      16.425         L7OUT15          
 CLMA_118_44/Y3                    td                    0.126      16.551 f       u_rom/N6_65[15]_muxf8/F
                                   net (fanout=1)        3.062      19.613         u_rom/_N14586    
 CLMA_26_212/Y3                    td                    0.135      19.748 r       u_rom/N6_66[15]/gateop_perm/Z
                                   net (fanout=3)        0.361      20.109         _N16943          
 CLMA_26_216/Y2                    td                    0.173      20.282 r       u_rib/m0_data_o_1[15]/gateop_perm/Z
                                   net (fanout=5)        0.842      21.124         _N21070          
 CLMA_66_212/Y0                    td                    0.310      21.434 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.371      21.805         u_tinyriscv/u_ex/N391 [31]
 CLMA_70_212/Y1                    td                    0.135      21.940 r       u_tinyriscv/u_ex/reg_wdata_30[15]/gateop_perm/Z
                                   net (fanout=17)       0.246      22.186         u_tinyriscv/u_ex/_N16356
 CLMA_70_213/Y1                    td                    0.167      22.353 r       u_tinyriscv/u_ex/reg_wdata_31[15]/gateop_perm/Z
                                   net (fanout=1)        0.240      22.593         u_tinyriscv/u_ex/_N16388
 CLMA_70_213/Y2                    td                    0.189      22.782 f       u_tinyriscv/u_ex/reg_wdata_34[15]_1/gateop/F
                                   net (fanout=1)        2.604      25.386         u_tinyriscv/u_ex/_N20902
 CLMA_82_108/Y6AB                  td                    0.133      25.519 r       u_tinyriscv/u_ex/reg_wdata_35[15]_muxf6/F
                                   net (fanout=6)        0.769      26.288         u_tinyriscv/_N16516
 CLMA_90_137/Y0                    td                    0.139      26.427 f       u_tinyriscv/u_ex/N37_103/gateop_perm/Z
                                   net (fanout=3)        1.007      27.434         u_tinyriscv/ex_reg_wdata_o [15]
 CLMA_102_196/Y2                   td                    0.312      27.746 r       u_tinyriscv/u_regs/N79[15]/gateop_perm/Z
                                   net (fanout=6)        1.066      28.812         u_tinyriscv/u_regs/N79 [15]
 CLMS_94_161/CD                                                            r       u_tinyriscv/u_regs/regs_2_1_15/gateop/WD

 Data arrival time                                                  28.812         Logic Levels: 23 
                                                                                   Logic: 4.380ns(17.340%), Route: 20.880ns(82.660%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                     1000.000    1000.000 r                        
 B5                                                      0.000    1000.000 r       clk (port)       
                                   net (fanout=1)        0.093    1000.093         clk              
 IOBD_0_298/DIN                    td                    0.781    1000.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041    1000.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894    1001.809         _N15             
 USCM_74_104/CLK_USCM              td                    0.000    1001.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.284    1003.093         ntclkbufg_1      
 CLMS_94_161/CLK                                                           r       u_tinyriscv/u_regs/regs_2_1_15/gateop/WCLK
 clock pessimism                                         0.258    1003.351                          
 clock uncertainty                                      -0.050    1003.301                          

 Setup time                                              0.239    1003.540                          

 Data required time                                               1003.540                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.540                          
 Data arrival time                                                 -28.812                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       974.728                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/bcd_8421_inst0/data_shift[23]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/bcd_8421_inst0/ten[3]/opit_0_inv/D
Path Group  : clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.201  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.580
  Launch Clock Delay      :  3.121
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N15             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.312       3.121         ntclkbufg_1      
 CLMA_82_329/CLK                                                           r       top_dht22_inst/bcd_8421_inst0/data_shift[23]/opit_0_inv_L5Q_perm/CLK

 CLMA_82_329/Q0                    tco                   0.197       3.318 f       top_dht22_inst/bcd_8421_inst0/data_shift[23]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=5)        0.215       3.533         top_dht22_inst/bcd_8421_inst0/data_shift [23]
 CLMA_86_332/AD                                                            f       top_dht22_inst/bcd_8421_inst0/ten[3]/opit_0_inv/D

 Data arrival time                                                   3.533         Logic Levels: 0  
                                                                                   Logic: 0.197ns(47.816%), Route: 0.215ns(52.184%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N15             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.513       3.580         ntclkbufg_1      
 CLMA_86_332/CLK                                                           r       top_dht22_inst/bcd_8421_inst0/ten[3]/opit_0_inv/CLK
 clock pessimism                                        -0.258       3.322                          
 clock uncertainty                                       0.000       3.322                          

 Hold time                                               0.028       3.350                          

 Data required time                                                  3.350                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.350                          
 Data arrival time                                                  -3.533                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.183                          
====================================================================================================

====================================================================================================

Startpoint  : u_jtag_top/u_jtag_dm/read_data[30]/opit_0_inv_L5Q_perm/CLK
Endpoint    : u_jtag_top/u_jtag_dm/tx/req_data[32]/opit_0_inv_L5Q_perm/L0
Path Group  : clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.227  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.610
  Launch Clock Delay      :  3.125
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N15             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.316       3.125         ntclkbufg_1      
 CLMA_94_236/CLK                                                           r       u_jtag_top/u_jtag_dm/read_data[30]/opit_0_inv_L5Q_perm/CLK

 CLMA_94_236/Q0                    tco                   0.197       3.322 f       u_jtag_top/u_jtag_dm/read_data[30]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.210       3.532         u_jtag_top/u_jtag_dm/read_data [30]
 CLMA_94_252/A0                                                            f       u_jtag_top/u_jtag_dm/tx/req_data[32]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   3.532         Logic Levels: 0  
                                                                                   Logic: 0.197ns(48.403%), Route: 0.210ns(51.597%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N15             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.543       3.610         ntclkbufg_1      
 CLMA_94_252/CLK                                                           r       u_jtag_top/u_jtag_dm/tx/req_data[32]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.258       3.352                          
 clock uncertainty                                       0.000       3.352                          

 Hold time                                              -0.082       3.270                          

 Data required time                                                  3.270                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.270                          
 Data arrival time                                                  -3.532                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.262                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/bcd_8421_inst0/data_shift[21]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/bcd_8421_inst0/ten[1]/opit_0_inv/D
Path Group  : clk_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.192  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.580
  Launch Clock Delay      :  3.130
  Clock Pessimism Removal :  -0.258

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.894       1.809         _N15             
 USCM_74_104/CLK_USCM              td                    0.000       1.809 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.321       3.130         ntclkbufg_1      
 CLMA_82_337/CLK                                                           r       top_dht22_inst/bcd_8421_inst0/data_shift[21]/opit_0_inv_L5Q_perm/CLK

 CLMA_82_337/Q0                    tco                   0.198       3.328 r       top_dht22_inst/bcd_8421_inst0/data_shift[21]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=6)        0.288       3.616         top_dht22_inst/bcd_8421_inst0/data_shift [21]
 CLMA_86_332/M1                                                            r       top_dht22_inst/bcd_8421_inst0/ten[1]/opit_0_inv/D

 Data arrival time                                                   3.616         Logic Levels: 0  
                                                                                   Logic: 0.198ns(40.741%), Route: 0.288ns(59.259%)
----------------------------------------------------------------------------------------------------

 Clock clk_Inferred (rising edge)                        0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        1.029       2.067         _N15             
 USCM_74_104/CLK_USCM              td                    0.000       2.067 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=3506)     1.513       3.580         ntclkbufg_1      
 CLMA_86_332/CLK                                                           r       top_dht22_inst/bcd_8421_inst0/ten[1]/opit_0_inv/CLK
 clock pessimism                                        -0.258       3.322                          
 clock uncertainty                                       0.000       3.322                          

 Hold time                                              -0.003       3.319                          

 Data required time                                                  3.319                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.319                          
 Data arrival time                                                  -3.616                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.297                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[7]/opit_0/CE
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.340  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.408
  Launch Clock Delay      :  0.761
  Clock Pessimism Removal :  0.013

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_328/Q0                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.761       0.761         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_126_292/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q_perm/CLK

 CLMA_126_292/Q0                   tco                   0.209       0.970 r       top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.503       1.473         top_dht22_inst/DHT22_drive_inst/data_temp [25]
                                                         0.310       1.783 r       top_dht22_inst/DHT22_drive_inst/N100_1/gateop_A2/Cout
                                                         0.000       1.783         top_dht22_inst/DHT22_drive_inst/_N2137
 CLMA_118_284/Y3                   td                    0.305       2.088 r       top_dht22_inst/DHT22_drive_inst/N100_3/gateop_A2/Y1
                                   net (fanout=2)        0.351       2.439         top_dht22_inst/DHT22_drive_inst/N100 [3]
 CLMA_118_292/COUT                 td                    0.346       2.785 r       top_dht22_inst/DHT22_drive_inst/N101_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       2.785         top_dht22_inst/DHT22_drive_inst/_N2148
 CLMA_118_296/Y1                   td                    0.305       3.090 r       top_dht22_inst/DHT22_drive_inst/N101_5/gateop_A2/Y1
                                   net (fanout=2)        0.368       3.458         top_dht22_inst/DHT22_drive_inst/N101 [5]
                                                         0.310       3.768 r       top_dht22_inst/DHT22_drive_inst/N102_5/gateop_A2/Cout
                                                         0.000       3.768         top_dht22_inst/DHT22_drive_inst/_N2159
 CLMA_118_304/Y3                   td                    0.305       4.073 r       top_dht22_inst/DHT22_drive_inst/N102_7/gateop_A2/Y1
                                   net (fanout=1)        0.379       4.452         top_dht22_inst/DHT22_drive_inst/N102 [7]
 CLMA_114_304/Y3                   td                    0.405       4.857 r       top_dht22_inst/DHT22_drive_inst/N103.eq_2/gateop_A2/Y1
                                   net (fanout=3)        0.370       5.227         _N10             
 CLMA_114_296/Y1                   td                    0.135       5.362 r       top_dht22_inst/DHT22_drive_inst/N234_2/gateop_perm/Z
                                   net (fanout=24)       0.520       5.882         top_dht22_inst/DHT22_drive_inst/N234
 CLMA_130_304/CE                                                           r       top_dht22_inst/DHT22_drive_inst/data_out[7]/opit_0/CE

 Data arrival time                                                   5.882         Logic Levels: 6  
                                                                                   Logic: 2.630ns(51.357%), Route: 2.491ns(48.643%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_134_328/Q0                                         0.000    1000.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.408    1000.408         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_130_304/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_out[7]/opit_0/CLK
 clock pessimism                                         0.013    1000.421                          
 clock uncertainty                                      -0.050    1000.371                          

 Setup time                                             -0.223    1000.148                          

 Data required time                                               1000.148                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.148                          
 Data arrival time                                                  -5.882                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.266                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[23]/opit_0/CE
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.171  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.527
  Launch Clock Delay      :  0.761
  Clock Pessimism Removal :  0.063

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_328/Q0                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.761       0.761         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_126_292/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q_perm/CLK

 CLMA_126_292/Q0                   tco                   0.209       0.970 r       top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.503       1.473         top_dht22_inst/DHT22_drive_inst/data_temp [25]
                                                         0.310       1.783 r       top_dht22_inst/DHT22_drive_inst/N100_1/gateop_A2/Cout
                                                         0.000       1.783         top_dht22_inst/DHT22_drive_inst/_N2137
 CLMA_118_284/Y3                   td                    0.305       2.088 r       top_dht22_inst/DHT22_drive_inst/N100_3/gateop_A2/Y1
                                   net (fanout=2)        0.351       2.439         top_dht22_inst/DHT22_drive_inst/N100 [3]
 CLMA_118_292/COUT                 td                    0.346       2.785 r       top_dht22_inst/DHT22_drive_inst/N101_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       2.785         top_dht22_inst/DHT22_drive_inst/_N2148
 CLMA_118_296/Y1                   td                    0.305       3.090 r       top_dht22_inst/DHT22_drive_inst/N101_5/gateop_A2/Y1
                                   net (fanout=2)        0.368       3.458         top_dht22_inst/DHT22_drive_inst/N101 [5]
                                                         0.310       3.768 r       top_dht22_inst/DHT22_drive_inst/N102_5/gateop_A2/Cout
                                                         0.000       3.768         top_dht22_inst/DHT22_drive_inst/_N2159
 CLMA_118_304/Y3                   td                    0.305       4.073 r       top_dht22_inst/DHT22_drive_inst/N102_7/gateop_A2/Y1
                                   net (fanout=1)        0.379       4.452         top_dht22_inst/DHT22_drive_inst/N102 [7]
 CLMA_114_304/Y3                   td                    0.405       4.857 r       top_dht22_inst/DHT22_drive_inst/N103.eq_2/gateop_A2/Y1
                                   net (fanout=3)        0.370       5.227         _N10             
 CLMA_114_296/Y1                   td                    0.135       5.362 r       top_dht22_inst/DHT22_drive_inst/N234_2/gateop_perm/Z
                                   net (fanout=24)       0.521       5.883         top_dht22_inst/DHT22_drive_inst/N234
 CLMA_130_288/CE                                                           r       top_dht22_inst/DHT22_drive_inst/data_out[23]/opit_0/CE

 Data arrival time                                                   5.883         Logic Levels: 6  
                                                                                   Logic: 2.630ns(51.347%), Route: 2.492ns(48.653%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_134_328/Q0                                         0.000    1000.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.527    1000.527         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_130_288/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_out[23]/opit_0/CLK
 clock pessimism                                         0.063    1000.590                          
 clock uncertainty                                      -0.050    1000.540                          

 Setup time                                             -0.223    1000.317                          

 Data required time                                               1000.317                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.317                          
 Data arrival time                                                  -5.883                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.434                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[26]/opit_0/CE
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.171  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.527
  Launch Clock Delay      :  0.761
  Clock Pessimism Removal :  0.063

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_328/Q0                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.761       0.761         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_126_292/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q_perm/CLK

 CLMA_126_292/Q0                   tco                   0.209       0.970 r       top_dht22_inst/DHT22_drive_inst/data_temp[25]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.503       1.473         top_dht22_inst/DHT22_drive_inst/data_temp [25]
                                                         0.310       1.783 r       top_dht22_inst/DHT22_drive_inst/N100_1/gateop_A2/Cout
                                                         0.000       1.783         top_dht22_inst/DHT22_drive_inst/_N2137
 CLMA_118_284/Y3                   td                    0.305       2.088 r       top_dht22_inst/DHT22_drive_inst/N100_3/gateop_A2/Y1
                                   net (fanout=2)        0.351       2.439         top_dht22_inst/DHT22_drive_inst/N100 [3]
 CLMA_118_292/COUT                 td                    0.346       2.785 r       top_dht22_inst/DHT22_drive_inst/N101_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       2.785         top_dht22_inst/DHT22_drive_inst/_N2148
 CLMA_118_296/Y1                   td                    0.305       3.090 r       top_dht22_inst/DHT22_drive_inst/N101_5/gateop_A2/Y1
                                   net (fanout=2)        0.368       3.458         top_dht22_inst/DHT22_drive_inst/N101 [5]
                                                         0.310       3.768 r       top_dht22_inst/DHT22_drive_inst/N102_5/gateop_A2/Cout
                                                         0.000       3.768         top_dht22_inst/DHT22_drive_inst/_N2159
 CLMA_118_304/Y3                   td                    0.305       4.073 r       top_dht22_inst/DHT22_drive_inst/N102_7/gateop_A2/Y1
                                   net (fanout=1)        0.379       4.452         top_dht22_inst/DHT22_drive_inst/N102 [7]
 CLMA_114_304/Y3                   td                    0.405       4.857 r       top_dht22_inst/DHT22_drive_inst/N103.eq_2/gateop_A2/Y1
                                   net (fanout=3)        0.370       5.227         _N10             
 CLMA_114_296/Y1                   td                    0.135       5.362 r       top_dht22_inst/DHT22_drive_inst/N234_2/gateop_perm/Z
                                   net (fanout=24)       0.521       5.883         top_dht22_inst/DHT22_drive_inst/N234
 CLMA_130_288/CE                                                           r       top_dht22_inst/DHT22_drive_inst/data_out[26]/opit_0/CE

 Data arrival time                                                   5.883         Logic Levels: 6  
                                                                                   Logic: 2.630ns(51.347%), Route: 2.492ns(48.653%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_134_328/Q0                                         0.000    1000.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.527    1000.527         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_130_288/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_out[26]/opit_0/CLK
 clock pessimism                                         0.063    1000.590                          
 clock uncertainty                                      -0.050    1000.540                          

 Setup time                                             -0.223    1000.317                          

 Data required time                                               1000.317                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1000.317                          
 Data arrival time                                                  -5.883                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       994.434                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[4]/opit_0_inv_L5Q/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_temp[5]/opit_0_inv_L5Q_perm/L1
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.362  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.866
  Launch Clock Delay      :  0.504
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_328/Q0                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.504       0.504         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_114_312/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_temp[4]/opit_0_inv_L5Q/CLK

 CLMA_114_312/Q0                   tco                   0.197       0.701 f       top_dht22_inst/DHT22_drive_inst/data_temp[4]/opit_0_inv_L5Q/Q
                                   net (fanout=2)        0.139       0.840         top_dht22_inst/DHT22_drive_inst/data_temp [4]
 CLMA_106_313/A1                                                           f       top_dht22_inst/DHT22_drive_inst/data_temp[5]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   0.840         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.631%), Route: 0.139ns(41.369%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_328/Q0                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.866       0.866         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_106_313/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_temp[5]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.000       0.866                          
 clock uncertainty                                       0.000       0.866                          

 Hold time                                              -0.112       0.754                          

 Data required time                                                  0.754                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.754                          
 Data arrival time                                                  -0.840                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.086                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[13]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[5]/opit_0/D
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.524  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.138
  Launch Clock Delay      :  0.614
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_328/Q0                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.614       0.614         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_118_305/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_temp[13]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_305/Q3                   tco                   0.198       0.812 r       top_dht22_inst/DHT22_drive_inst/data_temp[13]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.466       1.278         top_dht22_inst/DHT22_drive_inst/data_temp [13]
 CLMA_114_304/M0                                                           r       top_dht22_inst/DHT22_drive_inst/data_out[5]/opit_0/D

 Data arrival time                                                   1.278         Logic Levels: 0  
                                                                                   Logic: 0.198ns(29.819%), Route: 0.466ns(70.181%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_328/Q0                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       1.138       1.138         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_114_304/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_out[5]/opit_0/CLK
 clock pessimism                                         0.000       1.138                          
 clock uncertainty                                       0.000       1.138                          

 Hold time                                              -0.003       1.135                          

 Data required time                                                  1.135                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.135                          
 Data arrival time                                                  -1.278                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.143                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/DHT22_drive_inst/data_temp[21]/opit_0_inv_L5Q_perm/CLK
Endpoint    : top_dht22_inst/DHT22_drive_inst/data_out[13]/opit_0/D
Path Group  : top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.371  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  0.998
  Launch Clock Delay      :  0.614
  Clock Pessimism Removal :  -0.013

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_328/Q0                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.614       0.614         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_118_305/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_temp[21]/opit_0_inv_L5Q_perm/CLK

 CLMA_118_305/Q1                   tco                   0.198       0.812 r       top_dht22_inst/DHT22_drive_inst/data_temp[21]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=3)        0.343       1.155         top_dht22_inst/DHT22_drive_inst/data_temp [21]
 CLMA_118_292/M2                                                           r       top_dht22_inst/DHT22_drive_inst/data_out[13]/opit_0/D

 Data arrival time                                                   1.155         Logic Levels: 0  
                                                                                   Logic: 0.198ns(36.599%), Route: 0.343ns(63.401%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_328/Q0                                         0.000       0.000 r       top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv/Q
                                   net (fanout=99)       0.998       0.998         top_dht22_inst/DHT22_drive_inst/clk_1m
 CLMA_118_292/CLK                                                          r       top_dht22_inst/DHT22_drive_inst/data_out[13]/opit_0/CLK
 clock pessimism                                        -0.013       0.985                          
 clock uncertainty                                       0.000       0.985                          

 Hold time                                              -0.003       0.982                          

 Data required time                                                  0.982                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  0.982                          
 Data arrival time                                                  -1.155                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.173                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L2
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.306  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.484
  Launch Clock Delay      :  1.872
  Clock Pessimism Removal :  0.082

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_220/Q0                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        1.872       1.872         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_90_329/CLK                                                           r       top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv/CLK

 CLMA_90_329/Q0                    tco                   0.209       2.081 r       top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv/Q
                                   net (fanout=5)        0.242       2.323         top_dht22_inst/HEX8_inst/N84 [3]
 CLMA_90_329/Y0                    td                    0.131       2.454 r       top_dht22_inst/HEX8_inst/N69_1/gateop_perm/Z
                                   net (fanout=5)        0.567       3.021         top_dht22_inst/HEX8_inst/_N24659
 CLMA_102_328/A2                                                           r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L2

 Data arrival time                                                   3.021         Logic Levels: 1  
                                                                                   Logic: 0.340ns(29.591%), Route: 0.809ns(70.409%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_134_220/Q0                                         0.000    1000.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        1.484    1001.484         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_102_328/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.082    1001.566                          
 clock uncertainty                                      -0.050    1001.516                          

 Setup time                                             -0.225    1001.291                          

 Data required time                                               1001.291                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.291                          
 Data arrival time                                                  -3.021                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.270                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[3]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L4
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.484
  Launch Clock Delay      :  1.643
  Clock Pessimism Removal :  0.158

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_220/Q0                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        1.643       1.643         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_102_328/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[3]/opit_0_inv/CLK

 CLMA_102_328/Q3                   tco                   0.209       1.852 r       top_dht22_inst/HEX8_inst/sel_r[3]/opit_0_inv/Q
                                   net (fanout=4)        0.471       2.323         top_dht22_inst/HEX8_inst/N84 [4]
 CLMA_94_320/Y0                    td                    0.226       2.549 r       top_dht22_inst/HEX8_inst/N75_1/gateop_perm/Z
                                   net (fanout=6)        0.479       3.028         top_dht22_inst/HEX8_inst/_N25055
 CLMA_102_328/A4                                                           r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L4

 Data arrival time                                                   3.028         Logic Levels: 1  
                                                                                   Logic: 0.435ns(31.408%), Route: 0.950ns(68.592%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_134_220/Q0                                         0.000    1000.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        1.484    1001.484         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_102_328/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.158    1001.642                          
 clock uncertainty                                      -0.050    1001.592                          

 Setup time                                             -0.071    1001.521                          

 Data required time                                               1001.521                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.521                          
 Data arrival time                                                  -3.028                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.493                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[5]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L0
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.484
  Launch Clock Delay      :  1.643
  Clock Pessimism Removal :  0.158

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_220/Q0                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        1.643       1.643         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_102_328/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[5]/opit_0_inv/CLK

 CLMA_102_328/Q2                   tco                   0.209       1.852 r       top_dht22_inst/HEX8_inst/sel_r[5]/opit_0_inv/Q
                                   net (fanout=6)        0.357       2.209         top_dht22_inst/HEX8_inst/N84 [6]
 CLMA_98_328/Y0                    td                    0.131       2.340 r       top_dht22_inst/HEX8_inst/N74_1/gateop_perm/Z
                                   net (fanout=4)        0.242       2.582         top_dht22_inst/HEX8_inst/_N24909
 CLMA_102_328/A0                                                           r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L0

 Data arrival time                                                   2.582         Logic Levels: 1  
                                                                                   Logic: 0.340ns(36.209%), Route: 0.599ns(63.791%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 CLMA_134_220/Q0                                         0.000    1000.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        1.484    1001.484         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_102_328/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                         0.158    1001.642                          
 clock uncertainty                                      -0.050    1001.592                          

 Setup time                                             -0.109    1001.483                          

 Data required time                                               1001.483                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1001.483                          
 Data arrival time                                                  -2.582                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       998.901                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[1]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv/D
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.306  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.872
  Launch Clock Delay      :  1.484
  Clock Pessimism Removal :  -0.082

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_220/Q0                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        1.484       1.484         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_102_328/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[1]/opit_0_inv/CLK

 CLMA_102_328/Q1                   tco                   0.198       1.682 r       top_dht22_inst/HEX8_inst/sel_r[1]/opit_0_inv/Q
                                   net (fanout=5)        0.347       2.029         top_dht22_inst/HEX8_inst/N84 [2]
 CLMA_90_329/M0                                                            r       top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv/D

 Data arrival time                                                   2.029         Logic Levels: 0  
                                                                                   Logic: 0.198ns(36.330%), Route: 0.347ns(63.670%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_220/Q0                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        1.872       1.872         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_90_329/CLK                                                           r       top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv/CLK
 clock pessimism                                        -0.082       1.790                          
 clock uncertainty                                       0.000       1.790                          

 Hold time                                              -0.003       1.787                          

 Data required time                                                  1.787                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.787                          
 Data arrival time                                                  -2.029                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.242                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[7]/opit_0_inv/D
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.528
  Launch Clock Delay      :  1.406
  Clock Pessimism Removal :  -0.121

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_220/Q0                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        1.406       1.406         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_102_324/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv/CLK

 CLMA_102_324/Q1                   tco                   0.198       1.604 r       top_dht22_inst/HEX8_inst/sel_r[6]/opit_0_inv/Q
                                   net (fanout=4)        0.143       1.747         top_dht22_inst/HEX8_inst/N84 [7]
 CLMA_102_324/M1                                                           r       top_dht22_inst/HEX8_inst/sel_r[7]/opit_0_inv/D

 Data arrival time                                                   1.747         Logic Levels: 0  
                                                                                   Logic: 0.198ns(58.065%), Route: 0.143ns(41.935%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_220/Q0                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        1.528       1.528         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_102_324/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[7]/opit_0_inv/CLK
 clock pessimism                                        -0.121       1.407                          
 clock uncertainty                                       0.000       1.407                          

 Hold time                                              -0.003       1.404                          

 Data required time                                                  1.404                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.404                          
 Data arrival time                                                  -1.747                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.343                          
====================================================================================================

====================================================================================================

Startpoint  : top_dht22_inst/HEX8_inst/sel_r[7]/opit_0_inv/CLK
Endpoint    : top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L1
Path Group  : top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.155  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  1.643
  Launch Clock Delay      :  1.406
  Clock Pessimism Removal :  -0.082

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_220/Q0                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        1.406       1.406         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_102_324/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[7]/opit_0_inv/CLK

 CLMA_102_324/Q2                   tco                   0.197       1.603 f       top_dht22_inst/HEX8_inst/sel_r[7]/opit_0_inv/Q
                                   net (fanout=5)        0.235       1.838         top_dht22_inst/sel [7]
 CLMA_102_328/A1                                                           f       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   1.838         Logic Levels: 0  
                                                                                   Logic: 0.197ns(45.602%), Route: 0.235ns(54.398%)
----------------------------------------------------------------------------------------------------

 Clock top_dht22_inst/HEX8_inst/clk_1k/Q[0]_Inferred (rising edge)
                                                         0.000       0.000 r                        
 CLMA_134_220/Q0                                         0.000       0.000 r       top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv/Q
                                   net (fanout=9)        1.643       1.643         top_dht22_inst/HEX8_inst/clk_1k
 CLMA_102_328/CLK                                                          r       top_dht22_inst/HEX8_inst/sel_r[0]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.082       1.561                          
 clock uncertainty                                       0.000       1.561                          

 Hold time                                              -0.112       1.449                          

 Data required time                                                  1.449                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  1.449                          
 Data arrival time                                                  -1.838                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.389                          
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_tinyriscv/u_regs/regs_1_1_15/gateop/WD
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 f       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    0.959       1.104 f       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.081       1.185 f       rst_ibuf/opit_1/OUT
                                   net (fanout=877)      3.610       4.795         nt_rst           
 CLMA_22_249/Y0                    td                    0.308       5.103 r       gpio_0/N66[31]/gateop/F
                                   net (fanout=3)        0.729       5.832         _N17019          
 CLMA_30_217/Y2                    td                    0.132       5.964 r       u_rib/N70_7[31]_2/gateop_perm/Z
                                   net (fanout=1)        0.240       6.204         u_rib/_N27947    
 CLMA_30_217/Y3                    td                    0.221       6.425 r       u_rib/N70_8[31]/gateop/F
                                   net (fanout=2)        0.838       7.263         _N8585           
 CLMA_54_204/Y2                    td                    0.132       7.395 r       u_rib/m0_data_o_1[31]/gateop_perm/Z
                                   net (fanout=4)        0.626       8.021         _N21086          
 CLMA_66_212/Y0                    td                    0.226       8.247 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.371       8.618         u_tinyriscv/u_ex/N391 [31]
 CLMA_70_212/Y1                    td                    0.135       8.753 r       u_tinyriscv/u_ex/reg_wdata_30[15]/gateop_perm/Z
                                   net (fanout=17)       0.246       8.999         u_tinyriscv/u_ex/_N16356
 CLMA_70_213/Y1                    td                    0.167       9.166 r       u_tinyriscv/u_ex/reg_wdata_31[15]/gateop_perm/Z
                                   net (fanout=1)        0.240       9.406         u_tinyriscv/u_ex/_N16388
 CLMA_70_213/Y2                    td                    0.189       9.595 f       u_tinyriscv/u_ex/reg_wdata_34[15]_1/gateop/F
                                   net (fanout=1)        2.604      12.199         u_tinyriscv/u_ex/_N20902
 CLMA_82_108/Y6AB                  td                    0.133      12.332 r       u_tinyriscv/u_ex/reg_wdata_35[15]_muxf6/F
                                   net (fanout=6)        0.769      13.101         u_tinyriscv/_N16516
 CLMA_90_137/Y0                    td                    0.139      13.240 f       u_tinyriscv/u_ex/N37_103/gateop_perm/Z
                                   net (fanout=3)        1.007      14.247         u_tinyriscv/ex_reg_wdata_o [15]
 CLMA_102_196/Y2                   td                    0.295      14.542 f       u_tinyriscv/u_regs/N79[15]/gateop_perm/Z
                                   net (fanout=6)        1.848      16.390         u_tinyriscv/u_regs/N79 [15]
 CLMS_102_121/AD                                                           f       u_tinyriscv/u_regs/regs_1_1_15/gateop/WD

 Data arrival time                                                  16.390         Logic Levels: 13 
                                                                                   Logic: 3.117ns(19.018%), Route: 13.273ns(80.982%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_tinyriscv/u_regs/regs_1_0_15/gateop/WD
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 f       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    0.959       1.104 f       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.081       1.185 f       rst_ibuf/opit_1/OUT
                                   net (fanout=877)      3.610       4.795         nt_rst           
 CLMA_22_249/Y0                    td                    0.308       5.103 r       gpio_0/N66[31]/gateop/F
                                   net (fanout=3)        0.729       5.832         _N17019          
 CLMA_30_217/Y2                    td                    0.132       5.964 r       u_rib/N70_7[31]_2/gateop_perm/Z
                                   net (fanout=1)        0.240       6.204         u_rib/_N27947    
 CLMA_30_217/Y3                    td                    0.221       6.425 r       u_rib/N70_8[31]/gateop/F
                                   net (fanout=2)        0.838       7.263         _N8585           
 CLMA_54_204/Y2                    td                    0.132       7.395 r       u_rib/m0_data_o_1[31]/gateop_perm/Z
                                   net (fanout=4)        0.626       8.021         _N21086          
 CLMA_66_212/Y0                    td                    0.226       8.247 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.371       8.618         u_tinyriscv/u_ex/N391 [31]
 CLMA_70_212/Y1                    td                    0.135       8.753 r       u_tinyriscv/u_ex/reg_wdata_30[15]/gateop_perm/Z
                                   net (fanout=17)       0.246       8.999         u_tinyriscv/u_ex/_N16356
 CLMA_70_213/Y1                    td                    0.167       9.166 r       u_tinyriscv/u_ex/reg_wdata_31[15]/gateop_perm/Z
                                   net (fanout=1)        0.240       9.406         u_tinyriscv/u_ex/_N16388
 CLMA_70_213/Y2                    td                    0.189       9.595 f       u_tinyriscv/u_ex/reg_wdata_34[15]_1/gateop/F
                                   net (fanout=1)        2.604      12.199         u_tinyriscv/u_ex/_N20902
 CLMA_82_108/Y6AB                  td                    0.133      12.332 r       u_tinyriscv/u_ex/reg_wdata_35[15]_muxf6/F
                                   net (fanout=6)        0.769      13.101         u_tinyriscv/_N16516
 CLMA_90_137/Y0                    td                    0.139      13.240 f       u_tinyriscv/u_ex/N37_103/gateop_perm/Z
                                   net (fanout=3)        1.007      14.247         u_tinyriscv/ex_reg_wdata_o [15]
 CLMA_102_196/Y2                   td                    0.295      14.542 f       u_tinyriscv/u_regs/N79[15]/gateop_perm/Z
                                   net (fanout=6)        1.664      16.206         u_tinyriscv/u_regs/N79 [15]
 CLMS_102_129/AD                                                           f       u_tinyriscv/u_regs/regs_1_0_15/gateop/WD

 Data arrival time                                                  16.206         Logic Levels: 13 
                                                                                   Logic: 3.117ns(19.234%), Route: 13.089ns(80.766%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_tinyriscv/u_regs/regs_2_1_15/gateop/WD
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 f       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    0.959       1.104 f       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.104         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.081       1.185 f       rst_ibuf/opit_1/OUT
                                   net (fanout=877)      3.610       4.795         nt_rst           
 CLMA_22_249/Y0                    td                    0.308       5.103 r       gpio_0/N66[31]/gateop/F
                                   net (fanout=3)        0.729       5.832         _N17019          
 CLMA_30_217/Y2                    td                    0.132       5.964 r       u_rib/N70_7[31]_2/gateop_perm/Z
                                   net (fanout=1)        0.240       6.204         u_rib/_N27947    
 CLMA_30_217/Y3                    td                    0.221       6.425 r       u_rib/N70_8[31]/gateop/F
                                   net (fanout=2)        0.838       7.263         _N8585           
 CLMA_54_204/Y2                    td                    0.132       7.395 r       u_rib/m0_data_o_1[31]/gateop_perm/Z
                                   net (fanout=4)        0.626       8.021         _N21086          
 CLMA_66_212/Y0                    td                    0.226       8.247 r       u_tinyriscv/u_ex/N391_3[7]/gateop/F
                                   net (fanout=9)        0.371       8.618         u_tinyriscv/u_ex/N391 [31]
 CLMA_70_212/Y1                    td                    0.135       8.753 r       u_tinyriscv/u_ex/reg_wdata_30[15]/gateop_perm/Z
                                   net (fanout=17)       0.246       8.999         u_tinyriscv/u_ex/_N16356
 CLMA_70_213/Y1                    td                    0.167       9.166 r       u_tinyriscv/u_ex/reg_wdata_31[15]/gateop_perm/Z
                                   net (fanout=1)        0.240       9.406         u_tinyriscv/u_ex/_N16388
 CLMA_70_213/Y2                    td                    0.189       9.595 f       u_tinyriscv/u_ex/reg_wdata_34[15]_1/gateop/F
                                   net (fanout=1)        2.604      12.199         u_tinyriscv/u_ex/_N20902
 CLMA_82_108/Y6AB                  td                    0.133      12.332 r       u_tinyriscv/u_ex/reg_wdata_35[15]_muxf6/F
                                   net (fanout=6)        0.769      13.101         u_tinyriscv/_N16516
 CLMA_90_137/Y0                    td                    0.139      13.240 f       u_tinyriscv/u_ex/N37_103/gateop_perm/Z
                                   net (fanout=3)        1.007      14.247         u_tinyriscv/ex_reg_wdata_o [15]
 CLMA_102_196/Y2                   td                    0.312      14.559 r       u_tinyriscv/u_regs/N79[15]/gateop_perm/Z
                                   net (fanout=6)        1.066      15.625         u_tinyriscv/u_regs/N79 [15]
 CLMS_94_161/CD                                                            r       u_tinyriscv/u_regs/regs_2_1_15/gateop/WD

 Data arrival time                                                  15.625         Logic Levels: 13 
                                                                                   Logic: 3.134ns(20.058%), Route: 12.491ns(79.942%)
====================================================================================================

====================================================================================================

Startpoint  : uart_rx_pin (port)
Endpoint    : uart_0/rx_q0/opit_0_inv/D
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 B1                                                      0.000       0.000 r       uart_rx_pin (port)
                                   net (fanout=1)        0.083       0.083         uart_rx_pin      
 IOBD_0_270/DIN                    td                    0.781       0.864 r       uart_rx_pin_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.864         uart_rx_pin_ibuf/ntD
 IOL_7_270/RX_DATA_DD              td                    0.071       0.935 r       uart_rx_pin_ibuf/opit_1/OUT
                                   net (fanout=3)        0.340       1.275         nt_uart_rx_pin   
 CLMA_10_276/M0                                                            r       uart_0/rx_q0/opit_0_inv/D

 Data arrival time                                                   1.275         Logic Levels: 2  
                                                                                   Logic: 0.852ns(66.824%), Route: 0.423ns(33.176%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_tinyriscv/u_div/minuend[19]/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    0.781       0.926 r       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.926         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.071       0.997 r       rst_ibuf/opit_1/OUT
                                   net (fanout=877)      0.379       1.376         nt_rst           
 CLMA_130_101/RS                                                           r       u_tinyriscv/u_div/minuend[19]/opit_0_inv/RS

 Data arrival time                                                   1.376         Logic Levels: 2  
                                                                                   Logic: 0.852ns(61.919%), Route: 0.524ns(38.081%)
====================================================================================================

====================================================================================================

Startpoint  : rst (port)
Endpoint    : u_tinyriscv/u_div/minuend[18]/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst (port)       
                                   net (fanout=1)        0.145       0.145         rst              
 IOBD_152_106/DIN                  td                    0.781       0.926 r       rst_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.926         rst_ibuf/ntD     
 IOL_151_106/RX_DATA_DD            td                    0.071       0.997 r       rst_ibuf/opit_1/OUT
                                   net (fanout=877)      0.379       1.376         nt_rst           
 CLMA_130_101/RS                                                           r       u_tinyriscv/u_div/minuend[18]/opit_0_inv/RS

 Data arrival time                                                   1.376         Logic Levels: 2  
                                                                                   Logic: 0.852ns(61.919%), Route: 0.524ns(38.081%)
====================================================================================================

====================================================================================================
End dump timing report

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 19.000 sec
Action report_timing: CPU time elapsed is 17.313 sec
Current time: Sun Oct 31 21:04:39 2021
Action report_timing: Peak memory pool usage is 497,586,176 bytes
Report timing is finished successfully.
