// Seed: 163644403
module module_0 (
    output tri0 id_0,
    output wor  id_1
);
  tri id_3 = 1;
endmodule
module module_1 (
    output tri id_0,
    input uwire id_1,
    input tri0 id_2,
    input tri1 id_3,
    output supply1 id_4
    , id_15,
    output tri0 id_5,
    output wor id_6,
    output tri id_7,
    input wire id_8,
    input tri0 id_9,
    input tri1 id_10,
    input wire id_11,
    output wand id_12,
    input tri id_13
);
  always @(negedge 1 or 1) begin
    id_15 = id_11;
  end
  module_0(
      id_0, id_6
  );
endmodule
