<design_size title="Design Size Report">
    <item name="Total Instructions per Compilation Phase">
        <table>
            <keys size="4">Phase, Step, Instructions, Description</keys>
            <column name="Compile/Link">, 1092, After all functions are compiled and linked into a single design</column>
            <column name="">, , </column>
            <column name="Unroll/Inline">, , After user unroll and inline pragmas are applied</column>
            <column name="">(1) unroll,   952, user unroll pragmas are applied</column>
            <column name="">(2) simplification,   793, simplification of applied user unroll pragmas</column>
            <column name="">(3) inline,   541, user inline pragmas are applied</column>
            <column name="">(4) simplification,   523, simplification of applied user inline pragmas</column>
            <column name="">, , </column>
            <column name="Array/Struct">, , After user array partition and struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(1) array partition,   520, user array partition pragmas are applied</column>
            <column name="">(2) simplification,   520, simplification of applied user array partition &amp; struct aggregate/disaggregate pragmas</column>
            <column name="">(3) aggregate/disaggregate ,   520, user struct aggregate/disaggregate pragmas are applied</column>
            <column name="">(4) array reshape,   520, apply array reshape pragmas</column>
            <column name="">(5) access patterns,   511, array access pattern optmizations</column>
            <column name="">, , </column>
            <column name="Performance">, , After transformations are applied to meet performance pragma targets</column>
            <column name="">(1) loop simplification,   505, loop and instruction simplification</column>
            <column name="">(2) parallelization,   477, loops are unrolled or pipelined to meet performance targets</column>
            <column name="">(3) array partition,   477, arrays are partitioned to meet performance targets</column>
            <column name="">(4) simplification,   477, simplification of design after performance transformations</column>
            <column name="">, , </column>
            <column name="HW Transforms">, , After hardware transfomations</column>
            <column name="">(1) lowering,   477, initial conversion to HW specific instructions</column>
            <column name="">(2) optimizations,   471, high level synthesis optimizations</column>
        </table>
    </item>
    <item name="Instructions per Function for each Compilation Phase">
        <hiertable>
            <header size="7" col0="Function" col1="Location" col2="Compile/Link" col3="Unroll/Inline" col4="Array/Struct" col5="Performance" col6="HW Transforms"/>
            <rows>
                <row id="0" col0="simulate_SNN" col1="snn.cpp:3" col2="1092" col3="523" col4="511" col5="477" col6="471">
                    <row id="6" col0="NeuronaLIF" col1="neuron.h:26" col2="54" col2_disp="  54 (3 calls)" col3="" col4="" col5="" col6=""/>
                    <row id="3" col0="simulate" col1="neuron.cpp:17" col2="768" col2_disp=" 768 (6 calls)" col3="318" col3_disp="318 (6 calls)" col4="304" col4_disp="304 (6 calls)" col5="274" col5_disp="274 (6 calls)" col6="302" col6_disp="302 (6 calls)">
                        <row id="15" col0="getEstado" col1="neuron.h:41" col2="18" col2_disp="  18 (6 calls)" col3="" col4="" col5="" col6=""/>
                        <row id="5" col0="getPotencialMembrana" col1="neuron.h:29" col2="54" col2_disp="  54 (18 calls)" col3="" col4="" col5="" col6=""/>
                        <row id="16" col0="getDecayFactor" col1="neuron.h:53" col2="36" col2_disp="  36 (12 calls)" col3="" col4="" col5="" col6=""/>
                        <row id="17" col0="getPotencialReposo" col1="neuron.h:45" col2="36" col2_disp="  36 (12 calls)" col3="" col4="" col5="" col6=""/>
                        <row id="8" col0="setPotencialMembrana" col1="neuron.h:65" col2="36" col2_disp="  36 (12 calls)" col3="" col4="" col5="" col6=""/>
                        <row id="14" col0="integrarEntradas" col1="neuron.cpp:4" col2="138" col2_disp=" 138 (6 calls)" col3="" col4="" col5="" col6="">
                            <row id="1" col0="incPotencialMembrana" col1="neuron.h:33" col2="30" col2_disp="  30 (6 calls)" col3="" col4="" col5="" col6=""/>
                        </row>
                        <row id="9" col0="getThr" col1="neuron.h:49" col2="18" col2_disp="  18 (6 calls)" col3="" col4="" col5="" col6=""/>
                        <row id="10" col0="setPotencialSalida" col1="neuron.h:73" col2="36" col2_disp="  36 (12 calls)" col3="" col4="" col5="" col6=""/>
                        <row id="7" col0="setEstado" col1="neuron.h:69" col2="36" col2_disp="  36 (12 calls)" col3="" col4="" col5="" col6=""/>
                        <row id="11" col0="getPotencialSalida" col1="neuron.h:37" col2="18" col2_disp="  18 (6 calls)" col3="" col4="" col5="" col6=""/>
                        <row id="4" col0="getConteoRefractario" col1="neuron.h:61" col2="24" col2_disp="  24 (6 calls)" col3="" col4="" col5="" col6=""/>
                        <row id="12" col0="getCooldown" col1="neuron.h:57" col2="18" col2_disp="  18 (6 calls)" col3="" col4="" col5="" col6=""/>
                        <row id="2" col0="incConteoRefractario" col1="neuron.h:77" col2="30" col2_disp="  30 (6 calls)" col3="" col4="" col5="" col6=""/>
                        <row id="13" col0="rstConteoRefractario" col1="neuron.h:81" col2="18" col2_disp="  18 (6 calls)" col3="" col4="" col5="" col6=""/>
                    </row>
                    <row id="5" col0="getPotencialMembrana" col1="neuron.h:29" col2="18" col2_disp="  18 (6 calls)" col3="" col4="" col5="" col6=""/>
                    <row id="11" col0="getPotencialSalida" col1="neuron.h:37" col2="33" col2_disp="  33 (11 calls)" col3="" col4="" col5="" col6=""/>
                </row>
            </rows>
            <notes/>
        </hiertable>
    </item>
    <item name="Design Size Message Settings">
        <table>
            <keys size="3">Message Setting, Value, Description</keys>
            <column name="config_compile -design_size_maximum_warning">100000, Show a warning when total design instructions exceeds this value</column>
        </table>
    </item>
</design_size>

