// Copyright (C) 2020  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// *****************************************************************************
// This file contains a Verilog test bench with test vectors .The test vectors  
// are exported from a vector file in the Quartus Waveform Editor and apply to  
// the top level entity of the current Quartus project .The user can use this   
// testbench to simulate his design using a third-party simulation tool .       
// *****************************************************************************
// Generated on "10/13/2021 22:01:27"
                                                                                
// Verilog Test Bench (with test vectors) for design :                          ControlUnit
// 
// Simulation tool : 3rd Party
// 

`timescale 1 ps/ 1 ps
module ControlUnit_vlg_vec_tst();
// constants                                           
// general purpose registers
reg chk;
reg clock;
reg [1:0] cnt;
reg reset;
reg sharp;
reg star;
// wires                                               
wire ce;
wire rw;

// assign statements (if any)                          
ControlUnit i1 (
// port map - connection between master ports and signals/registers   
	.ce(ce),
	.chk(chk),
	.clock(clock),
	.cnt(cnt),
	.reset(reset),
	.rw(rw),
	.sharp(sharp),
	.star(star)
);
initial 
begin 
#1000000 $finish;
end 

// chk
initial
begin
	chk = 1'b0;
	chk = #160000 1'b1;
	chk = #60000 1'b0;
end 

// clock
always
begin
	clock = 1'b0;
	clock = #20000 1'b1;
	#20000;
end 
// cnt[ 1 ]
initial
begin
	cnt[1] = 1'b0;
	cnt[1] = #320000 1'b1;
	cnt[1] = #60000 1'b0;
	cnt[1] = #20000 1'b1;
	cnt[1] = #60000 1'b0;
	cnt[1] = #220000 1'b1;
	cnt[1] = #60000 1'b0;
end 
// cnt[ 0 ]
initial
begin
	cnt[0] = 1'b0;
	cnt[0] = #240000 1'b1;
	cnt[0] = #60000 1'b0;
	cnt[0] = #100000 1'b1;
	cnt[0] = #60000 1'b0;
	cnt[0] = #220000 1'b1;
	cnt[0] = #60000 1'b0;
end 

// reset
initial
begin
	reset = 1'b1;
end 

// sharp
initial
begin
	sharp = 1'b0;
	sharp = #520000 1'b1;
	sharp = #60000 1'b0;
end 

// star
initial
begin
	star = 1'b0;
	star = #80000 1'b1;
	star = #60000 1'b0;
end 
endmodule

