// Seed: 3876701575
module module_0 (
    output uwire id_0,
    input tri1 id_1,
    output supply1 id_2
    , id_6,
    input supply1 id_3,
    output tri0 id_4
);
endmodule
module module_1 (
    output tri1 id_0,
    input supply0 id_1,
    output wor id_2,
    input supply0 id_3
);
  assign id_2 = 1 - id_3;
  wor id_5 = 1'd0;
  module_0(
      id_0, id_3, id_2, id_3, id_0
  );
  assign id_5 = 1'b0 == (id_3) - id_1 < id_3;
  wire id_6;
  wor  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ,  id_46  ;
  wor  id_47 = id_36;
  wire id_48;
  wire id_49;
  final begin
    if (!id_7) begin : id_50
      $display;
      id_38 = 1;
    end
    $display(id_15);
  end
  wire id_51 = id_30;
  wire id_52;
  wire id_53;
  always @*;
endmodule
