/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [10:0] celloutsig_0_3z;
  wire [3:0] celloutsig_0_4z;
  reg [8:0] celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire [6:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  reg [7:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [13:0] celloutsig_1_18z;
  wire [7:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [12:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  reg [19:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [5:0] celloutsig_1_7z;
  reg [12:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = celloutsig_1_2z[1] ? in_data[166] : celloutsig_1_2z[6];
  assign celloutsig_1_4z = celloutsig_1_2z[6] ? in_data[188] : celloutsig_1_3z;
  assign celloutsig_1_16z = celloutsig_1_1z ? celloutsig_1_14z : celloutsig_1_5z[8];
  assign celloutsig_0_9z = !(celloutsig_0_8z ? celloutsig_0_7z[5] : celloutsig_0_0z);
  assign celloutsig_1_13z = ~((celloutsig_1_3z | celloutsig_1_7z[1]) & celloutsig_1_0z[7]);
  assign celloutsig_1_15z = ~(celloutsig_1_13z ^ celloutsig_1_10z);
  assign celloutsig_1_17z = { celloutsig_1_0z, celloutsig_1_11z, celloutsig_1_10z, celloutsig_1_16z, celloutsig_1_13z, celloutsig_1_3z, celloutsig_1_10z, celloutsig_1_3z } == { celloutsig_1_8z[1], celloutsig_1_16z, celloutsig_1_3z, celloutsig_1_16z, celloutsig_1_0z, celloutsig_1_13z, celloutsig_1_9z, celloutsig_1_6z };
  assign celloutsig_0_0z = in_data[56:46] === in_data[25:15];
  assign celloutsig_1_6z = celloutsig_1_2z[10:2] >= { celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_9z = celloutsig_1_2z[6:1] && celloutsig_1_0z[5:0];
  assign celloutsig_1_7z = { celloutsig_1_5z[19:15], celloutsig_1_4z } % { 1'h1, celloutsig_1_2z[10:6] };
  assign celloutsig_1_18z = { celloutsig_1_9z, celloutsig_1_8z } * { celloutsig_1_8z[10:1], celloutsig_1_17z, celloutsig_1_1z, celloutsig_1_11z, celloutsig_1_4z };
  assign celloutsig_1_1z = in_data[135:126] != in_data[151:142];
  assign celloutsig_1_10z = celloutsig_1_2z[12:8] != { celloutsig_1_8z[3:1], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_0_3z = - { in_data[30:22], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_19z = - { celloutsig_1_7z[4:1], celloutsig_1_13z, celloutsig_1_10z, celloutsig_1_16z, celloutsig_1_15z };
  assign celloutsig_1_11z = celloutsig_1_2z[6:0] !== { celloutsig_1_7z[5:1], celloutsig_1_3z, celloutsig_1_9z };
  assign celloutsig_1_2z = ~ in_data[133:121];
  assign celloutsig_0_8z = ~^ { celloutsig_0_7z[6:3], celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_1_14z = ^ in_data[142:136];
  assign celloutsig_0_4z = celloutsig_0_3z[8:5] >>> in_data[68:65];
  assign celloutsig_0_6z = celloutsig_0_4z[3:1] >>> celloutsig_0_5z[2:0];
  assign celloutsig_0_7z = in_data[44:38] >>> { in_data[19:17], celloutsig_0_4z };
  always_latch
    if (clkin_data[32]) celloutsig_0_5z = 9'h000;
    else if (celloutsig_1_19z[0]) celloutsig_0_5z = { in_data[17:10], celloutsig_0_0z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_0z = 8'h00;
    else if (!clkin_data[0]) celloutsig_1_0z = in_data[122:115];
  always_latch
    if (!clkin_data[64]) celloutsig_1_5z = 20'h00000;
    else if (!clkin_data[0]) celloutsig_1_5z = { celloutsig_1_2z[6:3], celloutsig_1_0z, celloutsig_1_0z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_8z = 13'h0000;
    else if (!clkin_data[0]) celloutsig_1_8z = { in_data[169:161], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z };
  assign { out_data[141:128], out_data[103:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_8z, celloutsig_0_9z };
endmodule
