$date
	Mon Feb 24 14:58:37 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_main $end
$var reg 1 ! clk $end
$var reg 1 " rst $end
$scope module testee $end
$var wire 1 ! clk $end
$var wire 1 " rst $end
$var wire 1 # zero $end
$var wire 1 $ writeReg $end
$var wire 1 % writeMem $end
$var wire 6 & opcode [5:0] $end
$var wire 3 ' op [2:0] $end
$var wire 6 ( funct [5:0] $end
$var wire 1 ) SRL $end
$var wire 1 * SHIFT $end
$var wire 1 + RI $end
$var wire 1 , LW $end
$var wire 1 - JR $end
$var wire 1 . JJRJAL $end
$var wire 1 / JBEQ $end
$var wire 1 0 JAL $end
$scope module control_path $end
$var wire 1 / JBEQ $end
$var wire 1 . JJRJAL $end
$var wire 1 - JR $end
$var wire 1 + RI $end
$var wire 1 * SHIFT $end
$var wire 1 % writeMem $end
$var wire 1 $ writeReg $end
$var wire 1 # zero $end
$var wire 6 1 opcode [5:0] $end
$var wire 6 2 funct [5:0] $end
$var wire 1 3 SW $end
$var wire 1 ) SRL $end
$var wire 1 4 SLL $end
$var wire 1 5 RTYPE $end
$var wire 1 , LW $end
$var wire 1 0 JAL $end
$var wire 1 6 J $end
$var wire 1 7 BNE $end
$var wire 1 8 BEQ $end
$var reg 3 9 op [2:0] $end
$upscope $end
$scope module data_path $end
$var wire 1 0 JAL $end
$var wire 1 / JBEQ $end
$var wire 1 . JJRJAL $end
$var wire 1 - JR $end
$var wire 1 , LW $end
$var wire 1 + RI $end
$var wire 1 * SHIFT $end
$var wire 1 ) SRL $end
$var wire 1 ! clk $end
$var wire 3 : op [2:0] $end
$var wire 1 " rst $end
$var wire 1 % writeMem $end
$var wire 1 $ writeReg $end
$var wire 1 # zero $end
$var wire 32 ; wd [31:0] $end
$var wire 5 < wa [4:0] $end
$var wire 32 = shiftRt [31:0] $end
$var wire 5 > shamt [4:0] $end
$var wire 5 ? rt [4:0] $end
$var wire 5 @ rs [4:0] $end
$var wire 5 A rdR [4:0] $end
$var wire 5 B rdI [4:0] $end
$var wire 32 C rd2 [31:0] $end
$var wire 32 D rd1 [31:0] $end
$var wire 6 E opcode [5:0] $end
$var wire 32 F nextaddr [31:0] $end
$var wire 26 G jaddr [25:0] $end
$var wire 32 H immd32 [31:0] $end
$var wire 16 I immd [15:0] $end
$var wire 6 J funct [5:0] $end
$var wire 32 K data [31:0] $end
$var wire 32 L cmd [31:0] $end
$var wire 32 M c [31:0] $end
$var wire 32 N b [31:0] $end
$var wire 32 O addrRelate [31:0] $end
$var wire 32 P addrDirect [31:0] $end
$var wire 32 Q addrData [31:0] $end
$var wire 32 R addrAdd4 [31:0] $end
$var wire 32 S addr [31:0] $end
$scope module alu $end
$var wire 32 T b [31:0] $end
$var wire 3 U op [2:0] $end
$var wire 1 # zero $end
$var wire 32 V a [31:0] $end
$var reg 32 W c [31:0] $end
$upscope $end
$scope module cmdmem $end
$var wire 32 X cmd [31:0] $end
$var wire 32 Y addr [31:0] $end
$upscope $end
$scope module datamem $end
$var wire 32 Z addr [31:0] $end
$var wire 1 ! clk $end
$var wire 1 % writeMem $end
$var wire 32 [ writeData [31:0] $end
$var wire 32 \ data [31:0] $end
$upscope $end
$scope module pc $end
$var wire 1 ! clk $end
$var wire 32 ] nextaddr [31:0] $end
$var wire 1 " rst $end
$var reg 32 ^ addr [31:0] $end
$upscope $end
$scope module regfile $end
$var wire 1 ! clk $end
$var wire 5 _ ra1 [4:0] $end
$var wire 5 ` ra2 [4:0] $end
$var wire 32 a rd1 [31:0] $end
$var wire 32 b rd2 [31:0] $end
$var wire 1 " rst $end
$var wire 5 c wa [4:0] $end
$var wire 32 d wd [31:0] $end
$var wire 1 $ writeReg $end
$var integer 32 e i [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx e
bx d
bx c
bx b
bx a
bx `
bx _
bx ^
bx ]
bx \
bx [
bx Z
bx Y
bx X
bx W
bx V
bx U
bx T
bx S
bx R
bx Q
bx P
bx O
bx N
bx M
bx L
bx K
bx J
bx I
bx H
bx G
bx F
bx E
bx D
bx C
bx B
bx A
bx @
bx ?
bx >
bx =
bx <
bx ;
bx :
bx 9
x8
x7
x6
x5
x4
x3
bx 2
bx 1
x0
x/
x.
x-
x,
x+
x*
x)
bx (
bx '
bx &
x%
x$
x#
1"
0!
$end
#1
b10001 ;
b10001 d
b10001 Q
b10001 Z
b100 F
b100 ]
1#
b10001 M
b10001 W
1$
b100 O
b10001 <
b10001 c
0*
1+
0/
b0 =
b10001 N
b10001 T
0.
0-
b0 '
b0 9
b0 :
b0 U
b1001010001000000000001000100 P
0)
04
b10001 (
b10001 2
b10001 J
b10001 H
b10001 I
b0 >
b0 A
b10001 B
b0 C
b0 [
b0 b
b10001 ?
b10001 `
b10010100010000000000010001 G
b0 D
b0 V
b0 a
b10010 @
b10010 _
00
0,
06
0%
03
05
07
08
b1000 &
b1000 1
b1000 E
b100010010100010000000000010001 L
b100010010100010000000000010001 X
b100 R
b0 S
b0 Y
b0 ^
b100000 e
1!
#2
0!
0"
#3
b10001 ;
b10001 d
0+
b10000 <
b10000 c
b10001 Q
b10001 Z
b0 N
b0 T
b1000110010100000000010000000 P
b10001 M
b10001 W
b1000 F
b1000 ]
b100000 (
b100000 2
b100000 J
b11111111111111111000000000100000 H
b1000000000100000 I
b10000 A
b10001100101000000000100000 G
b10010 B
b10010 ?
b10010 `
b10001 D
b10001 V
b10001 a
b10001 @
b10001 _
15
b0 &
b0 1
b0 E
b1000 O
b0 C
b0 [
b0 b
b10001100101000000000100000 L
b10001100101000000000100000 X
b1000 R
b100 S
b100 Y
b100 ^
1!
#4
0!
#5
b10001 N
b10001 T
b10001 ;
b10001 d
0$
1+
b0 <
b0 c
b10001 Q
b10001 Z
1.
b1000100 P
1#
b10001 M
b10001 W
b1000100 F
b1000100 ]
b10001 (
b10001 2
b10001 J
b10001 H
b10001 I
b0 A
b0 B
b0 ?
b0 `
b10001 G
b0 D
b0 V
b0 a
b0 @
b0 _
16
05
b10 &
b10 1
b10 E
b1100 O
b1000000000000000000000010001 L
b1000000000000000000000010001 X
b1100 R
b1000 S
b1000 Y
b1000 ^
1!
#6
0!
#7
b10110 ;
b10110 d
1$
b10001 <
b10001 c
b1001000 F
b1001000 ]
b10110 Q
b10110 Z
0.
b101 N
b101 T
b10001 =
b1000110001000000000000010100 P
b10110 M
b10110 W
b101 H
b101 I
b101 (
b101 2
b101 J
b10001 B
b10001 C
b10001 [
b10001 b
b10001 ?
b10001 `
b10001100010000000000000101 G
b10001 D
b10001 V
b10001 a
b10001 @
b10001 _
06
b1000 &
b1000 1
b1000 E
b1001000 O
b100010001100010000000000000101 L
b100010001100010000000000000101 X
b1001000 R
b1000100 S
b1000100 Y
b1000100 ^
1!
#8
0!
#9
0+
0#
b0 <
b0 c
1*
b0 ;
b0 d
b0 N
b0 T
b0 P
b1001100 F
b1001100 ]
b0 Q
b0 Z
b0 H
b0 I
14
b0 (
b0 2
b0 J
b0 B
b0 ?
b0 `
b0 G
b0 @
b0 _
15
b0 &
b0 1
b0 E
b1001100 O
b0 M
b0 W
b0 =
b0 L
b0 X
b1001100 R
b1001000 S
b1001000 Y
b1001000 ^
b0 D
b0 V
b0 a
b0 C
b0 [
b0 b
1!
#10
0!
#11
b1010000 F
b1010000 ]
b1010000 O
b1010000 R
b1001100 S
b1001100 Y
b1001100 ^
1!
#12
0!
#13
b1010100 F
b1010100 ]
b1010100 O
b1010100 R
b1010000 S
b1010000 Y
b1010000 ^
1!
#14
0!
#15
b1011000 F
b1011000 ]
b1011000 O
b1011000 R
b1010100 S
b1010100 Y
b1010100 ^
1!
#16
0!
#17
b1011100 F
b1011100 ]
b1011100 O
b1011100 R
b1011000 S
b1011000 Y
b1011000 ^
1!
#18
0!
#19
b1100000 F
b1100000 ]
b1100000 O
b1100000 R
b1011100 S
b1011100 Y
b1011100 ^
1!
#20
0!
