// Seed: 2090183991
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    module_0,
    id_6
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = id_3;
  assign id_2 = id_6;
  wire  id_8;
  uwire id_9;
  uwire id_10, id_11;
  assign id_4 = 1;
  always @(posedge id_9) id_6 = id_8;
  assign id_3  = 1;
  assign id_11 = 1;
  wire id_12;
endmodule
module module_1 (
    input uwire id_0,
    input wire  id_1
);
  wire id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
  id_4(
      .id_0(1), .id_1(1), .id_2(1), .id_3(id_3), .id_4(1), .id_5(1), .id_6(id_1), .id_7(id_3)
  );
endmodule
