INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/super/Desktop/magistrale/architetture/Esercizio11_divisore/Esercizio11_divisore.srcs/sim_1/new/sistema_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sistema_tb'
