#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Wed May 14 21:20:22 2025
# Process ID         : 13916
# Current directory  : D:/Ing electronica - unal/7_semestre/digital_electronics_2/digital-2-lab/lab2_fsm/fsm_practica2
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent13216 D:\Ing electronica - unal\7_semestre\digital_electronics_2\digital-2-lab\lab2_fsm\fsm_practica2\fsm_practica2.xpr
# Log file           : D:/Ing electronica - unal/7_semestre/digital_electronics_2/digital-2-lab/lab2_fsm/fsm_practica2/vivado.log
# Journal file       : D:/Ing electronica - unal/7_semestre/digital_electronics_2/digital-2-lab/lab2_fsm/fsm_practica2\vivado.jou
# Running On         : DESKTOP-J5MV1M4
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : AMD Ryzen 5 3400G with Radeon Vega Graphics    
# CPU Frequency      : 3693 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 17107 MB
# Swap memory        : 4831 MB
# Total Virtual      : 21939 MB
# Available Virtual  : 5886 MB
#-----------------------------------------------------------
start_gui
open_project {D:/Ing electronica - unal/7_semestre/digital_electronics_2/digital-2-lab/lab2_fsm/fsm_practica2/fsm_practica2.xpr}
update_compile_order -fileset sources_1
close [ open {D:/Ing electronica - unal/7_semestre/digital_electronics_2/digital-2-lab/lab2_fsm/fsm_practica2/fsm_practica2.srcs/sources_1/new/clock_divider.v} w ]
add_files {{D:/Ing electronica - unal/7_semestre/digital_electronics_2/digital-2-lab/lab2_fsm/fsm_practica2/fsm_practica2.srcs/sources_1/new/clock_divider.v}}
update_compile_order -fileset sources_1
close [ open {D:/Ing electronica - unal/7_semestre/digital_electronics_2/digital-2-lab/lab2_fsm/fsm_practica2/fsm_practica2.srcs/sources_1/new/top.v} w ]
add_files {{D:/Ing electronica - unal/7_semestre/digital_electronics_2/digital-2-lab/lab2_fsm/fsm_practica2/fsm_practica2.srcs/sources_1/new/top.v}}
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top control [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run impl_1
launch_simulation
source control_tb.tcl
close_sim
launch_simulation
source control_tb.tcl
close_sim
launch_simulation
source control_tb.tcl
close_sim
launch_simulation
source control_tb.tcl
close_sim
launch_simulation
source control_tb.tcl
update_compile_order -fileset sim_1
close_sim
launch_simulation
source control_tb.tcl
close_sim
