INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/eduar/XilinxProjects/capstone_upsampleby4/capstone_upsampleby4.sim/sim_1/synth/timing/xsim/upsampleby4_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module upsampleby4
INFO: [VRFC 10-311] analyzing module glbl
