# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 910 3.2e-05 4096 270 6280 442368 448.075 176.056 13850.2 5350.42 19825.3 19825.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 16 10 1020 0.000256 1024 100 480 70912 4.47414 3.40787 37.6015 104.661 150.242 150.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1150 0.001024 2048 110 380 17984 1.37648 12.3285 52.5271 66.2748 66.3332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 770 6.4e-05 512 240 250 192512 20.3926 6.7031 31.4178 209.089 267.82 267.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1090 0.001024 512 340 370 14080 0.608288 0.364544 3.02006 18.3869 22.4816 22.5762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 260 0.001024 4096 62 2580 3712 2.8713 2.73408 35.5395 104.913 146.127 146.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 550 6.4e-05 512 185 430 122880 29.1775 6.71146 32.7288 209.101 277.958 278.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 780 0.000512 512 290 340 21504 2.07981 0.831456 4.78454 26.9939 34.8435 34.9716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1560 6.4e-05 2048 350 930 272384 44.3196 28.2972 644.267 838.617 1555.63 1555.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1270 3.2e-05 1024 400 1680 479232 67.3729 26.8513 1004.24 835.812 1934.49 1934.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 910 3.2e-05 4096 270 6280 442368 448.439 176.532 16099.9 5308.54 22033.9 22034.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1020 0.000256 1024 100 480 71136 4.50275 3.42371 43.1477 104.985 156.158 156.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1150 0.001024 2048 110 380 17928 1.3745 14.3667 52.4039 68.1884 68.2455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 770 6.4e-05 512 240 250 188928 20.4384 6.66214 35.0342 207.517 269.863 270.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1090 0.001024 512 340 370 14112 0.60272 0.363904 3.51117 17.8659 22.4431 22.5357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 260 0.001024 4096 62 2580 3600 2.87523 2.72973 39.5549 104.883 150.116 150.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 550 6.4e-05 512 185 430 110592 29.4057 6.58554 33.8172 204.321 274.372 274.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 780 0.000512 512 290 340 19584 2.10445 0.806912 5.01549 26.9405 35.0211 35.1481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1560 6.4e-05 2048 350 930 272448 44.3651 28.3628 731.685 838.237 1642.78 1642.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1270 3.2e-05 1024 400 1680 479232 67.3402 26.8684 1181.7 835.169 2111.3 2111.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 910 3.2e-05 4096 270 6280 442880 447.182 176.252 16767.7 5321.62 22713.3 22713.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1020 0.000256 1024 100 480 71040 4.47056 3.40582 44.9811 104.54 157.506 157.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1150 0.001024 2048 110 380 17920 1.3713 14.9315 52.3691 68.7135 68.7751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 770 6.4e-05 512 240 250 189440 20.7918 6.72154 37.0217 209.665 274.412 274.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1090 0.001024 512 340 370 13760 0.60416 0.359168 3.57866 17.0261 21.6703 21.7636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 260 0.001024 4096 62 2580 3520 2.85696 2.72384 40.3679 104.427 150.45 150.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 550 6.4e-05 512 185 430 112640 29.5533 6.62643 36.3342 206.246 279.01 279.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 780 0.000512 512 290 340 20480 2.09354 0.8192 5.49866 26.3565 34.9201 35.0481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1560 6.4e-05 2048 350 930 272000 44.3066 28.4037 763.895 838.036 1674.78 1674.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1270 3.2e-05 1024 400 1680 481280 67.5039 27.6105 1238.74 838.025 2172.1 2172.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 910 3.2e-05 4096 270 6280 440832 447.555 176.067 15550.6 5315.95 21490.7 21491.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1020 0.000256 1024 100 480 71040 4.47536 3.40848 41.8951 104.776 154.66 154.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1150 0.001024 2048 110 380 17952 1.37792 13.9243 52.4814 67.8268 67.8848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 770 6.4e-05 512 240 250 184320 20.5488 6.61782 33.4237 215.468 276.276 276.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1090 0.001024 512 340 370 13824 0.600384 0.360448 3.34608 17.7744 22.1827 22.2785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 260 0.001024 4096 62 2580 3648 2.86109 2.72445 39.1828 104.647 149.49 149.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 550 6.4e-05 512 185 430 110592 29.721 6.62042 33.0372 206.183 275.809 275.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 780 0.000512 512 290 340 19968 2.10758 0.819072 5.01638 27.4258 35.5246 35.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1560 6.4e-05 2048 350 930 271872 44.2035 28.3459 712.867 836.403 1621.96 1622.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1270 3.2e-05 1024 400 1680 479232 66.7631 26.7228 1147.42 841.056 2082.19 2082.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 910 3.2e-05 4096 270 6280 441600 449.359 176.494 15741 5341.45 21708.8 21709.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1020 0.000256 1024 100 480 71200 4.49971 3.41933 42.9588 104.936 155.916 156.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1150 0.001024 2048 110 380 17900 1.37363 14.2769 52.3964 68.0901 68.1508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 770 6.4e-05 512 240 250 185600 20.5284 6.63414 34.3834 213.973 275.734 275.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1090 0.001024 512 340 370 14000 0.602496 0.364544 3.48534 17.9115 22.4597 22.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 260 0.001024 4096 62 2580 3600 2.87501 2.73613 39.65 104.802 150.134 150.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 550 6.4e-05 512 185 430 115200 29.3932 6.63526 35.0122 206.359 277.638 277.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 780 0.000512 512 290 340 20800 2.08944 0.820224 5.29942 27.5373 35.8983 36.0294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1560 6.4e-05 2048 350 930 272000 44.4403 28.3614 721.907 837.776 1632.62 1632.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1270 3.2e-05 1024 400 1680 473600 67.9773 26.8196 1147.06 833.425 2075.5 2075.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 910 3.2e-05 4096 270 6280 440832 448.284 176.53 16038.5 5314.13 21978 21978.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1020 0.000256 1024 100 480 71232 4.47341 3.41606 43.9908 104.889 156.872 156.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1150 0.001024 2048 110 380 17920 1.3783 14.6366 52.48 68.5363 68.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 770 6.4e-05 512 240 250 186368 20.5321 6.63738 35.5516 207.056 269.986 270.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1090 0.001024 512 340 370 13888 0.605312 0.363136 3.54291 17.9577 22.5663 22.6588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 260 0.001024 4096 62 2580 3360 2.85082 2.71626 37.5893 104.138 147.366 147.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 550 6.4e-05 512 185 430 114688 28.5585 6.56794 35.9649 202.364 273.691 273.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 780 0.000512 512 290 340 19712 2.06941 0.795552 5.16864 26.5509 34.7344 34.8596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1560 6.4e-05 2048 350 930 271488 44.3337 28.3975 737.995 837.197 1648.05 1648.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1270 3.2e-05 1024 400 1680 480256 67.4145 26.9025 1192.42 837.247 2124.2 2124.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 910 3.2e-05 4096 270 6280 441600 448.757 176.459 16214.3 5310.45 22150.5 22150.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1020 0.000256 1024 100 480 71040 4.48659 3.41638 44.1814 104.649 156.831 156.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1150 0.001024 2048 110 380 17880 1.37347 14.6952 52.3985 68.5106 68.5689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 770 6.4e-05 512 240 250 184320 20.6219 6.62938 35.2186 206.496 269.179 269.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1090 0.001024 512 340 370 13920 0.603776 0.362432 3.53021 17.8561 22.4521 22.5464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 260 0.001024 4096 62 2580 3360 2.8497 2.70403 37.9976 103.84 147.464 147.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 550 6.4e-05 512 185 430 107520 30.1241 6.6335 33.7965 206.386 277.175 277.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 780 0.000512 512 290 340 19200 2.14778 0.8192 5.05987 26.3658 34.549 34.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1560 6.4e-05 2048 350 930 271680 44.4497 28.4061 741.843 837.76 1652.59 1652.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1270 3.2e-05 1024 400 1680 476160 67.8955 26.8744 1189.54 835.134 2119.66 2119.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 910 3.2e-05 4096 270 6280 442368 447.57 176.091 15710.1 5348.77 21683 21683.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1020 0.000256 1024 100 480 70656 4.47814 3.40992 42.6073 104.668 155.268 155.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1150 0.001024 2048 110 380 17920 1.3783 14.2746 52.4899 68.1847 68.2423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 770 6.4e-05 512 240 250 188416 20.7375 6.70486 34.9911 208.975 271.621 271.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1090 0.001024 512 340 370 13312 0.599968 0.356576 3.29414 17.9425 22.294 22.3845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 260 0.001024 4096 62 2580 3328 2.84253 2.7177 35.9057 103.815 145.352 145.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 550 6.4e-05 512 185 430 114688 29.9 6.70899 35.138 208.992 280.983 281.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 780 0.000512 512 290 340 20480 2.1264 0.83152 5.24042 28.1205 36.4735 36.5996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1560 6.4e-05 2048 350 930 272384 44.204 28.299 721.568 852.105 1646.31 1646.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1270 3.2e-05 1024 400 1680 475136 67.995 26.8228 1148.79 856.754 2100.58 2100.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 910 3.2e-05 4096 270 6280 439296 449.721 176.691 15777.4 5348.83 21753.1 21753.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1020 0.000256 1024 100 480 70656 4.4601 3.40582 42.9788 113.514 164.459 164.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1150 0.001024 2048 110 380 17856 1.37488 14.2537 52.5353 68.2073 68.2623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 770 6.4e-05 512 240 250 184320 20.5719 6.61539 34.3822 216.899 278.684 278.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1090 0.001024 512 340 370 13824 0.606432 0.363584 3.41818 16.7919 21.2791 21.3726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 260 0.001024 4096 62 2580 3456 2.84877 2.71466 37.1254 104.239 146.999 147.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 550 6.4e-05 512 185 430 98304 29.2164 6.53517 30.228 198.217 264.435 264.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 780 0.000512 512 290 340 18432 2.06643 0.777504 4.82944 25.041 32.8684 32.9977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1560 6.4e-05 2048 350 930 271872 44.2222 28.375 723.195 837.535 1633.46 1633.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1270 3.2e-05 1024 400 1680 466944 67.3406 26.4397 1138.67 834.335 2067 2067.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 910 3.2e-05 4096 270 6280 441600 449.051 176.635 16985.8 5307.19 22919.2 22919.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1020 0.000256 1024 100 480 70400 4.4817 3.41539 45.6564 104.458 158.113 158.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1150 0.001024 2048 110 380 17800 1.37373 15.2454 52.3592 69.0229 69.0808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 770 6.4e-05 512 240 250 179200 21.0055 6.62902 36.0348 206.276 270.157 270.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1090 0.001024 512 340 370 13600 0.60992 0.363296 3.66458 18.9772 23.7136 23.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 260 0.001024 4096 62 2580 3200 2.86125 2.72144 37.1985 104.198 147.053 147.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 550 6.4e-05 512 185 430 102400 30.6043 6.63299 33.9159 206.429 277.816 278.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 780 0.000512 512 290 340 19200 2.15709 0.821184 5.38758 27.4903 36.012 36.1372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1560 6.4e-05 2048 350 930 272000 44.3933 28.3564 771.525 837.35 1681.76 1681.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1270 3.2e-05 1024 400 1680 460800 68.5138 26.5023 1205.89 824.365 2125.49 2125.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 910 3.2e-05 4096 270 6280 438272 450.002 176.778 19496.2 5321.87 25445.4 25445.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1020 0.000256 1024 100 480 70656 4.48502 3.41091 53.9423 104.854 166.792 166.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1150 0.001024 2048 110 380 17664 1.36704 17.7855 52.1486 71.3443 71.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 770 6.4e-05 512 240 250 180224 21.3558 6.70464 42.4137 209.094 279.781 279.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1090 0.001024 512 340 370 12288 0.598016 0.350304 3.90422 16.499 21.4523 21.5489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 260 0.001024 4096 62 2580 3072 2.82275 2.69549 40.4962 103.137 149.222 149.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 550 6.4e-05 512 185 430 98304 29.2641 6.53651 38.2215 198.119 272.377 272.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 780 0.000512 512 290 340 16384 2.15018 0.781408 5.42294 25.0674 33.5743 33.7039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1560 6.4e-05 2048 350 930 270336 44.2465 28.2952 900.597 835.759 1809.03 1809.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1270 3.2e-05 1024 400 1680 475136 67.9102 26.8282 1438.93 835.505 2369.39 2369.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 910 3.2e-05 4096 270 6285 442368 447.376 176.127 13756.2 5316.17 19696.4 19696.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1020 0.000256 1024 100 480 71040 4.50563 3.41581 70.5092 104.898 183.44 183.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1150 0.001024 2048 110 375 18016 1.37357 11.8621 52.4494 65.73 65.7896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 770 6.4e-05 512 240 255 190464 20.5892 6.7072 58.8854 209.008 295.405 295.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1090 0.001024 512 340 375 14080 0.608256 0.36864 3.04534 19.016 23.1444 23.2407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 260 0.001024 4096 62 2580 3712 2.86486 2.72573 34.5162 104.685 144.863 144.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 550 6.4e-05 512 185 435 118784 29.5605 6.70749 35.4109 208.956 280.879 281.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 780 0.000512 512 290 345 20992 2.0951 0.830912 4.60768 26.2962 33.9908 34.1176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1560 6.4e-05 2048 350 930 272384 44.4659 28.3021 1142.56 837.892 2053.35 2053.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1270 3.2e-05 1024 400 1680 481280 67.4496 26.8817 1010.24 837.952 1942.74 1942.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 910 3.2e-05 4096 270 6285 442240 449.48 176.591 13862.6 5312.58 19801.7 19802.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1020 0.000256 1024 100 480 71040 4.49523 3.42822 36.9676 105.054 150.044 150.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1150 0.001024 2048 110 375 18000 1.37094 12.0279 52.4514 65.8933 65.9505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 770 6.4e-05 512 240 255 192000 20.632 6.73203 54.4341 209.753 291.772 291.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1090 0.001024 512 340 375 14080 0.605344 0.364032 3.05942 18.7332 22.8592 22.9582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 260 0.001024 4096 62 2580 3680 2.87062 2.72349 34.9162 104.697 145.275 145.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 550 6.4e-05 512 185 435 117760 29.8385 6.7279 31.4479 209.768 278.024 278.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 780 0.000512 512 290 345 20480 2.09184 0.819168 4.56803 27.818 35.4531 35.5859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1560 6.4e-05 2048 350 930 272320 44.582 28.3649 1125.19 838.482 2036.76 2036.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1270 3.2e-05 1024 400 1680 481280 67.6456 26.9537 1025.78 838.355 1958.95 1959.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 910 3.2e-05 4096 270 6285 442368 447.676 176.255 13822.8 5307.21 19754.5 19755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 1020 0.000256 1024 100 480 70848 4.4833 3.41354 36.991 104.807 149.797 149.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1150 0.001024 2048 110 375 18000 1.37453 11.9828 52.4763 65.8802 65.9409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 770 6.4e-05 512 240 255 187392 20.7305 6.69002 30.6719 208.386 266.692 266.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1090 0.001024 512 340 375 14016 0.60464 0.365856 3.0169 18.2267 22.3156 22.4112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 260 0.001024 4096 62 2580 3648 2.86723 2.71917 34.3824 104.482 144.523 144.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 550 6.4e-05 512 185 435 110592 29.7545 6.62723 29.5785 206.417 272.613 272.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 780 0.000512 512 290 345 20736 2.07587 0.819808 4.63728 27.5165 35.2073 35.3352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1560 6.4e-05 2048 350 930 272256 44.2669 28.4568 632.339 838.061 1543.26 1543.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1270 3.2e-05 1024 400 1680 479232 67.6476 26.8967 1011.63 837.068 1943.47 1943.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 910 3.2e-05 4096 270 6285 442624 448.679 176.347 14088.4 5308 20022 20022.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1020 0.000256 1024 100 480 70784 4.50118 3.41606 38.2023 104.85 151.194 151.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1150 0.001024 2048 110 375 17976 1.37606 12.4243 52.4432 66.2862 66.3452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 770 6.4e-05 512 240 255 189952 20.7527 6.7271 32.1516 209.479 271.169 271.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1090 0.001024 512 340 375 13888 0.606016 0.362624 3.07952 18.0173 22.1662 22.2582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 260 0.001024 4096 62 2580 3584 2.85968 2.72125 34.8786 104.464 144.998 145.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 550 6.4e-05 512 185 435 114688 29.5288 6.64931 31.3335 207.077 274.828 275.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 780 0.000512 512 290 345 20608 2.10298 0.819392 4.74525 27.5449 35.3708 35.4953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1560 6.4e-05 2048 350 930 271936 44.5132 28.392 650.815 838.447 1562.3 1562.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1270 3.2e-05 1024 400 1680 480256 67.6379 26.9271 1040.97 837.404 1973.16 1973.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 910 3.2e-05 4096 270 6285 442368 447.921 176.074 14194 5319.32 20137.9 20138.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1020 0.000256 1024 100 480 70656 4.46902 3.40774 38.9849 104.731 151.693 151.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1150 0.001024 2048 110 375 17984 1.37421 12.6259 52.4373 66.4796 66.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 770 6.4e-05 512 240 255 188416 20.7459 6.7073 32.719 208.934 269.322 269.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1090 0.001024 512 340 375 14080 0.608384 0.365952 3.20906 18.2379 22.5211 22.6161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 260 0.001024 4096 62 2580 3712 2.87334 2.73373 36.821 104.838 147.337 147.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 550 6.4e-05 512 185 435 114688 29.8843 6.7072 32.0835 209.038 277.955 278.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 780 0.000512 512 290 345 20480 2.12266 0.828768 4.84838 27.9981 35.955 36.0816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1560 6.4e-05 2048 350 930 272384 44.269 28.2972 665.164 837.845 1575.7 1575.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1270 3.2e-05 1024 400 1680 479232 67.2951 26.826 1034.79 835.122 1964.26 1964.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 910 3.2e-05 4096 270 6285 442368 448.281 176.321 16271 5321.19 22217.4 22217.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1020 0.000256 1024 100 480 70848 4.49968 3.42726 44.54 104.983 157.551 157.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1150 0.001024 2048 110 375 18000 1.37626 14.6166 52.5437 68.5811 68.6419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 770 6.4e-05 512 240 255 184320 20.8269 6.66138 36.5383 207.396 271.635 271.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1090 0.001024 512 340 375 13824 0.6064 0.363424 3.62755 18.0041 22.702 22.8003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 260 0.001024 4096 62 2580 3600 2.87334 2.73984 40.8598 104.886 151.431 151.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 550 6.4e-05 512 185 435 110592 29.4282 6.58227 35.7269 204.322 276.301 276.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 780 0.000512 512 290 345 19584 2.10419 0.811296 5.28582 27.0764 35.4352 35.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1560 6.4e-05 2048 350 930 271872 44.4661 28.3412 746.706 838.347 1658 1658.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1270 3.2e-05 1024 400 1680 479232 67.3015 26.8741 1201.93 835.292 2131.63 2131.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 910 3.2e-05 4096 270 6285 441600 448.44 176.56 15837.5 5330.77 21793.8 21794.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1020 0.000256 1024 100 480 70720 4.46528 3.40842 43.4092 104.499 155.883 155.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1150 0.001024 2048 110 375 17920 1.37622 14.2828 52.2965 67.9985 68.0572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 770 6.4e-05 512 240 255 189440 20.7815 6.71702 36.5669 209.679 273.958 274.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1090 0.001024 512 340 375 13760 0.604544 0.362624 3.5328 18.1674 22.7653 22.8597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 260 0.001024 4096 62 2580 3520 2.85491 2.72397 39.5733 104.385 149.608 149.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 550 6.4e-05 512 185 435 112640 29.5515 6.62323 35.524 206.171 278.11 278.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 780 0.000512 512 290 345 20480 2.08931 0.8192 5.42509 27.5056 35.9991 36.1292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1560 6.4e-05 2048 350 930 272000 44.348 28.319 729.341 837.715 1639.85 1639.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1270 3.2e-05 1024 400 1680 481280 67.3435 26.9201 1179.44 837.779 2111.71 2111.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 910 3.2e-05 4096 270 6285 440832 447.169 176.094 16820.1 5312.88 22756.8 22757.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1020 0.000256 1024 100 480 70656 4.47834 3.40874 46.3681 104.901 159.26 159.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1150 0.001024 2048 110 375 17952 1.37408 15.2145 52.4903 69.121 69.1822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 770 6.4e-05 512 240 255 184320 20.555 6.61914 38.2467 206.415 272.051 272.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1090 0.001024 512 340 375 13824 0.604832 0.361632 3.75418 16.8145 21.6341 21.7252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 260 0.001024 4096 62 2580 3648 2.86125 2.72944 43.6367 104.768 154.069 154.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 550 6.4e-05 512 185 435 110592 29.7233 6.62118 37.3565 206.423 280.362 280.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 780 0.000512 512 290 345 19968 2.10893 0.819168 5.62333 26.4945 35.2047 35.3321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1560 6.4e-05 2048 350 930 271872 44.1494 28.3546 777.044 837.496 1687.19 1687.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1270 3.2e-05 1024 400 1680 473088 67.7216 28.1537 1235.13 833.356 2164.59 2164.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 910 3.2e-05 4096 270 6285 441600 448.973 176.517 16732.2 5310.56 22668.8 22669.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1020 0.000256 1024 100 480 70800 4.50355 3.41827 46.1823 104.969 159.175 159.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1150 0.001024 2048 110 375 17900 1.37325 15.0582 52.3569 68.8305 68.8906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 770 6.4e-05 512 240 255 185600 20.5202 6.63552 38.1005 206.513 271.986 272.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1090 0.001024 512 340 375 13600 0.608928 0.363136 3.65795 16.7278 21.4596 21.5555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 260 0.001024 4096 62 2580 3600 2.87763 2.72704 42.6428 104.833 153.153 153.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 550 6.4e-05 512 185 435 115200 29.3809 6.63846 38.4354 206.419 281.112 281.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 780 0.000512 512 290 345 20800 2.09219 0.821184 5.81309 26.3991 35.2851 35.4138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1560 6.4e-05 2048 350 930 272000 44.4112 28.3914 772.158 837.878 1682.98 1683.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1270 3.2e-05 1024 400 1680 473600 67.8671 26.8492 1228.11 833.661 2156.73 2156.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 910 3.2e-05 4096 270 6285 440832 447.76 176.367 16865.6 5308.63 22798.8 22799.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1020 0.000256 1024 100 480 70784 4.4807 3.45498 46.6082 104.834 159.479 159.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1150 0.001024 2048 110 375 17920 1.37296 15.2371 52.4012 69.0563 69.1165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 770 6.4e-05 512 240 255 186368 20.5381 6.63789 38.6727 206.941 273.006 273.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1090 0.001024 512 340 375 13888 0.60416 0.360448 3.80189 17.956 22.8243 22.9161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 260 0.001024 4096 62 2580 3360 2.85238 2.7137 38.9651 104.08 148.68 148.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 550 6.4e-05 512 185 435 100352 29.9252 6.56656 33.9009 202.22 272.856 273.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 780 0.000512 512 290 345 19712 2.06902 0.796064 5.5513 26.5768 35.15 35.2729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1560 6.4e-05 2048 350 930 271488 44.3154 28.3022 776.979 836.728 1686.46 1686.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1270 3.2e-05 1024 400 1680 480256 67.423 26.8979 1253.68 836.732 2184.95 2185.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 910 3.2e-05 4096 270 6285 441600 448.606 176.442 16685.1 5352.25 22662.9 22663.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1020 0.000256 1024 100 480 70560 4.48925 3.41581 45.5081 104.661 158.177 158.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1150 0.001024 2048 110 375 17880 1.37002 14.8653 52.354 68.6326 68.6913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 770 6.4e-05 512 240 255 184320 20.6327 6.62938 37.583 206.398 271.46 271.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1090 0.001024 512 340 375 13920 0.603808 0.362048 3.76016 17.7874 22.6124 22.7052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 260 0.001024 4096 62 2580 3360 2.85014 2.70362 38.7441 103.85 148.221 148.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 550 6.4e-05 512 185 435 107520 30.1224 6.63462 35.6918 206.415 279.109 279.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 780 0.000512 512 290 345 19200 2.15078 0.8192 5.3912 26.019 34.5395 34.6685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1560 6.4e-05 2048 350 930 271680 44.442 28.4186 766.684 837.934 1677.62 1677.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1270 3.2e-05 1024 400 1680 476160 67.8616 26.869 1224.12 835.231 2154.3 2154.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 910 3.2e-05 4096 270 6285 442368 447.334 176.075 16007.6 5313.32 21944.8 21945.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1020 0.000256 1024 100 480 70656 4.47245 3.41018 43.9574 104.849 156.789 156.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1150 0.001024 2048 110 375 17920 1.37741 14.4398 52.4798 68.3379 68.3987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 770 6.4e-05 512 240 255 188416 20.7366 6.7031 36.6622 209.288 273.602 273.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1090 0.001024 512 340 375 13312 0.599808 0.355392 3.39802 16.7587 21.2114 21.3058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 260 0.001024 4096 62 2580 3328 2.8407 2.70541 36.7759 103.891 146.286 146.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 550 6.4e-05 512 185 435 114688 29.9012 6.70726 36.3198 209.157 282.327 282.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 780 0.000512 512 290 345 20480 2.12816 0.833632 5.47488 26.3671 34.9598 35.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1560 6.4e-05 2048 350 930 272384 44.2174 28.3075 735.742 838.723 1647.12 1647.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1270 3.2e-05 1024 400 1680 475136 67.9395 26.8223 1168.48 835.923 2099.39 2099.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 910 3.2e-05 4096 270 6285 439296 449.38 176.662 18387.6 5335.27 24349.4 24349.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1020 0.000256 1024 100 480 69888 4.47293 3.4079 50.4582 104.499 162.938 163.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1150 0.001024 2048 110 375 17856 1.37011 16.7623 52.4837 70.6582 70.7175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 770 6.4e-05 512 240 255 184320 20.5762 6.6137 42.2868 206.451 276.14 276.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1090 0.001024 512 340 375 13824 0.606048 0.362496 4.26054 17.8343 23.1631 23.2563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 260 0.001024 4096 62 2580 3456 2.84515 2.71622 44.8361 104.239 154.708 154.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 550 6.4e-05 512 185 435 98304 29.2256 6.53722 36.8096 198.218 271.027 271.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 780 0.000512 512 290 345 18432 2.06333 0.778432 5.92253 25.7264 34.6505 34.7776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1560 6.4e-05 2048 350 930 271872 44.2139 28.2849 854.543 846.541 1773.72 1773.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1270 3.2e-05 1024 400 1680 466944 67.2695 26.4352 1337.13 829.401 2260.46 2260.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 910 3.2e-05 4096 270 6285 441600 448.892 176.647 18758.7 5312.34 24697.1 24697.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1020 0.000256 1024 100 480 70400 4.47872 3.41402 50.9533 104.551 163.501 163.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1150 0.001024 2048 110 375 17800 1.3721 16.6463 52.3529 70.4141 70.4743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 770 6.4e-05 512 240 255 179200 21.0231 6.63472 41.2753 206.558 275.704 275.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1090 0.001024 512 340 375 13600 0.609312 0.361152 4.13414 17.7978 23.0038 23.0973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 260 0.001024 4096 62 2580 3200 2.85827 2.7136 41.2718 104.279 151.193 151.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 550 6.4e-05 512 185 435 102400 30.5952 6.63552 38.595 206.539 282.602 282.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 780 0.000512 512 290 345 19200 2.15533 0.820448 6.22406 27.5327 36.8838 37.0135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1560 6.4e-05 2048 350 930 272000 44.3614 28.4576 854.803 838.088 1765.85 1765.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1270 3.2e-05 1024 400 1680 460800 68.3828 26.5149 1324.83 825.028 2244.98 2245.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 910 3.2e-05 4096 270 6285 438272 449.979 176.77 16874.5 5342.59 22844.3 22844.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1020 0.000256 1024 100 480 70656 4.47555 3.40832 47.0866 104.928 159.999 160.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1150 0.001024 2048 110 375 17664 1.36922 15.332 52.1299 68.8724 68.9297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 770 6.4e-05 512 240 255 180224 21.3864 6.7199 38.0815 209.27 275.676 275.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1090 0.001024 512 340 375 12288 0.59776 0.349504 3.37882 17.6025 22.0218 22.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 260 0.001024 4096 62 2580 3072 2.82678 2.6919 36.0098 103.199 144.799 144.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 550 6.4e-05 512 185 435 98304 29.2486 6.53891 33.5793 198.24 267.846 268.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 780 0.000512 512 290 345 16384 2.14832 0.783744 4.85075 25.0791 33.017 33.1407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1560 6.4e-05 2048 350 930 270336 44.2381 28.3037 778.926 836.244 1687.85 1687.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1270 3.2e-05 1024 400 1680 475136 67.9288 26.8208 1244.39 835.99 2175.35 2175.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 910 3.2e-05 4096 270 6280 442368 447.219 176.147 12954.7 5311.63 18890.2 18890.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1020 0.000256 1024 100 480 70784 4.50323 3.41811 66.9004 104.985 179.91 180.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1150 0.001024 2048 110 380 18016 1.37363 11.4304 52.5396 65.3851 65.4459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 770 6.4e-05 512 240 260 188416 20.775 6.70736 55.7781 209.112 292.585 292.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1090 0.001024 512 340 380 13952 0.610368 0.366752 2.92954 18.9045 22.9159 23.0069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 260 0.001024 4096 62 2580 3712 2.8607 2.72762 32.8065 104.769 143.233 143.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 550 6.4e-05 512 185 440 110592 30.2982 6.71114 27.5996 209.21 274.064 274.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 780 0.000512 512 290 340 20992 2.09645 0.828736 4.38458 27.0107 34.4766 34.6052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1560 6.4e-05 2048 350 940 271872 44.4543 28.3723 1129.31 838.584 2040.85 2040.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1270 3.2e-05 1024 400 1680 479232 67.788 26.8739 956.046 838.632 1889.55 1889.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 910 3.2e-05 4096 270 6280 442240 449.119 176.569 14551.6 5308.17 20486 20486.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 1020 0.000256 1024 100 480 70720 4.50858 3.42525 39.7286 104.891 152.656 152.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1150 0.001024 2048 110 380 18000 1.37622 12.9504 52.4653 66.8334 66.8918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 770 6.4e-05 512 240 260 189440 20.8705 6.72758 57.4996 209.603 294.917 295.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1090 0.001024 512 340 380 13760 0.608256 0.362912 3.23085 18.5749 22.8745 22.9745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 260 0.001024 4096 62 2580 3680 2.86986 2.72128 37.4852 104.626 147.775 147.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 550 6.4e-05 512 185 440 112640 30.317 6.72691 31.8247 209.622 278.733 278.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 780 0.000512 512 290 340 20480 2.09834 0.816992 4.83987 27.6543 35.5655 35.6966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1560 6.4e-05 2048 350 940 271680 44.5903 28.4606 1156.31 837.881 2067.38 2067.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1270 3.2e-05 1024 400 1680 478720 67.9795 26.9499 1076.93 837.866 2009.94 2010.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 910 3.2e-05 4096 270 6280 442368 447.531 176.37 13539.2 5308.57 19472.2 19472.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 20 1020 0.000256 1024 100 480 70656 4.48608 3.41402 36.769 104.832 149.603 149.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1150 0.001024 2048 110 380 18000 1.37754 12.0934 52.537 66.0516 66.1084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 770 6.4e-05 512 240 260 187392 20.7149 6.688 30.5007 208.439 266.559 266.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1090 0.001024 512 340 380 13824 0.609312 0.362496 3.03763 17.092 21.1994 21.2892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 260 0.001024 4096 62 2580 3648 2.84586 2.72013 34.1857 104.514 144.339 144.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 550 6.4e-05 512 185 440 104448 30.34 6.62621 27.3835 206.387 270.974 271.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 780 0.000512 512 290 340 19968 2.10506 0.81888 4.41341 26.3678 33.8637 33.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1560 6.4e-05 2048 350 940 271488 44.3991 28.3226 630.723 838.255 1541.83 1541.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1270 3.2e-05 1024 400 1680 479232 67.6876 26.9005 1001 837.253 1933.06 1933.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 910 3.2e-05 4096 270 6280 441728 449.894 176.652 13695.8 5311.91 19634.8 19635.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1020 0.000256 1024 100 480 70560 4.4975 3.42016 37.6077 104.739 150.367 150.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1150 0.001024 2048 110 380 17976 1.37216 12.3641 52.4405 66.2207 66.2819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 770 6.4e-05 512 240 260 189952 20.7361 6.72768 32.073 209.251 269.004 269.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1090 0.001024 512 340 380 13664 0.60736 0.36144 3.10861 18.0617 22.2374 22.3325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 260 0.001024 4096 62 2580 3584 2.85901 2.71974 34.2956 104.356 144.305 144.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 550 6.4e-05 512 185 440 107520 30.2349 6.64576 29.0649 206.86 273.051 273.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 780 0.000512 512 290 340 20608 2.0953 0.821248 4.69232 26.4204 34.1859 34.3127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1560 6.4e-05 2048 350 940 271488 44.5748 28.3299 641.055 837.57 1551.67 1551.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1270 3.2e-05 1024 400 1680 476672 68.2691 26.9252 1007.32 836.395 1939.14 1939.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 910 3.2e-05 4096 270 6280 442368 447.595 176.104 13738.3 5312.3 19674.8 19675.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1020 0.000256 1024 100 480 70400 4.47514 3.4056 37.736 104.667 150.384 150.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1150 0.001024 2048 110 380 17984 1.3783 12.4662 52.5271 66.4156 66.4747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 770 6.4e-05 512 240 260 188416 20.7479 6.70442 32.0077 209.111 268.782 268.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1090 0.001024 512 340 380 13824 0.611648 0.364544 3.15325 17.1111 21.3363 21.4297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 260 0.001024 4096 62 2580 3712 2.86925 2.7353 35.9088 104.929 146.512 146.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 550 6.4e-05 512 185 440 106496 30.6439 6.70829 28.9454 209.119 275.653 275.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 780 0.000512 512 290 340 20480 2.12678 0.829536 4.68266 26.9556 34.7461 34.8713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1560 6.4e-05 2048 350 940 271872 44.3105 28.2888 650.53 838.549 1561.81 1561.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1270 3.2e-05 1024 400 1680 475136 68.0623 26.8183 992.931 835.755 1923.79 1923.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 910 3.2e-05 4096 270 6280 442368 448.038 176.563 17003.3 5316.39 22944.8 22945.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1020 0.000256 1024 100 480 70560 4.49955 3.4257 47.1854 105.003 160.217 160.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1150 0.001024 2048 110 380 17928 1.3737 15.5932 52.3674 69.3768 69.4356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 770 6.4e-05 512 240 260 184320 20.8064 6.65837 38.7578 207.388 273.826 273.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1090 0.001024 512 340 380 13536 0.611264 0.361408 3.79427 17.8097 22.6775 22.7681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 260 0.001024 4096 62 2580 3600 2.87654 2.72458 43.1127 104.811 153.599 153.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 550 6.4e-05 512 185 440 101376 30.2731 6.58035 34.3373 204.176 275.612 275.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 780 0.000512 512 290 340 19584 2.10154 0.80896 5.50077 26.926 35.497 35.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1560 6.4e-05 2048 350 940 271296 44.5301 28.3341 788.269 837.665 1698.93 1699.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1270 3.2e-05 1024 400 1680 474624 68.1474 26.8634 1250.9 834.625 2180.75 2180.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 910 3.2e-05 4096 270 6280 442368 447.241 176.313 11789.2 5309.18 17722.5 17722.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1020 0.000256 1024 100 480 70272 4.48006 3.40979 32.5603 104.604 145.157 145.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1150 0.001024 2048 110 380 17856 1.36397 10.8216 52.3563 64.5853 64.6451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 770 6.4e-05 512 240 260 175104 20.9654 6.57203 25.8716 213.2 266.824 266.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1090 0.001024 512 340 380 13248 0.60368 0.355968 2.66358 17.4346 21.1557 21.2509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 260 0.001024 4096 62 2580 3456 2.85286 2.71808 29.2283 104.405 139.276 139.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 550 6.4e-05 512 185 440 92160 29.8588 6.54362 22.1563 198.014 256.813 256.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 780 0.000512 512 290 340 18432 2.06234 0.774656 3.84682 25.6947 32.536 32.6608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1560 6.4e-05 2048 350 940 270720 49.8709 28.3875 548.38 837.701 1464.47 1464.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1270 3.2e-05 1024 400 1680 470016 67.4507 26.6057 861.313 832.903 1788.5 1788.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 910 3.2e-05 4096 270 6280 441600 448.302 176.557 16467.5 5332.85 22425.7 22426.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1020 0.000256 1024 100 480 70400 4.47421 3.40698 45.2784 104.618 157.879 157.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1150 0.001024 2048 110 380 17920 1.37482 15.0929 52.4108 68.9207 68.9828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 770 6.4e-05 512 240 260 189440 20.7948 6.72726 38.3997 209.829 275.967 276.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1090 0.001024 512 340 380 13440 0.605952 0.360448 3.61488 18.0259 22.7087 22.8061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 260 0.001024 4096 62 2580 3520 2.85082 2.71232 40 104.504 150.14 150.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 550 6.4e-05 512 185 440 102400 30.5446 6.62467 33.4336 206.406 277.249 277.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 780 0.000512 512 290 340 20480 2.08691 0.8176 5.60147 26.3413 35.0003 35.1277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1560 6.4e-05 2048 350 940 271360 44.3982 28.3455 761.848 838.693 1673.42 1673.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1270 3.2e-05 1024 400 1680 476160 68.0801 26.9189 1210.54 838.779 2144.55 2144.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 910 3.2e-05 4096 270 6280 440320 449.223 176.892 11424.2 5331.12 17381.9 17382.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1020 0.000256 1024 100 480 69760 4.46202 3.39878 31.5225 104.19 143.673 143.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1150 0.001024 2048 110 380 17760 1.36659 10.5757 52.1387 64.124 64.1843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 770 6.4e-05 512 240 260 184320 20.5468 6.61747 26.3958 206.239 260.01 260.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1090 0.001024 512 340 380 13440 0.60784 0.36384 2.6265 17.764 21.4613 21.5572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 260 0.001024 4096 62 2580 3200 2.84058 2.7135 25.5357 103.974 135.136 135.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 550 6.4e-05 512 185 440 102400 30.5123 6.62323 23.8132 206.247 267.438 267.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 780 0.000512 512 290 340 20480 2.09699 0.821248 4.13514 26.0293 33.2415 33.3711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1560 6.4e-05 2048 350 940 271360 44.315 28.2797 533.418 838.119 1444.27 1444.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1270 3.2e-05 1024 400 1680 471040 68.7478 26.8884 838.078 837.957 1771.89 1772.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 910 3.2e-05 4096 270 6280 440832 447.202 176.089 15449.7 5313.65 21387.2 21387.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1020 0.000256 1024 100 480 70656 4.47318 3.41194 42.6177 104.969 155.574 155.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1150 0.001024 2048 110 380 17952 1.37933 14.1524 52.5372 68.1098 68.1677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 770 6.4e-05 512 240 260 184320 20.5623 6.61648 34.8972 206.532 268.819 268.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1090 0.001024 512 340 380 13440 0.606016 0.361024 3.51229 17.7344 22.3128 22.4071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 260 0.001024 4096 62 2580 3648 2.85642 2.72269 39.1792 104.768 149.597 149.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 550 6.4e-05 512 185 440 98304 30.803 6.6159 30.0941 206.42 274.174 274.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 780 0.000512 512 290 340 19968 2.10902 0.818432 5.10384 27.4063 35.5911 35.7192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1560 6.4e-05 2048 350 940 271104 44.2504 28.3847 712.813 837.376 1622.96 1623.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1270 3.2e-05 1024 400 1680 473088 67.6551 27.0418 1127.57 833.147 2055.64 2055.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 910 3.2e-05 4096 270 6280 439296 449.455 176.69 10959.1 5345.11 16930.8 16931.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1020 0.000256 1024 100 480 69888 4.4695 3.40614 30.1428 104.413 142.534 142.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1150 0.001024 2048 110 380 17856 1.37421 10.0844 52.4861 63.9871 64.0451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 770 6.4e-05 512 240 260 184320 20.5833 6.6152 25.3946 206.342 259.151 259.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1090 0.001024 512 340 380 13056 0.614656 0.364128 2.44259 17.8129 21.3361 21.4269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 260 0.001024 4096 62 2580 3456 2.84874 2.71866 26.7025 104.152 136.499 136.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 550 6.4e-05 512 185 440 73728 31.5812 6.53398 16.5159 198.059 252.934 253.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 780 0.000512 512 290 340 18432 2.06829 0.775936 3.53328 25.7303 32.2697 32.3933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1560 6.4e-05 2048 350 940 270336 44.5015 28.3107 509.148 836.958 1419.05 1419.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1270 3.2e-05 1024 400 1680 466944 67.2441 26.4335 797.509 824.43 1715.84 1716.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 910 3.2e-05 4096 270 6280 441600 448.869 176.508 16028 5304.82 21958.8 21959.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1020 0.000256 1024 100 480 70400 4.50992 3.42026 44.2695 104.939 157.24 157.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1150 0.001024 2048 110 380 17900 1.36877 14.7661 52.3479 68.5276 68.5859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 770 6.4e-05 512 240 260 179200 20.9928 6.62941 35.4127 206.182 269.431 269.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1090 0.001024 512 340 380 13600 0.607488 0.359904 3.55709 17.7233 22.3467 22.4399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 260 0.001024 4096 62 2580 3600 2.8713 2.72387 40.723 104.714 151.105 151.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 550 6.4e-05 512 185 440 102400 30.5742 6.63546 32.7718 206.195 276.42 276.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 780 0.000512 512 290 340 19200 2.15011 0.820288 5.18054 27.38 35.6871 35.8159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1560 6.4e-05 2048 350 940 271200 44.5539 28.3873 745.608 836.962 1655.65 1655.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1270 3.2e-05 1024 400 1680 473600 67.8455 26.8211 1175.53 832.567 2102.99 2103.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 910 3.2e-05 4096 270 6280 441600 448.742 176.644 11248.3 5308.76 17182.9 17183.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1020 0.000256 1024 100 480 69600 4.50333 3.41354 30.9536 104.485 143.454 143.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1150 0.001024 2048 110 380 17800 1.37216 10.3154 52.3678 64.0995 64.1577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 770 6.4e-05 512 240 260 179200 21.0041 6.62938 25.2845 206.309 259.443 259.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1090 0.001024 512 340 380 13600 0.61248 0.360768 2.58893 17.7882 21.4494 21.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 260 0.001024 4096 62 2580 3200 2.85494 2.71213 26.0487 104.209 135.898 135.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 550 6.4e-05 512 185 440 102400 30.5965 6.62733 23.4156 206.326 267.205 267.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 780 0.000512 512 290 340 19200 2.15315 0.823104 3.77232 26.4076 33.3095 33.4372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1560 6.4e-05 2048 350 940 270400 44.6538 28.3341 523.813 837.489 1434.42 1434.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1270 3.2e-05 1024 400 1680 460800 68.4 26.502 805.211 824.379 1724.71 1724.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 910 3.2e-05 4096 270 6280 440832 447.975 176.497 20281.6 5307.78 26214.4 26214.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1020 0.000256 1024 100 480 70336 4.49293 3.41402 56.2292 104.821 169.061 169.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1150 0.001024 2048 110 380 17920 1.37318 18.6193 52.4443 72.4827 72.5393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 770 6.4e-05 512 240 260 186368 20.5459 6.64384 47.1577 206.906 281.469 281.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1090 0.001024 512 340 380 13440 0.608352 0.361248 4.60054 17.857 23.5288 23.6216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 260 0.001024 4096 62 2580 3360 2.84854 2.7095 48.0456 104.067 157.742 157.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 550 6.4e-05 512 185 440 100352 29.9291 6.56739 41.039 202.115 279.892 280.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 780 0.000512 512 290 340 19712 2.07206 0.795968 6.81264 26.5317 36.3655 36.4937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1560 6.4e-05 2048 350 940 270592 44.4518 28.2932 943.899 836.687 1853.46 1853.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1270 3.2e-05 1024 400 1680 473088 68.2914 26.8995 1487.75 836.553 2419.71 2419.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 910 3.2e-05 4096 270 6280 440832 446.921 176.166 13429.2 5328.06 19380.8 19381.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1020 0.000256 1024 100 480 68992 4.44682 3.38138 36.5498 103.769 148.247 148.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1150 0.001024 2048 110 380 17696 1.36602 12.2746 52.1421 65.8255 65.8828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 770 6.4e-05 512 240 260 172032 20.8285 6.56483 29.1489 202.183 258.935 259.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1090 0.001024 512 340 380 12544 0.607328 0.356192 2.87005 14.6855 18.6168 18.7109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 260 0.001024 4096 62 2580 3136 2.86253 2.72998 28.0267 104.669 138.359 138.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 550 6.4e-05 512 185 440 86016 29.3208 6.43312 23.6016 192.585 252.179 252.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 780 0.000512 512 290 340 17920 2.02493 0.748512 4.28806 24.3522 31.5678 31.6948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1560 6.4e-05 2048 350 940 270592 44.3844 28.3197 622.059 836.926 1531.82 1531.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1270 3.2e-05 1024 400 1680 458752 68.7777 27.4648 951.445 827.121 1875.02 1875.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 910 3.2e-05 4096 270 6280 441600 448.409 176.45 19605.4 5310.34 25541.1 25541.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1020 0.000256 1024 100 480 70080 4.50435 3.41744 53.9424 104.662 166.629 166.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1150 0.001024 2048 110 380 17880 1.37139 17.8241 52.3999 71.637 71.6967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 770 6.4e-05 512 240 260 184320 20.6219 6.63014 45.1936 206.399 279.061 279.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1090 0.001024 512 340 380 13440 0.609184 0.361632 4.42115 17.8838 23.3764 23.4737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 260 0.001024 4096 62 2580 3360 2.85712 2.7097 46.1737 103.852 155.662 155.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 550 6.4e-05 512 185 440 107520 30.1303 6.62973 42.3526 206.412 285.767 285.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 780 0.000512 512 290 340 19200 2.15258 0.821248 6.37984 27.4228 36.932 37.0583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1560 6.4e-05 2048 350 940 270720 44.6116 28.3352 907.096 837.926 1818.1 1818.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1270 3.2e-05 1024 400 1680 476160 67.758 26.8759 1436.81 835.229 2366.9 2367.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 910 3.2e-05 4096 270 6280 437760 449.155 176.616 13133.7 5317.98 19078 19078.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1020 0.000256 1024 100 480 70080 4.49133 3.41197 36.9162 104.817 149.739 149.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1150 0.001024 2048 110 380 17760 1.37216 12.1768 52.3601 65.9516 66.0094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 770 6.4e-05 512 240 260 184320 20.5957 6.62544 30.6287 206.312 264.376 264.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1090 0.001024 512 340 380 13440 0.611424 0.36416 3.02832 17.8161 21.9181 22.0119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 260 0.001024 4096 62 2580 3360 2.85328 2.72166 30.722 104.409 140.78 140.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 550 6.4e-05 512 185 440 92160 31.422 6.63126 24.7864 206.325 269.402 269.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 780 0.000512 512 290 340 19200 2.15242 0.822016 4.56803 26.4218 34.1209 34.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1560 6.4e-05 2048 350 940 268800 44.5648 28.3013 610.976 834.928 1518.91 1519.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1270 3.2e-05 1024 400 1680 460800 68.2824 26.4719 940.985 824.328 1860.28 1860.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 910 3.2e-05 4096 270 6280 442368 447.068 176.085 19131 5326.5 25081.2 25081.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1020 0.000256 1024 100 480 70144 4.4849 3.4089 52.6708 104.671 165.338 165.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1150 0.001024 2048 110 380 17920 1.37814 17.5755 52.4888 71.4845 71.5407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 770 6.4e-05 512 240 260 188416 20.7427 6.70518 44.9387 209.101 281.703 281.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1090 0.001024 512 340 380 13312 0.600672 0.355904 4.35149 17.8398 23.2481 23.3411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 260 0.001024 4096 62 2580 3328 2.83715 2.70598 43.8893 103.805 153.312 153.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 550 6.4e-05 512 185 440 98304 31.3613 6.70925 37.8348 209.029 285.171 285.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 780 0.000512 512 290 340 20480 2.12861 0.831488 6.66381 26.9684 36.7451 36.8758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1560 6.4e-05 2048 350 940 271360 44.3707 28.3397 884.641 838.041 1795.53 1795.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1270 3.2e-05 1024 400 1680 475136 67.8964 26.8246 1390.03 835.234 2320.2 2320.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 910 3.2e-05 4096 270 6280 438272 449.969 176.812 12709.5 5340.88 18677.6 18678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1020 0.000256 1024 100 480 69632 4.50032 3.49885 34.9984 104.857 147.956 148.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1150 0.001024 2048 110 380 17664 1.36214 11.8067 52.1475 65.3574 65.4151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 770 6.4e-05 512 240 260 180224 21.3643 6.70374 28.766 209.094 266.143 266.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1090 0.001024 512 340 380 12288 0.595808 0.348384 2.66246 17.55 21.2574 21.3565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 260 0.001024 4096 62 2580 3072 2.82419 2.69286 26.8953 103.135 135.619 135.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 550 6.4e-05 512 185 440 65536 32.2295 6.53312 17.1619 198.121 254.284 254.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 780 0.000512 512 290 340 16384 2.15126 0.781664 3.81942 25.7728 32.6773 32.8077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1560 6.4e-05 2048 350 940 270336 44.2752 28.2506 593.14 835.805 1501.6 1501.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1270 3.2e-05 1024 400 1680 475136 67.9307 26.8226 934.325 835.518 1864.81 1864.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 910 3.2e-05 4096 270 6280 439296 449.481 176.664 16661 5344.4 22632 22632.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1020 0.000256 1024 100 480 69888 4.47434 3.40851 45.5072 104.409 157.901 157.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1150 0.001024 2048 110 380 17856 1.37626 14.9871 52.485 68.8899 68.9458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 770 6.4e-05 512 240 260 184320 20.5688 6.61139 38.2392 206.274 271.907 272.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1090 0.001024 512 340 380 13056 0.613824 0.364256 3.55715 17.8324 22.4639 22.5546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 260 0.001024 4096 62 2580 3456 2.84467 2.71405 39.966 104.15 149.747 149.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 550 6.4e-05 512 185 440 73728 31.5658 6.53373 24.8991 198.048 261.281 261.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 780 0.000512 512 290 340 18432 2.06797 0.77904 5.25619 25.7283 33.9859 34.1114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1560 6.4e-05 2048 350 940 270336 44.481 28.3279 770.143 836.815 1679.9 1680.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1270 3.2e-05 1024 400 1680 466944 67.2809 26.7209 1198.92 824.32 2117.45 2117.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 910 3.2e-05 4096 270 6280 436224 448.994 176.248 11503.6 5331.48 17460.8 17461.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1020 0.000256 1024 100 480 69120 4.43891 3.3737 32.0142 103.637 143.566 143.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1150 0.001024 2048 110 380 17664 1.37424 10.4604 52.4913 64.3703 64.4284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 770 6.4e-05 512 240 260 172032 20.1426 6.53619 25.2725 198.231 250.394 250.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1090 0.001024 512 340 380 12288 0.604448 0.349024 2.41235 16.7179 20.1846 20.2834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 260 0.001024 4096 62 2580 2304 2.77946 2.64784 20.1208 101.059 126.678 126.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 550 6.4e-05 512 185 440 49152 33.8434 6.54195 12.1253 198.174 250.919 251.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 780 0.000512 512 290 340 18432 2.08746 0.783968 3.85418 25.8559 32.7383 32.8745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1560 6.4e-05 2048 350 940 267264 44.646 28.1972 534.141 833.34 1440.46 1440.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1270 3.2e-05 1024 400 1680 466944 67.2807 26.4376 843.355 824.688 1761.98 1762.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 910 3.2e-05 4096 270 6280 441600 448.874 176.629 17158.5 5308.03 23092.5 23092.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1020 0.000256 1024 100 480 69600 4.50186 3.41405 47.0336 104.467 159.514 159.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1150 0.001024 2048 110 380 17800 1.37216 15.6581 52.3551 69.4271 69.4837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 770 6.4e-05 512 240 260 179200 21.0092 6.62672 38.3627 206.401 272.612 272.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1090 0.001024 512 340 380 13600 0.609792 0.362496 3.81299 17.8397 22.7218 22.8143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 260 0.001024 4096 62 2580 3200 2.85754 2.71034 39.0283 104.197 148.864 148.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 550 6.4e-05 512 185 440 102400 30.5926 6.63235 35.4309 206.293 279.181 279.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 780 0.000512 512 290 340 19200 2.15328 0.820032 5.64317 27.4559 36.2273 36.3553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1560 6.4e-05 2048 350 940 270400 44.6704 28.332 793.94 837.373 1704.44 1704.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1270 3.2e-05 1024 400 1680 460800 68.3948 26.5892 1227.16 824.349 2146.71 2146.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 910 3.2e-05 4096 270 6280 435200 452.067 176.605 12272.8 5350.91 18252.9 18253.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1020 0.000256 1024 100 480 68800 4.45475 3.37923 33.2191 103.817 144.969 145.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1150 0.001024 2048 110 380 17600 1.36858 11.4135 52.4068 65.232 65.2902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 770 6.4e-05 512 240 260 179200 20.9865 6.63069 27.6164 206.609 262.058 262.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1090 0.001024 512 340 380 11200 0.583616 0.337696 2.40378 15.8195 19.2418 19.3351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 260 0.001024 4096 62 2580 2400 2.78118 2.63152 22.1468 101.072 128.704 128.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 550 6.4e-05 512 185 440 102400 30.567 6.62528 25.6196 206.627 269.676 269.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 780 0.000512 512 290 340 19200 2.16912 0.827008 4.20202 26.559 33.9157 34.0467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1560 6.4e-05 2048 350 940 268800 44.3577 28.3512 562.757 834.407 1470 1470.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1270 3.2e-05 1024 400 1680 460800 68.3463 26.4708 891.918 825.305 1812.26 1812.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 910 3.2e-05 4096 270 6288 442368 447.224 176.155 12832.5 5342.37 18798.7 18799.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1020 0.000256 1024 100 480 70656 4.50531 3.41949 64.7038 104.901 177.638 177.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1150 0.001024 2048 110 384 17984 1.37802 11.4521 52.4595 65.3341 65.3937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 770 6.4e-05 512 240 264 178176 21.5683 6.70918 51.2467 208.95 288.699 288.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1090 0.001024 512 340 384 13952 0.61024 0.368512 2.93347 19.0782 23.0954 23.1913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 260 0.001024 4096 62 2592 3648 2.86368 2.72557 32.2863 104.687 142.636 142.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 550 6.4e-05 512 185 432 122880 29.1143 6.7072 30.3528 208.962 275.382 275.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 780 0.000512 512 290 360 19968 2.13302 0.83184 4.36387 27.9577 35.4427 35.5806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1560 6.4e-05 2048 350 936 271360 44.5044 28.3681 1005.14 838.028 1916.18 1916.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1270 3.2e-05 1024 400 1680 481280 67.3982 26.8763 947.879 838.095 1880.47 1880.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 910 3.2e-05 4096 270 6288 442240 449.211 176.493 13504.1 5349.47 19479.8 19480.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 1020 0.000256 1024 100 480 70720 4.50998 3.42406 36.7452 104.913 149.693 149.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1150 0.001024 2048 110 384 17960 1.37216 12.1679 52.4161 66.0012 66.0579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 770 6.4e-05 512 240 264 179200 21.6086 6.72662 30.2589 209.639 268.456 268.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1090 0.001024 512 340 384 13760 0.607424 0.3624 3.02246 18.2246 22.3148 22.4064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 260 0.001024 4096 62 2592 3600 2.87024 2.7247 33.8284 104.642 144.138 144.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 550 6.4e-05 512 185 432 122880 29.3887 6.73389 32.1583 209.649 278.175 278.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 780 0.000512 512 290 360 19200 2.14499 0.818496 4.48346 26.6695 34.2674 34.4044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1560 6.4e-05 2048 350 936 271360 44.6862 28.4411 1022.16 838.049 1933.47 1933.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1270 3.2e-05 1024 400 1680 481280 67.6095 26.946 1001.94 838.09 1934.81 1934.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 910 3.2e-05 4096 270 6288 441600 448.238 176.398 13267.4 5315.61 19208.1 19208.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 24 1020 0.000256 1024 100 480 70464 4.48829 3.41142 36.3934 104.825 149.217 149.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1150 0.001024 2048 110 384 17952 1.37088 12.0812 52.445 65.9397 65.9959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 770 6.4e-05 512 240 264 175104 21.6509 6.68554 28.6723 208.407 265.636 265.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1090 0.001024 512 340 384 13824 0.608256 0.364096 3.06032 18.1301 22.2581 22.3495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 260 0.001024 4096 62 2592 3552 2.85286 2.71722 33.1687 104.495 143.305 143.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 550 6.4e-05 512 185 432 116736 29.207 6.62547 30.4813 206.364 272.917 273.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 780 0.000512 512 290 360 19200 2.14285 0.81776 4.43261 26.3192 33.8695 33.9982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1560 6.4e-05 2048 350 936 271104 44.4511 28.3008 618.836 838.169 1529.9 1530.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1270 3.2e-05 1024 400 1680 479232 67.5874 26.8935 983.382 837.162 1915.24 1915.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 910 3.2e-05 4096 270 6288 440832 447.427 176.092 8553.74 5312.98 14490.8 14491.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 1020 0.000256 1024 100 480 70272 4.4833 3.4087 23.8461 104.898 136.737 136.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1150 0.001024 2048 110 384 17856 1.36806 7.83258 52.3171 61.5603 61.6202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 770 6.4e-05 512 240 264 172032 21.5492 6.61914 44.4958 206.413 279.298 279.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1090 0.001024 512 340 384 13440 0.609376 0.3608 2.01987 18.2541 21.3431 21.4455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 260 0.001024 4096 62 2592 3456 2.85654 2.72576 21.2948 104.765 131.713 131.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 550 6.4e-05 512 185 432 110592 29.7284 6.61923 19.0372 206.414 262.039 262.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 780 0.000512 512 290 360 18432 2.16563 0.817344 2.93389 26.3915 32.4658 32.5915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1560 6.4e-05 2048 350 936 270336 44.5404 28.3192 964.215 837.357 1874.57 1874.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1270 3.2e-05 1024 400 1680 473088 67.6829 26.7304 627.689 833.258 1555.58 1555.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 910 3.2e-05 4096 270 6288 441728 449.146 176.555 15426.6 5324.43 21377.2 21377.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1020 0.000256 1024 100 480 70560 4.49658 3.41997 42.3207 104.817 155.158 155.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1150 0.001024 2048 110 384 17976 1.37878 14.1595 52.4892 68.0707 68.1288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 770 6.4e-05 512 240 264 175616 21.8491 6.72557 33.7095 209.278 271.777 271.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1090 0.001024 512 340 384 13664 0.609152 0.362496 3.56134 18.1017 22.7342 22.8305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 260 0.001024 4096 62 2592 3584 2.86221 2.7287 39.0203 104.372 149.057 149.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 550 6.4e-05 512 185 432 114688 29.5439 6.6455 35.1249 206.884 278.443 278.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 780 0.000512 512 290 360 18816 2.16915 0.8192 5.05315 27.6174 35.8268 35.9601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1560 6.4e-05 2048 350 936 271488 44.5587 28.3411 718.138 837.798 1628.97 1629.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1270 3.2e-05 1024 400 1680 480256 67.4971 26.9271 1137.49 836.53 2068.67 2068.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 910 3.2e-05 4096 270 6288 440832 447.624 176.369 9671.21 5325.39 15621.1 15621.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 24 1020 0.000256 1024 100 480 70336 4.48992 3.41402 27.4548 104.909 140.368 140.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1150 0.001024 2048 110 384 17920 1.37443 8.9889 52.5292 62.9354 62.9907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 770 6.4e-05 512 240 264 172032 21.6659 6.64518 21.3128 207.08 256.922 257.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1090 0.001024 512 340 384 13440 0.610304 0.363424 2.30064 17.8195 21.1927 21.2866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 260 0.001024 4096 62 2592 3360 2.84848 2.70746 23.3433 104.153 133.125 133.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 550 6.4e-05 512 185 432 100352 29.933 6.56509 19.6255 202.286 258.645 258.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 780 0.000512 512 290 360 17920 2.13965 0.794624 3.25923 25.5006 31.8507 31.9764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1560 6.4e-05 2048 350 936 270592 44.4523 28.3031 456.907 837.327 1367.13 1367.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1270 3.2e-05 1024 400 1680 480256 67.2573 26.8984 720.995 841.589 1656.96 1657.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 910 3.2e-05 4096 270 6288 442368 447.338 176.089 14705.8 5312.79 20642.5 20642.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1020 0.000256 1024 100 480 70400 4.47843 3.40173 40.9616 104.687 153.628 153.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1150 0.001024 2048 110 384 17920 1.37421 13.6488 52.4071 67.4727 67.5328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 770 6.4e-05 512 240 264 176128 21.6876 6.7072 32.6375 209.127 270.373 270.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1090 0.001024 512 340 384 13824 0.60976 0.364032 3.4488 18.149 22.6691 22.7636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 260 0.001024 4096 62 2592 3584 2.86835 2.73408 37.5727 104.934 148.181 148.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 550 6.4e-05 512 185 432 122880 29.126 6.70925 35.8486 209.14 281.056 281.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 780 0.000512 512 290 360 19456 2.16074 0.828832 5.07693 27.9551 36.1738 36.3049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1560 6.4e-05 2048 350 936 271360 44.3735 28.3464 697.105 838.649 1608.61 1608.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1270 3.2e-05 1024 400 1680 479232 67.1947 26.8202 1070.23 835.923 2000.38 2000.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 910 3.2e-05 4096 270 6288 442368 447.013 176.086 9580.73 5322.81 15527.1 15527.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1020 0.000256 1024 100 480 70144 4.48333 3.40605 27.502 104.669 140.163 140.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1150 0.001024 2048 110 384 17792 1.36752 9.00464 52.1851 62.6002 62.6582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 770 6.4e-05 512 240 264 172032 22.0117 6.70691 21.6757 208.978 259.577 259.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1090 0.001024 512 340 384 13312 0.600672 0.35632 2.28438 17.8016 21.1444 21.2356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 260 0.001024 4096 62 2592 3328 2.83872 2.70131 23.3898 103.806 132.806 132.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 550 6.4e-05 512 185 432 114688 29.9036 6.69891 22.6816 209.051 268.574 268.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 780 0.000512 512 290 360 18432 2.1991 0.832096 3.41786 26.9427 33.5494 33.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1560 6.4e-05 2048 350 936 271360 44.3607 28.3859 467.179 838.02 1378.07 1378.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1270 3.2e-05 1024 400 1680 475136 67.9127 26.8212 697.051 835.228 1627.24 1627.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 910 3.2e-05 4096 270 6288 441216 449.18 176.648 16336.6 5356.47 22319.4 22319.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1020 0.000256 1024 100 480 70560 4.50586 3.43002 44.8361 104.982 157.853 157.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1150 0.001024 2048 110 384 17928 1.37264 15.0977 52.4412 68.9542 69.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 770 6.4e-05 512 240 264 175104 21.5307 6.65837 35.7481 211.876 276.099 276.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1090 0.001024 512 340 384 13536 0.610912 0.362912 3.74819 17.9959 22.8192 22.9171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 260 0.001024 4096 62 2592 3600 2.86925 2.73459 41.3859 104.883 151.948 152.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 550 6.4e-05 512 185 432 110592 29.4182 6.57664 35.9711 204.313 276.519 276.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 780 0.000512 512 290 360 18432 2.14886 0.8112 5.3168 28.1298 36.5646 36.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1560 6.4e-05 2048 350 936 271296 44.5331 28.3406 758.085 852.201 1683.29 1683.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1270 3.2e-05 1024 400 1680 479232 67.2292 26.8701 1211.31 848.768 2154.39 2154.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 910 3.2e-05 4096 270 6288 440064 450.465 177.343 11389.1 5328.95 17346.4 17346.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1020 0.000256 1024 100 480 70272 4.47939 3.40992 31.2537 104.603 143.846 143.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1150 0.001024 2048 110 384 17856 1.37123 10.666 52.3987 64.478 64.5385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 770 6.4e-05 512 240 264 165888 21.6701 6.57408 23.7817 204.177 256.416 256.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1090 0.001024 512 340 384 13248 0.60352 0.356608 2.62496 17.4332 21.1154 21.2077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 260 0.001024 4096 62 2592 3456 2.85133 2.71808 28.0946 104.403 138.139 138.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 550 6.4e-05 512 185 432 92160 29.843 6.54096 21.4015 198.101 256.124 256.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 780 0.000512 512 290 360 16128 2.15174 0.776192 3.40765 25.7187 32.2126 32.3364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1560 6.4e-05 2048 350 936 270720 44.4254 28.3178 530.921 837.73 1441.53 1441.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1270 3.2e-05 1024 400 1680 470016 67.4961 26.58 833.538 828.342 1756.17 1756.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 910 3.2e-05 4096 270 6288 441600 448.362 176.538 15575.5 5316.15 21517 21517.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1020 0.000256 1024 100 480 70400 4.46797 3.4113 42.4606 104.539 154.981 155.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1150 0.001024 2048 110 384 17920 1.37411 14.3196 52.4104 68.1482 68.2047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 770 6.4e-05 512 240 264 179200 21.576 6.72262 34.4652 209.811 272.789 272.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1090 0.001024 512 340 384 13440 0.606176 0.358848 3.46758 18.0154 22.546 22.6363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 260 0.001024 4096 62 2592 3520 2.85389 2.71853 38.1618 104.426 148.232 148.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 550 6.4e-05 512 185 432 112640 29.5496 6.62528 34.7329 206.311 277.455 277.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 780 0.000512 512 290 360 19200 2.13898 0.81776 5.25318 27.409 35.7752 35.9061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1560 6.4e-05 2048 350 936 271360 44.4004 28.338 718.532 838.03 1629.43 1629.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1270 3.2e-05 1024 400 1680 481280 67.3485 26.921 1157.65 838.027 2090.17 2090.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 910 3.2e-05 4096 270 6288 440320 449.205 176.889 11047.5 5336.35 17010.5 17010.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1020 0.000256 1024 100 480 69760 4.45453 3.45414 30.2434 104.299 142.552 142.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1150 0.001024 2048 110 384 17760 1.36397 10.3342 52.2299 63.9695 64.0288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 770 6.4e-05 512 240 264 174080 21.4195 6.61552 24.1307 206.443 258.823 258.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1090 0.001024 512 340 384 13440 0.607584 0.360448 2.57648 17.7756 21.4225 21.5163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 260 0.001024 4096 62 2592 3200 2.84208 2.71155 24.8297 104.079 134.532 134.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 550 6.4e-05 512 185 432 102400 30.527 6.61296 22.9576 206.463 266.799 266.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 780 0.000512 512 290 360 17920 2.18954 0.8192 3.66544 27.445 34.2736 34.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1560 6.4e-05 2048 350 936 271360 44.3299 28.3 515.623 838.996 1427.38 1427.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1270 3.2e-05 1024 400 1680 481280 67.1568 26.9496 827.624 838.716 1760.66 1760.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 910 3.2e-05 4096 270 6288 440832 447.065 176.086 19678.9 5324.98 25627.6 25627.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1020 0.000256 1024 100 480 70272 4.48019 3.41094 54.1794 104.78 166.951 167.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1150 0.001024 2048 110 384 17856 1.36918 18.1292 52.2609 71.8019 71.8605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 770 6.4e-05 512 240 264 172032 21.4912 6.61811 42.5457 206.164 277.031 277.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1090 0.001024 512 340 384 13440 0.606592 0.360384 4.51386 17.7545 23.3351 23.4279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 260 0.001024 4096 62 2592 3456 2.8593 2.7224 48.8388 104.643 159.137 159.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 550 6.4e-05 512 185 432 110592 29.7142 6.61558 43.6088 206.182 286.358 286.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 780 0.000512 512 290 360 18432 2.16672 0.819104 6.45971 27.4192 37.0177 37.1443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1560 6.4e-05 2048 350 936 270336 44.4486 28.2764 916.959 836.395 1826.21 1826.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1270 3.2e-05 1024 400 1680 473088 67.5833 26.7218 1441.24 832.254 2368.02 2368.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 910 3.2e-05 4096 270 6288 439296 449.424 176.706 12773.1 5330.54 18730.3 18730.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1020 0.000256 1024 100 480 69888 4.47555 3.40349 34.9456 104.513 147.44 147.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1150 0.001024 2048 110 384 17664 1.35901 11.6163 52.0621 65.0775 65.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 770 6.4e-05 512 240 264 172032 21.5349 6.61306 28.1847 206.534 263.083 263.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1090 0.001024 512 340 384 13056 0.613696 0.362112 2.90144 17.7951 21.7709 21.8681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 260 0.001024 4096 62 2592 3072 2.84976 2.71674 27.021 104.25 136.909 136.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 550 6.4e-05 512 185 432 98304 29.217 6.53517 25.7715 198.234 259.997 260.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 780 0.000512 512 290 360 15360 2.17942 0.777952 3.77283 25.041 31.9317 32.0569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1560 6.4e-05 2048 350 936 270336 44.4955 28.2846 591.23 837.812 1501.95 1502.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1270 3.2e-05 1024 400 1680 466944 67.2101 26.4438 924.015 825.125 1843.01 1843.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 910 3.2e-05 4096 270 6288 441600 448.834 176.507 19451.7 5306.37 25383.9 25384.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1020 0.000256 1024 100 480 70400 4.50909 3.42016 53.4635 104.868 166.359 166.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1150 0.001024 2048 110 384 17900 1.37674 18.0408 52.439 71.9007 71.9581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 770 6.4e-05 512 240 264 172800 21.5483 6.6353 41.9681 206.32 276.687 276.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1090 0.001024 512 340 384 13600 0.608352 0.360448 4.4937 17.7225 23.2819 23.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 260 0.001024 4096 62 2592 3600 2.87539 2.72384 49.5696 104.728 159.969 160.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 550 6.4e-05 512 185 432 115200 29.3755 6.63555 44.8544 206.227 287.327 287.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 780 0.000512 512 290 360 19200 2.14627 0.817728 6.61955 26.3301 36.0733 36.1975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1560 6.4e-05 2048 350 936 271200 44.5543 28.3778 903.261 837.087 1813.41 1813.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1270 3.2e-05 1024 400 1680 473600 67.8296 26.8227 1421.54 832.688 2349.1 2349.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 910 3.2e-05 4096 270 6288 441600 448.759 176.642 13197.7 5307.36 19131 19131.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1020 0.000256 1024 100 480 69600 4.50301 3.41546 36.0497 104.463 148.53 148.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1150 0.001024 2048 110 384 17800 1.37011 12.1324 52.4012 65.9463 66.0063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 770 6.4e-05 512 240 264 166400 22.0507 6.63306 27.5102 206.283 262.69 262.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1090 0.001024 512 340 384 13600 0.610144 0.361952 3.12586 17.7888 21.9835 22.0791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 260 0.001024 4096 62 2592 3200 2.85229 2.7136 29.5858 104.196 139.419 139.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 550 6.4e-05 512 185 432 102400 30.5972 6.62893 27.2698 206.294 271.036 271.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 780 0.000512 512 290 360 19200 2.15347 0.8216 4.75363 26.3982 34.2833 34.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1560 6.4e-05 2048 350 936 270400 44.6598 28.3627 612.89 837.445 1523.49 1523.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1270 3.2e-05 1024 400 1680 460800 68.3572 26.5021 937.753 824.36 1857.19 1857.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 910 3.2e-05 4096 270 6288 440832 447.522 176.358 19099.9 5309.07 25033.4 25033.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1020 0.000256 1024 100 480 70336 4.49325 3.41686 52.5401 104.824 165.378 165.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1150 0.001024 2048 110 384 17920 1.37626 17.6495 52.4903 71.5577 71.6165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 770 6.4e-05 512 240 264 172032 21.6563 6.64192 41.3085 206.925 276.744 276.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1090 0.001024 512 340 384 13440 0.609632 0.362496 4.43565 17.8627 23.3668 23.4622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 260 0.001024 4096 62 2592 3360 2.84432 2.7095 44.8164 104.078 154.522 154.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 550 6.4e-05 512 185 432 100352 29.9199 6.56544 38.3718 202.135 277.228 277.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 780 0.000512 512 290 360 17920 2.13504 0.796576 6.18566 26.538 35.8116 35.9383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1560 6.4e-05 2048 350 936 270592 44.4274 28.323 888.1 836.685 1797.67 1797.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1270 3.2e-05 1024 400 1680 480256 67.286 26.8964 1413.83 836.649 2344.88 2345.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 910 3.2e-05 4096 270 6288 440832 447.089 176.168 12584.2 5315.36 18523.3 18523.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1020 0.000256 1024 100 480 68992 4.45594 3.38205 34.4218 103.926 146.286 146.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1150 0.001024 2048 110 384 17696 1.36806 11.6676 52.235 65.3137 65.3739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 770 6.4e-05 512 240 264 157696 21.9576 6.56413 25.1008 202.375 256.208 256.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1090 0.001024 512 340 384 12544 0.608608 0.354048 2.7609 17.2175 21.0415 21.1333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 260 0.001024 4096 62 2592 3136 2.85706 2.72582 28.7861 104.767 139.208 139.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 550 6.4e-05 512 185 432 86016 29.3261 6.42736 22.0886 192.761 250.844 251.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 780 0.000512 512 290 360 14336 2.15658 0.751712 3.37248 24.6271 31.0643 31.1873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1560 6.4e-05 2048 350 936 270592 44.3932 28.2972 586.999 837.728 1497.55 1497.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1270 3.2e-05 1024 400 1680 473088 66.5936 26.5159 923.85 827.824 1845 1845.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 910 3.2e-05 4096 270 6288 441600 448.391 176.432 18459.6 5305.4 24390.3 24390.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1020 0.000256 1024 100 480 70080 4.49536 3.41549 50.8128 104.547 163.372 163.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1150 0.001024 2048 110 384 17880 1.37626 17.3357 52.3859 71.1399 71.1987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 770 6.4e-05 512 240 264 168960 21.8309 6.63162 39.2814 206.181 274.138 274.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1090 0.001024 512 340 384 13440 0.608736 0.361504 4.24726 16.7117 22.0289 22.1225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 260 0.001024 4096 62 2592 3360 2.85226 2.70746 44.1506 103.745 153.528 153.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 550 6.4e-05 512 185 432 107520 30.1384 6.62822 39.9812 206.189 283.178 283.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 780 0.000512 512 290 360 19200 2.14598 0.8208 6.39574 26.3391 35.8559 35.9854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1560 6.4e-05 2048 350 936 270720 44.6198 28.3722 859.446 836.931 1769.5 1769.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1270 3.2e-05 1024 400 1680 476160 67.8145 27.5883 1369.45 834.313 2299.4 2299.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 910 3.2e-05 4096 270 6288 437760 449.126 176.599 11782 5318.06 17726.3 17726.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1020 0.000256 1024 100 480 70080 4.4913 3.41226 33.0125 104.735 145.752 145.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1150 0.001024 2048 110 384 17760 1.36925 11.1991 52.4031 65.014 65.0735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 770 6.4e-05 512 240 264 168960 21.776 6.62621 25.6204 206.312 260.548 260.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1090 0.001024 512 340 384 13440 0.60992 0.361888 2.8233 17.8167 21.7105 21.8023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 260 0.001024 4096 62 2592 3360 2.8505 2.71616 29.4915 104.409 139.538 139.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 550 6.4e-05 512 185 432 92160 31.4122 6.62614 22.5775 206.322 267.175 267.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 780 0.000512 512 290 360 19200 2.15389 0.823296 4.42326 27.4748 35.028 35.1579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1560 6.4e-05 2048 350 936 268800 44.5752 28.5435 550.304 834.904 1458.47 1458.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1270 3.2e-05 1024 400 1680 460800 68.2685 26.4722 852.569 824.374 1771.9 1772.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 910 3.2e-05 4096 270 6288 442368 447.127 176.101 17675 5325.88 23624.6 23625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1020 0.000256 1024 100 480 70144 4.48493 3.40915 48.7114 104.656 161.361 161.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1150 0.001024 2048 110 384 17792 1.36765 16.2447 52.1785 69.8336 69.8932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 770 6.4e-05 512 240 264 172032 22.0208 6.7079 38.1307 208.946 276.024 276.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1090 0.001024 512 340 384 13312 0.604768 0.35664 4.0879 17.8422 22.9917 23.0856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 260 0.001024 4096 62 2592 3328 2.84349 2.70746 41.7355 103.789 151.149 151.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 550 6.4e-05 512 185 432 114688 29.9153 6.7031 40.4856 208.958 286.3 286.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 780 0.000512 512 290 360 18432 2.19866 0.831488 5.93152 28.0116 37.1301 37.2566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1560 6.4e-05 2048 350 936 271360 44.3779 28.3095 823.344 837.902 1734.07 1734.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1270 3.2e-05 1024 400 1680 475136 67.9569 26.8213 1301.23 835.102 2231.32 2231.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 910 3.2e-05 4096 270 6288 438272 449.956 176.794 11918.1 5340.39 17885.7 17886.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1020 0.000256 1024 100 480 69632 4.4993 3.40992 32.5245 104.845 145.379 145.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1150 0.001024 2048 110 384 17664 1.36058 11.0899 52.1883 64.6835 64.7414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 770 6.4e-05 512 240 264 163840 22.6216 6.70749 24.788 209.056 263.392 263.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1090 0.001024 512 340 384 12288 0.597984 0.352 2.67469 16.4947 20.2194 20.3121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 260 0.001024 4096 62 2592 3072 2.82227 2.68566 26.6143 103.123 135.319 135.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 550 6.4e-05 512 185 432 98304 29.2522 6.53722 24.216 198.083 258.333 258.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 780 0.000512 512 290 360 16384 2.15347 0.779424 3.6745 25.0611 31.8224 31.9487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1560 6.4e-05 2048 350 936 270336 44.253 28.2515 556.624 835.609 1464.87 1464.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1270 3.2e-05 1024 400 1680 475136 67.9075 26.8296 882.539 835.383 1812.87 1813.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 910 3.2e-05 4096 270 6300 442368 447.058 176.069 14499 5307.43 20430.1 20430.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1020 0.000256 1024 100 500 70400 4.50733 3.41811 76.1083 104.886 189.027 189.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1150 0.001024 2048 110 375 18016 1.37421 12.7519 52.4412 66.6079 66.6679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 770 6.4e-05 512 240 250 186368 20.9137 6.7079 60.4063 209.017 297.261 297.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1090 0.001024 512 340 375 14080 0.605696 0.36528 3.25181 18.6023 22.9315 23.0277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 260 0.001024 4096 62 2600 3520 2.85472 2.72384 35.6338 104.672 145.955 146.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 550 6.4e-05 512 185 450 114688 29.8791 6.70925 33.7146 208.93 279.478 279.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 780 0.000512 512 290 350 19456 2.1575 0.832576 4.6121 28.021 35.7799 35.9143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1560 6.4e-05 2048 350 950 272128 44.3104 28.2847 1130.25 837.782 2040.76 2040.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1270 3.2e-05 1024 400 1700 479232 67.6978 26.8791 1082.52 837.858 2015.18 2015.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 910 3.2e-05 4096 270 6300 442240 449.377 176.492 13021.5 5359.75 19007.7 19008.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 1020 0.000256 1024 100 500 70400 4.51379 3.43232 36.7691 105.9 150.72 150.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1150 0.001024 2048 110 375 18000 1.37517 11.5963 52.9183 65.9332 65.9924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 770 6.4e-05 512 240 250 186880 21.0105 6.72566 29.6306 211.658 269.247 269.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1090 0.001024 512 340 375 14080 0.607872 0.362656 2.892 18.3212 22.2825 22.3785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 260 0.001024 4096 62 2600 3520 2.86704 2.72995 32.1304 105.633 143.432 143.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 550 6.4e-05 512 185 450 112640 30.3335 6.72973 29.7968 211.631 278.731 278.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 780 0.000512 512 290 350 19200 2.14278 0.817152 4.14803 26.9903 34.2558 34.3932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1560 6.4e-05 2048 350 950 272000 44.6176 28.4002 998.449 845.883 1917.48 1917.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1270 3.2e-05 1024 400 1700 478720 68.0224 27.052 968.83 845.904 1910.03 1910.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 910 3.2e-05 4096 270 6300 441600 448.621 176.727 8378.56 5334.07 14338.5 14338.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1020 0.000256 1024 100 500 70080 4.50915 3.41197 66.2566 104.617 178.899 178.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1150 0.001024 2048 110 375 17920 1.368 7.56688 52.3631 61.3395 61.3994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 770 6.4e-05 512 240 250 184320 21.2612 6.71949 50.5833 209.835 288.616 288.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1090 0.001024 512 340 375 13760 0.602496 0.362432 1.90262 18.7776 21.7488 21.8412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 260 0.001024 4096 62 2600 3360 2.85318 2.7177 20.1651 104.506 130.318 130.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 550 6.4e-05 512 185 450 102400 30.5444 6.62323 17.8283 206.408 261.647 261.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 780 0.000512 512 290 350 19200 2.14714 0.8192 2.82077 26.3427 32.2884 32.4219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1560 6.4e-05 2048 350 950 272000 44.4202 28.3508 930.553 838.789 1842.25 1842.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1270 3.2e-05 1024 400 1700 476160 68.1824 26.9176 622.306 838.724 1556.35 1556.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 910 3.2e-05 4096 270 6300 441600 448.289 176.398 13835.1 5328.53 19788.8 19789.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 25 1020 0.000256 1024 100 500 70272 4.49466 3.41203 39.1778 104.712 151.897 151.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1150 0.001024 2048 110 375 18000 1.37389 12.3255 52.4273 66.1703 66.2295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 770 6.4e-05 512 240 250 184320 20.9471 6.68806 30.2458 208.342 266.44 266.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1090 0.001024 512 340 375 14016 0.605888 0.363552 3.1096 16.9144 21.0871 21.1825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 260 0.001024 4096 62 2600 3456 2.85478 2.71603 33.5247 104.391 143.557 143.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 550 6.4e-05 512 185 450 110592 29.7313 6.62688 31.0507 206.152 273.797 273.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 780 0.000512 512 290 350 19200 2.13955 0.8208 4.41296 26.2916 33.8227 33.9489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1560 6.4e-05 2048 350 950 271872 44.3287 28.3236 646.749 837.303 1556.83 1556.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1270 3.2e-05 1024 400 1700 479232 67.6032 26.8891 1031.73 836.326 1962.77 1962.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 910 3.2e-05 4096 270 6300 440832 447.179 176.191 8937.16 5327.01 14888.1 14888.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 1020 0.000256 1024 100 500 70272 4.48669 3.41034 25.6876 104.808 138.491 138.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1150 0.001024 2048 110 375 17952 1.37216 8.06662 52.4353 61.9152 61.9766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 770 6.4e-05 512 240 250 178176 21.0604 6.61958 43.7823 206.29 277.976 278.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1090 0.001024 512 340 375 13824 0.60448 0.361472 2.06333 18.2094 21.3413 21.4467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 260 0.001024 4096 62 2600 3456 2.85696 2.72883 22.1102 104.669 132.439 132.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 550 6.4e-05 512 185 450 110592 29.7058 6.61715 20.4913 206.232 263.285 263.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 780 0.000512 512 290 350 18432 2.16915 0.818752 2.88755 26.3324 32.3624 32.4918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1560 6.4e-05 2048 350 950 271104 44.4021 28.3136 979.999 836.687 1889.53 1889.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1270 3.2e-05 1024 400 1700 473088 67.6708 26.9701 659.689 832.564 1587.11 1587.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 910 3.2e-05 4096 270 6300 441728 449.073 176.571 14839 5330.8 20796 20796.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1020 0.000256 1024 100 500 70112 4.50406 3.41811 41.9097 104.755 154.687 154.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1150 0.001024 2048 110 375 17976 1.37421 13.343 52.3989 67.1613 67.2168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 770 6.4e-05 512 240 250 186368 21.027 6.72701 33.5279 209.296 270.79 270.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1090 0.001024 512 340 375 13888 0.602752 0.36112 3.35504 18.1099 22.5304 22.6239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 260 0.001024 4096 62 2600 3472 2.85971 2.7287 35.9446 104.375 145.981 146.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 550 6.4e-05 512 185 450 107520 30.2176 6.6465 32.9279 206.905 276.94 277.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 780 0.000512 512 290 350 18816 2.16941 0.819136 4.69194 27.478 35.3111 35.4426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1560 6.4e-05 2048 350 950 271936 44.4556 28.3382 698.18 837.761 1608.87 1609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1270 3.2e-05 1024 400 1700 476672 68.1808 26.9251 1093.89 836.633 2025.84 2026.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 910 3.2e-05 4096 270 6300 440832 447.709 176.395 9332.84 5311.57 15269 15269.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 25 1020 0.000256 1024 100 500 69888 4.50445 3.41654 27.4295 104.896 140.346 140.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1150 0.001024 2048 110 375 17920 1.37155 8.53869 52.4268 62.3787 62.4356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 770 6.4e-05 512 240 250 179200 21.073 6.64371 20.9244 207.128 255.985 256.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1090 0.001024 512 340 375 13888 0.605408 0.362496 2.18234 17.8796 21.1271 21.2193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 260 0.001024 4096 62 2600 3360 2.84694 2.7095 22.4559 104.143 132.229 132.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 550 6.4e-05 512 185 450 100352 29.9165 6.56982 19.6948 202.255 258.674 258.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 780 0.000512 512 290 350 17920 2.13974 0.79504 2.99293 26.5511 32.6418 32.7656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1560 6.4e-05 2048 350 950 271488 44.2963 28.3309 444.353 837.333 1354.44 1354.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1270 3.2e-05 1024 400 1700 473088 68.3145 26.8993 690.949 837.246 1623.62 1623.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 910 3.2e-05 4096 270 6300 442368 447.388 176.101 15265.9 5312.96 21202.8 21203.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1020 0.000256 1024 100 500 70144 4.47955 3.40787 43.8836 104.685 156.553 156.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1150 0.001024 2048 110 375 17984 1.37539 13.8033 52.4886 67.71 67.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 770 6.4e-05 512 240 250 184320 21.0278 6.70531 34.3757 209.133 271.456 271.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1090 0.001024 512 340 375 14080 0.608544 0.363136 3.48768 13.2524 17.8104 17.9029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 260 0.001024 4096 62 2600 3456 2.86394 2.7385 37.3791 104.937 147.992 148.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 550 6.4e-05 512 185 450 114688 29.8963 6.70362 36.2824 209.15 282.271 282.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 780 0.000512 512 290 350 19456 2.16048 0.832832 4.98653 27.9593 36.0924 36.2186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1560 6.4e-05 2048 350 950 271872 44.2665 28.3196 720.777 838.664 1632.16 1632.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1270 3.2e-05 1024 400 1700 475136 67.923 26.8247 1124.16 835.967 2055.09 2055.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 910 3.2e-05 4096 270 6300 442368 447.254 176.221 10005.2 5308.88 15938 15938.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1020 0.000256 1024 100 500 70144 4.48032 3.40989 29.4951 104.685 142.171 142.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1150 0.001024 2048 110 375 17920 1.37011 9.1497 52.4434 63.0036 63.0638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 770 6.4e-05 512 240 250 180224 21.3518 6.70906 22.7101 209.008 259.997 260.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1090 0.001024 512 340 375 13312 0.600032 0.356384 2.2744 16.7549 20.0847 20.1768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 260 0.001024 4096 62 2600 3072 2.84096 2.7064 22.4012 103.834 131.855 131.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 550 6.4e-05 512 185 450 114688 29.9235 6.7064 24.437 209.09 270.396 270.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 780 0.000512 512 290 350 18432 2.2009 0.833184 3.37574 26.9796 33.5457 33.6707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1560 6.4e-05 2048 350 950 271360 44.3708 28.2803 482.843 838.136 1393.77 1393.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1270 3.2e-05 1024 400 1700 475136 67.9173 26.8253 729.277 835.351 1659.59 1659.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 910 3.2e-05 4096 270 6300 441216 449.176 176.66 16423.1 5315.38 22364.8 22365.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1020 0.000256 1024 100 500 70272 4.51334 3.4241 46.4394 104.891 159.366 159.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1150 0.001024 2048 110 375 18000 1.37626 14.8726 52.4986 68.7914 68.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 770 6.4e-05 512 240 250 184320 20.8176 6.66234 36.2868 207.362 271.338 271.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1090 0.001024 512 340 375 13824 0.606496 0.360448 3.67606 17.8087 22.5524 22.6467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 260 0.001024 4096 62 2600 3456 2.87299 2.72592 39.7003 104.797 150.17 150.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 550 6.4e-05 512 185 450 101376 30.2778 6.57635 34.2911 204.231 275.614 275.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 780 0.000512 512 290 350 18432 2.15078 0.808288 5.07315 26.9509 35.1394 35.2687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1560 6.4e-05 2048 350 950 271872 44.4213 28.347 760.855 837.537 1671.3 1671.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1270 3.2e-05 1024 400 1700 474624 68.1117 26.8696 1214.12 834.47 2143.78 2143.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 910 3.2e-05 4096 270 6300 440064 450.495 177.373 11700.3 5328.83 17657.6 17658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1020 0.000256 1024 100 500 69696 4.49741 3.41402 33.0544 104.606 145.676 145.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1150 0.001024 2048 110 375 17856 1.36602 10.6524 52.3081 64.3697 64.4317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 770 6.4e-05 512 240 250 175104 20.9576 6.57872 25.1317 204.241 257.128 257.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1090 0.001024 512 340 375 13248 0.606784 0.358752 2.67811 17.4793 21.2205 21.3135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 260 0.001024 4096 62 2600 3168 2.8601 2.71981 25.9972 104.406 136.059 136.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 550 6.4e-05 512 185 450 92160 29.8527 6.54336 22.7003 198.194 257.526 257.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 780 0.000512 512 290 350 16128 2.15037 0.776416 3.39475 25.6964 32.1716 32.3066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1560 6.4e-05 2048 350 950 271872 44.268 28.3456 548.268 837.71 1458.73 1458.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1270 3.2e-05 1024 400 1700 470016 67.5039 26.5847 862.328 828.381 1785.03 1785.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 910 3.2e-05 4096 270 6300 441600 448.391 176.728 15898 5316.35 21840 21840.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1020 0.000256 1024 100 500 70080 4.48096 3.40787 45.2011 104.538 157.73 157.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1150 0.001024 2048 110 375 17920 1.3744 14.4384 52.3162 68.173 68.2312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 770 6.4e-05 512 240 250 184320 21.1887 6.71949 35.3531 209.666 273.132 273.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1090 0.001024 512 340 375 13760 0.604064 0.359424 3.49517 18.0142 22.5671 22.6611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 260 0.001024 4096 62 2600 3360 2.84979 2.7177 37.9228 104.427 147.986 148.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 550 6.4e-05 512 185 450 102400 30.552 6.62842 33.5834 206.249 277.249 277.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 780 0.000512 512 290 350 19200 2.14256 0.81616 5.16454 27.377 35.6529 35.7799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1560 6.4e-05 2048 350 950 272000 44.3027 28.3849 740.193 838.017 1651.04 1651.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1270 3.2e-05 1024 400 1700 476160 68.051 26.9384 1181.08 838.052 2114.34 2114.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 910 3.2e-05 4096 270 6300 440320 450.421 177.103 11098.1 5330.89 17057 17057.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1020 0.000256 1024 100 500 69760 4.45958 3.40045 31.6244 104.195 143.781 143.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1150 0.001024 2048 110 375 17760 1.36192 10.107 52.0907 63.6012 63.6603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 770 6.4e-05 512 240 250 174080 21.3845 6.62067 23.6698 206.36 258.245 258.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1090 0.001024 512 340 375 13440 0.608192 0.361184 2.49926 18.8509 22.4172 22.5115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 260 0.001024 4096 62 2600 3200 2.84182 2.71197 25.6551 103.979 135.259 135.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 550 6.4e-05 512 185 450 102400 30.508 6.61837 24.0245 206.27 267.657 267.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 780 0.000512 512 290 350 17920 2.18893 0.819104 3.59053 26.3687 33.1267 33.2531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1560 6.4e-05 2048 350 950 271360 44.3503 28.5078 520.421 838.126 1431.53 1431.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1270 3.2e-05 1024 400 1700 471040 68.7692 26.8799 820.867 838.003 1754.73 1754.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 910 3.2e-05 4096 270 6300 440832 446.963 176.179 19247.5 5326.78 25197.9 25198.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1020 0.000256 1024 100 500 70272 4.48042 3.40992 55.0369 104.815 167.841 167.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1150 0.001024 2048 110 375 17952 1.37459 17.5002 52.4437 71.3625 71.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 770 6.4e-05 512 240 250 178176 21.0229 6.61328 42.093 206.238 276.181 276.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1090 0.001024 512 340 375 13824 0.605664 0.362048 4.37878 16.7033 22.1485 22.2396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 260 0.001024 4096 62 2600 3456 2.85949 2.72496 47.7755 104.685 158.116 158.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 550 6.4e-05 512 185 450 110592 29.7267 6.61488 44.4354 206.253 287.271 287.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 780 0.000512 512 290 350 18432 2.16822 0.81904 6.06307 25.9904 35.1966 35.3223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1560 6.4e-05 2048 350 950 271104 44.2574 28.2761 899.219 836.704 1808.59 1808.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1270 3.2e-05 1024 400 1700 473088 67.5769 26.7268 1423.06 832.573 2350.16 2350.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 910 3.2e-05 4096 270 6300 439296 450.889 176.806 12935.5 5349.29 18913 18913.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1020 0.000256 1024 100 500 69888 4.47046 3.40506 36.8829 104.512 149.37 149.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1150 0.001024 2048 110 375 17856 1.3695 11.7572 52.483 65.6521 65.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 770 6.4e-05 512 240 250 172032 21.528 6.61702 27.4247 206.466 262.246 262.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1090 0.001024 512 340 375 13824 0.607648 0.360352 3.01165 17.797 21.8788 21.9709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 260 0.001024 4096 62 2600 3072 2.84147 2.71565 27.4638 104.255 137.348 137.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 550 6.4e-05 512 185 450 98304 29.2272 6.53386 26.9159 198.292 261.215 261.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 780 0.000512 512 290 350 15360 2.18186 0.776192 3.64522 25.7988 32.5624 32.6902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1560 6.4e-05 2048 350 950 270336 44.5029 28.2735 604.495 837.604 1515.01 1515.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1270 3.2e-05 1024 400 1700 466944 67.2141 27.744 944.956 825.077 1865.21 1865.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 910 3.2e-05 4096 270 6300 441600 448.652 176.516 19408.5 5328.27 25362.4 25362.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1020 0.000256 1024 100 500 70000 4.52349 3.42243 55.0302 104.96 168.035 168.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1150 0.001024 2048 110 375 17900 1.37002 17.4346 52.3507 71.199 71.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 770 6.4e-05 512 240 250 179200 21.011 6.76307 42.2945 206.496 276.781 276.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1090 0.001024 512 340 375 13600 0.608768 0.362496 4.32269 17.7333 23.128 23.2264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 260 0.001024 4096 62 2600 3400 2.87386 2.72579 45.652 104.821 156.145 156.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 550 6.4e-05 512 185 450 102400 30.5536 6.63757 41.3966 206.401 285.223 285.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 780 0.000512 512 290 350 19200 2.14531 0.817152 6.33056 27.4023 36.8525 36.9883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1560 6.4e-05 2048 350 950 271200 44.5659 28.3901 900.959 837.797 1811.85 1811.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1270 3.2e-05 1024 400 1700 473600 67.8104 26.8194 1420.11 833.479 2348.44 2348.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 910 3.2e-05 4096 270 6300 441600 448.775 176.641 13000.3 5333.79 18960 18960.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1020 0.000256 1024 100 500 69600 4.50486 3.41197 36.695 104.468 149.177 149.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1150 0.001024 2048 110 375 17800 1.36611 11.7401 52.3077 65.4575 65.5155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 770 6.4e-05 512 240 250 179200 21.0084 6.62698 28.6026 206.28 262.731 262.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1090 0.001024 512 340 375 13600 0.612544 0.362112 2.92246 18.8418 22.8383 22.9329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 260 0.001024 4096 62 2600 3200 2.85792 2.7177 29.2003 104.198 139.045 139.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 550 6.4e-05 512 185 450 102400 30.591 6.62813 27.9186 206.295 271.673 271.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 780 0.000512 512 290 350 19200 2.15386 0.819776 4.47126 27.4556 35.055 35.1837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1560 6.4e-05 2048 350 950 270400 44.6677 28.3545 603.144 837.449 1513.75 1513.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1270 3.2e-05 1024 400 1700 460800 68.3943 26.5008 923.064 824.349 1842.52 1842.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 910 3.2e-05 4096 270 6300 440832 447.596 176.39 18667.7 5327.17 24619.4 24619.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1020 0.000256 1024 100 500 69888 4.50378 3.41798 53.0676 104.834 165.927 166.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1150 0.001024 2048 110 375 17920 1.3703 16.9231 52.4001 70.7392 70.7995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 770 6.4e-05 512 240 250 179200 21.0934 6.64602 40.8918 206.934 275.79 275.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1090 0.001024 512 340 375 13888 0.607712 0.362496 4.29824 18.8942 24.2609 24.3587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 260 0.001024 4096 62 2600 3360 2.84422 2.71546 44.2459 104.081 153.957 154.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 550 6.4e-05 512 185 450 100352 29.9436 6.56688 39.4563 202.148 278.352 278.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 780 0.000512 512 290 350 17920 2.13597 0.796896 5.74186 26.565 35.3939 35.5246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1560 6.4e-05 2048 350 950 271488 44.3129 28.322 877.529 836.741 1787.04 1787.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1270 3.2e-05 1024 400 1700 473088 68.3087 26.9087 1390.38 836.693 2322.51 2322.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 910 3.2e-05 4096 270 6300 440832 446.999 176.153 12190.8 5333 18147.5 18147.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1020 0.000256 1024 100 500 68992 4.44474 3.3863 34.6118 103.862 146.406 146.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1150 0.001024 2048 110 375 17696 1.35987 11.119 52.1385 64.6591 64.7188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 770 6.4e-05 512 240 250 172032 20.811 6.56589 25.8934 202.434 255.912 256.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1090 0.001024 512 340 375 13440 0.5976 0.35664 2.7935 17.2594 21.1065 21.2003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 260 0.001024 4096 62 2600 3136 2.85901 2.72829 28.3454 104.77 138.774 138.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 550 6.4e-05 512 185 450 86016 29.3281 6.43789 22.3121 192.758 251.081 251.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 780 0.000512 512 290 350 14336 2.15414 0.75424 3.2791 24.6262 30.974 31.0968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1560 6.4e-05 2048 350 950 270592 44.3932 28.2944 570.927 837.837 1481.59 1481.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1270 3.2e-05 1024 400 1700 458752 68.7737 26.5172 877.639 827.818 1800.97 1801.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 910 3.2e-05 4096 270 6300 441600 448.837 176.606 18068.8 5309.73 24004.5 24004.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1020 0.000256 1024 100 500 70080 4.50208 3.4161 51.6414 104.651 164.309 164.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1150 0.001024 2048 110 375 17880 1.37216 16.2317 52.3493 69.9936 70.0533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 770 6.4e-05 512 240 250 176640 21.2198 6.636 39.0482 206.482 273.598 273.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1090 0.001024 512 340 375 13920 0.60704 0.359936 4.19184 16.6916 21.9501 22.0426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 260 0.001024 4096 62 2600 3120 2.85286 2.69939 39.7622 103.84 149.224 149.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 550 6.4e-05 512 185 450 107520 30.1312 6.62733 40.6579 206.389 284.049 284.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 780 0.000512 512 290 350 19200 2.15533 0.822528 5.92515 26.3633 35.4182 35.5426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1560 6.4e-05 2048 350 950 271680 44.3978 28.538 847.965 837.83 1758.86 1758.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1270 3.2e-05 1024 400 1700 476160 67.7579 26.8739 1346.11 835.129 2276.08 2276.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 910 3.2e-05 4096 270 6300 437760 450.445 176.725 11959.5 5319.57 17906.7 17907.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1020 0.000256 1024 100 500 70080 4.49315 3.41328 34.7863 104.843 147.635 147.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1150 0.001024 2048 110 375 17760 1.37309 11.0702 52.3142 64.8014 64.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 770 6.4e-05 512 240 250 168960 21.7901 6.62528 25.2191 206.338 260.192 260.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1090 0.001024 512 340 375 13440 0.612064 0.364544 2.78461 17.8206 21.6815 21.7786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 260 0.001024 4096 62 2600 2880 2.84598 2.72179 25.1314 104.423 135.196 135.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 550 6.4e-05 512 185 450 92160 31.4263 6.62733 23.7437 206.368 268.411 268.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 780 0.000512 512 290 350 19200 2.15325 0.822592 4.25549 26.4322 33.8192 33.9517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1560 6.4e-05 2048 350 950 270720 44.1925 28.3231 562.652 835.022 1470.33 1470.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1270 3.2e-05 1024 400 1700 460800 68.263 26.4724 868.52 824.422 1787.9 1788.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 910 3.2e-05 4096 270 6300 442368 447.29 176.219 17379.6 5313.37 23317 23317.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1020 0.000256 1024 100 500 70144 4.48867 3.40899 49.5131 104.759 162.269 162.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1150 0.001024 2048 110 375 17920 1.37485 15.5244 52.4803 69.4247 69.4819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 770 6.4e-05 512 240 250 180224 21.3655 6.7033 38.1458 209.267 275.697 275.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1090 0.001024 512 340 375 13312 0.599584 0.355616 3.84096 18.8662 23.761 23.8539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 260 0.001024 4096 62 2600 3072 2.84058 2.70582 37.6283 103.892 147.141 147.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 550 6.4e-05 512 185 450 114688 29.912 6.70515 41.5685 209.228 287.652 287.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 780 0.000512 512 290 350 18432 2.19805 0.830144 5.61318 26.977 35.7735 35.8994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1560 6.4e-05 2048 350 950 271360 44.3614 28.3298 807.391 838.724 1718.95 1719.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1270 3.2e-05 1024 400 1700 475136 67.9277 26.818 1278.92 835.935 2209.82 2209.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 910 3.2e-05 4096 270 6300 438272 450.001 176.783 12292.3 5325.52 18245.1 18245.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1020 0.000256 1024 100 500 69632 4.49894 3.41274 34.5888 104.991 147.597 147.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1150 0.001024 2048 110 375 17664 1.3624 11.264 52.1331 64.8016 64.8581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 770 6.4e-05 512 240 250 180224 21.382 6.70941 27.2342 209.238 264.781 264.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1090 0.001024 512 340 375 12288 0.600064 0.350208 2.61776 17.554 21.2182 21.3115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 260 0.001024 4096 62 2600 2560 2.82442 2.69293 22.6504 103.206 131.45 131.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 550 6.4e-05 512 185 450 98304 29.2443 6.54102 25.6045 198.262 259.89 260.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 780 0.000512 512 290 350 16384 2.148 0.780672 3.71936 25.0812 31.8886 32.0137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1560 6.4e-05 2048 350 950 270336 44.2714 28.329 573.366 836.33 1482.43 1482.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1270 3.2e-05 1024 400 1700 475136 67.9602 26.828 908.585 836.011 1839.6 1839.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 910 3.2e-05 4096 270 6304 440832 448.719 176.685 12625.8 5322.87 18574.6 18575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1020 0.000256 1024 100 480 70400 4.51469 3.41642 56.3866 104.883 169.31 169.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1150 0.001024 2048 110 384 17984 1.37216 11.4729 52.4452 65.3313 65.3904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 770 6.4e-05 512 240 256 167936 22.3479 6.71085 40.4542 208.913 278.636 278.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1090 0.001024 512 340 384 14208 0.609696 0.365952 2.95082 18.6278 22.6515 22.7553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 260 0.001024 4096 62 2592 3520 2.85994 2.73011 31.1673 104.665 141.495 141.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 550 6.4e-05 512 185 448 122880 29.1209 6.70515 30.9247 208.92 275.914 276.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 780 0.000512 512 290 352 20480 2.11875 0.829152 4.35507 28.0309 35.4886 35.6188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1560 6.4e-05 2048 350 960 270592 44.5933 28.2996 961.031 837.755 1871.81 1871.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1270 3.2e-05 1024 400 1696 479232 67.6856 26.8764 940.745 837.825 1873.35 1873.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 910 3.2e-05 4096 270 6304 440320 450.456 177.06 8123.48 5353.28 14104.8 14105.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1020 0.000256 1024 100 480 70144 4.50723 3.40742 60.3542 104.768 173.142 173.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1150 0.001024 2048 110 384 17920 1.37104 7.53869 52.4095 61.364 61.4236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 770 6.4e-05 512 240 256 167936 22.3816 6.7072 45.5811 209.135 284.019 284.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1090 0.001024 512 340 384 14080 0.610656 0.367744 1.96762 18.8755 21.9276 22.0219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 260 0.001024 4096 62 2592 3456 2.86608 2.73229 20.1457 104.934 130.753 130.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 550 6.4e-05 512 185 448 122880 29.1317 6.7072 24.998 209.149 270.229 270.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 780 0.000512 512 290 352 20480 2.12758 0.830848 2.9625 27.9617 34.0366 34.1668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1560 6.4e-05 2048 350 960 270336 44.7442 28.3015 1004.25 838.654 1916.08 1916.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1270 3.2e-05 1024 400 1696 475136 67.9757 26.8274 599.997 836.099 1531.12 1531.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 910 3.2e-05 4096 270 6304 440960 450.425 177.027 12945.1 5340.32 18913.4 18913.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 1020 0.000256 1024 100 480 70400 4.50579 3.42426 35.4004 104.999 148.432 148.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1150 0.001024 2048 110 384 17960 1.37158 11.7782 52.4042 65.5947 65.6548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 770 6.4e-05 512 240 256 168960 22.3837 6.73178 26.638 209.702 265.67 265.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1090 0.001024 512 340 384 14080 0.605248 0.363744 2.97757 18.0908 22.1387 22.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 260 0.001024 4096 62 2592 3520 2.86726 2.7215 31.8102 104.632 142.105 142.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 550 6.4e-05 512 185 448 122880 29.3916 6.72998 31.9656 209.626 277.947 278.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 780 0.000512 512 290 352 19840 2.11718 0.818944 4.3289 27.7035 35.1272 35.2531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1560 6.4e-05 2048 350 960 270400 44.7754 28.3935 1007.77 837.818 1918.89 1919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1270 3.2e-05 1024 400 1696 478720 67.9174 26.9456 961.348 837.856 1894.28 1894.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 910 3.2e-05 4096 270 6304 440320 450.685 177.36 8326.97 5349.37 14304.9 14305.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1020 0.000256 1024 100 480 70080 4.47091 3.40554 23.3344 104.538 135.85 135.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1150 0.001024 2048 110 384 17920 1.37011 7.66157 52.4083 61.4844 61.5429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 770 6.4e-05 512 240 256 168960 22.4091 6.72154 39.9098 209.656 278.915 279.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1090 0.001024 512 340 384 13760 0.606432 0.360384 1.99677 18.5841 21.6468 21.7476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 260 0.001024 4096 62 2592 3360 2.85696 2.7177 20.2107 104.426 130.282 130.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 550 6.4e-05 512 185 448 112640 29.5437 6.62381 19.1694 206.241 261.815 261.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 780 0.000512 512 290 352 19200 2.1375 0.816288 2.90266 27.425 33.435 33.5632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1560 6.4e-05 2048 350 960 270080 44.7231 28.3525 938.892 838.013 1850.11 1850.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1270 3.2e-05 1024 400 1696 476160 68.1588 26.9235 617.235 838.068 1550.6 1550.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 910 3.2e-05 4096 270 6304 440832 449.038 176.79 13997.5 5324.55 19948.4 19948.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1020 0.000256 1024 100 480 70272 4.48806 3.41462 38.0127 104.955 150.973 151.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1150 0.001024 2048 110 384 17952 1.36851 12.7078 52.4482 66.5691 66.6255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 770 6.4e-05 512 240 256 165888 22.3496 6.68672 28.482 208.41 266.14 266.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1090 0.001024 512 340 384 14016 0.605376 0.362016 3.26272 19.0284 23.3573 23.4435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 260 0.001024 4096 62 2592 3456 2.85245 2.71552 34.412 104.497 144.549 144.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 550 6.4e-05 512 185 448 116736 29.2288 6.624 33.3135 206.428 275.831 276.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 780 0.000512 512 290 352 19968 2.10019 0.818688 4.80854 26.3781 34.2595 34.3839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1560 6.4e-05 2048 350 960 270336 44.5535 28.3435 663.313 838.178 1574.51 1574.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1270 3.2e-05 1024 400 1696 479232 67.5124 26.9011 1035.94 837.204 1967.77 1967.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 910 3.2e-05 4096 270 6304 439296 449.436 176.935 8888.01 5329.36 14844.3 14844.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 1020 0.000256 1024 100 480 70272 4.48093 3.41229 25.455 104.87 138.319 138.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1150 0.001024 2048 110 384 17856 1.3672 8.2751 52.3002 61.9829 62.0416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 770 6.4e-05 512 240 256 159744 22.4204 6.61709 18.1064 211.355 258.718 258.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1090 0.001024 512 340 384 13824 0.603616 0.362208 2.18259 17.7849 21.0298 21.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 260 0.001024 4096 62 2592 3456 2.85901 2.72554 22.3391 104.733 132.732 132.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 550 6.4e-05 512 185 448 110592 29.7063 6.61478 20.6902 206.348 263.6 263.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 780 0.000512 512 290 352 19968 2.10899 0.8192 3.27949 26.3438 32.7094 32.8333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1560 6.4e-05 2048 350 960 269568 44.7111 28.3009 1019.94 848.406 1941.49 1941.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1270 3.2e-05 1024 400 1696 473088 67.6128 26.7307 661.9 855.204 1611.67 1611.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 910 3.2e-05 4096 270 6304 440832 450.586 177.149 13710.1 5344.66 19682.9 19683.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1020 0.000256 1024 100 480 70112 4.5081 3.41402 37.7135 104.843 150.581 150.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1150 0.001024 2048 110 384 17976 1.37421 12.6448 52.5369 66.5996 66.6571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 770 6.4e-05 512 240 256 168448 22.3933 6.72838 28.5261 209.56 267.419 267.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1090 0.001024 512 340 384 13888 0.605216 0.361632 3.14058 18.0184 22.2224 22.3155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 260 0.001024 4096 62 2592 3472 2.85901 2.71414 33.5503 104.464 143.657 143.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 550 6.4e-05 512 185 448 121856 28.8672 6.64714 33.6747 207.078 276.505 276.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 780 0.000512 512 290 352 19712 2.13123 0.818848 4.5943 26.4846 34.1838 34.3086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1560 6.4e-05 2048 350 960 270144 44.776 28.3317 651.465 838.469 1563.17 1563.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1270 3.2e-05 1024 400 1696 476672 68.1219 26.9267 1018.91 837.295 1951.47 1951.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 910 3.2e-05 4096 270 6304 439040 450.693 177.194 8772.33 5326.1 14726.8 14727.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1020 0.000256 1024 100 480 69888 4.5033 3.41366 24.4775 104.801 137.297 137.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1150 0.001024 2048 110 384 17920 1.37216 8.30714 52.4844 62.2084 62.2694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 770 6.4e-05 512 240 256 164864 22.2059 6.64371 18.4114 206.962 254.435 254.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1090 0.001024 512 340 384 13888 0.607264 0.362784 2.10934 17.8117 20.9896 21.0817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 260 0.001024 4096 62 2592 3360 2.84413 2.70787 21.2372 104.048 130.91 130.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 550 6.4e-05 512 185 448 114688 28.557 6.57203 20.8686 202.086 258.315 258.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 780 0.000512 512 290 352 17920 2.13984 0.796672 2.85533 25.4774 31.4328 31.5636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1560 6.4e-05 2048 350 960 269696 44.6306 28.4154 422.413 836.62 1332.21 1332.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1270 3.2e-05 1024 400 1696 473088 68.3472 26.9005 648.69 836.468 1580.63 1580.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 910 3.2e-05 4096 270 6304 438144 454.007 177.799 7190.37 5337.48 13160.2 13160.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 1020 0.000256 1024 100 480 69888 4.51971 3.42477 21.0473 104.896 133.989 134.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1150 0.001024 2048 110 384 17808 1.36669 6.7537 52.3357 60.4981 60.5599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 770 6.4e-05 512 240 256 161280 22.9017 6.73232 15.173 209.35 254.379 254.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1090 0.001024 512 340 384 13440 0.601152 0.354624 1.80211 17.8058 20.6644 20.7582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 260 0.001024 4096 62 2592 3024 2.84877 2.70736 16.4423 103.944 126.016 126.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 550 6.4e-05 512 185 448 107520 29.3032 6.57686 16.3432 202.148 254.611 254.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 780 0.000512 512 290 352 18816 2.11238 0.800576 2.72422 25.5224 31.3206 31.4472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1560 6.4e-05 2048 350 960 268800 45.0215 28.3709 964.594 836.863 1874.99 1875.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1270 3.2e-05 1024 400 1696 473088 68.4327 26.9278 533.155 836.801 1465.54 1465.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 910 3.2e-05 4096 270 6304 440320 450.29 177.041 13747.7 5332.2 19707.8 19708.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1020 0.000256 1024 100 480 70144 4.47693 3.40637 38.4603 118.875 165.322 165.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1150 0.001024 2048 110 384 17920 1.37011 12.7468 52.3962 66.5553 66.6149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 770 6.4e-05 512 240 256 167936 22.3011 6.70723 29.036 213.449 271.708 271.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1090 0.001024 512 340 384 14080 0.60848 0.365568 3.27891 18.1599 22.5119 22.6058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 260 0.001024 4096 62 2592 3456 2.86515 2.73843 34.1627 104.91 144.748 144.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 550 6.4e-05 512 185 448 122880 29.1501 6.70314 34.8096 209.08 279.98 280.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 780 0.000512 512 290 352 20480 2.12288 0.827872 4.92266 27.999 36.0298 36.1596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1560 6.4e-05 2048 350 960 270336 53.5509 28.281 666.181 838.39 1586.54 1586.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1270 3.2e-05 1024 400 1696 475136 67.9384 26.8223 1011.1 842.951 1949.04 1949.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 910 3.2e-05 4096 270 6304 440320 450.648 177.15 9183.8 5335.37 15147.5 15147.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1020 0.000256 1024 100 480 70144 4.48486 3.40589 26.3925 104.77 139.151 139.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1150 0.001024 2048 110 384 17792 1.36218 8.68557 52.234 62.3236 62.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 770 6.4e-05 512 240 256 163840 22.6089 6.70944 19.6277 209.241 258.397 258.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1090 0.001024 512 340 384 13312 0.60384 0.356352 2.1697 18.9257 22.1532 22.2458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 260 0.001024 4096 62 2592 3072 2.84406 2.7095 20.7887 103.905 130.318 130.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 550 6.4e-05 512 185 448 114688 29.9169 6.7096 22.3176 209.193 268.376 268.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 780 0.000512 512 290 352 20480 2.12547 0.834144 3.44026 26.9507 33.5047 33.6322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1560 6.4e-05 2048 350 960 270336 44.5412 28.2914 449.967 838.975 1361.91 1362.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1270 3.2e-05 1024 400 1696 475136 67.9458 26.8667 663.299 836.122 1594.45 1594.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 910 3.2e-05 4096 270 6304 439296 450.796 176.836 7571.02 5349.2 13548.3 13548.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 16 32 1020 0.000256 1024 100 480 69888 4.47283 3.40054 22.5314 104.501 135.007 135.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1150 0.001024 2048 110 384 17664 1.35661 7.33389 52.0622 60.7956 60.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 770 6.4e-05 512 240 256 159744 22.4581 6.61504 16.0933 206.448 251.828 251.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1090 0.001024 512 340 384 13824 0.60816 0.362368 1.9489 16.7423 19.7612 19.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 260 0.001024 4096 62 2592 3072 2.85062 2.71373 18.3032 104.243 128.181 128.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 550 6.4e-05 512 185 448 98304 29.2408 6.53722 16.137 198.212 250.363 250.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 780 0.000512 512 290 352 18432 2.07034 0.777408 2.82627 25.0406 30.8687 30.9985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1560 6.4e-05 2048 350 960 268800 44.718 28.2792 373.789 837.525 1284.45 1284.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1270 3.2e-05 1024 400 1696 466944 67.1837 26.4385 544.599 824.936 1463.37 1463.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 910 3.2e-05 4096 270 6304 440064 450.716 177.214 19700.8 5351.37 25680.6 25681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1020 0.000256 1024 100 480 70272 4.51187 3.42304 54.4916 104.992 167.521 167.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1150 0.001024 2048 110 384 17928 1.37216 18.1432 52.4522 72.0103 72.0663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 770 6.4e-05 512 240 256 165888 22.2317 6.66227 40.3216 207.418 276.848 277.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1090 0.001024 512 340 384 13824 0.606144 0.362624 4.59395 17.8207 23.483 23.5708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 260 0.001024 4096 62 2592 3456 2.87744 2.72589 48.9975 104.895 159.567 159.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 550 6.4e-05 512 185 448 110592 29.4153 6.57846 44.5804 204.339 285.15 285.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 780 0.000512 512 290 352 19584 2.1033 0.805536 6.52486 26.9452 36.5336 36.6569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1560 6.4e-05 2048 350 960 270144 44.7192 28.4689 935.246 838.385 1846.95 1847.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1270 3.2e-05 1024 400 1696 474624 68.0498 26.864 1453.96 835.238 2384.33 2384.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 910 3.2e-05 4096 270 6304 440064 450.4 177.373 12784.9 5333.25 18746.4 18746.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1020 0.000256 1024 100 480 69696 4.49222 3.40787 34.7145 104.698 147.41 147.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1150 0.001024 2048 110 384 17856 1.36896 11.522 52.4454 65.378 65.4372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 770 6.4e-05 512 240 256 156672 22.3673 6.5777 25.1087 204.354 258.623 258.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1090 0.001024 512 340 384 13248 0.604576 0.357056 2.95546 17.4451 21.4587 21.5532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 260 0.001024 4096 62 2592 3168 2.84979 2.72179 28.2233 104.497 138.363 138.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 550 6.4e-05 512 185 448 92160 29.852 6.54166 24.5441 198.188 259.362 259.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 780 0.000512 512 290 352 18432 2.06013 0.774496 4.22653 25.7211 32.9374 33.0629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1560 6.4e-05 2048 350 960 269568 44.6292 28.3223 596.136 838.429 1507.65 1507.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1270 3.2e-05 1024 400 1696 470016 67.4644 26.5824 927.843 828.998 1851.1 1851.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 910 3.2e-05 4096 270 6304 435456 455.371 177.872 10353.2 5342.25 16329.2 16329.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1020 0.000256 1024 100 480 69984 4.50422 3.41898 29.0982 104.698 141.822 141.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1150 0.001024 2048 110 384 17712 1.36397 9.69728 52.2062 63.3099 63.3707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 770 6.4e-05 512 240 256 152064 22.7642 6.5847 20.529 204.23 254.317 254.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1090 0.001024 512 340 384 12960 0.612192 0.358592 2.5 17.4781 21.0476 21.1436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 260 0.001024 4096 62 2592 3024 2.83661 2.68832 22.5822 103.248 131.429 131.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 550 6.4e-05 512 185 448 110592 29.4187 6.58314 24.7492 204.24 265.239 265.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 780 0.000512 512 290 352 17280 2.21018 0.809984 3.44736 27.0191 33.6413 33.7717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1560 6.4e-05 2048 350 960 267840 44.8216 28.3156 489.153 834.83 1397.25 1397.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1270 3.2e-05 1024 400 1696 470016 68.5859 26.9759 770.254 834.568 1700.6 1700.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 910 3.2e-05 4096 270 6304 440320 450.362 177.348 18602.4 5331.44 24562.1 24562.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1020 0.000256 1024 100 480 70080 4.48109 3.40944 51.0474 104.52 163.561 163.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1150 0.001024 2048 110 384 17920 1.37907 17.1848 52.399 71.0092 71.0676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 770 6.4e-05 512 240 256 168960 22.3582 6.71949 39.0404 209.628 277.961 278.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1090 0.001024 512 340 384 13760 0.603872 0.359232 4.39142 18.0186 23.4719 23.5671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 260 0.001024 4096 62 2592 3360 2.85856 2.7161 44.3286 104.401 154.376 154.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 550 6.4e-05 512 185 448 112640 29.5623 6.62138 42.9485 206.205 285.583 285.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 780 0.000512 512 290 352 19200 2.13997 0.81744 6.24707 27.3741 36.7332 36.8579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1560 6.4e-05 2048 350 960 270080 44.5961 28.3156 874.004 837.873 1784.93 1785.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1270 3.2e-05 1024 400 1696 476160 68.0707 26.9189 1372.8 837.883 2305.89 2306.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 910 3.2e-05 4096 270 6304 440320 450.41 177.094 12483.7 5335.4 18447.1 18447.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1020 0.000256 1024 100 480 69760 4.45584 3.39334 33.9845 104.371 146.305 146.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1150 0.001024 2048 110 384 17760 1.36371 11.6083 52.2342 65.2493 65.3067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 770 6.4e-05 512 240 256 163840 22.1288 6.61898 25.326 206.454 260.743 260.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1090 0.001024 512 340 384 13440 0.608736 0.360608 2.92938 17.7754 21.7753 21.8679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 260 0.001024 4096 62 2592 3200 2.8528 2.71184 27.8938 104.078 137.609 137.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 550 6.4e-05 512 185 448 102400 30.501 6.61706 26.2544 206.46 270.07 270.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 780 0.000512 512 290 352 17920 2.19421 0.818368 4.20346 27.4484 34.8259 34.9532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1560 6.4e-05 2048 350 960 270080 44.5083 28.4242 586.474 838.976 1498.52 1498.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1270 3.2e-05 1024 400 1696 471040 68.7523 26.885 900.767 838.724 1835.35 1835.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 910 3.2e-05 4096 270 6304 437760 450.4 176.695 10477.1 5340.99 16445.7 16446.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1020 0.000256 1024 100 480 70080 4.49693 3.4152 28.8953 104.808 141.715 141.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1150 0.001024 2048 110 384 17760 1.36867 10.0229 52.4357 63.8712 63.9315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 770 6.4e-05 512 240 256 153600 22.8821 6.62733 20.3448 206.459 256.526 256.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1090 0.001024 512 340 384 13440 0.614784 0.362304 2.50512 17.8221 21.4033 21.4972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 260 0.001024 4096 62 2592 2880 2.84781 2.71798 21.7853 104.479 131.903 131.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 550 6.4e-05 512 185 448 92160 31.4211 6.62448 20.2684 206.465 265.017 265.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 780 0.000512 512 290 352 19200 2.15498 0.821312 3.71661 26.4411 33.2919 33.4222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1560 6.4e-05 2048 350 960 268800 44.5612 28.3604 489.857 835.482 1398.4 1398.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1270 3.2e-05 1024 400 1696 460800 68.2665 26.4761 744.284 824.888 1664.13 1664.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 910 3.2e-05 4096 270 6304 439296 449.413 176.943 17447 5329.23 23403.1 23403.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1020 0.000256 1024 100 480 70272 4.48019 3.41318 48.407 104.888 161.289 161.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1150 0.001024 2048 110 384 17856 1.36602 16.1013 52.3153 69.8241 69.8835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 770 6.4e-05 512 240 256 159744 22.4331 6.61709 34.9284 206.389 270.585 270.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1090 0.001024 512 340 384 13824 0.602176 0.360672 4.20032 17.7643 23.0243 23.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 260 0.001024 4096 62 2592 3456 2.85901 2.72806 43.2275 104.754 153.642 153.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 550 6.4e-05 512 185 448 110592 29.6952 6.61504 40.0382 206.395 282.983 283.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 780 0.000512 512 290 352 19968 2.11034 0.81792 6.13693 27.4034 36.6209 36.7495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1560 6.4e-05 2048 350 960 269568 44.5894 28.2685 827.411 837.276 1737.68 1737.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1270 3.2e-05 1024 400 1696 473088 67.6472 26.7225 1296.38 833.128 2224.1 2224.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 910 3.2e-05 4096 270 6304 439296 450.86 176.839 11414.5 5325.55 17368.3 17368.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1020 0.000256 1024 100 480 69888 4.47142 3.40992 31.7043 104.41 144.096 144.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1150 0.001024 2048 110 384 17664 1.35987 10.7088 52.0155 64.1271 64.1854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 770 6.4e-05 512 240 256 159744 22.4885 6.61504 23.2603 206.276 258.86 259.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1090 0.001024 512 340 384 13824 0.606144 0.360832 2.77792 17.8196 21.6661 21.7613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 260 0.001024 4096 62 2592 3072 2.84627 2.71699 26.0196 104.151 135.805 135.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 550 6.4e-05 512 185 448 98304 29.2522 6.53594 23.7391 198.052 257.821 258.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 780 0.000512 512 290 352 18432 2.072 0.774784 3.99757 25.7275 32.7301 32.8616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1560 6.4e-05 2048 350 960 268800 44.7343 28.3355 539.543 836.838 1449.59 1449.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1270 3.2e-05 1024 400 1696 466944 67.2085 26.4335 837.009 824.311 1755.19 1755.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 910 3.2e-05 4096 270 6304 437760 448.97 176.658 9796.13 5332.75 15755 15755.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1020 0.000256 1024 100 480 69120 4.46259 3.39046 26.8886 104.931 139.77 139.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1150 0.001024 2048 110 384 17568 1.35789 9.07674 52.0556 62.5332 62.5895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 770 6.4e-05 512 240 256 147456 21.9711 6.53347 18.3959 198.267 245.376 245.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1090 0.001024 512 340 384 12672 0.597632 0.351936 2.2631 16.6547 19.9655 20.0561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 260 0.001024 4096 62 2592 2880 2.83603 2.7087 21.0522 103.726 130.395 130.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 550 6.4e-05 512 185 448 73728 31.5589 6.53107 15.7268 198.281 252.338 252.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 780 0.000512 512 290 352 18432 2.0791 0.7816 3.53178 25.8127 32.3563 32.4837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1560 6.4e-05 2048 350 960 267264 44.5696 28.3037 463.093 835.751 1371.85 1371.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1270 3.2e-05 1024 400 1696 460800 66.7495 26.2308 710.417 816.83 1620.44 1620.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 910 3.2e-05 4096 270 6304 440000 450.361 177.168 17226.7 5336.53 23191.2 23191.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1020 0.000256 1024 100 480 70000 4.52643 3.42237 47.279 104.939 160.268 160.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1150 0.001024 2048 110 384 17900 1.3736 15.9614 52.4369 69.813 69.8717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 770 6.4e-05 512 240 256 160000 22.5208 6.63571 34.3747 206.361 270.099 270.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1090 0.001024 512 340 384 13600 0.609824 0.360416 3.8937 17.7696 22.7315 22.8208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 260 0.001024 4096 62 2592 3400 2.8768 2.72573 41.6245 104.804 152.106 152.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 550 6.4e-05 512 185 448 115200 29.3717 6.63245 41.0305 206.377 283.641 283.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 780 0.000512 512 290 352 19200 2.1455 0.820928 5.93664 27.4012 36.4603 36.5893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1560 6.4e-05 2048 350 960 269600 44.8634 28.3668 812.087 837.696 1723.14 1723.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1270 3.2e-05 1024 400 1696 473600 67.845 26.8227 1269.67 833.381 2197.93 2198.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 910 3.2e-05 4096 270 6304 438400 454.482 177.843 12122 5342.98 18097.9 18098.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1020 0.000256 1024 100 480 69600 4.50006 3.41299 33.1416 104.481 145.635 145.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1150 0.001024 2048 110 384 17800 1.36976 11.1084 52.4092 64.9308 64.9892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 770 6.4e-05 512 240 256 153600 22.926 6.63149 23.3196 206.307 259.396 259.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1090 0.001024 512 340 384 13600 0.609216 0.36224 2.85251 17.7933 21.7166 21.8112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 260 0.001024 4096 62 2592 3200 2.85702 2.7136 27.9877 104.211 137.84 137.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 550 6.4e-05 512 185 448 102400 30.5811 6.62973 25.9636 206.327 269.74 269.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 780 0.000512 512 290 352 19200 2.15402 0.822464 4.35299 27.4537 34.9345 35.0634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1560 6.4e-05 2048 350 960 268800 45.1305 28.4221 570.041 837.61 1481.33 1481.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1270 3.2e-05 1024 400 1696 460800 68.3932 26.5014 866.725 824.456 1786.29 1786.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 910 3.2e-05 4096 270 6304 436800 457.768 178.52 9977.97 5379.57 15994.3 15994.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1020 0.000256 1024 100 480 68400 4.47366 3.38406 27.3317 103.528 138.822 138.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1150 0.001024 2048 110 384 17700 1.36848 9.54851 52.4008 63.3623 63.4264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 770 6.4e-05 512 240 256 153600 22.9502 6.6385 19.5863 206.347 255.735 255.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1090 0.001024 512 340 384 13200 0.622496 0.366848 2.4305 17.9221 21.4397 21.5327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 260 0.001024 4096 62 2592 3000 2.87542 2.72566 22.8148 104.733 133.224 133.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 550 6.4e-05 512 185 448 115200 29.3968 6.64166 24.4894 206.368 267.141 267.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 780 0.000512 512 290 352 19200 2.16643 0.824768 3.75597 27.5172 34.4223 34.5495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1560 6.4e-05 2048 350 960 268800 44.8875 28.3752 470.275 837.766 1381.44 1381.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1270 3.2e-05 1024 400 1696 460800 68.4512 26.5211 718.047 824.47 1637.71 1637.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 910 3.2e-05 4096 270 6304 439040 450.605 177.187 16875.5 5332.14 22835.9 22836.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1020 0.000256 1024 100 480 69888 4.50355 3.41606 46.4486 104.923 159.393 159.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1150 0.001024 2048 110 384 17920 1.3783 15.8556 52.5337 69.8102 69.8692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 770 6.4e-05 512 240 256 164864 22.216 6.64064 34.6132 207.102 270.78 270.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1090 0.001024 512 340 384 13888 0.606592 0.362496 3.91507 17.8719 22.8519 22.9458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 260 0.001024 4096 62 2592 3360 2.84794 2.7127 39.2677 104.163 149.058 149.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 550 6.4e-05 512 185 448 114688 28.5412 6.56394 39.8227 202.306 277.462 277.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 780 0.000512 512 290 352 17920 2.14285 0.796736 5.3023 25.5017 33.8991 34.0293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1560 6.4e-05 2048 350 960 269696 44.6232 28.3935 797.486 837.41 1708.04 1708.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1270 3.2e-05 1024 400 1696 473088 68.3093 26.9007 1243.86 837.346 2176.63 2176.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 910 3.2e-05 4096 270 6304 437248 453.458 177.658 11755.4 5372.46 17759.5 17759.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1020 0.000256 1024 100 480 68992 4.44477 3.3833 32.2809 103.864 144.072 144.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1150 0.001024 2048 110 384 17696 1.3673 10.8531 52.2916 64.5536 64.6145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 770 6.4e-05 512 240 256 157696 21.958 6.56464 23.5309 202.542 254.804 254.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1090 0.001024 512 340 384 13440 0.59808 0.354624 2.81936 17.2102 21.0813 21.1743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 260 0.001024 4096 62 2592 3136 2.85885 2.72512 26.1758 104.769 136.597 136.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 550 6.4e-05 512 185 448 86016 29.3373 6.43555 21.3714 192.758 250.145 250.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 780 0.000512 512 290 352 14336 2.15482 0.753664 3.24886 24.6319 30.9416 31.0678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1560 6.4e-05 2048 350 960 268800 44.6494 28.3628 556.956 837.691 1467.79 1467.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1270 3.2e-05 1024 400 1696 458752 68.7737 26.6056 842.457 827.808 1765.86 1766.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 910 3.2e-05 4096 270 6304 435456 456.853 178.17 9584.92 5368.56 15589 15589.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1020 0.000256 1024 100 480 68544 4.43741 3.3703 26.3138 103.311 137.53 137.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1150 0.001024 2048 110 384 17472 1.36307 9.36141 51.8811 62.6474 62.7053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 770 6.4e-05 512 240 256 150528 22.5068 6.56845 18.583 202.233 250.103 250.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1090 0.001024 512 340 384 13440 0.604384 0.358528 2.55117 12.9885 16.6028 16.6992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 260 0.001024 4096 62 2592 2688 2.81542 2.68307 20.2322 102.855 128.66 128.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 550 6.4e-05 512 185 448 86016 31.2939 6.56384 18.0211 202.245 258.363 258.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 780 0.000512 512 290 352 16128 2.22486 0.803136 3.29299 26.6825 33.1578 33.2902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1560 6.4e-05 2048 350 960 268800 44.7207 28.3031 457.128 837.134 1367.42 1367.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1270 3.2e-05 1024 400 1696 473088 68.3921 26.9107 715.991 836.784 1648.3 1648.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 910 3.2e-05 4096 270 6304 439680 451.827 177.461 16668.7 5343.42 22642 22642.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1020 0.000256 1024 100 480 70080 4.50102 3.41853 45.5366 104.556 158.11 158.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1150 0.001024 2048 110 384 17880 1.37155 15.3458 52.3959 69.1551 69.2128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 770 6.4e-05 512 240 256 161280 22.3736 6.63341 33.2337 220.119 282.571 282.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1090 0.001024 512 340 384 13920 0.606368 0.361984 3.94013 17.7851 22.7922 22.8891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 260 0.001024 4096 62 2592 3120 2.84467 2.70294 36.135 103.75 145.503 145.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 550 6.4e-05 512 185 448 107520 30.1335 6.63386 36.6589 206.204 279.867 280.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 780 0.000512 512 290 352 19200 2.15325 0.819456 5.56538 27.3937 36.0831 36.2127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1560 6.4e-05 2048 350 960 269760 44.7615 28.3399 781.063 837.003 1691.3 1691.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1270 3.2e-05 1024 400 1696 476160 67.7768 26.8683 1220.64 852.422 2167.92 2168.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 910 3.2e-05 4096 270 6304 437760 450.41 176.695 11693 5361.53 17682.1 17682.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1020 0.000256 1024 100 480 70080 4.49536 3.41197 32.792 104.882 145.683 145.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1150 0.001024 2048 110 384 17760 1.37139 11.3317 52.4417 65.1866 65.2452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 770 6.4e-05 512 240 256 153600 22.8893 6.6264 22.9621 206.479 259.167 259.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1090 0.001024 512 340 384 13440 0.615616 0.362432 2.81546 16.7754 20.6671 20.7592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 260 0.001024 4096 62 2592 2880 2.85056 2.71942 25.7261 104.498 135.864 135.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 550 6.4e-05 512 185 448 92160 31.4197 6.62746 22.8596 206.487 267.627 267.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 780 0.000512 512 290 352 19200 2.15245 0.821888 4.1176 26.4493 33.6954 33.8217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1560 6.4e-05 2048 350 960 268800 44.5232 28.2911 555.452 835.59 1463.99 1464.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1270 3.2e-05 1024 400 1696 460800 68.2769 26.4687 845.956 824.996 1765.91 1766.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 910 3.2e-05 4096 270 6304 437760 451.827 176.934 9843.51 5319.64 15792.4 15792.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1020 0.000256 1024 100 480 69120 4.53027 3.4265 27.0319 104.882 139.969 140.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1150 0.001024 2048 110 384 17640 1.36986 9.16266 52.3956 62.9703 63.0267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 770 6.4e-05 512 240 256 138240 23.2181 6.56986 17.4444 201.22 248.669 248.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1090 0.001024 512 340 384 12960 0.605952 0.3584 2.55507 17.1145 20.7316 20.8254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 260 0.001024 4096 62 2592 2160 2.81786 2.67059 17.7469 102.47 125.777 125.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 550 6.4e-05 512 185 448 46080 31.7231 6.05894 10.43 185.791 234.25 234.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 780 0.000512 512 290 352 11520 2.18666 0.7168 2.52694 23.5879 29.1771 29.3028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1560 6.4e-05 2048 350 960 267840 44.7964 28.3693 462.655 835.231 1371.19 1371.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1270 3.2e-05 1024 400 1696 460800 70.0439 26.8874 706.489 834.827 1638.47 1638.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 910 3.2e-05 4096 270 6304 440320 450.575 177.123 16537.6 5334.36 22500.1 22500.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1020 0.000256 1024 100 480 70144 4.48512 3.40992 45.7712 104.808 158.576 158.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1150 0.001024 2048 110 384 17792 1.36989 15.316 52.1912 68.919 68.9769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 770 6.4e-05 512 240 256 163840 22.6295 6.71382 33.7516 209.046 272.357 272.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1090 0.001024 512 340 384 13312 0.601216 0.356288 3.71149 17.8589 22.6305 22.7226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 260 0.001024 4096 62 2592 3072 2.84467 2.70746 36.5528 103.805 145.981 146.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 550 6.4e-05 512 185 448 114688 29.9061 6.71133 39.2336 208.987 285.076 285.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 780 0.000512 512 290 352 20480 2.12624 0.833536 5.87629 26.3487 35.3401 35.4717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1560 6.4e-05 2048 350 960 270336 44.5274 28.3136 785.012 838.021 1696.01 1696.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1270 3.2e-05 1024 400 1696 475136 67.89 26.8289 1225.34 835.222 2155.5 2155.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 910 3.2e-05 4096 270 6304 438272 450.033 176.778 11166.7 5321.09 17115.2 17115.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1020 0.000256 1024 100 480 69632 4.4944 3.41229 30.6235 104.838 143.468 143.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1150 0.001024 2048 110 384 17664 1.36589 10.7151 52.1867 64.3108 64.3686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 770 6.4e-05 512 240 256 163840 22.6175 6.70714 23.4721 209.156 262.162 262.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1090 0.001024 512 340 384 12288 0.6 0.351456 2.50694 17.5452 21.1001 21.1934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 260 0.001024 4096 62 2592 2560 2.82602 2.68698 21.1732 103.121 129.879 129.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 550 6.4e-05 512 185 448 98304 29.2497 6.53373 23.3249 198.091 257.44 257.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 780 0.000512 512 290 352 16384 2.14954 0.782336 3.52016 25.0612 31.6674 31.7944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1560 6.4e-05 2048 350 960 268288 44.6076 28.3933 529.306 835.623 1438.06 1438.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1270 3.2e-05 1024 400 1696 475136 67.93 26.8227 834.879 835.368 1765.22 1765.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 910 3.2e-05 4096 270 6304 436224 449.787 175.886 10201.8 5312.12 16140.1 16140.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1020 0.000256 1024 100 480 69120 4.44262 3.37405 27.7777 103.64 139.337 139.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1150 0.001024 2048 110 384 17280 1.34378 9.01011 51.496 61.8924 61.9503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 770 6.4e-05 512 240 256 147456 22.0106 6.53664 19.3291 198.162 246.253 246.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1090 0.001024 512 340 384 12288 0.60336 0.35216 2.39315 16.7076 20.1576 20.2484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 260 0.001024 4096 62 2592 2304 2.7849 2.64192 18.9217 101.06 125.486 125.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 550 6.4e-05 512 185 448 98304 29.282 6.53325 21.7306 198.24 256.033 256.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 780 0.000512 512 290 352 18432 2.09251 0.78624 3.83158 25.1503 32.0174 32.1524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1560 6.4e-05 2048 350 960 267264 44.6628 28.1948 481.192 833.207 1387.39 1387.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1270 3.2e-05 1024 400 1696 466944 67.253 26.4499 741.806 824.552 1660.29 1660.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 910 3.2e-05 4096 270 6280 441856 447.802 176.23 12838.6 5335.19 18798.3 18798.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1020 0.000256 1024 100 480 69888 4.49702 3.4177 35.9157 104.972 148.902 148.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1150 0.001024 2048 110 400 17920 1.37293 12.2634 52.4844 66.1637 66.2221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 770 6.4e-05 512 240 280 176128 21.7133 6.70925 47.5278 209.229 285.395 285.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1090 0.001024 512 340 400 13824 0.610272 0.367136 3.07053 18.7301 22.8781 22.9804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 260 0.001024 4096 62 2600 3584 2.85901 2.72589 32.5692 104.755 142.982 143.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 550 6.4e-05 512 185 440 110592 30.3138 6.70541 28.2912 209.104 274.651 274.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 780 0.000512 512 290 360 18432 2.19213 0.83024 4.27229 28.0049 35.459 35.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1560 6.4e-05 2048 350 960 269824 44.6594 28.2886 984.119 838.565 1895.76 1895.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1270 3.2e-05 1024 400 1680 477184 68.0335 26.8739 951.868 838.626 1885.62 1885.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 910 3.2e-05 4096 270 6280 441344 448.46 176.426 8248.74 5338.2 14212.3 14212.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1020 0.000256 1024 100 480 69632 4.51277 3.40877 61.1897 104.598 173.815 173.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1150 0.001024 2048 110 400 17856 1.36848 8.01779 52.3641 61.7944 61.8532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 770 6.4e-05 512 240 280 176128 21.7742 6.70653 53.8383 209.006 291.541 291.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1090 0.001024 512 340 400 13824 0.612288 0.366176 2.05546 18.7386 21.8784 21.9718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 260 0.001024 4096 62 2600 3584 2.8672 2.73478 21.3518 104.85 131.878 131.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 550 6.4e-05 512 185 440 106496 30.6459 6.70522 18.0993 208.974 264.673 264.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 780 0.000512 512 290 360 18432 2.19648 0.82944 2.92282 26.8879 32.9918 33.1203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1560 6.4e-05 2048 350 960 269824 44.7799 28.2956 1032.71 837.981 1943.9 1944.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1270 3.2e-05 1024 400 1680 475136 67.9348 26.8305 609.65 835.305 1539.94 1540.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 910 3.2e-05 4096 270 6280 441600 449.433 176.71 14685.7 5332.26 20644.6 20645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 1020 0.000256 1024 100 480 69920 4.51638 3.428 40.5139 104.876 153.436 153.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1150 0.001024 2048 110 400 17920 1.37216 13.9242 52.4486 67.7865 67.8461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 770 6.4e-05 512 240 280 176640 21.7945 6.73274 34.5951 209.554 272.899 273.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1090 0.001024 512 340 400 13600 0.612064 0.364576 3.41744 19.1302 23.6235 23.7222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 260 0.001024 4096 62 2600 3600 2.8713 2.72621 37.5889 104.599 147.858 147.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 550 6.4e-05 512 185 440 112640 30.3223 6.7337 32.8951 209.561 279.751 279.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 780 0.000512 512 290 360 17920 2.19363 0.820192 4.76003 26.5711 34.5047 34.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1560 6.4e-05 2048 350 960 269760 44.9053 28.4365 1134.63 837.617 2045.72 2045.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1270 3.2e-05 1024 400 1680 476160 68.2031 26.9476 1070.95 837.807 2004.13 2004.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 910 3.2e-05 4096 270 6280 441600 448.205 176.554 9269.49 5320.57 15215.3 15215.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1020 0.000256 1024 100 480 69440 4.49533 3.40787 26.4647 104.622 139.087 139.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1150 0.001024 2048 110 400 17840 1.36688 8.91699 52.4023 62.7282 62.7853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 770 6.4e-05 512 240 280 174080 22.0347 6.72378 50.2402 209.83 289.054 289.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1090 0.001024 512 340 400 13440 0.608192 0.360448 2.25226 18.2782 21.5994 21.7026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 260 0.001024 4096 62 2600 3520 2.85424 2.72397 23.8257 104.51 133.987 134.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 550 6.4e-05 512 185 440 102400 30.533 6.62106 19.5527 206.411 263.355 263.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 780 0.000512 512 290 360 17920 2.19181 0.81744 3.28157 27.3953 33.8424 33.9703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1560 6.4e-05 2048 350 960 269440 44.7807 28.422 1044.44 838.698 1956.47 1956.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1270 3.2e-05 1024 400 1680 476160 68.0149 26.9169 688.426 838.679 1622.25 1622.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 910 3.2e-05 4096 270 6280 439680 450.825 177.169 7521.87 5327.18 13477.6 13478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1020 0.000256 1024 100 480 69600 4.52595 3.41946 71.1873 104.589 183.825 183.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1150 0.001024 2048 110 400 17760 1.37027 7.39085 52.2509 61.0564 61.1144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 770 6.4e-05 512 240 280 168960 21.881 6.63347 48.0326 206.254 283.019 283.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1090 0.001024 512 340 400 13440 0.612736 0.36288 1.97178 19.1768 22.2267 22.3248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 260 0.001024 4096 62 2600 3360 2.84867 2.70349 18.8072 103.776 128.21 128.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 550 6.4e-05 512 185 440 107520 30.1535 6.63107 17.1244 206.266 260.423 260.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 780 0.000512 512 290 360 17280 2.22054 0.820096 2.77152 26.386 32.3593 32.4913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1560 6.4e-05 2048 350 960 268800 44.9733 28.4528 1033.29 837.249 1944.1 1944.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1270 3.2e-05 1024 400 1680 468480 68.935 26.8698 555.118 834.608 1485.75 1485.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 910 3.2e-05 4096 270 6280 441600 448.359 176.475 13435 5316.07 19376.4 19376.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1020 0.000256 1024 100 480 69696 4.5017 3.40992 36.8681 104.823 149.705 149.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1150 0.001024 2048 110 400 17904 1.37626 12.8542 52.4823 66.7553 66.8149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 770 6.4e-05 512 240 280 175104 21.6432 6.68733 31.188 208.546 268.281 268.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1090 0.001024 512 340 400 13632 0.611232 0.361696 3.18854 17.9815 22.2388 22.3332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 260 0.001024 4096 62 2600 3552 2.85098 2.71709 33.8924 104.497 144.031 144.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 550 6.4e-05 512 185 440 104448 30.3205 6.62272 27.8554 206.367 271.404 271.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 780 0.000512 512 290 360 17664 2.19498 0.817024 4.27517 27.3715 34.8177 34.9408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1560 6.4e-05 2048 350 960 269568 44.7383 28.3054 639.956 838.19 1551.33 1551.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1270 3.2e-05 1024 400 1680 476160 68.12 26.894 996.639 837.183 1929.05 1929.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 910 3.2e-05 4096 270 6280 440832 447.08 176.097 8744.69 5306.86 14675.2 14675.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 40 1020 0.000256 1024 100 480 69504 4.49517 3.41539 24.7962 104.781 137.588 137.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1150 0.001024 2048 110 400 17856 1.36966 8.59674 52.4288 62.4377 62.4943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 770 6.4e-05 512 240 280 172032 21.4908 6.61709 20.4025 206.271 255.004 255.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1090 0.001024 512 340 400 13440 0.611552 0.361344 2.20381 17.7728 21.049 21.1434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 260 0.001024 4096 62 2600 3456 2.85696 2.72384 22.1105 104.651 132.416 132.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 550 6.4e-05 512 185 440 98304 30.8301 6.61738 17.6189 206.195 261.499 261.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 780 0.000512 512 290 360 16896 2.2263 0.817152 2.92144 27.3802 33.5004 33.6266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1560 6.4e-05 2048 350 960 268800 44.7176 28.3443 417.723 836.462 1327.38 1327.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1270 3.2e-05 1024 400 1680 473088 67.6318 26.7305 645.75 832.311 1572.63 1572.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 910 3.2e-05 4096 270 6280 440064 450.458 177.353 7177.13 5348.47 13153.9 13154.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 1020 0.000256 1024 100 480 69120 4.49843 3.41232 20.633 104.607 133.254 133.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1150 0.001024 2048 110 400 17712 1.36045 7.21082 52.1789 60.7939 60.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 770 6.4e-05 512 240 280 165888 21.6788 6.57971 17.5673 204.239 250.284 250.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1090 0.001024 512 340 400 13248 0.606528 0.356288 1.80973 17.4776 20.3486 20.4396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 260 0.001024 4096 62 2600 3456 2.84912 2.71715 17.9466 104.409 127.994 128.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 550 6.4e-05 512 185 440 92160 29.842 6.54182 14.0429 198.02 248.687 248.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 780 0.000512 512 290 360 16128 2.15766 0.774144 2.50102 25.6999 31.2834 31.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1560 6.4e-05 2048 350 960 269568 44.7282 28.3757 914.53 837.875 1825.64 1825.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1270 3.2e-05 1024 400 1680 470016 67.4824 26.5811 529.944 828.517 1452.74 1452.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 910 3.2e-05 4096 270 6280 441728 449.159 176.68 19056.6 5334.65 25017.6 25018.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1020 0.000256 1024 100 480 69664 4.51309 3.4192 53.4954 104.748 166.276 166.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1150 0.001024 2048 110 400 17920 1.37328 18.6167 52.5046 72.5378 72.5975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 770 6.4e-05 512 240 280 175616 21.85 6.72867 44.9751 209.271 283.037 283.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1090 0.001024 512 340 400 13440 0.611872 0.36064 4.48141 17.9677 23.5208 23.6146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 260 0.001024 4096 62 2600 3472 2.85696 2.71942 47.595 104.366 157.608 157.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 550 6.4e-05 512 185 440 107520 30.2141 6.64918 41.272 206.883 285.257 285.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 780 0.000512 512 290 360 17920 2.20509 0.821248 6.13862 26.4256 35.7444 35.8759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1560 6.4e-05 2048 350 960 269696 44.8435 28.3356 921.34 845.928 1840.58 1840.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1270 3.2e-05 1024 400 1680 476672 68.1033 26.9226 1441.52 836.502 2373.27 2373.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 910 3.2e-05 4096 270 6280 440832 447.917 176.481 12016.1 5327.75 17968.7 17969.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1020 0.000256 1024 100 480 69440 4.51152 3.41402 33.5433 104.917 146.486 146.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1150 0.001024 2048 110 400 17808 1.36806 11.7084 52.4022 65.5209 65.5771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 770 6.4e-05 512 240 280 172032 21.6638 6.64349 28.4627 207.109 264.094 264.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1090 0.001024 512 340 400 13440 0.610496 0.361984 2.8823 17.8266 21.7786 21.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 260 0.001024 4096 62 2600 3360 2.84454 2.70522 29.0548 104.163 138.837 138.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 550 6.4e-05 512 185 440 100352 29.9266 6.57578 24.978 202.314 264.032 264.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 780 0.000512 512 290 360 16128 2.20074 0.796384 3.86998 26.5606 33.5824 33.7057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1560 6.4e-05 2048 350 960 268800 44.9551 28.416 575.904 854.913 1504.33 1504.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1270 3.2e-05 1024 400 1680 473088 68.3067 26.9043 893.057 841.719 1830.2 1830.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 910 3.2e-05 4096 270 6280 440832 449.012 176.695 9788.33 5326.83 15741.4 15741.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 40 1020 0.000256 1024 100 480 69216 4.53683 3.42362 28.6967 104.91 141.666 141.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1150 0.001024 2048 110 400 17808 1.37232 9.53344 52.5075 63.4573 63.5146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 770 6.4e-05 512 240 280 172032 22.1642 6.73178 23.4897 209.372 261.973 262.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1090 0.001024 512 340 400 12768 0.608928 0.35616 2.4345 16.6915 20.1901 20.2816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 260 0.001024 4096 62 2600 3024 2.85363 2.69926 21.9992 103.78 131.405 131.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 550 6.4e-05 512 185 440 86016 31.3013 6.57613 17.701 202.179 257.995 258.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 780 0.000512 512 290 360 16128 2.21578 0.802432 3.07238 25.5263 31.7724 31.9028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1560 6.4e-05 2048 350 960 268800 44.8869 28.3284 471.376 836.879 1381.6 1381.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1270 3.2e-05 1024 400 1680 473088 68.3813 26.9253 728.401 836.689 1660.61 1660.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 910 3.2e-05 4096 270 6280 441344 448.233 176.389 17684.4 5319.53 23629 23629.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1020 0.000256 1024 100 480 69632 4.49728 3.40934 49.522 104.601 162.127 162.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1150 0.001024 2048 110 400 17856 1.36957 17.2936 52.3576 71.0652 71.1244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 770 6.4e-05 512 240 280 176128 21.6838 6.70989 42.3416 208.989 279.935 280.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1090 0.001024 512 340 400 13824 0.610816 0.364544 4.33747 18.1496 23.5641 23.6564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 260 0.001024 4096 62 2600 3584 2.87334 2.7303 45.9956 104.856 156.529 156.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 550 6.4e-05 512 185 440 106496 30.6353 6.70515 38.4259 208.978 284.983 285.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 780 0.000512 512 290 360 18432 2.19795 0.83168 6.08394 27.9382 37.2055 37.3382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1560 6.4e-05 2048 350 960 269824 44.5857 28.2834 853.265 837.999 1764.26 1764.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1270 3.2e-05 1024 400 1680 475136 67.8826 26.8202 1317.99 835.277 2248.18 2248.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 910 3.2e-05 4096 270 6280 440320 449.47 176.872 11146.1 5335.77 17108.7 17109.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1020 0.000256 1024 100 480 69632 4.49494 3.41264 31.7434 104.768 144.519 144.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1150 0.001024 2048 110 400 17792 1.36765 11.0076 52.4022 64.8187 64.8773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 770 6.4e-05 512 240 280 172032 21.9839 6.7072 26.9701 209.177 265.051 265.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1090 0.001024 512 340 400 13312 0.601792 0.356352 2.84112 17.8154 21.7136 21.8087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 260 0.001024 4096 62 2600 3328 2.84672 2.70541 26.8799 103.905 136.412 136.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 550 6.4e-05 512 185 440 98304 31.3699 6.71133 23.2939 209.189 270.806 270.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 780 0.000512 512 290 360 18432 2.2015 0.834688 4.18387 28.0064 35.3842 35.5124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1560 6.4e-05 2048 350 960 269312 44.6377 28.289 545.892 838.886 1457.84 1457.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1270 3.2e-05 1024 400 1680 475136 67.9034 26.8288 826.471 835.92 1757.35 1757.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 910 3.2e-05 4096 270 6280 439296 449.42 176.701 9093.05 5325.56 15045.2 15045.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1020 0.000256 1024 100 480 69120 4.48726 3.40042 26.0148 104.409 138.413 138.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1150 0.001024 2048 110 400 17664 1.36317 8.94419 52.1749 62.5227 62.5831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 770 6.4e-05 512 240 280 172032 21.543 6.61274 22.0963 206.265 256.726 256.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1090 0.001024 512 340 400 13056 0.61568 0.359872 2.16102 17.7869 21.0255 21.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 260 0.001024 4096 62 2600 3072 2.8481 2.71155 21.5021 104.147 131.277 131.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 550 6.4e-05 512 185 440 73728 31.5711 8.16138 14.5325 198.046 252.548 252.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 780 0.000512 512 290 360 15360 2.184 0.778208 2.98038 25.7292 31.8253 31.9507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1560 6.4e-05 2048 350 960 268800 44.718 28.3809 441.911 836.799 1351.94 1352.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1270 3.2e-05 1024 400 1680 466944 67.2058 26.4545 660.405 824.219 1578.5 1578.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 910 3.2e-05 4096 270 6280 441216 449.45 176.744 18255.2 5333.85 24215.7 24216.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1020 0.000256 1024 100 480 69696 4.52198 3.42435 50.773 104.898 163.72 163.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1150 0.001024 2048 110 400 17856 1.3687 17.6988 52.3753 71.4859 71.5408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 770 6.4e-05 512 240 280 175104 21.5487 6.65414 43.2295 207.226 278.868 279.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1090 0.001024 512 340 400 13536 0.608512 0.363392 4.39216 17.9824 23.4434 23.5395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 260 0.001024 4096 62 2600 3600 2.87658 2.73818 47.1872 104.8 157.67 157.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 550 6.4e-05 512 185 440 101376 30.2829 6.58061 38.1347 204.15 279.396 279.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 780 0.000512 512 290 360 17280 2.19194 0.807008 5.90429 26.9621 36.0197 36.1492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1560 6.4e-05 2048 350 960 269568 44.8802 28.3355 871.791 837.54 1782.68 1782.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1270 3.2e-05 1024 400 1680 474624 68.1206 26.8653 1364.19 834.574 2293.97 2294.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 910 3.2e-05 4096 270 6280 440064 450.51 177.38 11781.6 5336.38 17746.3 17746.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1020 0.000256 1024 100 480 69120 4.51158 3.41197 32.5832 104.587 145.193 145.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1150 0.001024 2048 110 400 17712 1.36214 11.687 52.1668 65.2589 65.3189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 770 6.4e-05 512 240 280 165888 21.697 8.3497 26.833 204.214 261.302 261.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1090 0.001024 512 340 400 13248 0.602688 0.357344 2.83597 17.4317 21.3257 21.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 260 0.001024 4096 62 2600 3456 2.85338 2.71571 29.6674 104.393 139.703 139.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 550 6.4e-05 512 185 440 92160 29.8435 6.5432 22.6294 197.986 257.246 257.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 780 0.000512 512 290 360 16128 2.15046 0.774176 3.88838 24.9827 31.949 32.0717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1560 6.4e-05 2048 350 960 269568 44.6301 28.385 564.567 837.592 1475.31 1475.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1270 3.2e-05 1024 400 1680 470016 67.4762 26.7878 869.539 828.161 1792.17 1792.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 910 3.2e-05 4096 270 6280 438912 449.473 176.593 10402.4 5306.08 16335 16335.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1020 0.000256 1024 100 480 69120 4.52522 3.41402 29.1194 104.719 141.877 141.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1150 0.001024 2048 110 400 17712 1.36563 10.5327 52.3793 64.32 64.3787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 770 6.4e-05 512 240 280 165888 21.7298 6.58042 24.0251 204.261 256.811 256.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1090 0.001024 512 340 400 12960 0.611808 0.36016 2.46614 17.4857 21.0245 21.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 260 0.001024 4096 62 2600 3024 2.8337 2.68685 23.9823 103.265 132.838 132.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 550 6.4e-05 512 185 440 82944 31.9764 6.58406 18.2647 204.272 261.333 261.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 780 0.000512 512 290 360 17280 2.20755 0.809088 3.68275 25.9667 32.8171 32.9441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1560 6.4e-05 2048 350 960 267840 44.8257 28.3311 496.718 834.961 1404.97 1405.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1270 3.2e-05 1024 400 1680 470016 68.5587 26.874 767.097 834.758 1697.51 1697.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 910 3.2e-05 4096 270 6280 437760 448.973 176.661 9321.24 5339 15286.4 15286.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1020 0.000256 1024 100 480 67968 4.49011 3.39078 25.5223 104.044 137.547 137.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1150 0.001024 2048 110 400 17568 1.35997 8.95056 52.1891 62.5422 62.6013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 770 6.4e-05 512 240 280 147456 21.9701 6.53517 19.2465 198.13 246.099 246.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1090 0.001024 512 340 400 12672 0.594944 0.35296 2.43296 17.697 21.1771 21.2744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 260 0.001024 4096 62 2600 2880 2.83248 2.69926 20.8158 103.65 130.072 130.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 550 6.4e-05 512 185 440 73728 31.5738 6.53683 14.7839 198.138 251.273 251.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 780 0.000512 512 290 360 13824 2.2415 0.781472 2.92602 25.0857 31.1882 31.3137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1560 6.4e-05 2048 350 960 267264 44.5508 28.2685 442.83 835.275 1351.06 1351.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1270 3.2e-05 1024 400 1680 460800 66.7635 26.4802 676.502 816.316 1586.27 1586.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 910 3.2e-05 4096 270 6280 441600 448.185 176.553 17122.3 5338.8 23086.4 23086.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1020 0.000256 1024 100 480 69440 4.49181 3.40813 47.2029 104.612 159.816 159.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1150 0.001024 2048 110 400 17840 1.36842 16.3937 52.3973 70.2014 70.2585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 770 6.4e-05 512 240 280 174080 21.9831 6.72326 40.1988 209.807 278.927 279.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1090 0.001024 512 340 400 13440 0.60592 0.360384 4.07629 18.0288 23.1687 23.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 260 0.001024 4096 62 2600 3520 2.8535 2.72208 43.4921 104.495 153.636 153.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 550 6.4e-05 512 185 440 102400 30.55 6.62499 35.8746 206.449 279.738 279.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 780 0.000512 512 290 360 17920 2.18941 0.817408 5.81286 27.4372 36.4148 36.5388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1560 6.4e-05 2048 350 960 269440 44.6317 28.3955 814.513 838.725 1726.4 1726.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1270 3.2e-05 1024 400 1680 476160 68.0359 26.9191 1270.99 838.739 2204.91 2205.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 910 3.2e-05 4096 270 6280 440320 449.203 176.936 11733.7 5334.27 17694.6 17695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1020 0.000256 1024 100 480 69120 4.47642 3.39331 32.2494 104.179 144.402 144.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1150 0.001024 2048 110 400 17760 1.36218 11.4823 52.3493 65.2364 65.2964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 770 6.4e-05 512 240 280 163840 22.1241 6.61856 26.3638 206.217 261.541 261.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1090 0.001024 512 340 400 13440 0.608608 0.36208 2.92806 17.7622 21.7596 21.8563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 260 0.001024 4096 62 2600 3200 2.84538 2.71546 27.6522 103.965 137.251 137.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 550 6.4e-05 512 185 440 102400 30.4914 6.62131 25.026 206.234 268.614 268.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 780 0.000512 512 290 360 17920 2.19501 0.817536 4.26669 27.4185 34.8513 34.9798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1560 6.4e-05 2048 350 960 268800 44.5784 28.2911 553.911 837.974 1464.89 1465.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1270 3.2e-05 1024 400 1680 471040 68.7664 26.8808 862.276 837.83 1795.98 1796.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 910 3.2e-05 4096 270 6280 437760 449.177 176.614 9768.52 5321.92 15716.7 15717.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1020 0.000256 1024 100 480 69120 4.51363 3.41197 27.3731 104.818 140.218 140.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1150 0.001024 2048 110 400 17520 1.35622 9.39085 51.962 62.7534 62.8125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 770 6.4e-05 512 240 280 168960 21.7852 6.62938 22.6792 206.464 257.768 257.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1090 0.001024 512 340 400 13440 0.613792 0.362624 2.56912 17.828 21.4698 21.5664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 260 0.001024 4096 62 2600 3360 2.85341 2.71507 25.1246 104.493 135.26 135.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 550 6.4e-05 512 185 440 92160 31.4268 6.6255 19.184 206.475 263.951 264.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 780 0.000512 512 290 360 15360 2.28762 0.823104 3.23942 26.4462 32.9491 33.0797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1560 6.4e-05 2048 350 960 266880 44.7022 28.3156 462.697 835.522 1371.37 1371.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1270 3.2e-05 1024 400 1680 460800 68.2987 26.6916 708.057 824.928 1628.19 1628.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 910 3.2e-05 4096 270 6280 440320 449.935 176.988 9869.95 5332.97 15830.3 15830.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1020 0.000256 1024 100 480 67840 4.4639 3.3744 26.4738 103.554 137.964 138.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1150 0.001024 2048 110 400 17600 1.36912 9.69469 52.3506 63.4574 63.5185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 770 6.4e-05 512 240 280 163840 22.1736 6.61709 21.9628 206.352 257.318 257.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1090 0.001024 512 340 400 12800 0.622048 0.364544 2.38886 17.8716 21.3465 21.4385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 260 0.001024 4096 62 2600 3200 2.86787 2.73318 22.5895 104.835 133.096 133.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 550 6.4e-05 512 185 440 81920 29.7552 6.44102 16.7824 192.637 245.854 246.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 780 0.000512 512 290 360 15360 2.12976 0.757728 3.22691 24.4165 30.6817 30.8104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1560 6.4e-05 2048 350 960 266240 44.4968 28.1438 456.761 831.659 1361.19 1361.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1270 3.2e-05 1024 400 1680 450560 69.8524 26.4363 674.504 824.46 1595.47 1595.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 910 3.2e-05 4096 270 6280 440832 447.096 176.103 16349.3 5307.47 22280.5 22281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1020 0.000256 1024 100 480 69504 4.49824 3.40976 44.617 104.783 157.407 157.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1150 0.001024 2048 110 400 17856 1.37453 15.6684 52.4306 69.5195 69.5788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 770 6.4e-05 512 240 280 172032 21.5095 6.61776 37.738 206.322 272.401 272.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1090 0.001024 512 340 400 13440 0.606976 0.361472 4.02496 17.7197 22.8105 22.9058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 260 0.001024 4096 62 2600 3456 2.85779 2.72666 40.1592 104.652 150.469 150.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 550 6.4e-05 512 185 440 98304 30.835 6.61862 32.5773 206.19 276.461 276.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 780 0.000512 512 290 360 16896 2.22618 0.817152 5.2929 26.3266 34.823 34.9542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1560 6.4e-05 2048 350 960 268800 44.6961 28.2703 766.935 836.428 1676.47 1676.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1270 3.2e-05 1024 400 1680 473088 67.6022 26.7216 1176.08 832.271 2102.89 2103.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 910 3.2e-05 4096 270 6280 439296 449.407 176.676 11490.6 5325.52 17442.7 17443.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1020 0.000256 1024 100 480 69120 4.49078 3.40918 32.2232 104.468 144.693 144.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1150 0.001024 2048 110 400 17664 1.36742 11.1782 52.1806 64.7693 64.8271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 770 6.4e-05 512 240 280 172032 21.5119 6.61491 27.0826 206.272 261.695 261.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1090 0.001024 512 340 400 13056 0.616832 0.361504 2.65008 17.7869 21.5138 21.6105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 260 0.001024 4096 62 2600 3072 2.84877 2.71619 26.0913 104.149 135.879 135.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 550 6.4e-05 512 185 440 73728 31.5934 6.53469 17.8782 198.042 254.284 254.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 780 0.000512 512 290 360 15360 2.18483 0.779264 3.63066 25.0217 31.772 31.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1560 6.4e-05 2048 350 960 268800 44.7194 28.2849 549.336 836.819 1459.29 1459.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1270 3.2e-05 1024 400 1680 466944 67.2268 26.4385 838.57 824.243 1756.7 1756.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 910 3.2e-05 4096 270 6280 437760 448.975 176.681 9448.02 5342.82 15417 15417.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1020 0.000256 1024 100 480 67968 4.48522 3.38534 25.8489 104.115 137.934 138.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1150 0.001024 2048 110 400 17568 1.36067 8.89616 52.2239 62.5219 62.5813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 770 6.4e-05 512 240 280 147456 21.9702 6.53466 19.4995 198.266 246.483 246.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1090 0.001024 512 340 400 12672 0.592576 0.350784 2.49882 16.6819 20.2213 20.3121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 260 0.001024 4096 62 2600 2880 2.83062 2.70317 21.2424 103.726 130.575 130.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 550 6.4e-05 512 185 440 73728 31.5532 6.53398 14.9425 198.286 251.557 251.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 780 0.000512 512 290 360 13824 2.24093 0.779456 2.92547 25.1036 31.2057 31.3353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1560 6.4e-05 2048 350 960 267264 44.5457 28.3426 449.942 835.751 1358.72 1358.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1270 3.2e-05 1024 400 1680 460800 66.7616 26.2328 685.287 816.883 1595.38 1595.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 910 3.2e-05 4096 270 6280 436224 449.087 176.232 8770.42 5330.89 14727.1 14727.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1020 0.000256 1024 100 480 67584 4.47219 3.37504 24.6475 103.63 136.224 136.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1150 0.001024 2048 110 400 17280 1.34832 8.67123 51.6716 61.7341 61.7923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 770 6.4e-05 512 240 280 147456 22.0103 6.54131 18.8355 198.149 245.746 245.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1090 0.001024 512 340 400 12288 0.604512 0.351968 2.14112 16.7055 19.9044 19.9981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 260 0.001024 4096 62 2600 2304 2.78336 2.64192 16.8667 101.05 123.411 123.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 550 6.4e-05 512 185 440 49152 33.8432 6.53357 9.78752 198.158 248.564 248.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 780 0.000512 512 290 360 12288 2.30803 0.784992 2.71661 25.8537 31.8204 31.9448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1560 6.4e-05 2048 350 960 267264 44.6315 28.2044 421.555 833.213 1327.73 1327.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1270 3.2e-05 1024 400 1680 466944 67.2892 26.4459 648.622 824.407 1566.98 1567.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 910 3.2e-05 4096 270 6280 440000 450.333 177.148 16743.8 5326.62 22698.4 22698.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1020 0.000256 1024 100 480 69600 4.53654 3.42131 46.5861 104.947 159.592 159.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1150 0.001024 2048 110 400 17800 1.36621 16.4393 52.3379 70.185 70.2458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 770 6.4e-05 512 240 280 172800 21.58 6.63616 39.5668 206.367 274.364 274.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1090 0.001024 512 340 400 13200 0.612416 0.361344 3.87197 17.8682 22.8139 22.9089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 260 0.001024 4096 62 2600 3400 2.87747 2.73629 41.418 104.811 151.916 151.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 550 6.4e-05 512 185 440 102400 30.5646 7.36182 35.2087 206.486 279.858 280.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 780 0.000512 512 290 360 17600 2.21453 0.818688 5.6176 27.4061 36.2151 36.3438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1560 6.4e-05 2048 350 960 269600 44.8744 28.3544 800.945 837.769 1712.08 1712.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1270 3.2e-05 1024 400 1680 473600 67.8826 26.8174 1244.98 833.496 2173.4 2173.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 910 3.2e-05 4096 270 6280 438400 454.42 177.854 11324.6 5342.16 17299.6 17300
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1020 0.000256 1024 100 480 68800 4.51405 3.41165 31.4535 104.478 143.959 144.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1150 0.001024 2048 110 400 17600 1.35782 10.7493 52.0356 72.3195 72.3782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 770 6.4e-05 512 240 280 166400 22.0615 6.62736 26.2539 206.308 261.463 261.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1090 0.001024 512 340 400 12800 0.619072 0.365792 2.70694 16.7409 20.5325 20.6275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 260 0.001024 4096 62 2600 3200 2.8552 2.71789 27.4199 104.211 137.276 137.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 550 6.4e-05 512 185 440 102400 30.5926 6.6311 24.1955 206.328 267.987 268.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 780 0.000512 512 290 360 16000 2.26922 0.821152 3.76528 26.405 33.4207 33.5511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1560 6.4e-05 2048 350 960 268800 44.8293 28.4316 543.03 837.481 1453.9 1454.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1270 3.2e-05 1024 400 1680 460800 68.3959 26.5036 821.185 824.377 1740.68 1740.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 910 3.2e-05 4096 270 6280 436800 457.711 178.524 10139.5 5375.43 16151.7 16152.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1020 0.000256 1024 100 480 68400 4.4753 3.3849 27.5488 103.529 139.036 139.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1150 0.001024 2048 110 400 17400 1.352 9.67066 51.7685 62.8335 62.8927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 770 6.4e-05 512 240 280 172800 21.578 6.63856 23.9936 206.354 258.778 258.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1090 0.001024 512 340 400 13200 0.621536 0.363008 2.62029 17.8592 21.5598 21.6535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 260 0.001024 4096 62 2600 3000 2.8777 2.72784 22.9286 104.735 133.338 133.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 550 6.4e-05 512 185 440 76800 32.892 6.64166 16.3991 206.425 262.597 262.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 780 0.000512 512 290 360 14400 2.33536 0.82448 3.13325 26.4704 32.9183 33.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1560 6.4e-05 2048 350 960 268800 44.9031 28.3868 475.183 837.651 1386.26 1386.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1270 3.2e-05 1024 400 1680 460800 68.4702 26.5249 715.293 824.477 1634.98 1635.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 910 3.2e-05 4096 270 6280 435200 452.101 176.61 8964.69 5350.6 14944.5 14944.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1020 0.000256 1024 100 480 67200 4.48195 3.3833 25.2333 103.738 136.938 137.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1150 0.001024 2048 110 400 17200 1.34739 9.31427 51.5364 62.2395 62.2988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 770 6.4e-05 512 240 280 153600 22.91 6.63347 20.1772 206.561 256.498 256.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1090 0.001024 512 340 400 11200 0.582368 0.33856 2.30173 15.8118 19.1356 19.2266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 260 0.001024 4096 62 2600 2400 2.78118 2.63578 17.9549 101.05 124.497 124.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 550 6.4e-05 512 185 440 102400 30.5594 6.63549 19.8525 206.575 263.863 264.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 780 0.000512 512 290 360 12800 2.40083 0.82928 2.92528 26.5502 32.8613 32.9891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1560 6.4e-05 2048 350 960 265600 44.7059 28.3034 429.405 834.228 1336.77 1336.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1270 3.2e-05 1024 400 1680 460800 68.3508 26.4724 656.845 825.119 1577.01 1577.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 910 3.2e-05 4096 270 6288 442368 446.704 176.153 13872.6 5325.93 19821.9 19822.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1020 0.000256 1024 100 480 69632 4.50765 3.41462 38.9525 104.888 151.861 151.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1150 0.001024 2048 110 384 17984 1.37309 12.8483 52.444 66.7093 66.7648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 770 6.4e-05 512 240 288 151552 23.5006 6.71571 46.0391 209.001 285.477 285.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1090 0.001024 512 340 384 13184 0.61648 0.3648 3.24237 18.4782 22.7982 22.9031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 260 0.001024 4096 62 2592 3392 2.85814 2.72048 33.8363 104.669 144.155 144.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 550 6.4e-05 512 185 432 94208 31.7542 6.70925 26.6578 208.922 274.28 274.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 780 0.000512 512 290 384 17408 2.22432 0.830784 4.41558 26.861 34.4892 34.6163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1560 6.4e-05 2048 350 960 271360 44.4238 28.3156 1061.09 837.779 1971.75 1971.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1270 3.2e-05 1024 400 1680 479232 67.5779 26.8704 1017.7 837.837 1950.2 1950.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 910 3.2e-05 4096 270 6288 442368 447.119 176.082 8859.15 5308.88 14791.7 14792.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1020 0.000256 1024 100 480 69376 4.49984 3.40774 63.7052 104.579 176.289 176.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1150 0.001024 2048 110 384 17920 1.37213 8.24333 52.3621 62.0212 62.0769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 770 6.4e-05 512 240 288 151552 23.5054 6.70579 51.5413 208.918 290.883 291.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1090 0.001024 512 340 384 13056 0.6208 0.364544 2.06861 18.5119 21.6746 21.7641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 260 0.001024 4096 62 2592 3328 2.86547 2.73059 21.8076 104.833 132.309 132.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 550 6.4e-05 512 185 432 90112 32.2102 6.7025 16.8002 208.928 264.882 265.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 780 0.000512 512 290 384 17408 2.24058 0.829536 2.93722 26.8784 33.0387 33.1668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1560 6.4e-05 2048 350 960 271360 44.5125 28.2706 994.298 837.912 1905.12 1905.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1270 3.2e-05 1024 400 1680 475136 67.918 26.8225 656.245 835.183 1586.38 1586.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 910 3.2e-05 4096 270 6288 440832 447.019 176.13 7312 5312.08 13247.8 13248.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1020 0.000256 1024 100 480 69504 4.5135 3.41197 66.6092 104.891 179.529 179.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1150 0.001024 2048 110 384 17856 1.36806 6.82954 52.3176 60.5574 60.6179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 770 6.4e-05 512 240 288 147456 23.3282 6.62323 50.1609 206.386 286.716 286.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1090 0.001024 512 340 384 12672 0.617152 0.360192 1.70336 18.0234 20.8155 20.9112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 260 0.001024 4096 62 2592 3264 2.85696 2.7319 17.4222 104.758 127.84 127.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 550 6.4e-05 512 185 432 86016 31.9757 6.61597 18.6273 206.396 263.862 264.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 780 0.000512 512 290 384 16896 2.22832 0.818688 6.07776 27.4053 36.6857 36.8172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1560 6.4e-05 2048 350 960 270336 44.5847 28.3054 1098.42 837.363 2008.82 2008.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1270 3.2e-05 1024 400 1680 473088 67.5893 26.9162 538.358 833.153 1466.24 1466.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 910 3.2e-05 4096 270 6288 442240 448.927 176.523 13439.2 5325.39 19390.6 19391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 1020 0.000256 1024 100 480 69600 4.52598 3.42291 37.0122 104.867 149.929 150.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1150 0.001024 2048 110 384 17960 1.3721 12.286 52.3878 66.089 66.1511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 770 6.4e-05 512 240 288 151040 23.7009 6.72973 27.5777 209.554 267.785 267.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1090 0.001024 512 340 384 13120 0.613024 0.362816 3.06688 18.0993 22.2391 22.3358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 260 0.001024 4096 62 2592 3360 2.87082 2.72998 32.0795 104.593 142.345 142.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 550 6.4e-05 512 185 432 92160 32.1794 6.72973 25.217 209.565 273.93 274.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 780 0.000512 512 290 384 16640 2.23651 0.81696 4.20544 27.6435 35.0589 35.1947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1560 6.4e-05 2048 350 960 271360 44.57 28.3859 640.936 837.733 1551.76 1551.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1270 3.2e-05 1024 400 1680 478720 67.9391 26.9474 994.826 837.749 1927.69 1927.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 910 3.2e-05 4096 270 6288 441600 448.236 176.575 8750.38 5330.78 14706.5 14706.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 1020 0.000256 1024 100 480 69120 4.49741 3.40998 24.8918 104.604 137.503 137.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1150 0.001024 2048 110 384 17920 1.37216 8.29565 52.4183 62.1267 62.1855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 770 6.4e-05 512 240 288 148480 23.9095 6.72563 39.0859 209.786 279.723 279.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1090 0.001024 512 340 384 12800 0.616032 0.360448 2.06202 18.3955 21.5338 21.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 260 0.001024 4096 62 2592 3200 2.85334 2.71619 20.2813 104.425 130.349 130.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 550 6.4e-05 512 185 432 81920 32.408 6.6232 15.0131 206.246 260.535 260.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 780 0.000512 512 290 384 16640 2.23402 0.81712 2.9344 27.3783 33.5219 33.6471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1560 6.4e-05 2048 350 960 271360 44.5062 28.3086 939.99 838.038 1850.99 1851.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1270 3.2e-05 1024 400 1680 476160 68.0624 26.9214 645.129 838.079 1578.41 1578.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 910 3.2e-05 4096 270 6288 441600 448.389 176.47 7156.75 5329.64 13111.7 13112.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1020 0.000256 1024 100 480 69120 4.52211 3.41837 20.71 104.659 133.411 133.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1150 0.001024 2048 110 384 17880 1.37002 6.80787 52.4446 60.6661 60.7221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 770 6.4e-05 512 240 288 145920 23.5368 6.63283 37.8611 206.468 274.716 274.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1090 0.001024 512 340 384 12960 0.616448 0.363072 1.81306 18.1561 21.0467 21.1455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 260 0.001024 4096 62 2592 3120 2.8543 2.70579 16.4859 103.851 125.968 126.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 550 6.4e-05 512 185 432 76800 32.8623 6.63184 12.0322 206.409 258.179 258.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 780 0.000512 512 290 384 15360 2.29027 0.819936 2.33952 26.3657 31.9703 32.0972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1560 6.4e-05 2048 350 960 270720 44.7129 28.3635 926.482 837.852 1837.54 1837.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1270 3.2e-05 1024 400 1680 476160 67.785 26.8736 533.849 835.213 1463.94 1464.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 910 3.2e-05 4096 270 6288 441600 447.774 176.411 18504 5310.66 24439.4 24439.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1020 0.000256 1024 100 480 69504 4.50019 3.41606 51.5064 104.728 164.25 164.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1150 0.001024 2048 110 384 17952 1.37117 17.0307 52.3977 70.8404 70.9004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 770 6.4e-05 512 240 288 150528 23.4164 6.68186 38.0445 208.314 276.669 276.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1090 0.001024 512 340 384 13056 0.615904 0.363648 4.15504 19.0693 24.3005 24.3957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 260 0.001024 4096 62 2592 3264 2.85155 2.71555 43.0906 104.398 153.129 153.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 550 6.4e-05 512 185 432 86016 31.9997 6.62323 32.6608 206.181 277.703 277.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 780 0.000512 512 290 384 16896 2.22275 0.820416 5.81597 26.3002 35.3127 35.4412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1560 6.4e-05 2048 350 960 271104 44.4045 28.3278 888.827 837.419 1799.11 1799.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1270 3.2e-05 1024 400 1680 479232 67.4239 26.8926 1404.6 836.426 2335.56 2335.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 910 3.2e-05 4096 270 6288 440832 447.034 176.069 11675 5307.39 17606 17606.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 48 1020 0.000256 1024 100 480 69504 4.49859 3.41184 33.7042 104.8 146.516 146.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1150 0.001024 2048 110 384 17856 1.36259 10.7707 52.268 64.4456 64.5038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 770 6.4e-05 512 240 288 147456 23.2886 6.61914 24.2022 206.277 260.606 260.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1090 0.001024 512 340 384 12672 0.61616 0.359552 2.63482 17.7206 21.4269 21.5244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 260 0.001024 4096 62 2592 3264 2.8631 2.7217 27.1164 104.669 137.44 137.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 550 6.4e-05 512 185 432 86016 31.9837 6.62118 21.2465 206.224 266.316 266.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 780 0.000512 512 290 384 16896 2.22387 0.818848 3.87251 27.3862 34.4588 34.5907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1560 6.4e-05 2048 350 960 270336 44.4524 28.3235 556.354 836.602 1465.87 1466.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1270 3.2e-05 1024 400 1680 473088 67.5826 26.7325 864.036 832.401 1790.97 1791.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 910 3.2e-05 4096 270 6288 440064 450.437 177.34 9430.24 5348.32 15406.8 15407.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 1020 0.000256 1024 100 480 69120 4.50336 3.41107 27.7539 104.604 140.373 140.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1150 0.001024 2048 110 384 17856 1.36762 8.87603 52.4058 62.6924 62.7493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 770 6.4e-05 512 240 288 138240 23.7099 6.58022 18.7323 204.18 253.418 253.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1090 0.001024 512 340 384 12672 0.6112 0.359072 2.28307 17.4292 20.7817 20.8747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 260 0.001024 4096 62 2592 3168 2.85283 2.71619 21.941 104.411 131.993 132.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 550 6.4e-05 512 185 432 73728 31.5852 6.54336 15.07 198.012 251.446 251.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 780 0.000512 512 290 384 13824 2.2344 0.775936 2.87203 24.9848 31.0283 31.1562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1560 6.4e-05 2048 350 960 270720 44.4417 28.3378 1280.73 837.729 2191.37 2191.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1270 3.2e-05 1024 400 1680 470016 67.4887 26.5802 697.697 828.348 1620.33 1620.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 910 3.2e-05 4096 270 6288 439296 449.386 176.68 7946.7 5330.62 13903.9 13904.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1020 0.000256 1024 100 480 69120 4.49702 3.40502 23.5539 104.512 136.069 136.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1150 0.001024 2048 110 384 17664 1.35926 7.32371 52.0622 60.7888 60.8464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 770 6.4e-05 512 240 288 147456 23.3169 6.61222 51.7462 206.531 288.42 288.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1090 0.001024 512 340 384 12288 0.622784 0.361184 1.90634 17.827 20.8158 20.9173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 260 0.001024 4096 62 2592 3072 2.8465 2.71504 18.3692 104.254 128.257 128.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 550 6.4e-05 512 185 432 73728 31.5861 6.53562 13.0808 198.238 249.688 249.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 780 0.000512 512 290 384 15360 2.18931 0.778912 2.7703 25.0438 30.936 31.0695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1560 6.4e-05 2048 350 960 270336 44.5208 28.3072 1186.27 837.61 2096.85 2096.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1270 3.2e-05 1024 400 1680 466944 67.2178 26.448 586.804 829.833 1516.49 1516.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 910 3.2e-05 4096 270 6288 441728 448.994 176.585 17100.7 5316.92 23043.7 23044.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1020 0.000256 1024 100 480 69440 4.51674 3.41827 48.2784 104.835 161.148 161.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1150 0.001024 2048 110 384 17976 1.3783 15.9518 52.5312 69.903 69.9597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 770 6.4e-05 512 240 288 150528 23.6768 6.73168 35.5631 209.581 275.767 275.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1090 0.001024 512 340 384 12992 0.61648 0.362496 3.96051 18.0109 23.047 23.1404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 260 0.001024 4096 62 2592 3248 2.85907 2.71974 40.7238 104.454 150.829 150.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 550 6.4e-05 512 185 432 86016 32.2124 6.64861 30.5548 207.06 276.716 276.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 780 0.000512 512 290 384 17024 2.22925 0.8192 5.55421 27.5016 36.2613 36.3867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1560 6.4e-05 2048 350 960 271040 44.5874 28.3504 822.036 838.372 1733.48 1733.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1270 3.2e-05 1024 400 1680 476672 68.1101 26.9222 1293.71 844.933 2233.91 2234.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 910 3.2e-05 4096 270 6288 440832 447.614 176.37 10836.5 5307.71 16768.7 16769.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1020 0.000256 1024 100 480 69440 4.50605 3.41402 30.7585 104.819 143.601 143.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1150 0.001024 2048 110 384 17920 1.37194 10.0613 52.4876 63.9623 64.0203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 770 6.4e-05 512 240 288 143360 23.7843 6.64 22.4957 206.904 260.036 260.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1090 0.001024 512 340 384 12992 0.614912 0.360576 2.62912 17.8111 21.5164 21.6129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 260 0.001024 4096 62 2592 3136 2.84566 2.70528 25.1017 104.068 134.791 134.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 550 6.4e-05 512 185 432 71680 32.5044 6.56576 17.0553 202.115 258.479 258.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 780 0.000512 512 290 384 16128 2.20774 0.796672 3.74246 26.5317 33.429 33.5587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1560 6.4e-05 2048 350 960 270592 44.4257 28.323 523.227 836.613 1432.72 1432.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1270 3.2e-05 1024 400 1680 473088 68.2972 26.9005 808.682 836.492 1740.59 1740.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 910 3.2e-05 4096 270 6288 440832 449.033 176.667 8919.07 5312 14857.3 14857.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 48 1020 0.000256 1024 100 480 69216 4.53318 3.4263 26.4023 104.974 139.435 139.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1150 0.001024 2048 110 384 17808 1.36918 8.46982 52.371 62.2498 62.3106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 770 6.4e-05 512 240 288 150528 23.675 6.72765 19.4586 209.472 259.55 259.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1090 0.001024 512 340 384 12096 0.614816 0.354304 2.18979 17.7548 21.0102 21.0992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 260 0.001024 4096 62 2592 3024 2.84854 2.70442 20.4534 103.828 129.906 129.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 550 6.4e-05 512 185 432 64512 33.1972 6.57818 12.7984 202.277 255.093 255.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 780 0.000512 512 290 384 16128 2.2089 0.797344 3.20115 25.5345 31.9044 32.0307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1560 6.4e-05 2048 350 960 270144 44.6914 28.3505 430.37 842.074 1345.62 1345.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1270 3.2e-05 1024 400 1680 473088 68.4068 26.928 663.67 841.845 1601.07 1601.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 910 3.2e-05 4096 270 6288 440832 446.934 176.167 8068.4 5328.56 14020.6 14021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 48 1020 0.000256 1024 100 480 68096 4.47811 3.38038 23.499 103.743 135.197 135.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1150 0.001024 2048 110 384 17696 1.36435 7.86022 52.1721 61.4387 61.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 770 6.4e-05 512 240 288 129024 23.9866 6.56422 15.313 202.13 248.209 248.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1090 0.001024 512 340 384 12544 0.610816 0.356352 2.02477 17.2035 20.2929 20.3862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 260 0.001024 4096 62 2592 3136 2.85859 2.72032 19.9505 104.639 130.24 130.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 550 6.4e-05 512 185 432 57344 31.9425 6.43386 10.3372 192.55 241.5 241.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 780 0.000512 512 290 384 14336 2.15594 0.751616 2.63846 24.6003 30.3024 30.4311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1560 6.4e-05 2048 350 960 270592 44.4137 28.3088 391.798 841.418 1306.07 1306.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1270 3.2e-05 1024 400 1680 458752 68.8028 26.5212 581.609 826.888 1504.03 1504.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 910 3.2e-05 4096 270 6288 442368 447.182 176.091 16513.7 5307.65 22445.2 22445.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1020 0.000256 1024 100 480 69376 4.50166 3.40723 46.2184 104.579 158.809 158.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1150 0.001024 2048 110 384 17920 1.36806 15.3852 52.3569 69.1534 69.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 770 6.4e-05 512 240 288 151552 23.477 6.70976 35.5255 209.072 274.997 275.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1090 0.001024 512 340 384 13056 0.61696 0.364544 3.82554 18.1544 23.0607 23.1553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 260 0.001024 4096 62 2592 3328 2.87267 2.73434 40.3707 104.835 150.882 150.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 550 6.4e-05 512 185 432 90112 32.2146 6.70515 31.6036 208.946 279.715 279.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 780 0.000512 512 290 384 17408 2.23366 0.832768 5.38352 27.932 36.5399 36.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1560 6.4e-05 2048 350 960 271360 44.3542 28.4908 797.32 837.839 1708.14 1708.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1270 3.2e-05 1024 400 1680 475136 67.891 26.8353 1232.44 835.098 2162.49 2162.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 910 3.2e-05 4096 270 6288 442368 447.039 176.101 10629.8 5331.46 16584.9 16585.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1020 0.000256 1024 100 480 69120 4.50685 3.40672 29.679 104.767 142.461 142.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1150 0.001024 2048 110 384 17792 1.36192 10.154 52.2359 63.7936 63.8505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 770 6.4e-05 512 240 288 147456 23.8189 6.70653 22.3757 209.187 262.298 262.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1090 0.001024 512 340 384 12288 0.612384 0.354304 2.45101 16.7608 20.2827 20.3777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 260 0.001024 4096 62 2592 3072 2.84262 2.70202 25.0213 103.901 134.54 134.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 550 6.4e-05 512 185 432 81920 32.8729 6.7072 18.8732 209.186 267.875 268.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 780 0.000512 512 290 384 16384 2.27629 0.833184 3.52515 26.9477 33.7358 33.8616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1560 6.4e-05 2048 350 960 271360 44.3818 28.3197 518.764 838.94 1430.54 1430.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1270 3.2e-05 1024 400 1680 475136 67.958 26.8256 789.571 835.988 1720.57 1720.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 910 3.2e-05 4096 270 6288 439296 449.343 176.693 8817.62 5330.14 14774.3 14774.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1020 0.000256 1024 100 480 69120 4.49715 3.40602 25.4883 104.504 137.995 138.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1150 0.001024 2048 110 384 17664 1.36192 8.29274 52.0581 61.7557 61.8118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 770 6.4e-05 512 240 288 147456 23.3153 6.61779 19.2736 206.453 255.874 256.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1090 0.001024 512 340 384 12288 0.622432 0.362496 2.10026 17.7971 20.9823 21.0736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 260 0.001024 4096 62 2592 3072 2.85082 2.71549 20.6642 104.239 130.543 130.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 550 6.4e-05 512 185 432 73728 31.5737 8.21667 14.5332 198.215 252.78 252.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 780 0.000512 512 290 384 15360 2.18003 0.776928 3.06835 25.7521 31.9299 32.0573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1560 6.4e-05 2048 350 960 270336 44.5003 28.3709 435.195 841.96 1350.17 1350.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1270 3.2e-05 1024 400 1680 466944 67.2252 26.4345 638.48 825.006 1557.37 1557.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 910 3.2e-05 4096 270 6288 438272 449.995 176.789 7762.5 5325.83 13715.6 13716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1020 0.000256 1024 100 480 68608 4.52778 3.41043 22.0036 104.93 134.973 135.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1150 0.001024 2048 110 384 17664 1.36531 7.86909 52.2364 61.5124 61.5731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 770 6.4e-05 512 240 288 147456 23.8191 6.71104 17.0684 209.235 257.046 257.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1090 0.001024 512 340 384 11264 0.608416 0.351488 1.97923 16.5044 19.5431 19.6357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 260 0.001024 4096 62 2592 2560 2.82781 2.68909 15.745 103.205 124.538 124.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 550 6.4e-05 512 185 432 65536 32.2162 6.53405 11.4292 198.258 248.675 248.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 780 0.000512 512 290 384 12288 2.30269 0.779104 2.45565 25.0823 30.7728 30.9029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1560 6.4e-05 2048 350 960 270336 44.2582 28.4053 382.537 836.324 1291.65 1291.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1270 3.2e-05 1024 400 1680 475136 67.9152 26.823 570.586 836.032 1501.57 1501.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 910 3.2e-05 4096 270 6288 441216 448.94 176.682 16504.5 5321.41 22452 22452.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1020 0.000256 1024 100 480 69408 4.53008 3.4345 45.2425 104.994 158.304 158.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1150 0.001024 2048 110 384 17928 1.37184 15.3071 52.4508 69.1713 69.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 770 6.4e-05 512 240 288 147456 23.5393 6.6664 33.7927 207.415 271.624 271.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1090 0.001024 512 340 384 12960 0.616 0.362496 3.94778 17.8229 22.8475 22.9409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 260 0.001024 4096 62 2592 3312 2.87053 2.73331 39.6477 104.895 150.215 150.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 550 6.4e-05 512 185 432 82944 31.9503 6.58637 28.8145 204.341 271.928 272.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 780 0.000512 512 290 384 16128 2.23347 0.80816 5.17741 26.9425 35.3157 35.4443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1560 6.4e-05 2048 350 960 270720 44.6518 28.4589 779.894 838.374 1691.52 1691.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1270 3.2e-05 1024 400 1680 474624 68.0713 27.026 1203.61 835.229 2134.16 2134.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 910 3.2e-05 4096 270 6288 440064 450.515 177.339 11372.8 5347.84 17349 17349.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1020 0.000256 1024 100 480 69120 4.50294 3.40992 31.3551 104.62 143.99 144.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1150 0.001024 2048 110 384 17856 1.3703 10.6657 52.4035 64.4812 64.5386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 770 6.4e-05 512 240 288 138240 23.697 6.57408 22.1181 204.2 256.804 256.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1090 0.001024 512 340 384 12672 0.609152 0.35792 2.70874 18.481 22.2586 22.3509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 260 0.001024 4096 62 2592 3168 2.85696 2.71392 26.624 104.418 136.687 136.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 550 6.4e-05 512 185 432 73728 31.5868 6.54432 17.8869 198.034 254.297 254.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 780 0.000512 512 290 384 13824 2.2321 0.7768 3.38541 25.7009 32.2481 32.3768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1560 6.4e-05 2048 350 960 270720 44.4292 28.3724 539.507 837.806 1450.25 1450.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1270 3.2e-05 1024 400 1680 470016 67.4972 26.5912 832.304 828.425 1755.04 1755.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 910 3.2e-05 4096 270 6288 438912 449.509 176.646 9624.66 5310.38 15561.7 15562.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1020 0.000256 1024 100 480 69120 4.52198 3.41606 27.2045 104.8 140.041 140.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1150 0.001024 2048 110 384 17712 1.36755 9.10771 52.2527 62.7708 62.8265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 770 6.4e-05 512 240 288 138240 23.7522 6.58374 18.9503 204.429 253.924 254.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1090 0.001024 512 340 384 12096 0.622144 0.3584 2.27942 17.4915 20.8478 20.9437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 260 0.001024 4096 62 2592 2592 2.83034 2.68822 19.5807 103.348 128.517 128.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 550 6.4e-05 512 185 432 82944 31.9707 6.58672 17.3627 204.436 260.59 260.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 780 0.000512 512 290 384 13824 2.32157 0.811616 2.95869 27.0364 33.2828 33.4173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1560 6.4e-05 2048 350 960 269568 44.5509 28.3484 456.871 835.635 1365.56 1365.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1270 3.2e-05 1024 400 1680 470016 68.5943 26.8739 708.001 840.03 1643.71 1643.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 910 3.2e-05 4096 270 6288 437760 448.893 176.644 9626.26 5322.76 15575.1 15575.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1020 0.000256 1024 100 480 67968 4.49126 3.38477 26.2166 104.101 138.296 138.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1150 0.001024 2048 110 384 17568 1.35648 9.56694 52.0515 63.0179 63.0774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 770 6.4e-05 512 240 288 129024 23.3086 6.53514 17.9084 198.244 246.207 246.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1090 0.001024 512 340 384 11520 0.607424 0.349664 2.29181 16.6497 19.9977 20.0909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 260 0.001024 4096 62 2592 2880 2.83178 2.70282 20.5634 103.711 129.88 129.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 550 6.4e-05 512 185 432 73728 31.5491 6.53834 15.3817 198.305 252.008 252.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 780 0.000512 512 290 384 13824 2.24083 0.780672 3.12694 26.8629 33.1688 33.2963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1560 6.4e-05 2048 350 960 269568 44.283 28.4312 459.306 835.633 1367.79 1367.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1270 3.2e-05 1024 400 1680 460800 66.7416 26.2336 693.864 821.14 1608.2 1608.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 910 3.2e-05 4096 270 6288 441600 448.203 176.518 16405.9 5320.56 22351.7 22352.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1020 0.000256 1024 100 480 69120 4.50355 3.41184 44.5927 104.618 157.229 157.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1150 0.001024 2048 110 384 17920 1.37808 15.1245 52.4531 68.999 69.0561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 770 6.4e-05 512 240 288 148480 23.8597 6.72291 33.6571 209.836 274.291 274.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1090 0.001024 512 340 384 12800 0.61376 0.362656 3.7984 13.0896 17.9675 18.0634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 260 0.001024 4096 62 2592 3200 2.85491 2.72998 37.0833 104.517 147.263 147.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 550 6.4e-05 512 185 432 81920 32.419 6.6377 27.9547 206.412 273.661 273.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 780 0.000512 512 290 384 16640 2.23619 0.818368 5.33533 27.4015 35.9429 36.0727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1560 6.4e-05 2048 350 960 271360 44.3704 28.3054 769.951 838.714 1681.48 1681.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1270 3.2e-05 1024 400 1680 476160 68.087 26.9253 1181.19 838.711 2115.13 2115.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 910 3.2e-05 4096 270 6288 440320 449.165 176.897 11616.9 5330.27 17573.8 17574.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1020 0.000256 1024 100 480 68480 4.49248 3.39782 31.664 104.195 143.849 143.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1150 0.001024 2048 110 384 17760 1.36771 11.2229 52.1804 64.8146 64.8713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 770 6.4e-05 512 240 288 143360 23.6345 6.61523 23.2931 206.239 260 260.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1090 0.001024 512 340 384 12800 0.616032 0.362496 2.86432 17.825 21.7681 21.8644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 260 0.001024 4096 62 2592 2880 2.84502 2.7119 25.1274 103.974 134.733 134.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 550 6.4e-05 512 185 432 81920 32.3912 6.69744 20.0793 206.254 265.661 265.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 780 0.000512 512 290 384 15360 2.2809 0.821248 3.81242 26.3715 33.4368 33.5652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1560 6.4e-05 2048 350 960 271360 44.3224 28.3894 552.244 838.217 1463.31 1463.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1270 3.2e-05 1024 400 1680 471040 68.775 26.8882 848.914 837.867 1782.67 1782.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 910 3.2e-05 4096 270 6288 437760 449.114 176.659 9539.84 5318.74 15484.9 15485.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1020 0.000256 1024 100 480 69120 4.51789 3.41402 26.9772 104.733 139.744 139.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1150 0.001024 2048 110 384 17760 1.37216 8.99686 52.3958 62.8089 62.8654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 770 6.4e-05 512 240 288 138240 24.025 6.6272 18.9115 206.303 256.075 256.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1090 0.001024 512 340 384 12480 0.62608 0.362496 2.45955 16.763 20.3074 20.4022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 260 0.001024 4096 62 2592 2880 2.85491 2.71568 21.5226 104.407 131.57 131.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 550 6.4e-05 512 185 432 61440 34.3119 6.62938 12.8656 206.313 260.355 260.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 780 0.000512 512 290 384 15360 2.28845 0.823072 3.24883 26.0771 32.5883 32.7229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1560 6.4e-05 2048 350 960 268800 44.5369 28.373 450.798 834.879 1358.72 1358.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1270 3.2e-05 1024 400 1680 460800 68.282 26.4801 687.684 824.291 1606.95 1607.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 910 3.2e-05 4096 270 6288 440320 449.872 176.984 8870.86 5342.04 14840.3 14840.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1020 0.000256 1024 100 480 67840 4.45984 3.37264 24.7851 103.566 136.285 136.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1150 0.001024 2048 110 384 17600 1.36592 8.68986 52.1859 62.2843 62.3391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 770 6.4e-05 512 240 288 143360 23.652 6.62323 18.3151 206.359 255.162 255.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1090 0.001024 512 340 384 12800 0.62448 0.365568 2.40074 17.8741 21.3597 21.4528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 260 0.001024 4096 62 2592 2560 2.8631 2.73408 19.3069 104.841 129.815 129.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 550 6.4e-05 512 185 432 40960 33.6031 6.4384 8.60515 192.641 241.525 241.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 780 0.000512 512 290 384 10240 2.31421 0.752512 2.37677 24.6659 30.2669 30.3903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1560 6.4e-05 2048 350 960 268800 44.1101 28.2342 420.212 832.13 1324.82 1324.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1270 3.2e-05 1024 400 1680 450560 69.8639 26.4404 625.107 824.43 1546.06 1546.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 910 3.2e-05 4096 270 6300 440832 448.494 176.564 14524.5 5328.19 20478.3 20478.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1020 0.000256 1024 100 500 69248 4.50938 3.41946 41.9793 104.97 154.977 155.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1150 0.001024 2048 110 400 17920 1.37245 13.8455 52.4781 67.7399 67.7971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 770 6.4e-05 512 240 250 174080 21.8788 6.71206 47.9143 209.089 285.813 285.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1090 0.001024 512 340 400 13568 0.61344 0.364544 3.41542 18.4891 22.9783 23.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 260 0.001024 4096 62 2600 3264 2.85261 2.72579 34.0396 104.754 144.443 144.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 550 6.4e-05 512 185 450 86016 32.4938 6.71117 26.4335 209.102 274.97 275.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 780 0.000512 512 290 350 16896 2.24416 0.830816 4.27866 27.9365 35.4469 35.5739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1560 6.4e-05 2048 350 950 270080 44.6705 28.3185 1076.2 838.48 1987.8 1987.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1270 3.2e-05 1024 400 1700 477184 68.0054 26.8759 1083.06 838.549 2016.7 2016.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 910 3.2e-05 4096 270 6300 440320 449.667 176.867 9219.28 5369.32 15215.6 15216.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1020 0.000256 1024 100 500 68864 4.5233 3.40976 70.3353 104.683 183.053 183.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1150 0.001024 2048 110 400 17856 1.37322 8.98867 52.4073 62.81 62.8699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 770 6.4e-05 512 240 250 172032 22.0394 6.70515 53.4221 220.95 303.337 303.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1090 0.001024 512 340 400 13568 0.61504 0.364128 2.23683 18.4511 21.7719 21.8677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 260 0.001024 4096 62 2600 3200 2.86928 2.73315 21.9477 104.937 132.559 132.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 550 6.4e-05 512 185 450 81920 32.8491 6.70931 16.606 209.14 265.552 265.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 780 0.000512 512 290 350 16384 2.26621 0.829376 2.83334 27.9573 34.043 34.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1560 6.4e-05 2048 350 950 269824 44.7104 28.2847 1002.17 838.657 1913.95 1914.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1270 3.2e-05 1024 400 1700 475136 67.9152 26.8321 693.615 835.972 1624.55 1624.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 910 3.2e-05 4096 270 6300 439296 449.369 176.939 7525.4 5342.43 13494.6 13495.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1020 0.000256 1024 100 500 69120 4.52563 3.41197 70.5 113.066 191.608 191.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1150 0.001024 2048 110 400 17856 1.37299 7.35318 52.4369 61.2068 61.2674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 770 6.4e-05 512 240 250 165888 22.0427 6.61914 51.3897 206.183 286.449 286.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1090 0.001024 512 340 400 13056 0.610944 0.361056 1.80797 18.0616 20.9465 21.0423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 260 0.001024 4096 62 2600 3072 2.8576 2.7272 17.4676 104.65 127.773 127.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 550 6.4e-05 512 185 450 73728 33.0504 6.61882 16.8211 206.187 262.922 263.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 780 0.000512 512 290 350 15360 2.2736 0.817248 2.41741 26.3257 31.9908 32.1188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1560 6.4e-05 2048 350 950 269568 44.7749 28.3512 1113.51 836.44 2023.22 2023.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1270 3.2e-05 1024 400 1700 473088 67.5925 26.7225 566.853 835.224 1496.61 1496.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 910 3.2e-05 4096 270 6300 440960 450.311 176.922 13498.8 5345.4 19472 19472.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 1020 0.000256 1024 100 500 69280 4.53696 3.42477 38.7399 104.993 151.8 151.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1150 0.001024 2048 110 400 17920 1.37267 12.9295 52.5081 66.8523 66.9123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 770 6.4e-05 512 240 250 174080 22.0164 6.72966 29.3811 209.865 268.209 268.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1090 0.001024 512 340 400 13440 0.611712 0.36416 3.17722 18.247 22.4993 22.5956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 260 0.001024 4096 62 2600 3280 2.8681 2.732 31.7977 104.72 142.195 142.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 550 6.4e-05 512 185 450 87040 32.6444 6.73178 24.9461 209.809 274.379 274.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 780 0.000512 512 290 350 16000 2.25683 0.818912 3.82445 26.6255 33.682 33.8126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1560 6.4e-05 2048 350 950 270080 44.7387 28.3853 641.305 838.577 1553.15 1553.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1270 3.2e-05 1024 400 1700 478720 67.955 26.9435 1020.61 838.68 1954.41 1954.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 910 3.2e-05 4096 270 6300 440320 450.418 177.363 8645.82 5347.75 14621.9 14622.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 1020 0.000256 1024 100 500 68800 4.50499 3.4064 25.4406 104.504 137.956 138.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1150 0.001024 2048 110 400 17840 1.36717 8.50947 52.3502 62.2701 62.3268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 770 6.4e-05 512 240 250 174080 21.9695 6.72346 20.3138 209.599 258.824 258.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1090 0.001024 512 340 400 13120 0.612064 0.358656 2.10803 17.978 21.1565 21.2496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 260 0.001024 4096 62 2600 3200 2.86038 2.7136 20.2686 104.395 130.306 130.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 550 6.4e-05 512 185 450 81920 32.4164 6.62269 15.5313 206.172 260.987 261.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 780 0.000512 512 290 350 15360 2.27482 0.817152 2.57702 27.3656 33.1921 33.3308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1560 6.4e-05 2048 350 950 270080 44.7389 28.3617 920.57 837.82 1831.63 1831.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1270 3.2e-05 1024 400 1700 476160 68.0452 26.9131 651.523 837.756 1584.46 1584.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 910 3.2e-05 4096 270 6300 439680 451.687 177.451 7198.48 5344.68 13172.8 13173.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1020 0.000256 1024 100 500 68640 4.53018 3.41779 21.6145 104.55 134.214 134.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1150 0.001024 2048 110 400 17760 1.36768 7.164 52.3022 60.8756 60.9379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 770 6.4e-05 512 240 250 168960 21.8942 6.63318 38.4741 206.182 273.399 273.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1090 0.001024 512 340 400 12960 0.617408 0.363712 1.78838 18.32 21.1867 21.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 260 0.001024 4096 62 2600 2880 2.85136 2.70115 15.7667 103.742 125.133 125.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 550 6.4e-05 512 185 450 76800 32.8561 6.62874 12.5297 206.189 258.442 258.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 780 0.000512 512 290 350 15360 2.28534 0.820768 2.23475 27.3901 32.8864 33.0099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1560 6.4e-05 2048 350 950 269760 44.8929 28.3611 910.003 836.963 1820.35 1820.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1270 3.2e-05 1024 400 1700 476160 67.7743 26.88 547.29 834.324 1476.49 1476.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 910 3.2e-05 4096 270 6300 440320 450.479 177.109 6213.17 5330.86 12172.1 12172.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1020 0.000256 1024 100 500 68480 4.48422 3.39706 59.9984 104.196 172.173 172.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1150 0.001024 2048 110 400 17760 1.36845 6.42429 52.3607 60.1952 60.2535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 770 6.4e-05 512 240 250 163840 22.1871 6.61504 45.4047 206.258 280.677 280.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1090 0.001024 512 340 400 12800 0.61616 0.362496 1.59514 18.3791 21.055 21.1494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 260 0.001024 4096 62 2600 2880 2.84442 2.71014 13.939 103.991 123.558 123.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 550 6.4e-05 512 185 450 81920 32.3893 6.6185 11.5824 206.267 257.096 257.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 780 0.000512 512 290 350 15360 2.28346 0.821248 2.13024 28.4806 33.8714 33.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1560 6.4e-05 2048 350 950 270080 44.6692 28.3023 871.963 838.24 1783.31 1783.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1270 3.2e-05 1024 400 1700 471040 68.7854 26.8823 464.277 838.158 1398.32 1398.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 910 3.2e-05 4096 270 6300 440832 448.784 176.684 18270.9 5320.61 24217.5 24217.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1020 0.000256 1024 100 500 69120 4.51526 3.41446 52.7514 104.751 165.533 165.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1150 0.001024 2048 110 400 17904 1.37456 17.5702 52.4474 71.4365 71.4961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 770 6.4e-05 512 240 250 172032 21.9021 6.69075 39.0005 208.264 276.069 276.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1090 0.001024 512 340 400 13440 0.612448 0.364288 4.31718 18.0149 23.4086 23.5033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 260 0.001024 4096 62 2600 3168 2.85155 2.7231 41.8486 104.423 151.922 151.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 550 6.4e-05 512 185 450 79872 32.5944 6.62976 31.1729 206.223 276.86 277.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 780 0.000512 512 290 350 16128 2.25206 0.817888 5.1599 27.3579 35.7425 35.8701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1560 6.4e-05 2048 350 950 269952 44.6448 28.3154 873.202 837.594 1783.89 1784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1270 3.2e-05 1024 400 1700 476160 68.0166 26.9251 1397.61 836.628 2329.4 2329.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 910 3.2e-05 4096 270 6300 439296 449.364 176.952 11332.1 5324.51 17283.5 17283.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 50 1020 0.000256 1024 100 500 69120 4.51232 3.40944 33.848 104.812 146.684 146.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1150 0.001024 2048 110 400 17856 1.36762 10.9082 52.4468 64.7647 64.8225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 770 6.4e-05 512 240 250 165888 22.0378 6.61453 24.2389 206.237 259.348 259.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1090 0.001024 512 340 400 13056 0.610272 0.35936 2.54979 17.719 21.3378 21.4369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 260 0.001024 4096 62 2600 3072 2.85882 2.72589 25.6803 104.678 136.012 136.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 550 6.4e-05 512 185 450 73728 33.0548 6.61402 18.4744 206.246 264.628 264.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 780 0.000512 512 290 350 15360 2.28035 0.8192 3.42115 26.3363 33.0145 33.1531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1560 6.4e-05 2048 350 950 269568 44.5932 28.2811 541.032 836.715 1450.76 1450.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1270 3.2e-05 1024 400 1700 473088 67.5964 26.7305 855.596 832.519 1782.66 1782.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 910 3.2e-05 4096 270 6300 440064 450.441 177.341 9300.28 5347.12 15275.7 15276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 1020 0.000256 1024 100 500 68544 4.51789 3.41386 27.6924 104.581 140.309 140.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1150 0.001024 2048 110 400 17712 1.36435 9.07968 52.1677 62.6562 62.7138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 770 6.4e-05 512 240 250 165888 21.6681 6.57613 19.9544 204.142 252.558 252.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1090 0.001024 512 340 400 12672 0.611136 0.3568 2.17539 17.4289 20.6726 20.7667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 260 0.001024 4096 62 2600 2880 2.85907 2.71667 20.2464 104.387 130.283 130.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 550 6.4e-05 512 185 450 55296 33.1996 6.53926 11.7501 197.97 249.701 249.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 780 0.000512 512 290 350 13824 2.23123 0.77824 2.6473 24.9812 30.8018 30.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1560 6.4e-05 2048 350 950 269568 44.6395 28.3083 1225.95 837.618 2136.65 2136.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1270 3.2e-05 1024 400 1700 470016 67.5029 26.5773 695.683 828.128 1618.11 1618.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 910 3.2e-05 4096 270 6300 439296 450.817 176.83 7905.11 5329.93 13863.2 13863.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 1020 0.000256 1024 100 500 68352 4.50355 3.40378 24.1003 104.397 136.503 136.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1150 0.001024 2048 110 400 17664 1.36042 7.54688 52.1709 61.1209 61.1799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 770 6.4e-05 512 240 250 159744 22.4622 6.61542 47.5885 206.242 283.133 283.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1090 0.001024 512 340 400 13056 0.616448 0.36144 1.97184 17.8135 20.8622 20.9663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 260 0.001024 4096 62 2600 2688 2.84515 2.7136 16.1955 104.136 125.964 126.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 550 6.4e-05 512 185 450 49152 33.8092 6.53654 9.09891 202.678 252.366 252.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 780 0.000512 512 290 350 12288 2.2945 0.776832 2.15082 25.7496 31.1289 31.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1560 6.4e-05 2048 350 950 268800 44.7323 28.2666 1159.91 836.69 2069.73 2069.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1270 3.2e-05 1024 400 1700 466944 67.2178 26.4724 592.104 828.749 1514.76 1514.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 910 3.2e-05 4096 270 6300 440832 450.122 176.911 16759.8 5339.72 22727.1 22727.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1020 0.000256 1024 100 500 69216 4.52806 3.4175 49.024 104.747 161.817 161.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1150 0.001024 2048 110 400 17920 1.37574 16.263 52.5025 70.1836 70.2426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 770 6.4e-05 512 240 250 172032 22.1545 6.72477 36.4966 209.37 274.96 275.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1090 0.001024 512 340 400 13216 0.612192 0.360448 3.92003 17.9648 22.9564 23.0536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 260 0.001024 4096 62 2600 3136 2.8593 2.71949 37.938 104.364 147.953 148.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 550 6.4e-05 512 185 450 78848 32.8196 6.64742 28.7776 206.95 275.434 275.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 780 0.000512 512 290 350 16128 2.26093 0.817376 5.04262 26.4244 34.7029 34.8324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1560 6.4e-05 2048 350 950 269696 44.8376 28.4253 806.589 837.664 1717.65 1717.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1270 3.2e-05 1024 400 1700 476672 68.1007 26.9291 1292.18 836.49 2223.92 2224.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 910 3.2e-05 4096 270 6300 439040 450.521 177.208 10649.2 5345 16622.4 16622.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1020 0.000256 1024 100 500 68992 4.52051 3.41645 31.14 104.808 143.985 144.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1150 0.001024 2048 110 400 17808 1.36397 10.305 52.3489 64.0598 64.1195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 770 6.4e-05 512 240 250 164864 22.2186 6.64013 23.6072 206.897 259.573 259.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1090 0.001024 512 340 400 12992 0.61568 0.360576 2.55504 18.8618 22.4923 22.5848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 260 0.001024 4096 62 2600 2912 2.84874 2.70541 22.5477 104.055 132.228 132.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 550 6.4e-05 512 185 450 71680 32.5189 6.56602 17.4756 202.099 258.898 259.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 780 0.000512 512 290 350 14336 2.26557 0.79696 2.99763 25.4811 31.6957 31.8184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1560 6.4e-05 2048 350 950 268800 44.7545 28.3607 511.921 836.544 1421.72 1421.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1270 3.2e-05 1024 400 1700 473088 68.2756 26.8971 811.672 836.484 1743.55 1743.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 910 3.2e-05 4096 270 6300 438144 453.915 177.784 8707.85 5342.54 14682.6 14683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1020 0.000256 1024 100 500 69216 4.53472 3.42768 25.8036 104.994 138.858 138.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1150 0.001024 2048 110 400 17808 1.3705 8.61286 52.5517 62.5814 62.6422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 770 6.4e-05 512 240 250 172032 22.1525 6.72768 20.026 209.547 258.672 258.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1090 0.001024 512 340 400 12768 0.608032 0.35424 2.06566 17.752 20.8806 20.9715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 260 0.001024 4096 62 2600 2688 2.84822 2.70224 18.2722 103.863 127.756 127.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 550 6.4e-05 512 185 450 64512 33.2045 6.57389 13.0382 202.347 255.402 255.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 780 0.000512 512 290 350 13440 2.31245 0.8 2.58701 25.5393 31.395 31.5269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1560 6.4e-05 2048 350 950 268800 44.8827 28.3468 420.404 837.573 1331.34 1331.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1270 3.2e-05 1024 400 1700 473088 68.4014 26.9266 661.735 837.362 1594.64 1594.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 910 3.2e-05 4096 270 6300 437248 453.438 177.676 7843.88 5348.66 13824.2 13824.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 50 1020 0.000256 1024 100 500 68096 4.46957 3.38051 23.78 103.79 135.521 135.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1150 0.001024 2048 110 400 17696 1.36778 7.99094 52.3613 61.7641 61.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 770 6.4e-05 512 240 250 157696 21.9691 6.56518 16.2922 202.201 247.239 247.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1090 0.001024 512 340 400 12544 0.609952 0.355968 2.0479 17.2094 20.324 20.4183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 260 0.001024 4096 62 2600 2688 2.85843 2.72794 17.1674 104.68 127.505 127.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 550 6.4e-05 512 185 450 57344 31.9451 6.43424 10.4671 192.603 241.688 241.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 780 0.000512 512 290 350 10752 2.29328 0.750048 2.04675 24.6086 29.8553 29.9827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1560 6.4e-05 2048 350 950 268800 44.6626 28.2628 379.657 837.018 1289.74 1289.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1270 3.2e-05 1024 400 1700 458752 68.7515 26.5114 578.082 827.15 1500.72 1500.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 910 3.2e-05 4096 270 6300 440320 449.486 176.835 16459.4 5350.92 22437.1 22437.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1020 0.000256 1024 100 500 68864 4.50701 3.4089 47.1955 104.653 159.864 159.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1150 0.001024 2048 110 400 17856 1.36438 15.917 52.3884 69.7126 69.7713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 770 6.4e-05 512 240 250 172032 22.0042 6.70976 36.5283 209.073 274.525 274.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1090 0.001024 512 340 400 13568 0.61488 0.363616 3.93907 18.1128 23.1265 23.2228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 260 0.001024 4096 62 2600 3200 2.86723 2.73514 39.2754 104.907 149.86 149.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 550 6.4e-05 512 185 450 81920 32.8515 6.70237 29.757 209.086 278.633 278.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 780 0.000512 512 290 350 16384 2.2647 0.827104 4.92416 27.9507 36.1262 36.2571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1560 6.4e-05 2048 350 950 269824 44.5943 28.3106 792.662 838.491 1704.19 1704.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1270 3.2e-05 1024 400 1700 475136 67.884 26.8207 1252.15 835.678 2182.74 2182.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 910 3.2e-05 4096 270 6300 440320 450.512 177.1 10731.9 5330.01 16690 16690.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1020 0.000256 1024 100 500 68608 4.51942 3.41402 30.8273 104.676 143.542 143.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1150 0.001024 2048 110 400 17792 1.36464 10.6584 52.3623 64.43 64.4893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 770 6.4e-05 512 240 250 172032 22.0122 6.7072 23.9413 208.979 261.847 262.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1090 0.001024 512 340 400 12800 0.6088 0.354336 2.57437 17.7988 21.4415 21.5347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 260 0.001024 4096 62 2600 2816 2.84451 2.70461 22.436 103.811 131.87 131.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 550 6.4e-05 512 185 450 81920 32.8819 6.7072 19.8846 209.077 268.792 268.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 780 0.000512 512 290 350 16384 2.27603 0.831456 3.38688 26.9462 33.6008 33.7285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1560 6.4e-05 2048 350 950 269312 44.6624 28.2938 515.907 838.062 1427.06 1427.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1270 3.2e-05 1024 400 1700 475136 67.9212 26.8227 806.856 835.24 1737.07 1737.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 910 3.2e-05 4096 270 6300 439296 450.724 176.833 8965.99 5349.74 14943.8 14944.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1020 0.000256 1024 100 500 68352 4.51008 3.40176 26.5967 104.514 139.124 139.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1150 0.001024 2048 110 400 17664 1.36387 8.77773 52.2299 62.4151 62.4757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 770 6.4e-05 512 240 250 159744 22.465 6.61443 19.386 206.469 255.144 255.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1090 0.001024 512 340 400 13056 0.615456 0.362496 2.24787 17.796 21.1163 21.2085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 260 0.001024 4096 62 2600 2688 2.85158 2.71174 18.7306 104.25 128.614 128.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 550 6.4e-05 512 185 450 49152 33.8148 6.53491 10.3573 198.238 249.186 249.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 780 0.000512 512 290 350 12288 2.29293 0.777504 2.43072 25.7513 31.4118 31.5412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1560 6.4e-05 2048 350 950 268800 44.7213 28.303 438.562 837.677 1349.39 1349.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1270 3.2e-05 1024 400 1700 466944 67.2307 26.4364 666.633 825.073 1585.59 1585.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 910 3.2e-05 4096 270 6300 438272 449.963 176.791 7965.63 5324.95 13917.8 13918.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1020 0.000256 1024 100 500 68608 4.52403 3.41219 23.3725 104.917 136.326 136.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1150 0.001024 2048 110 400 17664 1.3663 8.31786 52.3898 62.1168 62.1773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 770 6.4e-05 512 240 250 163840 22.6177 6.70682 17.7562 209.214 256.509 256.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1090 0.001024 512 340 400 12288 0.59888 0.349664 2.112 17.5565 20.7175 20.8118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 260 0.001024 4096 62 2600 2560 2.82662 2.68902 16.6594 103.195 125.442 125.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 550 6.4e-05 512 185 450 65536 32.2412 6.53517 12.1852 198.303 249.503 249.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 780 0.000512 512 290 350 12288 2.30042 0.782304 2.35491 25.8278 31.4269 31.5515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1560 6.4e-05 2048 350 950 268288 44.5984 28.3578 389.087 836.243 1298.42 1298.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1270 3.2e-05 1024 400 1700 475136 67.9355 26.8215 596.949 835.981 1527.91 1528.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 910 3.2e-05 4096 270 6300 440064 450.97 177.232 17183.7 5332.57 23145 23145.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1020 0.000256 1024 100 500 69120 4.53402 3.42835 48.7756 104.974 161.812 161.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1150 0.001024 2048 110 400 17856 1.37162 16.6117 52.4125 70.4388 70.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 770 6.4e-05 512 240 250 170496 21.899 6.656 37.1756 207.374 273.315 273.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1090 0.001024 512 340 400 13248 0.61216 0.362752 4.12659 19.0061 24.2079 24.3057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 260 0.001024 4096 62 2600 3168 2.87731 2.73658 38.7825 104.875 149.342 149.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 550 6.4e-05 512 185 450 73728 32.7739 6.58637 27.3382 204.298 271.237 271.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 780 0.000512 512 290 350 16128 2.23309 0.80896 5.09386 25.8848 34.1791 34.3065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1560 6.4e-05 2048 350 950 269568 44.8269 28.3464 808.16 838.212 1719.68 1719.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1270 3.2e-05 1024 400 1700 474624 68.12 26.8661 1272.54 835.167 2202.91 2203.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 910 3.2e-05 4096 270 6300 440064 450.409 177.347 12203.5 5333.33 18165.1 18165.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1020 0.000256 1024 100 500 68544 4.51821 3.41149 34.3006 104.694 147.023 147.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1150 0.001024 2048 110 400 17712 1.36378 11.8784 52.222 65.5092 65.5668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 770 6.4e-05 512 240 250 165888 21.6905 6.58045 25.9041 204.357 258.75 258.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1090 0.001024 512 340 400 12672 0.611776 0.3584 2.80154 17.4457 21.3141 21.4074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 260 0.001024 4096 62 2600 2880 2.85472 2.72173 25.8756 104.497 136.019 136.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 550 6.4e-05 512 185 450 55296 33.2146 7.18445 15.146 198.188 253.969 254.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 780 0.000512 512 290 350 13824 2.2391 0.77728 3.34266 25.7188 32.2317 32.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1560 6.4e-05 2048 350 950 269568 44.6221 28.3111 576.615 838.445 1488.12 1488.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1270 3.2e-05 1024 400 1700 470016 67.4873 26.5816 901.146 829.004 1824.43 1824.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 910 3.2e-05 4096 270 6300 435456 455.363 177.846 9962.96 5366.79 15963.5 15963.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1020 0.000256 1024 100 500 68256 4.54138 3.41818 28.8663 104.802 141.729 141.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1150 0.001024 2048 110 400 17712 1.37171 9.79354 52.4274 63.6368 63.6959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 770 6.4e-05 512 240 250 165888 21.7395 6.58771 21.9357 204.434 254.903 255.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1090 0.001024 512 340 400 12960 0.611136 0.359392 2.65971 17.4882 21.2215 21.3176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 260 0.001024 4096 62 2600 2592 2.83603 2.68502 21.1354 103.355 130.082 130.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 550 6.4e-05 512 185 450 55296 34.5851 6.58429 12.5903 204.452 258.453 258.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 780 0.000512 512 290 350 13824 2.32832 0.81456 2.9537 27.0417 33.2941 33.4255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1560 6.4e-05 2048 350 950 267840 44.814 28.3531 473.359 835.648 1382.31 1382.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1270 3.2e-05 1024 400 1700 470016 68.5847 26.8739 749.203 835.389 1680.27 1680.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 910 3.2e-05 4096 270 6300 437760 448.949 176.694 9415.7 5339.28 15381.1 15381.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1020 0.000256 1024 100 500 67968 4.49331 3.38739 26.6692 104.042 138.691 138.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1150 0.001024 2048 110 400 17568 1.36211 9.61741 52.1871 63.2104 63.2689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 770 6.4e-05 512 240 250 147456 21.9751 6.53587 18.3304 198.13 245.182 245.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1090 0.001024 512 340 400 11520 0.610464 0.34816 2.14483 16.6468 19.8503 19.9452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 260 0.001024 4096 62 2600 2304 2.83034 2.69875 18.6839 103.649 127.934 128.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 550 6.4e-05 512 185 450 36864 34.9552 6.53693 8.51888 198.144 248.389 248.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 780 0.000512 512 290 350 13824 2.24675 0.780288 2.95952 25.7961 31.9365 32.0626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1560 6.4e-05 2048 350 950 267264 44.5332 28.2726 446.513 835.282 1354.73 1354.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1270 3.2e-05 1024 400 1700 460800 66.7473 26.2271 691.469 816.233 1600.89 1601.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 910 3.2e-05 4096 270 6300 437760 451.76 176.941 8650.37 5324.45 14604 14604.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1020 0.000256 1024 100 500 67680 4.57104 3.4263 24.9903 104.982 138.07 138.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1150 0.001024 2048 110 400 17280 1.34765 8.61184 51.6406 61.6431 61.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 770 6.4e-05 512 240 250 161280 21.5744 6.56976 18.6349 201.403 248.395 248.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1090 0.001024 512 340 400 11520 0.624576 0.356128 2.12694 17.1284 20.3327 20.4266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 260 0.001024 4096 62 2600 2160 2.82144 2.67072 16.4537 102.567 124.585 124.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 550 6.4e-05 512 185 450 46080 31.6983 6.06109 9.80547 185.958 233.757 233.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 780 0.000512 512 290 350 11520 2.18854 0.715072 2.67699 23.608 29.3404 29.4692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1560 6.4e-05 2048 350 950 267840 44.7879 28.3934 411.522 835.897 1320.73 1320.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1270 3.2e-05 1024 400 1700 460800 70.014 26.8882 638.252 835.461 1570.83 1571.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 910 3.2e-05 4096 270 6300 440320 450.331 177.35 16592.5 5333.95 22554.7 22555.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1020 0.000256 1024 100 500 68800 4.50515 3.40442 47.1343 104.608 159.753 159.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1150 0.001024 2048 110 400 17840 1.36509 16.0871 52.3996 69.8935 69.9523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 770 6.4e-05 512 240 250 174080 21.9514 6.72358 36.3022 209.806 274.997 275.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1090 0.001024 512 340 400 13120 0.610304 0.359808 3.91642 16.9385 21.9256 22.0186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 260 0.001024 4096 62 2600 3200 2.85344 2.71974 38.0515 104.498 148.194 148.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 550 6.4e-05 512 185 450 81920 32.408 6.62214 29.6704 206.388 275.325 275.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 780 0.000512 512 290 350 15360 2.27818 0.816832 4.6841 26.3408 34.2756 34.4036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1560 6.4e-05 2048 350 950 270080 44.6009 28.3373 788.976 838.653 1700.7 1700.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1270 3.2e-05 1024 400 1700 476160 68.0196 26.9177 1255.06 838.613 2188.84 2189.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 910 3.2e-05 4096 270 6300 440320 450.45 177.095 11362.7 5358.22 17349 17349.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1020 0.000256 1024 100 500 68480 4.49501 3.39523 32.1839 104.198 144.37 144.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1150 0.001024 2048 110 400 17760 1.36806 11.408 52.3514 65.1721 65.2288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 770 6.4e-05 512 240 250 163840 22.1355 6.6193 23.9333 206.252 259.158 259.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1090 0.001024 512 340 400 12800 0.614112 0.359872 2.71837 17.7624 21.5532 21.6433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 260 0.001024 4096 62 2600 2880 2.84109 2.71123 24.4367 103.976 134.038 134.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 550 6.4e-05 512 185 450 81920 32.3943 6.71386 20.4391 206.265 266.051 266.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 780 0.000512 512 290 350 15360 2.28368 0.818336 3.46963 27.4247 34.1493 34.2753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1560 6.4e-05 2048 350 950 270080 44.5389 28.2891 540.526 847.143 1460.63 1460.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1270 3.2e-05 1024 400 1700 471040 68.7696 26.8894 848.61 842.577 1787.06 1787.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 910 3.2e-05 4096 270 6300 437760 450.322 176.698 9802.11 5318.15 15747.8 15748.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1020 0.000256 1024 100 500 68160 4.53856 3.41386 27.7868 104.739 140.577 140.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1150 0.001024 2048 110 400 17520 1.3577 9.46118 51.9237 62.786 62.8449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 770 6.4e-05 512 240 250 168960 21.7923 6.62774 20.9753 206.304 255.907 256.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1090 0.001024 512 340 400 12480 0.623808 0.361216 2.55274 17.8185 21.4568 21.5493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 260 0.001024 4096 62 2600 2880 2.85738 2.71258 22.1 104.41 132.153 132.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 550 6.4e-05 512 185 450 61440 34.3239 6.62547 13.5079 206.321 261.014 261.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 780 0.000512 512 290 350 15360 2.28941 0.822336 3.1384 26.4329 32.8351 32.9667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1560 6.4e-05 2048 350 950 268800 44.5752 28.3155 458.17 839.595 1371.44 1371.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1270 3.2e-05 1024 400 1700 460800 68.2923 26.4769 709.062 828.912 1632.96 1633.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 910 3.2e-05 4096 270 6300 440320 451.007 176.507 8958.53 5333.14 14919.7 14920.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1020 0.000256 1024 100 500 67840 4.45744 3.37293 25.9041 103.556 137.391 137.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1150 0.001024 2048 110 400 17600 1.36931 9.08272 52.3561 62.8496 62.9064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 770 6.4e-05 512 240 250 163840 22.1807 6.62048 19.2175 206.356 254.589 254.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1090 0.001024 512 340 400 12800 0.62336 0.36288 2.25635 17.8737 21.2181 21.3135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 260 0.001024 4096 62 2600 2560 2.86093 2.7345 20.0684 104.838 130.576 130.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 550 6.4e-05 512 185 450 40960 33.6056 6.43638 9.02429 192.74 242.047 242.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 780 0.000512 512 290 350 10240 2.31574 0.75456 2.46912 24.7069 30.4003 30.5302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1560 6.4e-05 2048 350 950 266240 44.4865 28.0779 419.829 831.677 1324.2 1324.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1270 3.2e-05 1024 400 1700 450560 69.8431 26.4441 641.48 824.469 1562.45 1562.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 910 3.2e-05 4096 270 6300 435200 452.136 176.623 8563.23 5331.46 14523.9 14524.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1020 0.000256 1024 100 500 67200 4.48134 3.37597 24.2055 103.732 135.898 135.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1150 0.001024 2048 110 400 17200 1.34624 8.8815 51.5298 61.7991 61.8573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 770 6.4e-05 512 240 250 153600 22.8972 6.62938 18.1505 206.577 254.463 254.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1090 0.001024 512 340 400 11200 0.584928 0.339424 2.27462 16.8661 20.1626 20.2547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 260 0.001024 4096 62 2600 1600 2.77709 2.63168 13.8295 101.049 120.358 120.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 550 6.4e-05 512 185 450 51200 35.3886 6.62938 10.6976 206.579 259.534 259.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 780 0.000512 512 290 350 12800 2.40176 0.825344 2.8752 27.6013 33.8575 33.9819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1560 6.4e-05 2048 350 950 265600 44.7193 28.2813 402.011 834.225 1309.37 1309.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1270 3.2e-05 1024 400 1700 460800 68.3431 26.4707 629.146 825.185 1549.36 1549.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 910 3.2e-05 4096 270 6300 439808 450.528 177.08 13343.3 5334.02 19305.4 19305.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1020 0.000256 1024 100 480 68480 4.53174 3.41747 38.6183 113.814 160.483 160.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1150 0.001024 2048 110 420 17856 1.38019 13.4513 52.4759 67.3521 67.4097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 770 6.4e-05 512 240 300 176128 21.7219 6.70752 50.1655 222.734 301.553 301.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1090 0.001024 512 340 420 12672 0.689888 0.366816 3.13939 18.6972 22.9892 23.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 260 0.001024 4096 62 2580 3712 2.85603 2.72304 35.1166 104.672 145.438 145.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 550 6.4e-05 512 185 480 61440 34.871 6.70672 18.1418 208.928 268.884 269.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 780 0.000512 512 290 360 19456 2.15498 0.832512 4.7664 27.9195 35.8332 35.9606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1560 6.4e-05 2048 350 960 269568 44.7278 28.3501 997.388 837.783 1908.39 1908.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1270 3.2e-05 1024 400 1680 468992 69.0314 26.8759 978.276 848.972 1923.38 1923.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 910 3.2e-05 4096 270 6300 439296 451.68 177.379 8701.25 5359.74 14690.6 14691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1020 0.000256 1024 100 480 68096 4.55206 3.40595 62.1357 104.691 174.889 174.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1150 0.001024 2048 110 420 17792 1.38112 8.87398 52.4499 62.7465 62.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 770 6.4e-05 512 240 300 176128 21.776 6.70954 54.5721 209.14 292.413 292.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1090 0.001024 512 340 420 12544 0.625824 0.366496 2.1975 18.8385 22.1334 22.2286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 260 0.001024 4096 62 2580 3712 2.86675 2.73971 23.242 104.936 133.853 133.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 550 6.4e-05 512 185 480 57344 35.2746 6.70806 11.4569 209.217 262.896 263.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 780 0.000512 512 290 360 19456 2.1647 0.830816 3.31786 26.9082 33.3753 33.5094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1560 6.4e-05 2048 350 960 269312 44.7868 28.287 932.923 838.68 1844.81 1844.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1270 3.2e-05 1024 400 1680 466944 68.936 26.839 635.281 835.995 1567.27 1567.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 910 3.2e-05 4096 270 6300 437760 452.508 177.482 7011.68 5344.54 12986.7 12987.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1020 0.000256 1024 100 480 68352 4.54122 3.40624 62.0546 104.876 174.984 175.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1150 0.001024 2048 110 420 17760 1.3744 7.50192 52.4342 61.3523 61.4117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 770 6.4e-05 512 240 300 172032 21.5628 6.61709 54.1913 206.367 288.955 289.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1090 0.001024 512 340 420 12288 0.620672 0.36128 1.8089 18.4157 21.3124 21.4071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 260 0.001024 4096 62 2580 3648 2.85533 2.72934 19.3384 104.744 129.74 129.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 550 6.4e-05 512 185 480 49152 35.443 6.61914 8.49309 206.379 257.18 257.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 780 0.000512 512 290 360 18432 2.16925 0.819072 2.78698 27.4007 33.3426 33.4739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1560 6.4e-05 2048 350 960 268800 44.9022 28.3348 1035.74 837.315 1946.43 1946.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1270 3.2e-05 1024 400 1680 460800 69.3824 26.7223 514.544 846.055 1456.93 1457.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 910 3.2e-05 4096 270 6300 438272 454.022 177.696 6097.09 5365.06 12094.4 12094.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1020 0.000256 1024 100 480 68096 4.55066 3.416 61.2663 104.673 174.007 174.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1150 0.001024 2048 110 420 17664 1.36819 6.51565 52.228 60.154 60.2118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 770 6.4e-05 512 240 300 172032 22.0918 6.71126 53.575 208.981 291.574 291.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1090 0.001024 512 340 420 11776 0.62064 0.360256 1.65824 19.5446 22.2892 22.3818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 260 0.001024 4096 62 2580 3328 2.84262 2.71155 15.6935 103.82 125.138 125.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 550 6.4e-05 512 185 480 49152 35.9683 6.7065 9.79971 208.995 261.713 261.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 780 0.000512 512 290 360 18432 2.20874 0.833536 5.80013 27.9762 36.973 37.1086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1560 6.4e-05 2048 350 960 269312 44.8581 28.2934 1028.13 838.094 1939.51 1939.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1270 3.2e-05 1024 400 1680 466944 68.9758 26.8245 450.451 835.325 1381.8 1381.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 910 3.2e-05 4096 270 6300 439680 452.232 177.574 18217.5 5340.41 24188.2 24188.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 60 1020 0.000256 1024 100 480 68480 4.54851 3.42528 53.7407 104.993 166.808 166.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1150 0.001024 2048 110 420 17840 1.37446 18.4365 52.5028 72.3579 72.4142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 770 6.4e-05 512 240 300 176640 21.8139 6.73104 44.94 209.904 283.605 283.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1090 0.001024 512 340 420 12640 0.619456 0.362496 4.25632 18.0993 23.4384 23.5318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 260 0.001024 4096 62 2580 3680 2.86557 2.72352 48.2615 104.724 158.645 158.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 550 6.4e-05 512 185 480 61440 35.1029 6.7281 24.7877 209.816 276.671 276.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 780 0.000512 512 290 360 18560 2.172 0.816192 6.19706 26.5897 35.9319 36.0647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1560 6.4e-05 2048 350 960 269760 44.7565 28.3518 886.646 838.59 1798.48 1798.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1270 3.2e-05 1024 400 1680 468480 69.2255 26.9396 1360.77 838.653 2295.81 2295.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 910 3.2e-05 4096 270 6300 439040 452.991 177.817 11336.8 5343.7 17311.8 17312.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 1020 0.000256 1024 100 480 68160 4.51325 3.408 33.919 104.521 146.465 146.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1150 0.001024 2048 110 420 17760 1.36576 11.417 52.3457 65.171 65.2281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 770 6.4e-05 512 240 300 174080 21.991 6.71981 29.5475 209.632 268.107 268.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1090 0.001024 512 340 420 12480 0.617376 0.361024 2.91386 19.0348 23.0263 23.1159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 260 0.001024 4096 62 2580 3520 2.85446 2.71715 28.6564 104.407 138.707 138.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 550 6.4e-05 512 185 480 51200 35.3611 6.62576 13.5904 206.207 262.02 262.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 780 0.000512 512 290 360 17920 2.19421 0.817888 3.93696 26.3158 33.4196 33.5502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1560 6.4e-05 2048 350 960 269440 44.6629 28.3081 1262.24 837.892 2173.24 2173.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1270 3.2e-05 1024 400 1680 465920 69.5297 26.9203 834.261 837.817 1768.75 1768.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 910 3.2e-05 4096 270 6300 437760 454.925 178.075 9242.87 5347.85 15224.2 15224.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1020 0.000256 1024 100 480 68160 4.54144 3.41651 27.9847 104.587 140.632 140.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1150 0.001024 2048 110 420 17760 1.36797 9.69606 52.4618 63.5682 63.6252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 770 6.4e-05 512 240 300 168960 21.8464 6.62938 62.7809 206.257 297.729 297.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1090 0.001024 512 340 420 12480 0.623008 0.360448 2.33683 17.7706 21.1893 21.2913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 260 0.001024 4096 62 2580 3360 2.85082 2.70336 22.6699 103.785 132.081 132.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 550 6.4e-05 512 185 480 46080 35.8003 6.62746 10.5215 206.269 259.459 259.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 780 0.000512 512 290 360 17280 2.21568 0.818816 3.42211 27.4011 34.0126 34.1422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1560 6.4e-05 2048 350 960 268800 44.8647 28.3321 1252.11 837.29 2162.73 2162.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1270 3.2e-05 1024 400 1680 460800 69.993 26.8649 676.422 834.579 1608.08 1608.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 910 3.2e-05 4096 270 6300 437760 454.382 177.731 7839.19 5377.4 13849.2 13849.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1020 0.000256 1024 100 480 67840 4.49741 3.39414 24.298 104.203 136.494 136.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1150 0.001024 2048 110 420 17600 1.36397 8.20557 52.1308 61.7464 61.8045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 770 6.4e-05 512 240 300 163840 22.143 6.61654 57.2942 206.255 292.528 292.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1090 0.001024 512 340 420 12160 0.623008 0.362528 1.97235 17.8325 20.8908 20.9912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 260 0.001024 4096 62 2580 3200 2.84 2.71664 18.9134 103.985 128.526 128.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 550 6.4e-05 512 185 480 40960 36.2627 6.62118 8.15094 206.281 257.555 257.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 780 0.000512 512 290 360 17920 2.19546 0.8192 3.04355 26.3693 32.5836 32.7086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1560 6.4e-05 2048 350 960 268800 44.5952 28.412 1150.92 838.126 2062.19 2062.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1270 3.2e-05 1024 400 1680 460800 70.2861 26.8804 575.539 838.013 1510.94 1511.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 910 3.2e-05 4096 270 6300 439296 451.297 177.424 16722.3 5354.26 22705.8 22706.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1020 0.000256 1024 100 480 68352 4.53622 3.41853 47.9598 104.737 160.754 160.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1150 0.001024 2048 110 420 17808 1.37075 17.0778 52.389 70.8818 70.9418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 770 6.4e-05 512 240 300 175104 21.6353 6.69286 40.7476 208.239 277.528 277.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1090 0.001024 512 340 420 12672 0.61872 0.360736 3.95923 17.9734 23.0106 23.1052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 260 0.001024 4096 62 2580 3648 2.8576 2.72173 44.2363 104.409 154.299 154.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 550 6.4e-05 512 185 480 55296 34.9412 6.62637 20.6347 206.189 268.639 268.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 780 0.000512 512 290 360 18432 2.16573 0.81968 5.73136 27.3467 36.2217 36.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1560 6.4e-05 2048 350 960 269568 44.6872 28.324 812.465 837.527 1723.14 1723.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1270 3.2e-05 1024 400 1680 466944 69.2588 27.0228 1250.67 836.469 2183.65 2183.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 910 3.2e-05 4096 270 6300 437760 452.341 177.499 10473.3 5359.5 16463.2 16463.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 60 1020 0.000256 1024 100 480 68352 4.52515 3.40992 31.3687 104.8 144.206 144.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1150 0.001024 2048 110 420 17760 1.37443 11.0326 52.3891 64.8378 64.8993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 770 6.4e-05 512 240 300 172032 21.5172 6.61939 26.8799 206.224 261.46 261.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1090 0.001024 512 340 420 12288 0.619264 0.359328 2.5951 17.7211 21.3972 21.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 260 0.001024 4096 62 2580 3648 2.85952 2.72531 28.3538 104.67 138.68 138.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 550 6.4e-05 512 185 480 49152 35.4434 6.61344 12.4979 206.223 261.02 261.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 780 0.000512 512 290 360 18432 2.1688 0.819424 4.04 27.4102 34.599 34.7288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1560 6.4e-05 2048 350 960 268800 44.7054 28.3485 509.963 836.576 1419.73 1419.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1270 3.2e-05 1024 400 1680 460800 69.3788 26.7277 774.11 832.409 1702.84 1703.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 910 3.2e-05 4096 270 6300 437760 454.682 178.131 8645.35 5393.67 14672.3 14672.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 60 1020 0.000256 1024 100 480 67968 4.53363 3.4104 26.0306 104.706 138.781 138.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1150 0.001024 2048 110 420 17712 1.44576 8.81597 52.4432 62.7455 62.8072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 770 6.4e-05 512 240 300 165888 21.6867 6.57978 21.3575 209.058 258.904 259.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1090 0.001024 512 340 420 12096 0.616448 0.3584 2.11187 17.446 20.6316 20.7265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 260 0.001024 4096 62 2580 3456 2.85053 2.71766 22.6362 104.509 132.784 132.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 550 6.4e-05 512 185 480 36864 34.9815 6.54877 8.06682 198.208 248.042 248.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 780 0.000512 512 290 360 16128 2.15155 0.776192 2.98944 25.7194 31.7942 31.9242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1560 6.4e-05 2048 350 960 269568 44.658 28.3445 419.887 850.553 1343.57 1343.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1270 3.2e-05 1024 400 1680 460800 68.7223 26.5819 632.638 829.079 1557.24 1557.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 910 3.2e-05 4096 270 6300 436224 455.493 177.641 7761.94 5377.88 13773.4 13773.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 1020 0.000256 1024 100 480 67584 4.52333 3.40378 23.7014 104.412 136.138 136.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1150 0.001024 2048 110 420 17664 1.3711 8.16947 52.3921 61.9754 62.0336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 770 6.4e-05 512 240 300 172032 21.5291 7.02874 19.6435 206.275 254.694 254.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1090 0.001024 512 340 420 12288 0.61952 0.362016 2.0783 18.8334 21.9936 22.0877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 260 0.001024 4096 62 2580 3456 2.84701 2.71821 20.9492 104.152 130.738 130.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 550 6.4e-05 512 185 480 24576 36.2154 6.53517 5.38589 198.049 246.424 246.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 780 0.000512 512 290 360 15360 2.18595 0.776192 2.69994 25.7286 31.5459 31.6744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1560 6.4e-05 2048 350 960 268800 44.7801 28.2946 1089.01 836.835 1999.05 1999.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1270 3.2e-05 1024 400 1680 454656 69.1107 26.5014 560.386 824.254 1480.47 1480.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 910 3.2e-05 4096 270 6300 433920 456.514 177.877 6696.42 5383.67 12715 12715.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1020 0.000256 1024 100 480 68160 4.5297 3.47562 21.113 104.829 134.046 134.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1150 0.001024 2048 110 420 17520 1.3632 7.03526 52.1869 60.6281 60.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 770 6.4e-05 512 240 300 168960 21.8111 6.62634 54.8896 206.503 290.048 290.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1090 0.001024 512 340 420 12480 0.62384 0.36288 2.0233 19.0217 22.1294 22.2344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 260 0.001024 4096 62 2580 3360 2.85414 2.72371 17.2671 104.503 127.422 127.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 550 6.4e-05 512 185 480 30720 37.3114 6.63142 5.87869 206.514 256.571 256.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 780 0.000512 512 290 360 15360 2.29027 0.822624 2.49638 26.4463 32.2072 32.3338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1560 6.4e-05 2048 350 960 266880 44.7433 28.287 1071.53 835.692 1980.39 1980.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1270 3.2e-05 1024 400 1680 445440 70.5847 26.6916 478.883 825.091 1401.47 1401.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 910 3.2e-05 4096 270 6300 439936 451.329 177.349 16050.3 5336.19 22015.7 22016.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1020 0.000256 1024 100 480 68320 4.54541 3.42016 45.6733 104.837 158.577 158.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1150 0.001024 2048 110 420 17808 1.37078 16.2202 52.4556 70.0892 70.1483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 770 6.4e-05 512 240 300 175616 21.8481 6.72634 40.4058 209.447 278.639 278.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1090 0.001024 512 340 420 12544 0.617568 0.362272 3.8592 18.016 22.9528 23.0471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 260 0.001024 4096 62 2580 3584 2.85901 2.71971 40.943 104.453 151.047 151.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 550 6.4e-05 512 185 480 57344 34.9352 6.64986 20.9916 207.052 269.867 270.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 780 0.000512 512 290 360 18816 2.17248 0.821568 5.73811 26.4864 35.3704 35.5007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1560 6.4e-05 2048 350 960 269696 44.8368 28.3649 775.215 838.361 1686.91 1687.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1270 3.2e-05 1024 400 1680 465920 69.557 26.923 1180.33 837.186 2114.21 2114.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 910 3.2e-05 4096 270 6300 439040 450.525 177.227 10146.5 5346.36 16121.1 16121.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1020 0.000256 1024 100 480 68096 4.54058 3.42077 29.227 104.837 142.128 142.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1150 0.001024 2048 110 420 17696 1.36438 10.5587 52.2682 64.235 64.2955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 770 6.4e-05 512 240 300 172032 21.6837 6.64144 25.6457 207.004 261.181 261.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1090 0.001024 512 340 420 12544 0.618272 0.366592 2.56074 17.8178 21.461 21.5593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 260 0.001024 4096 62 2580 3360 2.85152 2.7095 24.7769 104.084 134.493 134.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 550 6.4e-05 512 185 480 43008 35.2013 6.5687 10.8476 202.258 255.111 255.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 780 0.000512 512 290 360 17920 2.14093 0.796224 3.84803 26.5673 33.5054 33.6348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1560 6.4e-05 2048 350 960 268800 44.7792 28.4145 493.013 836.74 1403.08 1403.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1270 3.2e-05 1024 400 1680 465920 69.4158 26.9105 745.521 836.713 1678.78 1678.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 910 3.2e-05 4096 270 6300 438144 454.019 177.797 8540.74 5337.63 14510.7 14511.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1020 0.000256 1024 100 480 67872 4.56608 3.42621 24.8008 104.896 137.789 137.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1150 0.001024 2048 110 420 17640 1.36579 8.59875 52.2573 62.2637 62.3241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 770 6.4e-05 512 240 300 172032 22.1618 6.72358 21.967 209.353 260.418 260.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1090 0.001024 512 340 420 12096 0.612352 0.354304 2.2281 17.7479 21.0414 21.1348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 260 0.001024 4096 62 2580 3360 2.8472 2.70266 21.4426 103.764 130.828 130.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 550 6.4e-05 512 185 480 43008 35.2438 6.57408 9.27635 202.154 253.487 253.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 780 0.000512 512 290 360 16128 2.21338 0.80112 3.21475 26.5714 32.9552 33.0898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1560 6.4e-05 2048 350 960 268800 44.88 28.3286 419.239 836.845 1329.43 1329.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1270 3.2e-05 1024 400 1680 462336 70.0854 26.9259 627.545 836.609 1561.38 1561.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 910 3.2e-05 4096 270 6300 437248 453.505 177.675 7484.96 5352.74 13469.4 13469.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 60 1020 0.000256 1024 100 480 67200 4.48509 3.38483 22.8174 103.838 134.626 134.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1150 0.001024 2048 110 420 17472 1.36186 8.19018 51.9981 61.5927 61.6509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 770 6.4e-05 512 240 300 157696 21.9647 6.57158 17.9852 202.318 249.051 249.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1090 0.001024 512 340 420 11648 0.618752 0.358848 2.09232 18.2615 21.4295 21.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 260 0.001024 4096 62 2580 3136 2.85642 2.72701 17.7854 104.74 128.182 128.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 550 6.4e-05 512 185 480 28672 34.6486 6.43306 6.0633 192.713 240.098 240.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 780 0.000512 512 290 360 14336 2.16352 0.753664 2.57107 24.3699 30.0135 30.1421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1560 6.4e-05 2048 350 960 268800 44.6634 28.3156 368.11 837.533 1278.76 1278.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1270 3.2e-05 1024 400 1680 458752 68.7949 26.5179 546.433 827.677 1469.65 1469.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 910 3.2e-05 4096 270 6300 434560 458.12 178.384 6577.01 5382.16 12596.2 12596.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 60 1020 0.000256 1024 100 480 67200 4.53651 3.39782 21.0243 104.178 133.24 133.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1150 0.001024 2048 110 420 17360 1.35773 6.98368 51.8068 60.1907 60.2492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 770 6.4e-05 512 240 300 161280 22.1787 6.58755 16.8294 204.6 250.413 250.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1090 0.001024 512 340 420 12320 0.624608 0.360448 1.81043 17.4273 20.3254 20.4191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 260 0.001024 4096 62 2580 2800 2.8513 2.69805 15.9336 103.758 125.313 125.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 550 6.4e-05 512 185 480 35840 34.0926 6.44765 6.69251 192.602 240.076 240.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 780 0.000512 512 290 360 13440 2.19862 0.751616 2.57699 24.5288 30.2127 30.3406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1560 6.4e-05 2048 350 960 268800 44.7356 28.3648 327.872 835.783 1236.89 1237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1270 3.2e-05 1024 400 1680 448000 69.2597 26.3212 470.916 817.426 1384.14 1384.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 910 3.2e-05 4096 270 6300 439296 451.731 177.401 14996.2 5340.74 20966.6 20967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1020 0.000256 1024 100 480 68096 4.51917 3.40547 43.853 104.581 156.462 156.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1150 0.001024 2048 110 420 17792 1.37594 15.4459 52.396 69.2606 69.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 770 6.4e-05 512 240 300 176128 21.6856 6.70451 39.5329 208.926 277.056 277.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1090 0.001024 512 340 420 12544 0.624576 0.364544 3.81712 18.1369 23.0402 23.1371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 260 0.001024 4096 62 2580 3712 2.86781 2.73542 40.2361 104.836 150.747 150.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 550 6.4e-05 512 185 480 57344 35.2547 6.71101 20.1677 208.941 271.314 271.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 780 0.000512 512 290 360 19456 2.15971 0.830112 5.74102 26.8855 35.7764 35.9072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1560 6.4e-05 2048 350 960 269312 44.621 28.3587 737.693 837.801 1648.61 1648.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1270 3.2e-05 1024 400 1680 466944 68.97 26.8143 1119 835.152 2050.16 2050.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 910 3.2e-05 4096 270 6300 438272 454.008 177.746 10196.9 5357.05 16186.2 16186.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1020 0.000256 1024 100 480 68096 4.52598 3.40563 29.7036 104.772 142.506 142.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1150 0.001024 2048 110 420 17664 1.36605 10.8011 52.2668 64.4761 64.5345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 770 6.4e-05 512 240 300 172032 22.0158 6.70554 25.9991 209.178 264.113 264.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1090 0.001024 512 340 420 11776 0.618528 0.355968 2.55638 18.8686 22.4983 22.5931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 260 0.001024 4096 62 2580 3328 2.84602 2.70534 25.4956 103.915 135.034 135.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 550 6.4e-05 512 185 480 49152 35.9831 6.70653 12.4548 209.193 264.581 264.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 780 0.000512 512 290 360 18432 2.20026 0.832 4.04112 28.0024 35.232 35.3564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1560 6.4e-05 2048 350 960 269312 44.6437 28.2953 505.018 838.834 1416.92 1417.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1270 3.2e-05 1024 400 1680 466944 68.957 26.8295 744.037 835.942 1675.99 1676.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 910 3.2e-05 4096 270 6300 436224 455.487 177.714 8415.09 5364.4 14413.2 14413.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1020 0.000256 1024 100 480 67584 4.53091 3.40378 25.1056 104.513 137.649 137.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1150 0.001024 2048 110 420 17664 1.37626 8.96205 52.4394 62.8197 62.8777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 770 6.4e-05 512 240 300 172032 21.5498 6.61734 21.9312 206.477 256.791 256.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1090 0.001024 512 340 420 12288 0.621216 0.362432 2.29472 17.7989 21.1727 21.2644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 260 0.001024 4096 62 2580 3456 2.85011 2.71619 22.8989 104.248 132.785 132.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 550 6.4e-05 512 185 480 24576 36.2231 6.53926 5.90163 198.233 247.125 247.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 780 0.000512 512 290 360 15360 2.19008 0.77696 2.97133 25.7533 31.8445 31.9754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1560 6.4e-05 2048 350 960 268800 44.6996 28.2829 419.966 837.627 1330.71 1330.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1270 3.2e-05 1024 400 1680 454656 69.1129 26.5004 600.789 825.031 1521.65 1521.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 910 3.2e-05 4096 270 6300 434176 457.182 178.033 7646.7 5364.71 13647.1 13647.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1020 0.000256 1024 100 480 67584 4.55139 3.40819 23.1819 104.921 136.163 136.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1150 0.001024 2048 110 420 17408 1.35645 7.74144 51.8727 61.0153 61.0714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 770 6.4e-05 512 240 300 163840 22.6247 6.70925 19.7968 209.062 258.409 258.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1090 0.001024 512 340 420 11264 0.611936 0.350208 1.94154 17.5517 20.5545 20.6479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 260 0.001024 4096 62 2580 3072 2.82262 2.69235 19.4233 103.118 128.127 128.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 550 6.4e-05 512 185 480 32768 35.3472 6.53325 7.16691 198.089 247.379 247.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 780 0.000512 512 290 360 16384 2.15181 0.778976 3.0496 25.7725 31.9091 32.0351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1560 6.4e-05 2048 350 960 268288 44.5933 28.2775 388.465 835.595 1297.06 1297.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1270 3.2e-05 1024 400 1680 458752 70.2641 26.833 551.117 835.284 1483.71 1483.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 910 3.2e-05 4096 270 6300 435200 572.692 212.382 7021.74 6430.7 14238.2 14238.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1020 0.000256 1024 100 480 66560 4.48576 3.37293 21.2245 103.643 132.828 132.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1150 0.001024 2048 110 420 17280 1.35373 7.53254 51.7468 60.6751 60.7319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 770 6.4e-05 512 240 300 163840 22.1776 6.62096 17.9013 206.529 253.436 253.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1090 0.001024 512 340 420 11520 0.637408 0.362592 1.9129 17.9299 20.9423 21.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 260 0.001024 4096 62 2580 3200 2.86221 2.73376 19.7191 104.935 130.319 130.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total 
1 4 10 16 60 550 6.4e-05 512 185 480 0 6.43914 0.005216 192.717 199.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 780 0.000512 512 290 360 15360 2.12893 7.19283 3.0728 217.405 230.041 30.9283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1560 6.4e-05 2048 350 960 266240 44.4784 28.1673 352.476 832.383 1257.63 1257.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1270 3.2e-05 1024 400 1680 450560 69.8877 26.4315 498.986 825.114 1420.64 1420.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 910 3.2e-05 4096 270 6336 439808 450.87 177.285 13195.3 5352.58 19176.6 19177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1020 0.000256 1024 100 512 68736 4.51744 3.42326 38.5618 104.881 151.481 151.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1150 0.001024 2048 110 384 17984 1.37424 12.159 52.4431 66.0203 66.0791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 770 6.4e-05 512 240 256 167936 22.3569 6.712 40.9554 208.909 279.15 279.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1090 0.001024 512 340 384 13824 0.610208 0.366592 3.16538 18.722 22.9591 23.0611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 260 0.001024 4096 62 2624 3392 2.85491 2.72438 32.0283 104.664 142.343 142.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 550 6.4e-05 512 185 448 98304 31.311 6.71053 27.5987 208.942 274.81 274.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 780 0.000512 512 290 384 20480 2.11984 0.831488 4.94653 26.8588 34.91 35.0413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1560 6.4e-05 2048 350 960 268288 44.7213 28.2916 955.76 837.852 1866.76 1866.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1270 3.2e-05 1024 400 1728 475136 68.0844 26.88 1000.1 837.954 1933.24 1933.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 910 3.2e-05 4096 270 6336 439296 452.369 177.369 8454.75 5345.3 14430.3 14430.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1020 0.000256 1024 100 512 68352 4.53469 3.40582 60.1865 104.685 172.91 173.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1150 0.001024 2048 110 384 17920 1.37021 7.90307 52.4108 61.728 61.7882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 770 6.4e-05 512 240 256 167936 22.3628 6.70528 45.3442 209.143 283.767 283.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1090 0.001024 512 340 384 13824 0.614112 0.363232 2.14605 18.9494 22.179 22.2704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 260 0.001024 4096 62 2624 3328 2.86909 2.73462 20.8656 104.94 131.483 131.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 550 6.4e-05 512 185 448 98304 31.3674 6.7112 18.2245 209.218 265.765 265.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 780 0.000512 512 290 384 20480 2.1247 0.830304 3.35267 27.99 34.4544 34.5874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1560 6.4e-05 2048 350 960 268288 44.814 28.3259 892.773 838.657 1804.7 1804.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1270 3.2e-05 1024 400 1728 471040 68.3433 26.8223 635.587 835.962 1566.93 1567.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 910 3.2e-05 4096 270 6336 437760 452.328 177.503 6950.62 5364.82 12945.8 12946.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1020 0.000256 1024 100 512 68352 4.55536 3.41062 61.7685 104.902 174.743 174.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1150 0.001024 2048 110 384 17856 1.37002 6.71072 52.3226 60.4479 60.5117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 770 6.4e-05 512 240 256 159744 22.461 6.61802 43.5711 206.407 279.272 279.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1090 0.001024 512 340 384 13440 0.610112 0.36448 1.87238 18.3724 21.3245 21.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 260 0.001024 4096 62 2624 3264 2.85885 2.72794 17.1792 104.77 127.608 127.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 550 6.4e-05 512 185 448 86016 31.9716 6.61456 13.7316 206.417 258.978 259.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 780 0.000512 512 290 384 19968 2.11213 0.819264 2.9831 26.3516 32.4313 32.5611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1560 6.4e-05 2048 350 960 267264 44.8251 28.3525 975.237 837.377 1885.93 1886.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1270 3.2e-05 1024 400 1728 466944 68.4302 26.9188 526.006 833.209 1454.78 1454.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 910 3.2e-05 4096 270 6336 438272 453.886 177.69 6017.43 5375.85 12025.4 12025.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1020 0.000256 1024 100 512 68096 4.54874 3.41197 60.646 104.759 173.466 173.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1150 0.001024 2048 110 384 17792 1.36595 5.9392 52.238 59.5844 59.6434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 770 6.4e-05 512 240 256 163840 22.6687 6.70707 45.1462 209.341 284.079 284.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1090 0.001024 512 340 384 13312 0.608288 0.360128 1.71184 18.438 21.2254 21.3212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 260 0.001024 4096 62 2624 3072 2.84317 2.70989 14.7479 103.897 124.273 124.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 550 6.4e-05 512 185 448 98304 31.3818 6.70934 18.4605 209.172 265.969 266.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 780 0.000512 512 290 384 20480 2.13578 0.833536 6.41296 28.056 37.5968 37.7303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1560 6.4e-05 2048 350 960 268288 44.8758 28.3013 973.987 838.846 1886.14 1886.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1270 3.2e-05 1024 400 1728 466944 68.9373 26.8189 450.124 836.054 1382.15 1382.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 910 3.2e-05 4096 270 6336 439680 453.049 177.718 17675.9 5340.6 23647.7 23648.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 64 1020 0.000256 1024 100 512 68640 4.53939 3.42448 51.7347 104.982 164.783 164.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1150 0.001024 2048 110 384 17960 1.37286 16.3442 52.4454 70.2043 70.2623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 770 6.4e-05 512 240 256 168960 22.3734 6.73178 37.722 209.832 276.879 277.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1090 0.001024 512 340 384 13600 0.61184 0.364128 4.11034 18.104 23.288 23.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 260 0.001024 4096 62 2624 3360 2.86794 2.72013 43.2643 104.712 153.635 153.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 550 6.4e-05 512 185 448 97280 31.631 6.72973 36.2236 209.793 284.614 284.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 780 0.000512 512 290 384 19840 2.1184 0.822496 6.29379 27.6386 37.031 37.1594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1560 6.4e-05 2048 350 960 268160 44.7772 28.3744 839.8 838.496 1751.58 1751.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1270 3.2e-05 1024 400 1728 476160 68.0972 26.9508 1352.54 838.563 2286.37 2286.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 910 3.2e-05 4096 270 6336 439040 453.28 177.684 10729.1 5343.87 16704.4 16704.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 1020 0.000256 1024 100 512 68160 4.51149 3.40842 32.5908 104.542 145.153 145.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1150 0.001024 2048 110 384 17920 1.37248 9.98774 52.4176 63.8201 63.8771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 770 6.4e-05 512 240 256 168960 22.3474 6.72358 25.686 209.67 264.644 264.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1090 0.001024 512 340 384 13440 0.607552 0.360736 2.59997 17.9823 21.6502 21.7416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 260 0.001024 4096 62 2624 3200 2.8551 2.71712 25.8458 104.424 135.917 135.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 550 6.4e-05 512 185 448 92160 31.4019 6.62477 22.2973 206.245 266.805 266.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 780 0.000512 512 290 384 19200 2.14458 0.816928 4.13408 27.3756 34.6225 34.7539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1560 6.4e-05 2048 350 960 268160 44.6956 28.3659 1195.91 838.045 2107.15 2107.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1270 3.2e-05 1024 400 1728 476160 68.0447 26.9251 829.536 838.135 1762.85 1763.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 910 3.2e-05 4096 270 6336 437760 454.971 178.036 8875.52 5371.33 14880.3 14880.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1020 0.000256 1024 100 512 68160 4.53731 3.41437 27.1859 104.686 139.925 140.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1150 0.001024 2048 110 384 17880 1.36928 8.67517 52.449 62.534 62.5936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 770 6.4e-05 512 240 256 161280 22.4074 6.62928 50.3668 206.426 286.048 286.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1090 0.001024 512 340 384 13440 0.611712 0.36016 2.23242 17.7769 21.0803 21.1825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 260 0.001024 4096 62 2624 3120 2.85686 2.69792 21.0057 103.861 130.496 130.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 550 6.4e-05 512 185 448 92160 31.4544 6.62938 18.5399 206.434 263.294 263.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 780 0.000512 512 290 384 19200 2.15344 0.817504 3.48701 27.4216 34.0363 34.1647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1560 6.4e-05 2048 350 960 267840 44.822 28.3464 1185.31 837.961 2096.57 2096.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1270 3.2e-05 1024 400 1728 468480 68.9306 26.8723 670.517 835.248 1601.78 1601.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 910 3.2e-05 4096 270 6336 437760 454.368 177.737 7619.38 5381.67 13633.7 13634.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1020 0.000256 1024 100 512 67840 4.49312 3.39354 23.9763 104.285 136.248 136.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1150 0.001024 2048 110 384 17760 1.36432 7.09427 52.2263 60.7297 60.7903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 770 6.4e-05 512 240 256 163840 22.1532 6.61968 47.6135 206.429 283.033 283.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1090 0.001024 512 340 384 13440 0.610464 0.362816 2.03597 17.8334 20.9443 21.0473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 260 0.001024 4096 62 2624 2880 2.84259 2.71629 16.7894 104.073 126.491 126.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 550 6.4e-05 512 185 448 81920 32.3931 6.6192 14.4937 206.441 260.189 260.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 780 0.000512 512 290 384 17920 2.19786 0.81872 2.96192 26.3978 32.5287 32.6587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1560 6.4e-05 2048 350 960 267520 44.626 28.3144 1117 838.817 2028.89 2029.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1270 3.2e-05 1024 400 1728 471040 68.7664 26.88 581.331 838.64 1515.83 1516.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 910 3.2e-05 4096 270 6336 438400 454.382 177.87 6987.29 5348.48 12968.5 12969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1020 0.000256 1024 100 512 68000 4.52845 3.41274 88.6368 104.544 201.225 201.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1150 0.001024 2048 110 384 17800 1.37222 6.52454 52.4405 60.3788 60.4365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 770 6.4e-05 512 240 256 153600 22.9522 6.63178 61.8797 206.427 298.103 298.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1090 0.001024 512 340 384 12800 0.624288 0.364544 1.8711 17.9082 20.879 20.9715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 260 0.001024 4096 62 2624 2800 2.86118 2.71926 15.8034 104.267 125.726 125.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 550 6.4e-05 512 185 448 76800 32.8604 6.63379 12.7723 206.439 258.953 259.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 780 0.000512 512 290 384 19200 2.15334 0.819616 3.10413 27.4692 33.7022 33.8279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1560 6.4e-05 2048 350 960 267200 44.8404 28.3902 1182.42 838.024 2093.8 2093.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1270 3.2e-05 1024 400 1728 460800 68.4147 26.5007 519.644 824.923 1439.7 1439.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 910 3.2e-05 4096 270 6336 439296 452.031 177.633 16259.8 5337.24 22227.3 22227.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1020 0.000256 1024 100 512 68544 4.51882 3.41216 47.3443 104.75 160.127 160.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1150 0.001024 2048 110 384 17952 1.37405 14.9665 52.4114 68.7932 68.8508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 770 6.4e-05 512 240 256 165888 22.3649 6.69526 34.4404 208.27 271.981 272.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1090 0.001024 512 340 384 13632 0.610528 0.362816 4.00509 18.0072 23.0848 23.1779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 260 0.001024 4096 62 2624 3264 2.85286 2.71661 37.7514 104.424 147.815 147.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 550 6.4e-05 512 185 448 92160 31.4038 6.62506 32.0415 206.223 276.533 276.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 780 0.000512 512 290 384 19968 2.11088 0.816192 6.012 26.3009 35.3977 35.5205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1560 6.4e-05 2048 350 960 268032 44.6715 28.3139 775.181 837.606 1685.9 1686.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1270 3.2e-05 1024 400 1728 473088 68.2632 27.2743 1252.04 836.61 2184.4 2184.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 910 3.2e-05 4096 270 6336 437760 452.437 177.499 10161.6 5360.25 16152.3 16152.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 64 1020 0.000256 1024 100 512 68352 4.5192 3.4095 30.843 104.804 143.678 143.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1150 0.001024 2048 110 384 17856 1.36806 9.62355 52.2727 63.3064 63.3653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 770 6.4e-05 512 240 256 159744 22.43 6.61686 22.1891 206.229 257.683 257.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1090 0.001024 512 340 384 13440 0.613312 0.361824 2.6624 16.7124 20.4512 20.5435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 260 0.001024 4096 62 2624 3264 2.8561 2.72608 24.6669 104.686 135.006 135.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 550 6.4e-05 512 185 448 86016 31.9802 6.61622 20.0027 206.24 265.077 265.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 780 0.000512 512 290 384 19968 2.1073 0.817664 4.28202 25.985 33.3532 33.4792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1560 6.4e-05 2048 350 960 267264 44.6661 28.286 486.316 836.758 1396.16 1396.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1270 3.2e-05 1024 400 1728 466944 68.4271 26.7258 776.308 832.472 1704.14 1704.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 910 3.2e-05 4096 270 6336 437760 454.73 178.098 8370.06 5354.47 14357.9 14358.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 64 1020 0.000256 1024 100 512 67968 4.53024 3.40787 25.6961 104.62 138.355 138.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1150 0.001024 2048 110 384 17856 1.37216 7.71331 52.4148 61.5422 61.6018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 770 6.4e-05 512 240 256 156672 22.3824 6.58314 17.2666 204.218 250.67 250.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1090 0.001024 512 340 384 13248 0.606752 0.357376 2.31802 17.4361 20.8208 20.9124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 260 0.001024 4096 62 2624 3168 2.85312 2.7177 20.4802 104.424 130.547 130.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 550 6.4e-05 512 185 448 73728 31.595 6.54006 14.182 198.052 250.613 250.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 780 0.000512 512 290 384 18432 2.07203 0.776192 3.24486 25.6988 31.9547 32.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1560 6.4e-05 2048 350 960 267264 44.6619 28.3694 399.733 837.855 1310.75 1310.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1270 3.2e-05 1024 400 1728 460800 68.7284 26.5824 623.262 828.436 1547.23 1547.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 910 3.2e-05 4096 270 6336 436224 455.448 177.669 7379.76 5382.25 13395.6 13396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 1020 0.000256 1024 100 512 67584 4.53344 3.40582 22.7264 104.501 135.268 135.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1150 0.001024 2048 110 384 17664 1.36038 7.43005 52.0565 60.8892 60.9481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 770 6.4e-05 512 240 256 159744 22.448 6.61283 16.1045 206.444 251.825 251.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1090 0.001024 512 340 384 13056 0.615904 0.361664 1.9057 17.791 20.7729 20.8602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 260 0.001024 4096 62 2624 3072 2.85222 2.7136 18.1313 104.239 128.008 128.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 550 6.4e-05 512 185 448 73728 31.5935 6.53158 12.9724 198.21 249.542 249.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 780 0.000512 512 290 384 18432 2.07427 0.77648 3.15869 25.0373 31.2021 31.3276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1560 6.4e-05 2048 350 960 267264 44.7602 28.2824 1035.15 837.587 1945.91 1946.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1270 3.2e-05 1024 400 1728 454656 69.0899 26.4356 541.775 825.002 1462.51 1462.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 910 3.2e-05 4096 270 6336 433920 456.553 177.904 6477.41 5378.89 12491.3 12491.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 1020 0.000256 1024 100 512 68160 4.53747 3.41299 20.7852 104.735 133.57 133.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1150 0.001024 2048 110 384 17760 1.36954 6.3129 52.3991 60.1234 60.1828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 770 6.4e-05 512 240 256 153600 22.9296 6.62483 41.5575 206.315 277.643 277.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1090 0.001024 512 340 384 13440 0.6144 0.364192 1.85722 16.8734 19.8081 19.9086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 260 0.001024 4096 62 2624 2880 2.85782 2.71965 15.9367 104.409 125.993 126.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 550 6.4e-05 512 185 448 92160 31.414 6.62333 14.3961 206.324 258.995 259.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 780 0.000512 512 290 384 19200 2.15792 0.821248 3.01619 26.4241 32.5745 32.6984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1560 6.4e-05 2048 350 960 266880 44.758 28.2867 1029.8 834.903 1937.88 1937.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1270 3.2e-05 1024 400 1728 460800 68.2752 26.4806 487.891 824.318 1407.18 1407.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 910 3.2e-05 4096 270 6336 439936 452.322 177.635 15304 5336.11 21270.6 21271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1020 0.000256 1024 100 512 68544 4.53027 3.42426 44.0902 104.832 156.977 157.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1150 0.001024 2048 110 384 17976 1.37501 14.4167 52.5301 68.3662 68.4252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 770 6.4e-05 512 240 256 168448 22.392 6.72973 33.8834 209.512 272.725 272.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1090 0.001024 512 340 384 13440 0.611168 0.361344 3.67251 18.0069 22.7513 22.8454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 260 0.001024 4096 62 2624 3248 2.85696 2.7159 35.6369 104.451 145.731 145.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 550 6.4e-05 512 185 448 93184 31.5078 6.64624 31.2268 207.053 276.674 276.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 780 0.000512 512 290 384 19712 2.13584 0.8192 5.69648 26.4437 35.2539 35.3792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1560 6.4e-05 2048 350 960 267904 44.8095 28.3437 724.996 838.364 1636.64 1636.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1270 3.2e-05 1024 400 1728 473088 68.4088 26.9273 1163.16 837.182 2095.89 2096.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 910 3.2e-05 4096 270 6336 439040 451.423 177.201 9735.59 5332.06 15696.8 15697.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1020 0.000256 1024 100 512 68544 4.52099 3.41811 28.5637 104.92 141.524 141.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1150 0.001024 2048 110 384 17920 1.37098 9.43866 52.5373 63.3884 63.4507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 770 6.4e-05 512 240 256 164864 22.2235 6.64371 21.7048 207.095 257.881 258.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1090 0.001024 512 340 384 13440 0.612192 0.362592 2.44947 17.8288 21.3549 21.4511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 260 0.001024 4096 62 2624 3136 2.84826 2.70714 22.3913 104.164 132.18 132.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 550 6.4e-05 512 185 448 86016 31.2661 6.56794 19.1249 202.381 259.575 259.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 780 0.000512 512 290 384 17920 2.14733 0.796608 3.60982 26.5568 33.2651 33.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1560 6.4e-05 2048 350 960 267008 44.7389 28.3062 466.156 837.41 1376.75 1376.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1270 3.2e-05 1024 400 1728 473088 68.2943 26.9037 740.144 837.367 1672.93 1673.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 910 3.2e-05 4096 270 6336 438144 454.02 177.807 8230.45 5337.47 14200.3 14200.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1020 0.000256 1024 100 512 68544 4.55094 3.42528 24.0502 104.892 137.016 137.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1150 0.001024 2048 110 384 17808 1.37008 7.9831 52.3309 61.7269 61.7902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 770 6.4e-05 512 240 256 161280 22.8946 6.73382 18.0983 209.338 257.282 257.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1090 0.001024 512 340 384 12768 0.608256 0.355392 2.05984 17.7424 20.867 20.9628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 260 0.001024 4096 62 2624 3024 2.85722 2.70336 18.8151 103.774 128.224 128.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 550 6.4e-05 512 185 448 86016 31.3007 6.57408 16.1889 202.145 256.452 256.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 780 0.000512 512 290 384 18816 2.11891 0.800064 3.29997 26.572 32.9431 33.0749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1560 6.4e-05 2048 350 960 267456 44.8938 28.4271 395.382 836.741 1305.58 1305.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1270 3.2e-05 1024 400 1728 473088 68.3996 26.9305 629.609 836.532 1561.7 1561.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 910 3.2e-05 4096 270 6336 437248 453.428 177.245 7192.32 5372.88 13196.4 13196.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 64 1020 0.000256 1024 100 512 67200 4.4833 3.41645 22.3334 103.861 134.195 134.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1150 0.001024 2048 110 384 17696 1.36602 6.51389 52.2355 60.156 60.2134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 770 6.4e-05 512 240 256 157696 21.9598 6.56589 15.9815 202.37 247.092 247.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1090 0.001024 512 340 384 12544 0.613952 0.356352 1.90544 17.2176 20.1915 20.2843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 260 0.001024 4096 62 2624 3136 2.85696 2.7287 18.1812 104.764 128.606 128.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 550 6.4e-05 512 185 448 57344 31.9594 6.43709 10.0349 192.764 241.432 241.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 780 0.000512 512 290 384 14336 2.15254 0.751616 2.39216 24.6235 30.0848 30.2089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1560 6.4e-05 2048 350 960 267008 50.2993 28.3382 349.004 837.719 1265.49 1265.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1270 3.2e-05 1024 400 1728 458752 68.8083 26.5195 536.929 827.877 1460.35 1460.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 910 3.2e-05 4096 270 6336 434560 457.961 178.369 6350.39 5382.84 12370 12370.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 64 1020 0.000256 1024 100 512 67200 4.53648 3.39584 20.48 104.143 132.653 132.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1150 0.001024 2048 110 384 17640 1.36426 6.11283 52.1842 59.703 59.7609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 770 6.4e-05 512 240 256 161280 22.1572 6.58653 14.8798 204.617 248.454 248.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1090 0.001024 512 340 384 12320 0.6256 0.35984 1.59142 17.5415 20.2179 20.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 260 0.001024 4096 62 2624 2800 2.84877 2.69795 16.1551 103.765 125.54 125.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 550 6.4e-05 512 185 448 71680 30.767 6.43712 11.1313 192.619 241.185 241.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 780 0.000512 512 290 384 13440 2.20058 0.751168 2.38182 24.6439 30.1343 30.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1560 6.4e-05 2048 350 960 266560 44.8493 28.3402 313.312 835.952 1222.58 1222.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1270 3.2e-05 1024 400 1728 448000 69.2684 26.3204 465.644 817.573 1379.02 1379.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 910 3.2e-05 4096 270 6336 439296 452.511 177.35 15003.9 5344.58 20978.9 20979.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1020 0.000256 1024 100 512 68352 4.51318 3.40448 44.1252 104.659 156.804 156.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1150 0.001024 2048 110 384 17920 1.37216 14.0923 52.3966 67.9029 67.9608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 770 6.4e-05 512 240 256 167936 22.323 6.70627 33.8822 209.203 272.322 272.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1090 0.001024 512 340 384 13824 0.612064 0.364544 3.76189 18.1093 22.944 23.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 260 0.001024 4096 62 2624 3328 2.86461 2.73197 36.7925 104.912 147.373 147.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 550 6.4e-05 512 185 448 98304 31.3319 6.7113 33.0655 209.092 280.445 280.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 780 0.000512 512 290 384 20480 2.1239 0.831712 5.90416 26.8967 35.9142 36.0504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1560 6.4e-05 2048 350 960 268288 44.643 28.2788 724.342 838.439 1635.84 1635.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1270 3.2e-05 1024 400 1728 471040 68.2969 26.8494 1138.34 835.729 2069.43 2069.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 910 3.2e-05 4096 270 6336 438272 453.954 177.672 9984.16 5361.44 15977.7 15978.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1020 0.000256 1024 100 512 68096 4.53018 3.40992 29.4542 104.671 142.164 142.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1150 0.001024 2048 110 384 17792 1.36397 9.76787 52.1833 63.3574 63.4148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 770 6.4e-05 512 240 256 163840 22.6149 6.70106 22.4139 208.98 260.92 261.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1090 0.001024 512 340 384 13312 0.604672 0.35472 2.65427 17.802 21.513 21.6064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 260 0.001024 4096 62 2624 3072 2.84531 2.70304 23.724 103.809 133.151 133.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 550 6.4e-05 512 185 448 98304 31.3674 6.7072 22.4811 208.994 269.788 269.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 780 0.000512 512 290 384 20480 2.13462 0.831616 4.19117 26.9212 34.2362 34.3643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1560 6.4e-05 2048 350 960 268288 44.6247 28.3021 490.208 838.029 1401.3 1401.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1270 3.2e-05 1024 400 1728 466944 68.947 26.823 743.03 835.203 1674.22 1674.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 910 3.2e-05 4096 270 6336 436224 455.443 177.704 8243.89 5372.27 14249.8 14250.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1020 0.000256 1024 100 512 67584 4.52726 3.40714 24.7127 104.486 137.237 137.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1150 0.001024 2048 110 384 17664 1.3593 8.29878 52.0506 61.7524 61.8148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 770 6.4e-05 512 240 256 159744 22.4566 6.61856 18.4259 206.42 254.134 254.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1090 0.001024 512 340 384 13056 0.61712 0.36256 2.13686 17.7943 21.01 21.1045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 260 0.001024 4096 62 2624 3072 2.85181 2.71309 20.1541 104.234 130.025 130.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 550 6.4e-05 512 185 448 73728 31.6175 6.54131 14.6253 198.196 251.222 251.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 780 0.000512 512 290 384 18432 2.06925 0.77824 3.53562 25.0376 31.5746 31.7062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1560 6.4e-05 2048 350 960 267264 44.7024 28.373 405.828 837.414 1316.46 1316.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1270 3.2e-05 1024 400 1728 454656 69.1226 26.5719 599.1 824.907 1519.92 1520.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 910 3.2e-05 4096 270 6336 434176 457.263 177.973 7482.54 5368.57 13486.8 13487.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1020 0.000256 1024 100 512 67584 4.54624 3.40992 22.7094 104.917 135.678 135.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1150 0.001024 2048 110 384 17664 1.36442 7.83408 52.2194 61.4604 61.5179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 770 6.4e-05 512 240 256 163840 22.6211 6.70758 17.537 209.203 256.276 256.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1090 0.001024 512 340 384 12288 0.600832 0.350208 2.21642 18.6074 21.8746 21.9681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 260 0.001024 4096 62 2624 2560 2.82 2.69098 17.589 103.185 126.357 126.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 550 6.4e-05 512 185 448 65536 32.2214 6.53517 12.0595 198.224 249.275 249.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 780 0.000512 512 290 384 16384 2.15056 0.781024 2.84774 25.0748 31.0103 31.1365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1560 6.4e-05 2048 350 960 266240 44.6505 28.2441 372.604 836.238 1281.86 1281.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1270 3.2e-05 1024 400 1728 458752 70.2981 26.8247 549.647 835.932 1482.91 1483.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 910 3.2e-05 4096 270 6336 435200 572.777 212.388 6929.6 6411.53 14127 14127.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1020 0.000256 1024 100 512 66560 4.49869 3.36691 20.9295 103.648 132.543 132.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1150 0.001024 2048 110 384 17600 1.36806 6.5656 52.2301 60.2051 60.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 770 6.4e-05 512 240 256 163840 22.1792 6.61914 16.2156 206.539 251.762 251.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1090 0.001024 512 340 384 12800 0.626304 0.363712 1.98701 17.8823 20.9586 21.0519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 260 0.001024 4096 62 2624 2560 2.86435 2.73242 15.4575 104.927 126.055 126.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 550 6.4e-05 512 185 448 40960 33.6028 6.43578 7.9105 192.871 241.059 241.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 780 0.000512 512 290 384 15360 2.13008 0.753664 2.93213 24.4377 30.41 30.5344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1560 6.4e-05 2048 350 960 263680 44.6368 28.1348 341.805 832.394 1247.12 1247.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1270 3.2e-05 1024 400 1728 450560 69.871 26.5994 498.897 825.19 1420.78 1420.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 910 3.2e-05 4096 270 6336 430080 573.297 212.07 6430.87 6427.08 13644 13644.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 16 64 1020 0.000256 1024 100 512 66048 4.5095 3.37309 20.8449 103.736 132.565 132.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1150 0.001024 2048 110 384 17280 1.34758 5.94115 51.5517 58.8823 58.9399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 770 6.4e-05 512 240 256 147456 22.0072 6.5536 14.2599 198.356 241.391 241.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1090 0.001024 512 340 384 12288 0.60816 0.351456 1.8663 16.7185 19.6439 19.7417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 260 0.001024 4096 62 2624 2304 2.78429 2.64413 14.4674 101.16 121.127 121.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 550 6.4e-05 512 185 448 49152 33.8543 6.53542 8.92051 198.366 247.92 248.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 780 0.000512 512 290 384 18432 2.08979 0.78496 3.27763 25.8784 32.1896 32.3189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1560 6.4e-05 2048 350 960 264192 44.6993 28.1804 325.325 834.15 1232.49 1232.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1270 3.2e-05 1024 400 1728 442368 71.032 26.4396 457.093 825.285 1380.08 1380.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 910 3.2e-05 4096 270 6400 435712 572.384 212.521 13171.1 6416.2 20372.9 20373.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1020 0.000256 1024 100 512 65088 4.62106 3.41322 63.9944 104.879 177.009 177.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1150 0.001024 2048 110 384 18016 1.37827 12.1575 52.4996 66.0791 66.1361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 770 6.4e-05 512 240 256 169984 22.3791 6.72077 46.8502 209.624 285.783 285.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1090 0.001024 512 340 384 11904 0.630368 0.36592 4.62211 17.9746 23.6921 23.7816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 260 0.001024 4096 62 2688 3072 2.87168 2.7264 51.8285 104.77 162.27 162.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 910 3.2e-05 4096 270 6400 435200 571.71 212.403 14652.3 6400.89 21837.9 21838.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1020 0.000256 1024 100 512 65024 4.59002 3.41936 44.8186 104.899 157.825 157.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1150 0.001024 2048 110 384 17984 1.37222 13.61 52.4507 67.474 67.5308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 770 6.4e-05 512 240 256 167936 22.3196 6.70832 43.1085 208.943 281.295 281.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1090 0.001024 512 340 384 11904 0.629152 0.3656 3.38973 18.5272 23.0094 23.1014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 260 0.001024 4096 62 2688 3008 2.86054 2.72733 33.5556 104.684 143.899 143.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 910 3.2e-05 4096 270 6400 435200 572.273 212.414 9504.4 6419.03 16708.8 16709.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1020 0.000256 1024 100 512 64768 4.58544 3.40739 30.2943 104.586 142.971 143.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1150 0.001024 2048 110 384 17920 1.36602 9.0441 52.3644 62.8163 62.8759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 770 6.4e-05 512 240 256 167936 22.3849 6.70726 39.9163 208.935 278.159 278.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1090 0.001024 512 340 384 11776 0.636288 0.364384 2.35712 18.6408 22.0976 22.1869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 260 0.001024 4096 62 2688 2944 2.86509 2.73613 21.9753 104.837 132.485 132.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 910 3.2e-05 4096 270 6400 433152 573.444 212.678 7724.45 6417.63 14928.8 14929.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1020 0.000256 1024 100 512 64896 4.61155 3.68224 56.7964 104.893 170.084 170.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1150 0.001024 2048 110 384 17856 1.36829 7.74963 52.3137 61.4756 61.5338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 770 6.4e-05 512 240 256 159744 22.4925 6.61552 37.2481 206.38 272.953 273.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1090 0.001024 512 340 384 11520 0.630976 0.362496 1.9857 18.2258 21.3057 21.3986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 260 0.001024 4096 62 2688 2880 2.85728 2.72794 18.2899 104.755 128.7 128.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 910 3.2e-05 4096 270 6400 434176 575.034 213.008 6926.83 6438.79 14154.3 14154.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1020 0.000256 1024 100 512 64512 4.61114 3.40621 64.4032 104.688 177.211 177.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1150 0.001024 2048 110 384 17792 1.3656 7.15174 52.1974 60.7564 60.8133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 770 6.4e-05 512 240 256 163840 22.6815 6.70682 45.3365 209.009 283.946 284.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1090 0.001024 512 340 384 11264 0.623936 0.35696 1.84301 18.2379 21.1606 21.2552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 260 0.001024 4096 62 2688 2560 2.83853 2.70749 15.9579 103.832 125.409 125.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 910 3.2e-05 4096 270 6400 435200 571.78 212.271 6353.17 6428.18 13566.1 13566.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1020 0.000256 1024 100 512 64000 4.58227 3.3935 64.5285 104.296 176.904 177.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1150 0.001024 2048 110 384 17760 1.36563 5.88224 52.2383 59.53 59.5886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 770 6.4e-05 512 240 256 163840 22.2118 6.61104 46.9966 206.449 282.482 282.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1090 0.001024 512 340 384 11520 0.629984 0.362496 2.11635 18.3865 21.5944 21.6893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 260 0.001024 4096 62 2688 2560 2.84838 2.71443 13.7578 104.082 123.471 123.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 910 3.2e-05 4096 270 6400 433152 573.685 212.33 5855.55 6437.99 13080.2 13080.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1020 0.000256 1024 100 512 64512 4.59254 3.40314 63.8407 104.498 176.433 176.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1150 0.001024 2048 110 384 17664 1.36195 6.46691 52.0689 59.941 60.0003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 770 6.4e-05 512 240 256 159744 22.4864 6.61709 45.2985 206.452 281.066 281.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1090 0.001024 512 340 384 11520 0.631616 0.36352 1.66896 18.3116 21.0756 21.1678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 260 0.001024 4096 62 2688 2688 2.84854 2.71565 15.248 104.241 125.125 125.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 910 3.2e-05 4096 270 6400 433664 573.27 212.554 5501.25 6429.63 12717.4 12717.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1020 0.000256 1024 100 512 63616 4.57085 3.38131 64.2396 103.838 176.13 176.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1150 0.001024 2048 110 384 17696 1.3664 5.68346 52.2243 59.3168 59.3772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 770 6.4e-05 512 240 256 157696 22.0037 6.56794 44.9539 202.322 276.057 276.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1090 0.001024 512 340 384 10752 0.628768 0.355616 1.8207 17.6575 20.5658 20.6572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 260 0.001024 4096 62 2688 2688 2.86461 2.72957 14.0752 104.741 124.477 124.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 910 3.2e-05 4096 270 6400 430080 576.44 213.301 5184.53 6444.08 12419 12419.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1020 0.000256 1024 100 512 64512 4.62304 3.41149 64.7209 104.844 177.707 177.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1150 0.001024 2048 110 384 17664 1.37011 6.17155 52.1928 59.7775 59.8364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 770 6.4e-05 512 240 256 163840 22.6943 6.70925 46.6454 209.076 285.339 285.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1090 0.001024 512 340 384 10240 0.622048 0.3512 1.5967 18.0582 20.7277 20.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 260 0.001024 4096 62 2688 2048 2.82906 2.68691 12.1315 103.124 120.842 120.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 910 3.2e-05 4096 270 6300 437248 453.425 177.646 5045.85 5366.74 11044.2 11044.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1020 0.000256 1024 100 480 67200 4.5033 3.38173 61.7125 103.768 173.47 173.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1150 0.001024 2048 110 420 17472 1.36541 5.67706 51.9621 59.0472 59.1073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 770 6.4e-05 512 240 300 157696 22.0485 6.56794 49.166 202.176 280.173 280.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1090 0.001024 512 340 420 11648 0.617568 0.35776 4.6119 17.7962 23.4869 23.6012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 260 0.001024 4096 62 2580 3136 2.86106 2.7288 49.6128 104.665 159.941 160.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 550 6.4e-05 512 185 480 28672 34.6271 6.43664 6.4208 192.581 240.323 240.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 780 0.000512 512 290 360 14336 2.15475 0.747904 5.10947 24.604 32.7726 32.9052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1560 6.4e-05 2048 350 960 268800 44.8803 28.3154 1124.28 836.918 2034.53 2034.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1270 3.2e-05 1024 400 1680 458752 68.806 26.5193 367.5 827.097 1290.14 1290.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 910 3.2e-05 4096 270 6336 437248 453.401 177.213 4971.35 5349.07 10951.5 10951.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1020 0.000256 1024 100 512 67200 4.50906 3.37597 60.108 103.765 171.86 171.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1150 0.001024 2048 110 384 17696 1.36838 4.69722 52.1927 58.301 58.3598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 770 6.4e-05 512 240 256 157696 22.0371 6.56589 43.6507 202.184 274.65 274.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1090 0.001024 512 340 384 12544 0.607744 0.358592 4.52509 16.842 22.4314 22.5338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 260 0.001024 4096 62 2624 3136 2.86515 2.72589 49.5159 104.667 159.849 159.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 550 6.4e-05 512 185 448 57344 31.9355 6.43302 12.3357 192.585 243.529 243.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 780 0.000512 512 290 384 14336 2.1535 0.767008 5.00752 24.3581 32.4403 32.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1560 6.4e-05 2048 350 960 267008 44.8404 28.2767 1069.79 841.91 1984.96 1985.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1270 3.2e-05 1024 400 1728 458752 68.78 26.5184 369.144 827.13 1291.79 1291.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 910 3.2e-05 4096 270 6300 439040 450.354 176.981 5105.9 5334.14 11067.9 11068.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1020 0.000256 1024 100 500 68320 4.53437 3.3951 63.3034 104.151 175.486 175.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1150 0.001024 2048 110 400 17640 1.36947 5.34851 52.3625 59.1218 59.1812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 770 6.4e-05 512 240 250 161280 22.2205 6.59181 45.7793 204.752 279.556 279.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1090 0.001024 512 340 400 12320 0.625664 0.362368 4.61318 19.1035 24.8016 24.9109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 260 0.001024 4096 62 2600 2800 2.86403 2.70288 45.9496 103.768 155.357 155.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 550 6.4e-05 512 185 450 35840 34.0913 6.43686 7.86851 192.629 241.271 241.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 780 0.000512 512 290 350 13440 2.19827 0.769824 4.77981 24.394 32.2969 32.4157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1560 6.4e-05 2048 350 950 268800 44.9597 28.3546 1115.34 836.028 2024.82 2024.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1270 3.2e-05 1024 400 1700 448000 69.2458 26.319 366.105 817.725 1284.13 1284.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 910 3.2e-05 4096 270 6288 439040 450.341 176.947 5051.99 5338.78 11018.6 11019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1020 0.000256 1024 100 480 68320 4.5304 3.39344 61.5348 104.242 173.805 173.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1150 0.001024 2048 110 384 17640 1.38144 5.09325 52.2396 58.7584 58.8163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 770 6.4e-05 512 240 288 143360 23.4452 6.59251 44.5182 204.812 279.583 279.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1090 0.001024 512 340 384 12320 0.619392 0.361024 4.66227 18.1174 23.8605 23.9677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 260 0.001024 4096 62 2592 2800 2.86816 2.70499 45.5041 103.861 155.016 155.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 550 6.4e-05 512 185 432 35840 34.1189 6.44301 16.2958 192.799 249.917 250.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 780 0.000512 512 290 384 13440 2.20115 0.750272 5.10285 24.7009 32.9118 33.0387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1560 6.4e-05 2048 350 960 268800 44.9784 28.3525 1120.98 836.658 2031.11 2031.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1270 3.2e-05 1024 400 1680 448000 69.2796 26.3222 356.945 818.342 1271.11 1271.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 910 3.2e-05 4096 270 6304 440320 450.762 177.105 5869.49 5334.87 11832.7 11833.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1020 0.000256 1024 100 480 70144 4.51046 3.40794 60.0651 104.749 172.832 172.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1150 0.001024 2048 110 384 17792 1.36704 5.53619 52.2283 59.1739 59.2361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 770 6.4e-05 512 240 256 163840 22.701 6.70819 44.3801 209.131 283.138 283.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1090 0.001024 512 340 384 13312 0.602176 0.3584 4.67984 19.6385 25.3787 25.4825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 260 0.001024 4096 62 2592 3072 2.85286 2.70666 48.1011 103.886 157.62 157.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 550 6.4e-05 512 185 448 114688 30.033 6.70925 50.2321 209.154 296.391 296.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 780 0.000512 512 290 352 20480 2.12781 0.83424 6.6097 28.598 38.3247 38.4553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1560 6.4e-05 2048 350 960 270336 44.8463 28.3054 1087.74 838.697 1999.72 1999.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1270 3.2e-05 1024 400 1696 475136 67.9612 26.8272 434.03 835.8 1364.84 1365.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 910 3.2e-05 4096 270 6304 437760 450.041 176.244 8795.45 5325.77 14748 14748.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1020 0.000256 1024 100 480 69120 4.44621 3.37786 80.9312 103.845 192.701 192.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1150 0.001024 2048 110 384 17280 1.35373 8.64666 51.7944 61.8375 61.8942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 770 6.4e-05 512 240 256 153600 22.8617 6.62445 58.4566 206.618 294.77 294.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1090 0.001024 512 340 384 11520 0.5672 0.334208 5.78067 16.7528 23.5326 23.6334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 260 0.001024 4096 62 2592 1920 2.76582 2.62998 44.9689 100.624 151.062 151.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 550 6.4e-05 512 185 448 61440 34.3004 6.62358 18.9642 206.634 266.756 266.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 780 0.000512 512 290 352 15360 2.2969 0.844032 6.42986 27.6548 37.3793 37.4954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1560 6.4e-05 2048 350 960 268800 44.4935 28.2463 1556.6 836.171 2465.65 2465.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1270 3.2e-05 1024 400 1696 460800 68.2358 26.4462 637.815 825.418 1558.13 1558.3
