
synpwrap -prj "DAViS_USB3_DAViS_USB3_synplify.tcl" -log "DAViS_USB3_DAViS_USB3.srf"
Copyright (C) 1992-2013 Lattice Semiconductor Corporation. All rights reserved.
Lattice Diamond Version 3.0.0.97

==contents of DAViS_USB3_DAViS_USB3.srf
#Build: Synplify Pro H-2013.03L , Build 003R, Jul  1 2013
#install: C:\lscc\diamond\3.0_x64\synpbase
#OS: Windows 7 6.1
#Hostname: LATTICED-PC

#Implementation: DAViS_USB3

$ Start of Compile
#Sat Mar 29 19:46:42 2014

Synopsys VHDL Compiler, version comp201303rcp1, Build 182R, built Jul  1 2013
@N|Running in 64-bit mode
Copyright (C) 1994-2013 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.

@N: CD720 :"C:\lscc\diamond\3.0_x64\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"E:\JAER_SVN\trunk\deviceFirmwarePCBLayout\LatticeECP3\DAViS_USB3\DAViS_USB3\source\USBAER_top_level.vhd":26:7:26:22|Top entity is set to USBAER_top_level.
Options changed - recompiling
VHDL syntax check successful!
Options changed - recompiling
@N: CD630 :"E:\JAER_SVN\trunk\deviceFirmwarePCBLayout\LatticeECP3\DAViS_USB3\DAViS_USB3\source\USBAER_top_level.vhd":26:7:26:22|Synthesizing work.usbaer_top_level.structural 
@W: CD280 :"E:\JAER_SVN\trunk\deviceFirmwarePCBLayout\LatticeECP3\DAViS_USB3\DAViS_USB3\source\USBAER_top_level.vhd":126:12:126:24|Unbound component shiftRegister mapped to black box
@N: CD630 :"E:\JAER_SVN\trunk\deviceFirmwarePCBLayout\LatticeECP3\DAViS_USB3\DAViS_USB3\source\USBAER_top_level.vhd":126:12:126:24|Synthesizing work.shiftRegister_work_usbaer_top_level_structural_0.syn_black_box 
Post processing for work.shiftRegister_work_usbaer_top_level_structural_0.syn_black_box
@W: CD280 :"E:\JAER_SVN\trunk\deviceFirmwarePCBLayout\LatticeECP3\DAViS_USB3\DAViS_USB3\source\USBAER_top_level.vhd":234:12:234:23|Unbound component wordRegister mapped to black box
@N: CD630 :"E:\JAER_SVN\trunk\deviceFirmwarePCBLayout\LatticeECP3\DAViS_USB3\DAViS_USB3\source\USBAER_top_level.vhd":234:12:234:23|Synthesizing work.wordRegister_work_usbaer_top_level_structural_0.syn_black_box 
Post processing for work.wordRegister_work_usbaer_top_level_structural_0.syn_black_box
@W: CD280 :"E:\JAER_SVN\trunk\deviceFirmwarePCBLayout\LatticeECP3\DAViS_USB3\DAViS_USB3\source\USBAER_top_level.vhd":234:12:234:23|Unbound component wordRegister mapped to black box
@N: CD630 :"E:\JAER_SVN\trunk\deviceFirmwarePCBLayout\LatticeECP3\DAViS_USB3\DAViS_USB3\source\USBAER_top_level.vhd":234:12:234:23|Synthesizing work.wordRegister_work_usbaer_top_level_structural_1.syn_black_box 
Post processing for work.wordRegister_work_usbaer_top_level_structural_1.syn_black_box
@W: CD280 :"E:\JAER_SVN\trunk\deviceFirmwarePCBLayout\LatticeECP3\DAViS_USB3\DAViS_USB3\source\USBAER_top_level.vhd":234:12:234:23|Unbound component wordRegister mapped to black box
@N: CD630 :"E:\JAER_SVN\trunk\deviceFirmwarePCBLayout\LatticeECP3\DAViS_USB3\DAViS_USB3\source\USBAER_top_level.vhd":234:12:234:23|Synthesizing work.wordRegister_work_usbaer_top_level_structural_2.syn_black_box 
Post processing for work.wordRegister_work_usbaer_top_level_structural_2.syn_black_box
@W: CD280 :"E:\JAER_SVN\trunk\deviceFirmwarePCBLayout\LatticeECP3\DAViS_USB3\DAViS_USB3\source\USBAER_top_level.vhd":225:12:225:24|Unbound component ADCvalueReady mapped to black box
@N: CD630 :"E:\JAER_SVN\trunk\deviceFirmwarePCBLayout\LatticeECP3\DAViS_USB3\DAViS_USB3\source\cDVSResetStateMachine.vhd":25:7:25:27|Synthesizing work.cdvsresetstatemachine.behavioral 
@N: CD233 :"E:\JAER_SVN\trunk\deviceFirmwarePCBLayout\LatticeECP3\DAViS_USB3\DAViS_USB3\source\cDVSResetStateMachine.vhd":38:13:38:14|Using sequential encoding for type state
Post processing for work.cdvsresetstatemachine.behavioral
@N: CD630 :"E:\JAER_SVN\trunk\deviceFirmwarePCBLayout\LatticeECP3\DAViS_USB3\DAViS_USB3\source\USBAER_top_level.vhd":225:12:225:24|Synthesizing work.adcvalueready.syn_black_box 
Post processing for work.adcvalueready.syn_black_box
@N: CD630 :"E:\JAER_SVN\trunk\deviceFirmwarePCBLayout\LatticeECP3\DAViS_USB3\DAViS_USB3\source\ADCStateMachine.vhd":25:7:25:21|Synthesizing work.adcstatemachine.behavioral 
@N: CD231 :"E:\JAER_SVN\trunk\deviceFirmwarePCBLayout\LatticeECP3\DAViS_USB3\DAViS_USB3\source\ADCStateMachine.vhd":56:16:56:17|Using onehot encoding for type colstate (stidle="100000000000")
@N: CD231 :"E:\JAER_SVN\trunk\deviceFirmwarePCBLayout\LatticeECP3\DAViS_USB3\DAViS_USB3\source\ADCStateMachine.vhd":57:16:57:17|Using onehot encoding for type rowstate (stidle="10000000")
Post processing for work.adcstatemachine.behavioral
@W: CL117 :"E:\JAER_SVN\trunk\deviceFirmwarePCBLayout\LatticeECP3\DAViS_USB3\DAViS_USB3\source\ADCStateMachine.vhd":140:4:140:7|Latch generated from process for signal NoBxS; possible missing assignment in an if or case statement.
@W: CL117 :"E:\JAER_SVN\trunk\deviceFirmwarePCBLayout\LatticeECP3\DAViS_USB3\DAViS_USB3\source\ADCStateMachine.vhd":268:4:268:7|Latch generated from process for signal StartRowxSN; possible missing assignment in an if or case statement.
@N: CD630 :"E:\JAER_SVN\trunk\deviceFirmwarePCBLayout\LatticeECP3\DAViS_USB3\DAViS_USB3\source\monitorStateMachine.vhd":25:7:25:25|Synthesizing work.monitorstatemachine.behavioral 
@N: CD231 :"E:\JAER_SVN\trunk\deviceFirmwarePCBLayout\LatticeECP3\DAViS_USB3\DAViS_USB3\source\monitorStateMachine.vhd":69:13:69:14|Using onehot encoding for type state (stidle="100000000000")
Post processing for work.monitorstatemachine.behavioral
@N: CD630 :"E:\JAER_SVN\trunk\deviceFirmwarePCBLayout\LatticeECP3\DAViS_USB3\DAViS_USB3\source\fifoStatemachine.vhd":25:7:25:22|Synthesizing work.fifostatemachine.behavioral 
@N: CD233 :"E:\JAER_SVN\trunk\deviceFirmwarePCBLayout\LatticeECP3\DAViS_USB3\DAViS_USB3\source\fifoStatemachine.vhd":54:13:54:14|Using sequential encoding for type state
Post processing for work.fifostatemachine.behavioral
@N: CD630 :"E:\JAER_SVN\trunk\deviceFirmwarePCBLayout\LatticeECP3\DAViS_USB3\DAViS_USB3\source\synchronizerStateMachine.vhd":19:7:19:30|Synthesizing work.synchronizerstatemachine.behavioral 
@N: CD231 :"E:\JAER_SVN\trunk\deviceFirmwarePCBLayout\LatticeECP3\DAViS_USB3\DAViS_USB3\source\synchronizerStateMachine.vhd":46:13:46:14|Using onehot encoding for type state (stidle="100000")
@W: CD604 :"E:\JAER_SVN\trunk\deviceFirmwarePCBLayout\LatticeECP3\DAViS_USB3\DAViS_USB3\source\synchronizerStateMachine.vhd":215:6:215:19|OTHERS clause is not synthesized 
Post processing for work.synchronizerstatemachine.behavioral
@N: CD630 :"E:\JAER_SVN\trunk\deviceFirmwarePCBLayout\LatticeECP3\DAViS_USB3\DAViS_USB3\source\timestampCounter.vhd":25:7:25:22|Synthesizing work.timestampcounter.behavioral 
Post processing for work.timestampcounter.behavioral
@N: CD630 :"E:\JAER_SVN\trunk\deviceFirmwarePCBLayout\LatticeECP3\DAViS_USB3\DAViS_USB3\source\eventCounter.vhd":26:7:26:18|Synthesizing work.eventcounter.behavioral 
Post processing for work.eventcounter.behavioral
@N: CD630 :"E:\JAER_SVN\trunk\deviceFirmwarePCBLayout\LatticeECP3\DAViS_USB3\DAViS_USB3\source\earlyPaketTimer.vhd":25:7:25:21|Synthesizing work.earlypakettimer.behavioral 
Post processing for work.earlypakettimer.behavioral
@N: CD630 :"E:\JAER_SVN\trunk\deviceFirmwarePCBLayout\LatticeECP3\DAViS_USB3\DAViS_USB3\source\AERfifo.vhd":14:7:14:13|Synthesizing work.aerfifo.structure 
@W: CD280 :"E:\JAER_SVN\trunk\deviceFirmwarePCBLayout\LatticeECP3\DAViS_USB3\DAViS_USB3\source\AERfifo.vhd":45:14:45:20|Unbound component FIFO8KA mapped to black box
@N: CD630 :"E:\JAER_SVN\trunk\deviceFirmwarePCBLayout\LatticeECP3\DAViS_USB3\DAViS_USB3\source\AERfifo.vhd":45:14:45:20|Synthesizing work.fifo8ka.syn_black_box 
Post processing for work.fifo8ka.syn_black_box
@N: CD630 :"C:\lscc\diamond\3.0_x64\cae_library\synthesis\vhdl\ecp3.vhd":1368:10:1368:12|Synthesizing work.vlo.syn_black_box 
Post processing for work.vlo.syn_black_box
@N: CD630 :"C:\lscc\diamond\3.0_x64\cae_library\synthesis\vhdl\ecp3.vhd":1361:10:1361:12|Synthesizing work.vhi.syn_black_box 
Post processing for work.vhi.syn_black_box
Post processing for work.aerfifo.structure
@N: CD630 :"E:\JAER_SVN\trunk\deviceFirmwarePCBLayout\LatticeECP3\DAViS_USB3\DAViS_USB3\source\clockgen.vhd":14:7:14:14|Synthesizing work.clockgen.structure 
@W: CD280 :"E:\JAER_SVN\trunk\deviceFirmwarePCBLayout\LatticeECP3\DAViS_USB3\DAViS_USB3\source\clockgen.vhd":34:14:34:20|Unbound component EHXPLLC mapped to black box
@N: CD630 :"E:\JAER_SVN\trunk\deviceFirmwarePCBLayout\LatticeECP3\DAViS_USB3\DAViS_USB3\source\clockgen.vhd":34:14:34:20|Synthesizing work.ehxpllc.syn_black_box 
Post processing for work.ehxpllc.syn_black_box
Post processing for work.clockgen.structure
Post processing for work.usbaer_top_level.structural
@W: CL168 :"E:\JAER_SVN\trunk\deviceFirmwarePCBLayout\LatticeECP3\DAViS_USB3\DAViS_USB3\source\USBAER_top_level.vhd":598:2:598:24|Pruning instance cDVSResetStateMachine_1 -- not in use ... 
@N: CL201 :"E:\JAER_SVN\trunk\deviceFirmwarePCBLayout\LatticeECP3\DAViS_USB3\DAViS_USB3\source\synchronizerStateMachine.vhd":225:4:225:5|Trying to extract state machine for register StatexDP
Extracted state machine for register StatexDP
State machine has 6 reachable states with original encodings of:
   000001
   000010
   000100
   001000
   010000
   100000
@N: CL201 :"E:\JAER_SVN\trunk\deviceFirmwarePCBLayout\LatticeECP3\DAViS_USB3\DAViS_USB3\source\fifoStatemachine.vhd":129:4:129:5|Trying to extract state machine for register StatexDP
Extracted state machine for register StatexDP
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@N: CL201 :"E:\JAER_SVN\trunk\deviceFirmwarePCBLayout\LatticeECP3\DAViS_USB3\DAViS_USB3\source\monitorStateMachine.vhd":275:4:275:5|Trying to extract state machine for register StatexDP
Extracted state machine for register StatexDP
State machine has 12 reachable states with original encodings of:
   000000000001
   000000000010
   000000000100
   000000001000
   000000010000
   000000100000
   000001000000
   000010000000
   000100000000
   001000000000
   010000000000
   100000000000
@N: CL201 :"E:\JAER_SVN\trunk\deviceFirmwarePCBLayout\LatticeECP3\DAViS_USB3\DAViS_USB3\source\ADCStateMachine.vhd":340:4:340:5|Trying to extract state machine for register StateRowxDP
Extracted state machine for register StateRowxDP
State machine has 7 reachable states with original encodings of:
   00000001
   00000010
   00000100
   00010000
   00100000
   01000000
   10000000
@N: CL201 :"E:\JAER_SVN\trunk\deviceFirmwarePCBLayout\LatticeECP3\DAViS_USB3\DAViS_USB3\source\ADCStateMachine.vhd":340:4:340:5|Trying to extract state machine for register StateColxDP
Extracted state machine for register StateColxDP
State machine has 12 reachable states with original encodings of:
   000000000001
   000000000010
   000000000100
   000000001000
   000000010000
   000000100000
   000001000000
   000010000000
   000100000000
   001000000000
   010000000000
   100000000000
@W: CL159 :"E:\JAER_SVN\trunk\deviceFirmwarePCBLayout\LatticeECP3\DAViS_USB3\DAViS_USB3\source\ADCStateMachine.vhd":35:1:35:9|Input ADCovrxSI is unused
@W: CL159 :"E:\JAER_SVN\trunk\deviceFirmwarePCBLayout\LatticeECP3\DAViS_USB3\DAViS_USB3\source\ADCStateMachine.vhd":37:4:37:13|Input SRLatchxEI is unused
@N: CL201 :"E:\JAER_SVN\trunk\deviceFirmwarePCBLayout\LatticeECP3\DAViS_USB3\DAViS_USB3\source\cDVSResetStateMachine.vhd":107:4:107:5|Trying to extract state machine for register StatexDP
Extracted state machine for register StatexDP
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL159 :"E:\JAER_SVN\trunk\deviceFirmwarePCBLayout\LatticeECP3\DAViS_USB3\DAViS_USB3\source\cDVSResetStateMachine.vhd":31:4:31:12|Input RxcolGxSI is unused
@W: CL159 :"E:\JAER_SVN\trunk\deviceFirmwarePCBLayout\LatticeECP3\DAViS_USB3\DAViS_USB3\source\USBAER_top_level.vhd":66:4:66:11|Input FXLEDxSI is unused
@W: CL159 :"E:\JAER_SVN\trunk\deviceFirmwarePCBLayout\LatticeECP3\DAViS_USB3\DAViS_USB3\source\USBAER_top_level.vhd":88:1:88:21|Input CDVSTestBiasBitOutxSI is unused
@END

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 89MB peak: 93MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 29 19:46:43 2014

###########################################################]
Premap Report

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 700R, Built Jul  4 2013 11:05:39
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version H-2013.03L 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@L: E:\JAER_SVN\trunk\deviceFirmwarePCBLayout\LatticeECP3\DAViS_USB3\DAViS_USB3\DAViS_USB3_DAViS_USB3_scck.rpt 
Printing clock  summary report in "E:\JAER_SVN\trunk\deviceFirmwarePCBLayout\LatticeECP3\DAViS_USB3\DAViS_USB3\DAViS_USB3_DAViS_USB3_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 116MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 116MB peak: 118MB)

@W: FX469 :|Found undriven nets DebugxSIO[15] to be optimized by the mapper. 
@W: FX469 :|Found undriven nets DebugxSIO[14] to be optimized by the mapper. 
@W: FX469 :|Found undriven nets DebugxSIO[13] to be optimized by the mapper. 
@W: FX469 :|Found undriven nets DebugxSIO[12] to be optimized by the mapper. 
@W: FX469 :|Found undriven nets DebugxSIO[11] to be optimized by the mapper. 
@W: FX469 :|Found undriven nets DebugxSIO[10] to be optimized by the mapper. 
@W: FX469 :|Found undriven nets DebugxSIO[9] to be optimized by the mapper. 
@W: FX469 :|Found undriven nets DebugxSIO[8] to be optimized by the mapper. 
@W: FX469 :|Found undriven nets DebugxSIO[7] to be optimized by the mapper. 
@W: FX469 :|Found undriven nets DebugxSIO[6] to be optimized by the mapper. 
@W: FX469 :|Found undriven nets DebugxSIO[5] to be optimized by the mapper. 
@W: FX469 :|Found undriven nets DebugxSIO[4] to be optimized by the mapper. 
@W: FX469 :|Found undriven nets DebugxSIO[3] to be optimized by the mapper. 
@W: FX469 :|Found undriven nets DebugxSIO[2] to be optimized by the mapper. 
@W: FX469 :|Found undriven nets DebugxSIO[1] to be optimized by the mapper. 
syn_allowed_resources : blockrams=38  set on top level netlist USBAER_top_level


Clock Summary
**************

Start                                             Requested     Requested     Clock                                          Clock                
Clock                                             Frequency     Period        Type                                           Group                
--------------------------------------------------------------------------------------------------------------------------------------------------
System                                            334.0 MHz     2.994         system                                         system_clkgroup      
clockgen|CLKOP_inferred_clock                     378.9 MHz     2.640         inferred                                       Autoconstr_clkgroup_0
USBAER_top_level|IfClockxCI                       4.2 MHz       240.649       inferred                                       Autoconstr_clkgroup_1
ADCStateMachine|StateColxDP_derived_clock[11]     4.2 MHz       240.649       derived (from USBAER_top_level|IfClockxCI)     Autoconstr_clkgroup_1
ADCStateMachine|StateRowxDP_derived_clock[5]      4.2 MHz       240.649       derived (from USBAER_top_level|IfClockxCI)     Autoconstr_clkgroup_1
==================================================================================================================================================

@W: MT531 :"e:\jaer_svn\trunk\devicefirmwarepcblayout\latticeecp3\davis_usb3\davis_usb3\source\usbaer_top_level.vhd":682:4:682:5|Found signal identified as System clock which controls 2 sequential elements including AERReqSyncxSBN.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 79MB peak: 144MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Mar 29 19:46:45 2014

###########################################################]
Map & Optimize Report

Synopsys Lattice Technology Mapper, Version maplat, Build 700R, Built Jul  4 2013 11:05:39
Copyright (C) 1994-2013, Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use or distribution of the software is strictly prohibited.
Product Version H-2013.03L 

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 114MB peak: 115MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 114MB peak: 117MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)

@W: MO111 :|Tristate driver tri0_inst on net DebugxSIO[15] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :|Tristate driver tri1_inst on net DebugxSIO[14] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :|Tristate driver tri2_inst on net DebugxSIO[13] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :|Tristate driver tri3_inst on net DebugxSIO[12] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :|Tristate driver tri4_inst on net DebugxSIO[11] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :|Tristate driver tri5_inst on net DebugxSIO[10] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :|Tristate driver tri6_inst on net DebugxSIO[9] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :|Tristate driver tri7_inst on net DebugxSIO[8] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :|Tristate driver tri8_inst on net DebugxSIO[7] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :|Tristate driver tri9_inst on net DebugxSIO[6] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :|Tristate driver tri10_inst on net DebugxSIO[5] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :|Tristate driver tri11_inst on net DebugxSIO[4] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :|Tristate driver tri12_inst on net DebugxSIO[3] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :|Tristate driver tri13_inst on net DebugxSIO[2] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :|Tristate driver tri14_inst on net DebugxSIO[1] has its enable tied to GND (module USBAER_top_level) 

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)

@N:"e:\jaer_svn\trunk\devicefirmwarepcblayout\latticeecp3\davis_usb3\davis_usb3\source\timestampcounter.vhd":67:4:67:5|Found counter in view:work.USBAER_top_level(structural) inst uTimestampCounter.CountxDP[14:0]
@N:"e:\jaer_svn\trunk\devicefirmwarepcblayout\latticeecp3\davis_usb3\davis_usb3\source\earlypakettimer.vhd":57:4:57:5|Found counter in view:work.earlyPaketTimer(behavioral) inst CountxDP[20:0]
@N:"e:\jaer_svn\trunk\devicefirmwarepcblayout\latticeecp3\davis_usb3\davis_usb3\source\eventcounter.vhd":63:4:63:5|Found counter in view:work.eventCounter(behavioral) inst CountxDP[8:0]
Encoding state machine StatexDP[0:5] (view:work.synchronizerStateMachine(behavioral))
original code -> new code
   000001 -> 000001
   000010 -> 000010
   000100 -> 000100
   001000 -> 001000
   010000 -> 010000
   100000 -> 100000
@N:"e:\jaer_svn\trunk\devicefirmwarepcblayout\latticeecp3\davis_usb3\davis_usb3\source\synchronizerstatemachine.vhd":225:4:225:5|Found counter in view:work.synchronizerStateMachine(behavioral) inst CounterxDP[13:0]
@N:"e:\jaer_svn\trunk\devicefirmwarepcblayout\latticeecp3\davis_usb3\davis_usb3\source\synchronizerstatemachine.vhd":225:4:225:5|Found counter in view:work.synchronizerStateMachine(behavioral) inst DividerxDP[6:0]
Encoding state machine StatexDP[0:3] (view:work.fifoStatemachine(behavioral))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
Encoding state machine StatexDP[0:11] (view:work.monitorStateMachine(behavioral))
original code -> new code
   000000000001 -> 000000000001
   000000000010 -> 000000000010
   000000000100 -> 000000000100
   000000001000 -> 000000001000
   000000010000 -> 000000010000
   000000100000 -> 000000100000
   000001000000 -> 000001000000
   000010000000 -> 000010000000
   000100000000 -> 000100000000
   001000000000 -> 001000000000
   010000000000 -> 010000000000
   100000000000 -> 100000000000
@N:"e:\jaer_svn\trunk\devicefirmwarepcblayout\latticeecp3\davis_usb3\davis_usb3\source\monitorstatemachine.vhd":275:4:275:5|Found updn counter in view:work.monitorStateMachine(behavioral) inst TimestampOverflowxDP[15:0] 
@N:"e:\jaer_svn\trunk\devicefirmwarepcblayout\latticeecp3\davis_usb3\davis_usb3\source\monitorstatemachine.vhd":275:4:275:5|Found counter in view:work.monitorStateMachine(behavioral) inst CountxDP[7:0]
Encoding state machine StateColxDP[0:11] (view:work.ADCStateMachine(behavioral))
original code -> new code
   000000000001 -> 000000000001
   000000000010 -> 000000000010
   000000000100 -> 000000000100
   000000001000 -> 000000001000
   000000010000 -> 000000010000
   000000100000 -> 000000100000
   000001000000 -> 000001000000
   000010000000 -> 000010000000
   000100000000 -> 000100000000
   001000000000 -> 001000000000
   010000000000 -> 010000000000
   100000000000 -> 100000000000
Encoding state machine StateRowxDP[0:6] (view:work.ADCStateMachine(behavioral))
original code -> new code
   00000001 -> 0000001
   00000010 -> 0000010
   00000100 -> 0000100
   00010000 -> 0001000
   00100000 -> 0010000
   01000000 -> 0100000
   10000000 -> 1000000
@N:"e:\jaer_svn\trunk\devicefirmwarepcblayout\latticeecp3\davis_usb3\davis_usb3\source\adcstatemachine.vhd":340:4:340:5|Found counter in view:work.ADCStateMachine(behavioral) inst DividerColxDP[32:0]
@N:"e:\jaer_svn\trunk\devicefirmwarepcblayout\latticeecp3\davis_usb3\davis_usb3\source\adcstatemachine.vhd":340:4:340:5|Found counter in view:work.ADCStateMachine(behavioral) inst CountRowxDP[7:0]
@N:"e:\jaer_svn\trunk\devicefirmwarepcblayout\latticeecp3\davis_usb3\davis_usb3\source\adcstatemachine.vhd":340:4:340:5|Found counter in view:work.ADCStateMachine(behavioral) inst DividerRowxDP[16:0]
@N:"e:\jaer_svn\trunk\devicefirmwarepcblayout\latticeecp3\davis_usb3\davis_usb3\source\adcstatemachine.vhd":340:4:340:5|Found counter in view:work.ADCStateMachine(behavioral) inst CountColxDP[17:0]
@N: MF179 :"e:\jaer_svn\trunk\devicefirmwarepcblayout\latticeecp3\davis_usb3\davis_usb3\source\adcstatemachine.vhd":226:15:226:39|Found 18 bit by 18 bit '==' comparator, 'p_col\.un1_countcolxdp'

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 147MB peak: 148MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 147MB peak: 148MB)



Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 147MB peak: 148MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 147MB peak: 148MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 147MB peak: 148MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 147MB peak: 148MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 147MB peak: 148MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 150MB peak: 152MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -2.24ns		 334 /       216
   2		0h:00m:01s		    -2.24ns		 334 /       216
------------------------------------------------------------




Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -2.24ns		 391 /       216
------------------------------------------------------------



Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -2.24ns		 386 /       216
------------------------------------------------------------


Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 148MB peak: 152MB)

@N: FX164 |The option to pack flops in the IOB has not been specified 
@W: MO111 :"e:\jaer_svn\trunk\devicefirmwarepcblayout\latticeecp3\davis_usb3\davis_usb3\source\usbaer_top_level.vhd":97:4:97:12|Tristate driver DebugxSIO_obuft_1_.un1[0] on net DebugxSIO[1] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :"e:\jaer_svn\trunk\devicefirmwarepcblayout\latticeecp3\davis_usb3\davis_usb3\source\usbaer_top_level.vhd":97:4:97:12|Tristate driver DebugxSIO_obuft_2_.un1[0] on net DebugxSIO[2] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :"e:\jaer_svn\trunk\devicefirmwarepcblayout\latticeecp3\davis_usb3\davis_usb3\source\usbaer_top_level.vhd":97:4:97:12|Tristate driver DebugxSIO_obuft_3_.un1[0] on net DebugxSIO[3] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :"e:\jaer_svn\trunk\devicefirmwarepcblayout\latticeecp3\davis_usb3\davis_usb3\source\usbaer_top_level.vhd":97:4:97:12|Tristate driver DebugxSIO_obuft_4_.un1[0] on net DebugxSIO[4] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :"e:\jaer_svn\trunk\devicefirmwarepcblayout\latticeecp3\davis_usb3\davis_usb3\source\usbaer_top_level.vhd":97:4:97:12|Tristate driver DebugxSIO_obuft_5_.un1[0] on net DebugxSIO[5] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :"e:\jaer_svn\trunk\devicefirmwarepcblayout\latticeecp3\davis_usb3\davis_usb3\source\usbaer_top_level.vhd":97:4:97:12|Tristate driver DebugxSIO_obuft_6_.un1[0] on net DebugxSIO[6] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :"e:\jaer_svn\trunk\devicefirmwarepcblayout\latticeecp3\davis_usb3\davis_usb3\source\usbaer_top_level.vhd":97:4:97:12|Tristate driver DebugxSIO_obuft_7_.un1[0] on net DebugxSIO[7] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :"e:\jaer_svn\trunk\devicefirmwarepcblayout\latticeecp3\davis_usb3\davis_usb3\source\usbaer_top_level.vhd":97:4:97:12|Tristate driver DebugxSIO_obuft_8_.un1[0] on net DebugxSIO[8] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :"e:\jaer_svn\trunk\devicefirmwarepcblayout\latticeecp3\davis_usb3\davis_usb3\source\usbaer_top_level.vhd":97:4:97:12|Tristate driver DebugxSIO_obuft_9_.un1[0] on net DebugxSIO[9] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :"e:\jaer_svn\trunk\devicefirmwarepcblayout\latticeecp3\davis_usb3\davis_usb3\source\usbaer_top_level.vhd":97:4:97:12|Tristate driver DebugxSIO_obuft_10_.un1[0] on net DebugxSIO[10] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :"e:\jaer_svn\trunk\devicefirmwarepcblayout\latticeecp3\davis_usb3\davis_usb3\source\usbaer_top_level.vhd":97:4:97:12|Tristate driver DebugxSIO_obuft_11_.un1[0] on net DebugxSIO[11] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :"e:\jaer_svn\trunk\devicefirmwarepcblayout\latticeecp3\davis_usb3\davis_usb3\source\usbaer_top_level.vhd":97:4:97:12|Tristate driver DebugxSIO_obuft_12_.un1[0] on net DebugxSIO[12] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :"e:\jaer_svn\trunk\devicefirmwarepcblayout\latticeecp3\davis_usb3\davis_usb3\source\usbaer_top_level.vhd":97:4:97:12|Tristate driver DebugxSIO_obuft_13_.un1[0] on net DebugxSIO[13] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :"e:\jaer_svn\trunk\devicefirmwarepcblayout\latticeecp3\davis_usb3\davis_usb3\source\usbaer_top_level.vhd":97:4:97:12|Tristate driver DebugxSIO_obuft_14_.un1[0] on net DebugxSIO[14] has its enable tied to GND (module USBAER_top_level) 
@W: MO111 :"e:\jaer_svn\trunk\devicefirmwarepcblayout\latticeecp3\davis_usb3\davis_usb3\source\usbaer_top_level.vhd":97:4:97:12|Tristate driver DebugxSIO_obuft_15_.un1[0] on net DebugxSIO[15] has its enable tied to GND (module USBAER_top_level) 
Warning: Found 2 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net I_115.t2
1) instance I_115.lat_r (view:work.USBAER_top_level(structural)), output net "I_115.t2" in work.USBAER_top_level(structural)
    net        I_115.t2
    input  pin I_115.lat/I[0]
    instance   I_115.lat (cell or)
    output pin I_115.lat/OUT
    net        I_115.t1
    input  pin I_115.lat_r/I[1]
    instance   I_115.lat_r (cell and)
    output pin I_115.lat_r/OUT
    net        I_115.t2
@W: BN137 :|Found combinational loop during mapping at net I_114.t2
2) instance I_114.lat_r (view:work.USBAER_top_level(structural)), output net "I_114.t2" in work.USBAER_top_level(structural)
    net        I_114.t2
    input  pin I_114.lat/A[0]
    instance   I_114.lat (cell mux)
    output pin I_114.lat/OUT[0]
    net        I_114.t1
    input  pin I_114.lat_r/I[1]
    instance   I_114.lat_r (cell and)
    output pin I_114.lat_r/OUT
    net        I_114.t2
End of loops

Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 148MB peak: 152MB)



#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 101 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 115 clock pin(s) of sequential element(s)
0 instances converted, 115 sequential instances remain driven by gated/generated clocks

======================================== Non-Gated/Non-Generated Clocks =========================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance                          
-----------------------------------------------------------------------------------------------------------------
@K:CKID0002       IfClockxCI          port                   101        ADCStateMachine_1_CDVSTestSRColClockxSOio
=================================================================================================================
=================================================================================================== Gated/Generated Clocks ====================================================================================================
Clock Tree ID     Driving Element          Drive Element Type     Fanout     Sample Instance     Explanation                                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       uClockGen.PLLCInst_0     EHXPLLC                115        AERREQxSB           Gating structure creates improper gating logic. See the Gated Clocks description in the user guide for conversion requirements
===============================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]

Writing Analyst data base E:\JAER_SVN\trunk\deviceFirmwarePCBLayout\LatticeECP3\DAViS_USB3\DAViS_USB3\DAViS_USB3_DAViS_USB3.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 146MB peak: 152MB)

Writing EDIF Netlist and constraint files
H-2013.03L 
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 
@W|Block-path constraint from CLKNET "clockgen|CLKOP_inferred_clock" to PORT "USBAER_top_level|IfClockxCI" not forward annotated in -lpf file. 
@W|Block-path constraint from PORT "USBAER_top_level|IfClockxCI" to CLKNET "clockgen|CLKOP_inferred_clock" not forward annotated in -lpf file. 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 151MB peak: 153MB)

Warning: Found 2 combinational loops!
@W: BN137 :|Found combinational loop during mapping at net G_121
1) instance I_114.lat_r (view:work.USBAER_top_level(structural)), output net "G_121" in work.USBAER_top_level(structural)
    net        G_121
    input  pin I_114.lat_r/D
    instance   I_114.lat_r (cell ORCALUT4)
    output pin I_114.lat_r/Z
    net        G_121
@W: BN137 :|Found combinational loop during mapping at net G_120
2) instance I_115.lat_r (view:work.USBAER_top_level(structural)), output net "G_120" in work.USBAER_top_level(structural)
    net        G_120
    input  pin I_115.lat_r/B
    instance   I_115.lat_r (cell ORCALUT4)
    output pin I_115.lat_r/Z
    net        ADCStateMachine_1.G_120
End of loops
@W: MT246 :"e:\jaer_svn\trunk\devicefirmwarepcblayout\latticeecp3\davis_usb3\davis_usb3\source\usbaer_top_level.vhd":590:2:590:16|Blackbox ADCvalueReady is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"e:\jaer_svn\trunk\devicefirmwarepcblayout\latticeecp3\davis_usb3\davis_usb3\source\usbaer_top_level.vhd":471:2:471:13|Blackbox wordRegister_work_usbaer_top_level_structural_2 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"e:\jaer_svn\trunk\devicefirmwarepcblayout\latticeecp3\davis_usb3\davis_usb3\source\usbaer_top_level.vhd":461:2:461:26|Blackbox wordRegister_work_usbaer_top_level_structural_1 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"e:\jaer_svn\trunk\devicefirmwarepcblayout\latticeecp3\davis_usb3\davis_usb3\source\usbaer_top_level.vhd":451:2:451:24|Blackbox wordRegister_work_usbaer_top_level_structural_0 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"e:\jaer_svn\trunk\devicefirmwarepcblayout\latticeecp3\davis_usb3\davis_usb3\source\usbaer_top_level.vhd":417:2:417:16|Blackbox shiftRegister_work_usbaer_top_level_structural_0 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"e:\jaer_svn\trunk\devicefirmwarepcblayout\latticeecp3\davis_usb3\davis_usb3\source\aerfifo.vhd":179:4:179:14|Blackbox FIFO8KA is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT246 :"e:\jaer_svn\trunk\devicefirmwarepcblayout\latticeecp3\davis_usb3\davis_usb3\source\clockgen.vhd":82:4:82:13|Blackbox EHXPLLC is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock USBAER_top_level|IfClockxCI with period 3.88ns. Please declare a user-defined clock on object "p:IfClockxCI"

Found clock ADCStateMachine|StateRowxDP_derived_clock[5] with period 3.88ns 
Found clock ADCStateMachine|StateColxDP_derived_clock[11] with period 3.88ns 
@W: MT420 |Found inferred clock clockgen|CLKOP_inferred_clock with period 3.71ns. Please declare a user-defined clock on object "n:uClockGen.CLKOP"



##### START OF TIMING REPORT #####[
# Timing Report written on Sat Mar 29 19:46:48 2014
#


Top view:               USBAER_top_level
Requested Frequency:    257.7 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |Timing report estimates place and route data. Please look at the place and route timing report for final timing.

@N: MT322 |Clock constraints cover only FF-to-FF paths associated with the clock.



Performance Summary 
*******************


Worst slack in design: -1.162

                                  Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock                    Frequency     Frequency     Period        Period        Slack      Type         Group                
---------------------------------------------------------------------------------------------------------------------------------------
USBAER_top_level|IfClockxCI       257.7 MHz     219.1 MHz     3.880         4.565         -0.685     inferred     Autoconstr_clkgroup_1
clockgen|CLKOP_inferred_clock     269.4 MHz     229.0 MHz     3.711         4.366         -0.655     inferred     Autoconstr_clkgroup_0
System                            177.4 MHz     167.7 MHz     5.638         5.963         -0.326     system       system_clkgroup      
=======================================================================================================================================





Clock Relationships
*******************

Clocks                                                        |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------------------------------------------------
Starting                       Ending                         |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------------------------------------------------
System                         System                         |  5.638       -0.326  |  No paths    -      |  No paths    -      |  No paths    -    
System                         clockgen|CLKOP_inferred_clock  |  3.711       1.974   |  No paths    -      |  No paths    -      |  No paths    -    
System                         USBAER_top_level|IfClockxCI    |  3.880       -0.507  |  No paths    -      |  No paths    -      |  No paths    -    
clockgen|CLKOP_inferred_clock  System                         |  3.711       0.465   |  No paths    -      |  No paths    -      |  No paths    -    
clockgen|CLKOP_inferred_clock  clockgen|CLKOP_inferred_clock  |  3.711       -0.655  |  No paths    -      |  No paths    -      |  No paths    -    
clockgen|CLKOP_inferred_clock  USBAER_top_level|IfClockxCI    |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
USBAER_top_level|IfClockxCI    System                         |  3.880       -1.162  |  No paths    -      |  No paths    -      |  No paths    -    
USBAER_top_level|IfClockxCI    clockgen|CLKOP_inferred_clock  |  Diff grp    -       |  No paths    -      |  No paths    -      |  No paths    -    
USBAER_top_level|IfClockxCI    USBAER_top_level|IfClockxCI    |  3.880       -0.685  |  No paths    -      |  1.940       0.754  |  No paths    -    
=====================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: USBAER_top_level|IfClockxCI
====================================



Starting Points with Worst Slack
********************************

                                     Starting                                                               Arrival           
Instance                             Reference                       Type        Pin     Net                Time        Slack 
                                     Clock                                                                                    
------------------------------------------------------------------------------------------------------------------------------
ADCStateMachine_1.CountColxDP[0]     USBAER_top_level|IfClockxCI     FD1P3DX     Q       CountColxDP[0]     0.862       -1.162
ADCStateMachine_1.CountColxDP[1]     USBAER_top_level|IfClockxCI     FD1P3DX     Q       CountColxDP[1]     0.862       -1.106
ADCStateMachine_1.CountColxDP[2]     USBAER_top_level|IfClockxCI     FD1P3DX     Q       CountColxDP[2]     0.862       -1.106
ADCStateMachine_1.CountColxDP[4]     USBAER_top_level|IfClockxCI     FD1P3DX     Q       CountColxDP[4]     0.878       -1.066
ADCStateMachine_1.CountColxDP[3]     USBAER_top_level|IfClockxCI     FD1P3DX     Q       CountColxDP[3]     0.862       -1.050
ADCStateMachine_1.CountColxDP[5]     USBAER_top_level|IfClockxCI     FD1P3DX     Q       CountColxDP[5]     0.878       -1.010
ADCStateMachine_1.CountColxDP[6]     USBAER_top_level|IfClockxCI     FD1P3DX     Q       CountColxDP[6]     0.878       -1.010
ADCStateMachine_1.CountColxDP[7]     USBAER_top_level|IfClockxCI     FD1P3DX     Q       CountColxDP[7]     0.878       -0.954
ADCStateMachine_1.CountColxDP[8]     USBAER_top_level|IfClockxCI     FD1P3DX     Q       CountColxDP[8]     0.878       -0.954
ADCStateMachine_1.CountColxDP[9]     USBAER_top_level|IfClockxCI     FD1P3DX     Q       CountColxDP[9]     0.878       -0.897
==============================================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                                                                                                               Required           
Instance                               Reference                       Type                                                Pin                  Net                           Time         Slack 
                                       Clock                                                                                                                                                     
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ADCvalueReady_1                        USBAER_top_level|IfClockxCI     ADCvalueReady                                       RegisterWritexEI     ADCStateMachine_1.N_318_i     3.880        -1.162
uADCRegister                           USBAER_top_level|IfClockxCI     wordRegister_work_usbaer_top_level_structural_2     DataInxDI[11]        N_60                          3.880        -1.162
uADCRegister                           USBAER_top_level|IfClockxCI     wordRegister_work_usbaer_top_level_structural_2     WriteEnablexEI       ADCStateMachine_1.N_318_i     3.880        -1.162
ADCStateMachine_1.DividerColxDP[0]     USBAER_top_level|IfClockxCI     FD1P3DX                                             D                    DividerColxDP_lm[0]           3.829        -0.685
ADCStateMachine_1.DividerColxDP[1]     USBAER_top_level|IfClockxCI     FD1P3DX                                             D                    DividerColxDP_lm[1]           3.829        -0.685
ADCStateMachine_1.DividerColxDP[2]     USBAER_top_level|IfClockxCI     FD1P3DX                                             D                    DividerColxDP_lm[2]           3.829        -0.685
ADCStateMachine_1.DividerColxDP[3]     USBAER_top_level|IfClockxCI     FD1P3DX                                             D                    DividerColxDP_lm[3]           3.829        -0.685
ADCStateMachine_1.DividerColxDP[4]     USBAER_top_level|IfClockxCI     FD1P3DX                                             D                    DividerColxDP_lm[4]           3.829        -0.685
ADCStateMachine_1.DividerColxDP[5]     USBAER_top_level|IfClockxCI     FD1P3DX                                             D                    DividerColxDP_lm[5]           3.829        -0.685
ADCStateMachine_1.DividerColxDP[6]     USBAER_top_level|IfClockxCI     FD1P3DX                                             D                    DividerColxDP_lm[6]           3.829        -0.685
=================================================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.880
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         3.880

    - Propagation time:                      5.042
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.162

    Number of logic level(s):                14
    Starting point:                          ADCStateMachine_1.CountColxDP[0] / Q
    Ending point:                            uADCRegister / DataInxDI[11]
    The start point is clocked by            USBAER_top_level|IfClockxCI [rising] on pin CK
    The end   point is clocked by            System [rising]

Instance / Net                                                                                          Pin               Pin               Arrival     No. of    
Name                                                Type                                                Name              Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------
ADCStateMachine_1.CountColxDP[0]                    FD1P3DX                                             Q                 Out     0.862     0.862       -         
CountColxDP[0]                                      Net                                                 -                 -       -         -           5         
ADCStateMachine_1.p_col\.statecolxdn30_cry_0_0      CCU2C                                               A1                In      0.000     0.862       -         
ADCStateMachine_1.p_col\.statecolxdn30_cry_0_0      CCU2C                                               COUT              Out     0.945     1.806       -         
statecolxdn30_cry_0                                 Net                                                 -                 -       -         -           1         
ADCStateMachine_1.p_col\.statecolxdn30_cry_1_0      CCU2C                                               CIN               In      0.000     1.806       -         
ADCStateMachine_1.p_col\.statecolxdn30_cry_1_0      CCU2C                                               COUT              Out     0.056     1.863       -         
statecolxdn30_cry_2                                 Net                                                 -                 -       -         -           1         
ADCStateMachine_1.p_col\.statecolxdn30_cry_3_0      CCU2C                                               CIN               In      0.000     1.863       -         
ADCStateMachine_1.p_col\.statecolxdn30_cry_3_0      CCU2C                                               COUT              Out     0.056     1.919       -         
statecolxdn30_cry_4                                 Net                                                 -                 -       -         -           1         
ADCStateMachine_1.p_col\.statecolxdn30_cry_5_0      CCU2C                                               CIN               In      0.000     1.919       -         
ADCStateMachine_1.p_col\.statecolxdn30_cry_5_0      CCU2C                                               COUT              Out     0.056     1.975       -         
statecolxdn30_cry_6                                 Net                                                 -                 -       -         -           1         
ADCStateMachine_1.p_col\.statecolxdn30_cry_7_0      CCU2C                                               CIN               In      0.000     1.975       -         
ADCStateMachine_1.p_col\.statecolxdn30_cry_7_0      CCU2C                                               COUT              Out     0.056     2.031       -         
statecolxdn30_cry_8                                 Net                                                 -                 -       -         -           1         
ADCStateMachine_1.p_col\.statecolxdn30_cry_9_0      CCU2C                                               CIN               In      0.000     2.031       -         
ADCStateMachine_1.p_col\.statecolxdn30_cry_9_0      CCU2C                                               COUT              Out     0.056     2.087       -         
statecolxdn30_cry_10                                Net                                                 -                 -       -         -           1         
ADCStateMachine_1.p_col\.statecolxdn30_cry_11_0     CCU2C                                               CIN               In      0.000     2.087       -         
ADCStateMachine_1.p_col\.statecolxdn30_cry_11_0     CCU2C                                               COUT              Out     0.056     2.144       -         
statecolxdn30_cry_12                                Net                                                 -                 -       -         -           1         
ADCStateMachine_1.p_col\.statecolxdn30_cry_13_0     CCU2C                                               CIN               In      0.000     2.144       -         
ADCStateMachine_1.p_col\.statecolxdn30_cry_13_0     CCU2C                                               COUT              Out     0.056     2.200       -         
statecolxdn30_cry_14                                Net                                                 -                 -       -         -           1         
ADCStateMachine_1.p_col\.statecolxdn30_cry_15_0     CCU2C                                               CIN               In      0.000     2.200       -         
ADCStateMachine_1.p_col\.statecolxdn30_cry_15_0     CCU2C                                               COUT              Out     0.056     2.256       -         
statecolxdn30_cry_16                                Net                                                 -                 -       -         -           1         
ADCStateMachine_1.p_col\.statecolxdn30_cry_17_0     CCU2C                                               CIN               In      0.000     2.256       -         
ADCStateMachine_1.p_col\.statecolxdn30_cry_17_0     CCU2C                                               S1                Out     0.931     3.187       -         
statecolxdn30                                       Net                                                 -                 -       -         -           4         
ADCStateMachine_1.StateColxDN_1_sqmuxa_i_i_a2       ORCALUT4                                            B                 In      0.000     3.187       -         
ADCStateMachine_1.StateColxDN_1_sqmuxa_i_i_a2       ORCALUT4                                            Z                 Out     0.272     3.459       -         
StateColxDN_1_sqmuxa_i_i_a2                         Net                                                 -                 -       -         -           1         
I_115.lat_r                                         ORCALUT4                                            A                 In      0.000     3.459       -         
I_115.lat_r                                         ORCALUT4                                            Z                 Out     0.656     4.115       -         
G_120                                               Net                                                 -                 -       -         -           4(1)      
ADCStateMachine_1.ReadCyclexS_m1_e_0_0              ORCALUT4                                            A                 In      0.000     4.115       -         
ADCStateMachine_1.ReadCyclexS_m1_e_0_0              ORCALUT4                                            Z                 Out     0.656     4.770       -         
ReadCyclexS_m1_e_0_0                                Net                                                 -                 -       -         -           1         
ADCStateMachine_1.ReadCyclexS_m2_0_a2               ORCALUT4                                            A                 In      0.000     4.770       -         
ADCStateMachine_1.ReadCyclexS_m2_0_a2               ORCALUT4                                            Z                 Out     0.272     5.042       -         
N_60                                                Net                                                 -                 -       -         -           1         
uADCRegister                                        wordRegister_work_usbaer_top_level_structural_2     DataInxDI[11]     In      0.000     5.042       -         
==================================================================================================================================================================


Path information for path number 2: 
      Requested Period:                      3.880
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         3.880

    - Propagation time:                      5.042
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.162

    Number of logic level(s):                14
    Starting point:                          ADCStateMachine_1.CountColxDP[0] / Q
    Ending point:                            ADCvalueReady_1 / RegisterWritexEI
    The start point is clocked by            USBAER_top_level|IfClockxCI [rising] on pin CK
    The end   point is clocked by            System [rising]

Instance / Net                                                             Pin                  Pin               Arrival     No. of    
Name                                                     Type              Name                 Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------------------
ADCStateMachine_1.CountColxDP[0]                         FD1P3DX           Q                    Out     0.862     0.862       -         
CountColxDP[0]                                           Net               -                    -       -         -           5         
ADCStateMachine_1.p_col\.statecolxdn30_cry_0_0           CCU2C             A1                   In      0.000     0.862       -         
ADCStateMachine_1.p_col\.statecolxdn30_cry_0_0           CCU2C             COUT                 Out     0.945     1.806       -         
statecolxdn30_cry_0                                      Net               -                    -       -         -           1         
ADCStateMachine_1.p_col\.statecolxdn30_cry_1_0           CCU2C             CIN                  In      0.000     1.806       -         
ADCStateMachine_1.p_col\.statecolxdn30_cry_1_0           CCU2C             COUT                 Out     0.056     1.863       -         
statecolxdn30_cry_2                                      Net               -                    -       -         -           1         
ADCStateMachine_1.p_col\.statecolxdn30_cry_3_0           CCU2C             CIN                  In      0.000     1.863       -         
ADCStateMachine_1.p_col\.statecolxdn30_cry_3_0           CCU2C             COUT                 Out     0.056     1.919       -         
statecolxdn30_cry_4                                      Net               -                    -       -         -           1         
ADCStateMachine_1.p_col\.statecolxdn30_cry_5_0           CCU2C             CIN                  In      0.000     1.919       -         
ADCStateMachine_1.p_col\.statecolxdn30_cry_5_0           CCU2C             COUT                 Out     0.056     1.975       -         
statecolxdn30_cry_6                                      Net               -                    -       -         -           1         
ADCStateMachine_1.p_col\.statecolxdn30_cry_7_0           CCU2C             CIN                  In      0.000     1.975       -         
ADCStateMachine_1.p_col\.statecolxdn30_cry_7_0           CCU2C             COUT                 Out     0.056     2.031       -         
statecolxdn30_cry_8                                      Net               -                    -       -         -           1         
ADCStateMachine_1.p_col\.statecolxdn30_cry_9_0           CCU2C             CIN                  In      0.000     2.031       -         
ADCStateMachine_1.p_col\.statecolxdn30_cry_9_0           CCU2C             COUT                 Out     0.056     2.087       -         
statecolxdn30_cry_10                                     Net               -                    -       -         -           1         
ADCStateMachine_1.p_col\.statecolxdn30_cry_11_0          CCU2C             CIN                  In      0.000     2.087       -         
ADCStateMachine_1.p_col\.statecolxdn30_cry_11_0          CCU2C             COUT                 Out     0.056     2.144       -         
statecolxdn30_cry_12                                     Net               -                    -       -         -           1         
ADCStateMachine_1.p_col\.statecolxdn30_cry_13_0          CCU2C             CIN                  In      0.000     2.144       -         
ADCStateMachine_1.p_col\.statecolxdn30_cry_13_0          CCU2C             COUT                 Out     0.056     2.200       -         
statecolxdn30_cry_14                                     Net               -                    -       -         -           1         
ADCStateMachine_1.p_col\.statecolxdn30_cry_15_0          CCU2C             CIN                  In      0.000     2.200       -         
ADCStateMachine_1.p_col\.statecolxdn30_cry_15_0          CCU2C             COUT                 Out     0.056     2.256       -         
statecolxdn30_cry_16                                     Net               -                    -       -         -           1         
ADCStateMachine_1.p_col\.statecolxdn30_cry_17_0          CCU2C             CIN                  In      0.000     2.256       -         
ADCStateMachine_1.p_col\.statecolxdn30_cry_17_0          CCU2C             S1                   Out     0.931     3.187       -         
statecolxdn30                                            Net               -                    -       -         -           4         
ADCStateMachine_1.StateColxDN_1_sqmuxa_i_i_a2            ORCALUT4          B                    In      0.000     3.187       -         
ADCStateMachine_1.StateColxDN_1_sqmuxa_i_i_a2            ORCALUT4          Z                    Out     0.272     3.459       -         
StateColxDN_1_sqmuxa_i_i_a2                              Net               -                    -       -         -           1         
I_115.lat_r                                              ORCALUT4          A                    In      0.000     3.459       -         
I_115.lat_r                                              ORCALUT4          Z                    Out     0.656     4.115       -         
G_120                                                    Net               -                    -       -         -           4(1)      
ADCStateMachine_1.StateRowxDP_RNI0QEH[3]                 ORCALUT4          A                    In      0.000     4.115       -         
ADCStateMachine_1.StateRowxDP_RNI0QEH[3]                 ORCALUT4          Z                    Out     0.656     4.770       -         
m3_e_1_0                                                 Net               -                    -       -         -           1         
ADCStateMachine_1.p_col\.un6_nobxs_cry_17_0_RNIMKKB3     ORCALUT4          C                    In      0.000     4.770       -         
ADCStateMachine_1.p_col\.un6_nobxs_cry_17_0_RNIMKKB3     ORCALUT4          Z                    Out     0.272     5.042       -         
N_318_i                                                  Net               -                    -       -         -           2         
ADCvalueReady_1                                          ADCvalueReady     RegisterWritexEI     In      0.000     5.042       -         
========================================================================================================================================


Path information for path number 3: 
      Requested Period:                      3.880
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         3.880

    - Propagation time:                      5.042
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.162

    Number of logic level(s):                14
    Starting point:                          ADCStateMachine_1.CountColxDP[0] / Q
    Ending point:                            uADCRegister / WriteEnablexEI
    The start point is clocked by            USBAER_top_level|IfClockxCI [rising] on pin CK
    The end   point is clocked by            System [rising]

Instance / Net                                                                                               Pin                Pin               Arrival     No. of    
Name                                                     Type                                                Name               Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ADCStateMachine_1.CountColxDP[0]                         FD1P3DX                                             Q                  Out     0.862     0.862       -         
CountColxDP[0]                                           Net                                                 -                  -       -         -           5         
ADCStateMachine_1.p_col\.statecolxdn30_cry_0_0           CCU2C                                               A1                 In      0.000     0.862       -         
ADCStateMachine_1.p_col\.statecolxdn30_cry_0_0           CCU2C                                               COUT               Out     0.945     1.806       -         
statecolxdn30_cry_0                                      Net                                                 -                  -       -         -           1         
ADCStateMachine_1.p_col\.statecolxdn30_cry_1_0           CCU2C                                               CIN                In      0.000     1.806       -         
ADCStateMachine_1.p_col\.statecolxdn30_cry_1_0           CCU2C                                               COUT               Out     0.056     1.863       -         
statecolxdn30_cry_2                                      Net                                                 -                  -       -         -           1         
ADCStateMachine_1.p_col\.statecolxdn30_cry_3_0           CCU2C                                               CIN                In      0.000     1.863       -         
ADCStateMachine_1.p_col\.statecolxdn30_cry_3_0           CCU2C                                               COUT               Out     0.056     1.919       -         
statecolxdn30_cry_4                                      Net                                                 -                  -       -         -           1         
ADCStateMachine_1.p_col\.statecolxdn30_cry_5_0           CCU2C                                               CIN                In      0.000     1.919       -         
ADCStateMachine_1.p_col\.statecolxdn30_cry_5_0           CCU2C                                               COUT               Out     0.056     1.975       -         
statecolxdn30_cry_6                                      Net                                                 -                  -       -         -           1         
ADCStateMachine_1.p_col\.statecolxdn30_cry_7_0           CCU2C                                               CIN                In      0.000     1.975       -         
ADCStateMachine_1.p_col\.statecolxdn30_cry_7_0           CCU2C                                               COUT               Out     0.056     2.031       -         
statecolxdn30_cry_8                                      Net                                                 -                  -       -         -           1         
ADCStateMachine_1.p_col\.statecolxdn30_cry_9_0           CCU2C                                               CIN                In      0.000     2.031       -         
ADCStateMachine_1.p_col\.statecolxdn30_cry_9_0           CCU2C                                               COUT               Out     0.056     2.087       -         
statecolxdn30_cry_10                                     Net                                                 -                  -       -         -           1         
ADCStateMachine_1.p_col\.statecolxdn30_cry_11_0          CCU2C                                               CIN                In      0.000     2.087       -         
ADCStateMachine_1.p_col\.statecolxdn30_cry_11_0          CCU2C                                               COUT               Out     0.056     2.144       -         
statecolxdn30_cry_12                                     Net                                                 -                  -       -         -           1         
ADCStateMachine_1.p_col\.statecolxdn30_cry_13_0          CCU2C                                               CIN                In      0.000     2.144       -         
ADCStateMachine_1.p_col\.statecolxdn30_cry_13_0          CCU2C                                               COUT               Out     0.056     2.200       -         
statecolxdn30_cry_14                                     Net                                                 -                  -       -         -           1         
ADCStateMachine_1.p_col\.statecolxdn30_cry_15_0          CCU2C                                               CIN                In      0.000     2.200       -         
ADCStateMachine_1.p_col\.statecolxdn30_cry_15_0          CCU2C                                               COUT               Out     0.056     2.256       -         
statecolxdn30_cry_16                                     Net                                                 -                  -       -         -           1         
ADCStateMachine_1.p_col\.statecolxdn30_cry_17_0          CCU2C                                               CIN                In      0.000     2.256       -         
ADCStateMachine_1.p_col\.statecolxdn30_cry_17_0          CCU2C                                               S1                 Out     0.931     3.187       -         
statecolxdn30                                            Net                                                 -                  -       -         -           4         
ADCStateMachine_1.StateColxDN_1_sqmuxa_i_i_a2            ORCALUT4                                            B                  In      0.000     3.187       -         
ADCStateMachine_1.StateColxDN_1_sqmuxa_i_i_a2            ORCALUT4                                            Z                  Out     0.272     3.459       -         
StateColxDN_1_sqmuxa_i_i_a2                              Net                                                 -                  -       -         -           1         
I_115.lat_r                                              ORCALUT4                                            A                  In      0.000     3.459       -         
I_115.lat_r                                              ORCALUT4                                            Z                  Out     0.656     4.115       -         
G_120                                                    Net                                                 -                  -       -         -           4(1)      
ADCStateMachine_1.StateRowxDP_RNI0QEH[3]                 ORCALUT4                                            A                  In      0.000     4.115       -         
ADCStateMachine_1.StateRowxDP_RNI0QEH[3]                 ORCALUT4                                            Z                  Out     0.656     4.770       -         
m3_e_1_0                                                 Net                                                 -                  -       -         -           1         
ADCStateMachine_1.p_col\.un6_nobxs_cry_17_0_RNIMKKB3     ORCALUT4                                            C                  In      0.000     4.770       -         
ADCStateMachine_1.p_col\.un6_nobxs_cry_17_0_RNIMKKB3     ORCALUT4                                            Z                  Out     0.272     5.042       -         
N_318_i                                                  Net                                                 -                  -       -         -           2         
uADCRegister                                             wordRegister_work_usbaer_top_level_structural_2     WriteEnablexEI     In      0.000     5.042       -         
========================================================================================================================================================================


Path information for path number 4: 
      Requested Period:                      3.880
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         3.880

    - Propagation time:                      4.986
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.106

    Number of logic level(s):                13
    Starting point:                          ADCStateMachine_1.CountColxDP[1] / Q
    Ending point:                            uADCRegister / DataInxDI[11]
    The start point is clocked by            USBAER_top_level|IfClockxCI [rising] on pin CK
    The end   point is clocked by            System [rising]

Instance / Net                                                                                          Pin               Pin               Arrival     No. of    
Name                                                Type                                                Name              Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------
ADCStateMachine_1.CountColxDP[1]                    FD1P3DX                                             Q                 Out     0.862     0.862       -         
CountColxDP[1]                                      Net                                                 -                 -       -         -           5         
ADCStateMachine_1.p_col\.statecolxdn30_cry_1_0      CCU2C                                               A0                In      0.000     0.862       -         
ADCStateMachine_1.p_col\.statecolxdn30_cry_1_0      CCU2C                                               COUT              Out     0.945     1.806       -         
statecolxdn30_cry_2                                 Net                                                 -                 -       -         -           1         
ADCStateMachine_1.p_col\.statecolxdn30_cry_3_0      CCU2C                                               CIN               In      0.000     1.806       -         
ADCStateMachine_1.p_col\.statecolxdn30_cry_3_0      CCU2C                                               COUT              Out     0.056     1.863       -         
statecolxdn30_cry_4                                 Net                                                 -                 -       -         -           1         
ADCStateMachine_1.p_col\.statecolxdn30_cry_5_0      CCU2C                                               CIN               In      0.000     1.863       -         
ADCStateMachine_1.p_col\.statecolxdn30_cry_5_0      CCU2C                                               COUT              Out     0.056     1.919       -         
statecolxdn30_cry_6                                 Net                                                 -                 -       -         -           1         
ADCStateMachine_1.p_col\.statecolxdn30_cry_7_0      CCU2C                                               CIN               In      0.000     1.919       -         
ADCStateMachine_1.p_col\.statecolxdn30_cry_7_0      CCU2C                                               COUT              Out     0.056     1.975       -         
statecolxdn30_cry_8                                 Net                                                 -                 -       -         -           1         
ADCStateMachine_1.p_col\.statecolxdn30_cry_9_0      CCU2C                                               CIN               In      0.000     1.975       -         
ADCStateMachine_1.p_col\.statecolxdn30_cry_9_0      CCU2C                                               COUT              Out     0.056     2.031       -         
statecolxdn30_cry_10                                Net                                                 -                 -       -         -           1         
ADCStateMachine_1.p_col\.statecolxdn30_cry_11_0     CCU2C                                               CIN               In      0.000     2.031       -         
ADCStateMachine_1.p_col\.statecolxdn30_cry_11_0     CCU2C                                               COUT              Out     0.056     2.087       -         
statecolxdn30_cry_12                                Net                                                 -                 -       -         -           1         
ADCStateMachine_1.p_col\.statecolxdn30_cry_13_0     CCU2C                                               CIN               In      0.000     2.087       -         
ADCStateMachine_1.p_col\.statecolxdn30_cry_13_0     CCU2C                                               COUT              Out     0.056     2.144       -         
statecolxdn30_cry_14                                Net                                                 -                 -       -         -           1         
ADCStateMachine_1.p_col\.statecolxdn30_cry_15_0     CCU2C                                               CIN               In      0.000     2.144       -         
ADCStateMachine_1.p_col\.statecolxdn30_cry_15_0     CCU2C                                               COUT              Out     0.056     2.200       -         
statecolxdn30_cry_16                                Net                                                 -                 -       -         -           1         
ADCStateMachine_1.p_col\.statecolxdn30_cry_17_0     CCU2C                                               CIN               In      0.000     2.200       -         
ADCStateMachine_1.p_col\.statecolxdn30_cry_17_0     CCU2C                                               S1                Out     0.931     3.131       -         
statecolxdn30                                       Net                                                 -                 -       -         -           4         
ADCStateMachine_1.StateColxDN_1_sqmuxa_i_i_a2       ORCALUT4                                            B                 In      0.000     3.131       -         
ADCStateMachine_1.StateColxDN_1_sqmuxa_i_i_a2       ORCALUT4                                            Z                 Out     0.272     3.403       -         
StateColxDN_1_sqmuxa_i_i_a2                         Net                                                 -                 -       -         -           1         
I_115.lat_r                                         ORCALUT4                                            A                 In      0.000     3.403       -         
I_115.lat_r                                         ORCALUT4                                            Z                 Out     0.656     4.058       -         
G_120                                               Net                                                 -                 -       -         -           4(1)      
ADCStateMachine_1.ReadCyclexS_m1_e_0_0              ORCALUT4                                            A                 In      0.000     4.058       -         
ADCStateMachine_1.ReadCyclexS_m1_e_0_0              ORCALUT4                                            Z                 Out     0.656     4.714       -         
ReadCyclexS_m1_e_0_0                                Net                                                 -                 -       -         -           1         
ADCStateMachine_1.ReadCyclexS_m2_0_a2               ORCALUT4                                            A                 In      0.000     4.714       -         
ADCStateMachine_1.ReadCyclexS_m2_0_a2               ORCALUT4                                            Z                 Out     0.272     4.986       -         
N_60                                                Net                                                 -                 -       -         -           1         
uADCRegister                                        wordRegister_work_usbaer_top_level_structural_2     DataInxDI[11]     In      0.000     4.986       -         
==================================================================================================================================================================


Path information for path number 5: 
      Requested Period:                      3.880
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         3.880

    - Propagation time:                      4.986
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.106

    Number of logic level(s):                13
    Starting point:                          ADCStateMachine_1.CountColxDP[2] / Q
    Ending point:                            uADCRegister / DataInxDI[11]
    The start point is clocked by            USBAER_top_level|IfClockxCI [rising] on pin CK
    The end   point is clocked by            System [rising]

Instance / Net                                                                                          Pin               Pin               Arrival     No. of    
Name                                                Type                                                Name              Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------------------------------------
ADCStateMachine_1.CountColxDP[2]                    FD1P3DX                                             Q                 Out     0.862     0.862       -         
CountColxDP[2]                                      Net                                                 -                 -       -         -           5         
ADCStateMachine_1.p_col\.statecolxdn30_cry_1_0      CCU2C                                               A1                In      0.000     0.862       -         
ADCStateMachine_1.p_col\.statecolxdn30_cry_1_0      CCU2C                                               COUT              Out     0.945     1.806       -         
statecolxdn30_cry_2                                 Net                                                 -                 -       -         -           1         
ADCStateMachine_1.p_col\.statecolxdn30_cry_3_0      CCU2C                                               CIN               In      0.000     1.806       -         
ADCStateMachine_1.p_col\.statecolxdn30_cry_3_0      CCU2C                                               COUT              Out     0.056     1.863       -         
statecolxdn30_cry_4                                 Net                                                 -                 -       -         -           1         
ADCStateMachine_1.p_col\.statecolxdn30_cry_5_0      CCU2C                                               CIN               In      0.000     1.863       -         
ADCStateMachine_1.p_col\.statecolxdn30_cry_5_0      CCU2C                                               COUT              Out     0.056     1.919       -         
statecolxdn30_cry_6                                 Net                                                 -                 -       -         -           1         
ADCStateMachine_1.p_col\.statecolxdn30_cry_7_0      CCU2C                                               CIN               In      0.000     1.919       -         
ADCStateMachine_1.p_col\.statecolxdn30_cry_7_0      CCU2C                                               COUT              Out     0.056     1.975       -         
statecolxdn30_cry_8                                 Net                                                 -                 -       -         -           1         
ADCStateMachine_1.p_col\.statecolxdn30_cry_9_0      CCU2C                                               CIN               In      0.000     1.975       -         
ADCStateMachine_1.p_col\.statecolxdn30_cry_9_0      CCU2C                                               COUT              Out     0.056     2.031       -         
statecolxdn30_cry_10                                Net                                                 -                 -       -         -           1         
ADCStateMachine_1.p_col\.statecolxdn30_cry_11_0     CCU2C                                               CIN               In      0.000     2.031       -         
ADCStateMachine_1.p_col\.statecolxdn30_cry_11_0     CCU2C                                               COUT              Out     0.056     2.087       -         
statecolxdn30_cry_12                                Net                                                 -                 -       -         -           1         
ADCStateMachine_1.p_col\.statecolxdn30_cry_13_0     CCU2C                                               CIN               In      0.000     2.087       -         
ADCStateMachine_1.p_col\.statecolxdn30_cry_13_0     CCU2C                                               COUT              Out     0.056     2.144       -         
statecolxdn30_cry_14                                Net                                                 -                 -       -         -           1         
ADCStateMachine_1.p_col\.statecolxdn30_cry_15_0     CCU2C                                               CIN               In      0.000     2.144       -         
ADCStateMachine_1.p_col\.statecolxdn30_cry_15_0     CCU2C                                               COUT              Out     0.056     2.200       -         
statecolxdn30_cry_16                                Net                                                 -                 -       -         -           1         
ADCStateMachine_1.p_col\.statecolxdn30_cry_17_0     CCU2C                                               CIN               In      0.000     2.200       -         
ADCStateMachine_1.p_col\.statecolxdn30_cry_17_0     CCU2C                                               S1                Out     0.931     3.131       -         
statecolxdn30                                       Net                                                 -                 -       -         -           4         
ADCStateMachine_1.StateColxDN_1_sqmuxa_i_i_a2       ORCALUT4                                            B                 In      0.000     3.131       -         
ADCStateMachine_1.StateColxDN_1_sqmuxa_i_i_a2       ORCALUT4                                            Z                 Out     0.272     3.403       -         
StateColxDN_1_sqmuxa_i_i_a2                         Net                                                 -                 -       -         -           1         
I_115.lat_r                                         ORCALUT4                                            A                 In      0.000     3.403       -         
I_115.lat_r                                         ORCALUT4                                            Z                 Out     0.656     4.058       -         
G_120                                               Net                                                 -                 -       -         -           4(1)      
ADCStateMachine_1.ReadCyclexS_m1_e_0_0              ORCALUT4                                            A                 In      0.000     4.058       -         
ADCStateMachine_1.ReadCyclexS_m1_e_0_0              ORCALUT4                                            Z                 Out     0.656     4.714       -         
ReadCyclexS_m1_e_0_0                                Net                                                 -                 -       -         -           1         
ADCStateMachine_1.ReadCyclexS_m2_0_a2               ORCALUT4                                            A                 In      0.000     4.714       -         
ADCStateMachine_1.ReadCyclexS_m2_0_a2               ORCALUT4                                            Z                 Out     0.272     4.986       -         
N_60                                                Net                                                 -                 -       -         -           1         
uADCRegister                                        wordRegister_work_usbaer_top_level_structural_2     DataInxDI[11]     In      0.000     4.986       -         
==================================================================================================================================================================




====================================
Detailed Report for Clock: clockgen|CLKOP_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                              Starting                                                                Arrival           
Instance                                      Reference                         Type        Pin     Net               Time        Slack 
                                              Clock                                                                                     
----------------------------------------------------------------------------------------------------------------------------------------
monitorStateMachine_1.StatexDP[6]             clockgen|CLKOP_inferred_clock     FD1S3DX     Q       StatexDP[6]       0.932       -0.655
monitorStateMachine_1.StatexDP[7]             clockgen|CLKOP_inferred_clock     FD1S3DX     Q       StatexDP[7]       0.927       -0.649
uSynchronizerStateMachine_1.CounterxDP[1]     clockgen|CLKOP_inferred_clock     FD1P3DX     Q       CounterxDP[1]     0.813       -0.361
uSynchronizerStateMachine_1.CounterxDP[2]     clockgen|CLKOP_inferred_clock     FD1P3DX     Q       CounterxDP[2]     0.813       -0.361
uTimestampCounter.CountxDP[14]                clockgen|CLKOP_inferred_clock     FD1P3DX     Q       CountxDP[14]      0.840       -0.361
uSynchronizerStateMachine_1.CounterxDP[8]     clockgen|CLKOP_inferred_clock     FD1P3DX     Q       CounterxDP[8]     0.813       -0.291
uSynchronizerStateMachine_1.CounterxDP[9]     clockgen|CLKOP_inferred_clock     FD1P3DX     Q       CounterxDP[9]     0.813       -0.291
uTimestampCounter.MSbDelayedxDP               clockgen|CLKOP_inferred_clock     FD1S3DX     Q       MSbDelayedxDP     0.770       -0.290
uEventCounter.CountxDP[0]                     clockgen|CLKOP_inferred_clock     FD1P3DX     Q       CountxDP[0]       0.770       0.102 
uEventCounter.CountxDP[2]                     clockgen|CLKOP_inferred_clock     FD1P3DX     Q       CountxDP[2]       0.770       0.102 
========================================================================================================================================


Ending Points with Worst Slack
******************************

                                                   Starting                                                                              Required           
Instance                                           Reference                         Type        Pin     Net                             Time         Slack 
                                                   Clock                                                                                                    
------------------------------------------------------------------------------------------------------------------------------------------------------------
monitorStateMachine_1.TimestampOverflowxDP[15]     clockgen|CLKOP_inferred_clock     FD1S3DX     D       TimestampOverflowxDP_lm[15]     3.660        -0.655
monitorStateMachine_1.TimestampOverflowxDP[13]     clockgen|CLKOP_inferred_clock     FD1S3DX     D       TimestampOverflowxDP_lm[13]     3.660        -0.599
monitorStateMachine_1.TimestampOverflowxDP[14]     clockgen|CLKOP_inferred_clock     FD1S3DX     D       TimestampOverflowxDP_lm[14]     3.660        -0.599
monitorStateMachine_1.TimestampOverflowxDP[11]     clockgen|CLKOP_inferred_clock     FD1S3DX     D       TimestampOverflowxDP_lm[11]     3.660        -0.542
monitorStateMachine_1.TimestampOverflowxDP[12]     clockgen|CLKOP_inferred_clock     FD1S3DX     D       TimestampOverflowxDP_lm[12]     3.660        -0.542
monitorStateMachine_1.TimestampOverflowxDP[9]      clockgen|CLKOP_inferred_clock     FD1S3DX     D       TimestampOverflowxDP_lm[9]      3.660        -0.486
monitorStateMachine_1.TimestampOverflowxDP[10]     clockgen|CLKOP_inferred_clock     FD1S3DX     D       TimestampOverflowxDP_lm[10]     3.660        -0.486
monitorStateMachine_1.TimestampOverflowxDP[7]      clockgen|CLKOP_inferred_clock     FD1S3DX     D       TimestampOverflowxDP_lm[7]      3.660        -0.430
monitorStateMachine_1.TimestampOverflowxDP[8]      clockgen|CLKOP_inferred_clock     FD1S3DX     D       TimestampOverflowxDP_lm[8]      3.660        -0.430
monitorStateMachine_1.TimestampOverflowxDP[5]      clockgen|CLKOP_inferred_clock     FD1S3DX     D       TimestampOverflowxDP_lm[5]      3.660        -0.374
============================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.711
    - Setup time:                            0.052
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.660

    - Propagation time:                      4.314
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.655

    Number of logic level(s):                11
    Starting point:                          monitorStateMachine_1.StatexDP[6] / Q
    Ending point:                            monitorStateMachine_1.TimestampOverflowxDP[15] / D
    The start point is clocked by            clockgen|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            clockgen|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                        Pin      Pin               Arrival     No. of    
Name                                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------
monitorStateMachine_1.StatexDP[6]                        FD1S3DX      Q        Out     0.932     0.932       -         
StatexDP[6]                                              Net          -        -       -         -           21        
monitorStateMachine_1.StatexDP_RNIFGQ8_0[7]              ORCALUT4     A        In      0.000     0.932       -         
monitorStateMachine_1.StatexDP_RNIFGQ8_0[7]              ORCALUT4     Z        Out     0.858     1.790       -         
StatexDP_RNIFGQ8_0[7]                                    Net          -        -       -         -           18        
monitorStateMachine_1.TimestampOverflowxDP_cry_0[0]      CCU2C        A1       In      0.000     1.790       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[0]      CCU2C        COUT     Out     0.945     2.735       -         
TimestampOverflowxDP_cry[0]                              Net          -        -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[1]      CCU2C        CIN      In      0.000     2.735       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[1]      CCU2C        COUT     Out     0.056     2.791       -         
TimestampOverflowxDP_cry[2]                              Net          -        -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[3]      CCU2C        CIN      In      0.000     2.791       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[3]      CCU2C        COUT     Out     0.056     2.847       -         
TimestampOverflowxDP_cry[4]                              Net          -        -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[5]      CCU2C        CIN      In      0.000     2.847       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[5]      CCU2C        COUT     Out     0.056     2.903       -         
TimestampOverflowxDP_cry[6]                              Net          -        -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[7]      CCU2C        CIN      In      0.000     2.903       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[7]      CCU2C        COUT     Out     0.056     2.959       -         
TimestampOverflowxDP_cry[8]                              Net          -        -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[9]      CCU2C        CIN      In      0.000     2.959       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[9]      CCU2C        COUT     Out     0.056     3.016       -         
TimestampOverflowxDP_cry[10]                             Net          -        -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[11]     CCU2C        CIN      In      0.000     3.016       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[11]     CCU2C        COUT     Out     0.056     3.072       -         
TimestampOverflowxDP_cry[12]                             Net          -        -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[13]     CCU2C        CIN      In      0.000     3.072       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[13]     CCU2C        COUT     Out     0.056     3.128       -         
TimestampOverflowxDP_cry[14]                             Net          -        -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_s_0[15]       CCU2C        CIN      In      0.000     3.128       -         
monitorStateMachine_1.TimestampOverflowxDP_s_0[15]       CCU2C        S0       Out     0.812     3.940       -         
TimestampOverflowxDP_s[15]                               Net          -        -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_lm_0[15]      ORCALUT4     C        In      0.000     3.940       -         
monitorStateMachine_1.TimestampOverflowxDP_lm_0[15]      ORCALUT4     Z        Out     0.374     4.314       -         
TimestampOverflowxDP_lm[15]                              Net          -        -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP[15]           FD1S3DX      D        In      0.000     4.314       -         
=======================================================================================================================


Path information for path number 2: 
      Requested Period:                      3.711
    - Setup time:                            0.052
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.660

    - Propagation time:                      4.309
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.650

    Number of logic level(s):                11
    Starting point:                          monitorStateMachine_1.StatexDP[7] / Q
    Ending point:                            monitorStateMachine_1.TimestampOverflowxDP[15] / D
    The start point is clocked by            clockgen|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            clockgen|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                        Pin      Pin               Arrival     No. of    
Name                                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------
monitorStateMachine_1.StatexDP[7]                        FD1S3DX      Q        Out     0.927     0.927       -         
StatexDP[7]                                              Net          -        -       -         -           19        
monitorStateMachine_1.StatexDP_RNIFGQ8_0[7]              ORCALUT4     B        In      0.000     0.927       -         
monitorStateMachine_1.StatexDP_RNIFGQ8_0[7]              ORCALUT4     Z        Out     0.858     1.785       -         
StatexDP_RNIFGQ8_0[7]                                    Net          -        -       -         -           18        
monitorStateMachine_1.TimestampOverflowxDP_cry_0[0]      CCU2C        A1       In      0.000     1.785       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[0]      CCU2C        COUT     Out     0.945     2.729       -         
TimestampOverflowxDP_cry[0]                              Net          -        -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[1]      CCU2C        CIN      In      0.000     2.729       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[1]      CCU2C        COUT     Out     0.056     2.785       -         
TimestampOverflowxDP_cry[2]                              Net          -        -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[3]      CCU2C        CIN      In      0.000     2.785       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[3]      CCU2C        COUT     Out     0.056     2.842       -         
TimestampOverflowxDP_cry[4]                              Net          -        -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[5]      CCU2C        CIN      In      0.000     2.842       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[5]      CCU2C        COUT     Out     0.056     2.898       -         
TimestampOverflowxDP_cry[6]                              Net          -        -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[7]      CCU2C        CIN      In      0.000     2.898       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[7]      CCU2C        COUT     Out     0.056     2.954       -         
TimestampOverflowxDP_cry[8]                              Net          -        -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[9]      CCU2C        CIN      In      0.000     2.954       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[9]      CCU2C        COUT     Out     0.056     3.010       -         
TimestampOverflowxDP_cry[10]                             Net          -        -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[11]     CCU2C        CIN      In      0.000     3.010       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[11]     CCU2C        COUT     Out     0.056     3.066       -         
TimestampOverflowxDP_cry[12]                             Net          -        -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[13]     CCU2C        CIN      In      0.000     3.066       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[13]     CCU2C        COUT     Out     0.056     3.123       -         
TimestampOverflowxDP_cry[14]                             Net          -        -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_s_0[15]       CCU2C        CIN      In      0.000     3.123       -         
monitorStateMachine_1.TimestampOverflowxDP_s_0[15]       CCU2C        S0       Out     0.812     3.935       -         
TimestampOverflowxDP_s[15]                               Net          -        -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_lm_0[15]      ORCALUT4     C        In      0.000     3.935       -         
monitorStateMachine_1.TimestampOverflowxDP_lm_0[15]      ORCALUT4     Z        Out     0.374     4.309       -         
TimestampOverflowxDP_lm[15]                              Net          -        -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP[15]           FD1S3DX      D        In      0.000     4.309       -         
=======================================================================================================================


Path information for path number 3: 
      Requested Period:                      3.711
    - Setup time:                            0.052
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.660

    - Propagation time:                      4.258
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.599

    Number of logic level(s):                10
    Starting point:                          monitorStateMachine_1.StatexDP[6] / Q
    Ending point:                            monitorStateMachine_1.TimestampOverflowxDP[15] / D
    The start point is clocked by            clockgen|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            clockgen|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                        Pin      Pin               Arrival     No. of    
Name                                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------
monitorStateMachine_1.StatexDP[6]                        FD1S3DX      Q        Out     0.932     0.932       -         
StatexDP[6]                                              Net          -        -       -         -           21        
monitorStateMachine_1.StatexDP_RNIFGQ8_0[7]              ORCALUT4     A        In      0.000     0.932       -         
monitorStateMachine_1.StatexDP_RNIFGQ8_0[7]              ORCALUT4     Z        Out     0.858     1.790       -         
StatexDP_RNIFGQ8_0[7]                                    Net          -        -       -         -           18        
monitorStateMachine_1.TimestampOverflowxDP_cry_0[1]      CCU2C        A1       In      0.000     1.790       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[1]      CCU2C        COUT     Out     0.945     2.735       -         
TimestampOverflowxDP_cry[2]                              Net          -        -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[3]      CCU2C        CIN      In      0.000     2.735       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[3]      CCU2C        COUT     Out     0.056     2.791       -         
TimestampOverflowxDP_cry[4]                              Net          -        -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[5]      CCU2C        CIN      In      0.000     2.791       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[5]      CCU2C        COUT     Out     0.056     2.847       -         
TimestampOverflowxDP_cry[6]                              Net          -        -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[7]      CCU2C        CIN      In      0.000     2.847       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[7]      CCU2C        COUT     Out     0.056     2.903       -         
TimestampOverflowxDP_cry[8]                              Net          -        -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[9]      CCU2C        CIN      In      0.000     2.903       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[9]      CCU2C        COUT     Out     0.056     2.959       -         
TimestampOverflowxDP_cry[10]                             Net          -        -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[11]     CCU2C        CIN      In      0.000     2.959       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[11]     CCU2C        COUT     Out     0.056     3.016       -         
TimestampOverflowxDP_cry[12]                             Net          -        -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[13]     CCU2C        CIN      In      0.000     3.016       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[13]     CCU2C        COUT     Out     0.056     3.072       -         
TimestampOverflowxDP_cry[14]                             Net          -        -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_s_0[15]       CCU2C        CIN      In      0.000     3.072       -         
monitorStateMachine_1.TimestampOverflowxDP_s_0[15]       CCU2C        S0       Out     0.812     3.884       -         
TimestampOverflowxDP_s[15]                               Net          -        -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_lm_0[15]      ORCALUT4     C        In      0.000     3.884       -         
monitorStateMachine_1.TimestampOverflowxDP_lm_0[15]      ORCALUT4     Z        Out     0.374     4.258       -         
TimestampOverflowxDP_lm[15]                              Net          -        -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP[15]           FD1S3DX      D        In      0.000     4.258       -         
=======================================================================================================================


Path information for path number 4: 
      Requested Period:                      3.711
    - Setup time:                            0.052
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.660

    - Propagation time:                      4.258
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.599

    Number of logic level(s):                10
    Starting point:                          monitorStateMachine_1.StatexDP[6] / Q
    Ending point:                            monitorStateMachine_1.TimestampOverflowxDP[15] / D
    The start point is clocked by            clockgen|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            clockgen|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                        Pin      Pin               Arrival     No. of    
Name                                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------
monitorStateMachine_1.StatexDP[6]                        FD1S3DX      Q        Out     0.932     0.932       -         
StatexDP[6]                                              Net          -        -       -         -           21        
monitorStateMachine_1.StatexDP_RNIFGQ8_0[7]              ORCALUT4     A        In      0.000     0.932       -         
monitorStateMachine_1.StatexDP_RNIFGQ8_0[7]              ORCALUT4     Z        Out     0.858     1.790       -         
StatexDP_RNIFGQ8_0[7]                                    Net          -        -       -         -           18        
monitorStateMachine_1.TimestampOverflowxDP_cry_0[1]      CCU2C        A0       In      0.000     1.790       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[1]      CCU2C        COUT     Out     0.945     2.735       -         
TimestampOverflowxDP_cry[2]                              Net          -        -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[3]      CCU2C        CIN      In      0.000     2.735       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[3]      CCU2C        COUT     Out     0.056     2.791       -         
TimestampOverflowxDP_cry[4]                              Net          -        -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[5]      CCU2C        CIN      In      0.000     2.791       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[5]      CCU2C        COUT     Out     0.056     2.847       -         
TimestampOverflowxDP_cry[6]                              Net          -        -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[7]      CCU2C        CIN      In      0.000     2.847       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[7]      CCU2C        COUT     Out     0.056     2.903       -         
TimestampOverflowxDP_cry[8]                              Net          -        -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[9]      CCU2C        CIN      In      0.000     2.903       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[9]      CCU2C        COUT     Out     0.056     2.959       -         
TimestampOverflowxDP_cry[10]                             Net          -        -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[11]     CCU2C        CIN      In      0.000     2.959       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[11]     CCU2C        COUT     Out     0.056     3.016       -         
TimestampOverflowxDP_cry[12]                             Net          -        -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[13]     CCU2C        CIN      In      0.000     3.016       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[13]     CCU2C        COUT     Out     0.056     3.072       -         
TimestampOverflowxDP_cry[14]                             Net          -        -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_s_0[15]       CCU2C        CIN      In      0.000     3.072       -         
monitorStateMachine_1.TimestampOverflowxDP_s_0[15]       CCU2C        S0       Out     0.812     3.884       -         
TimestampOverflowxDP_s[15]                               Net          -        -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_lm_0[15]      ORCALUT4     C        In      0.000     3.884       -         
monitorStateMachine_1.TimestampOverflowxDP_lm_0[15]      ORCALUT4     Z        Out     0.374     4.258       -         
TimestampOverflowxDP_lm[15]                              Net          -        -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP[15]           FD1S3DX      D        In      0.000     4.258       -         
=======================================================================================================================


Path information for path number 5: 
      Requested Period:                      3.711
    - Setup time:                            0.052
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.660

    - Propagation time:                      4.258
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.599

    Number of logic level(s):                10
    Starting point:                          monitorStateMachine_1.StatexDP[6] / Q
    Ending point:                            monitorStateMachine_1.TimestampOverflowxDP[13] / D
    The start point is clocked by            clockgen|CLKOP_inferred_clock [rising] on pin CK
    The end   point is clocked by            clockgen|CLKOP_inferred_clock [rising] on pin CK

Instance / Net                                                        Pin      Pin               Arrival     No. of    
Name                                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------
monitorStateMachine_1.StatexDP[6]                        FD1S3DX      Q        Out     0.932     0.932       -         
StatexDP[6]                                              Net          -        -       -         -           21        
monitorStateMachine_1.StatexDP_RNIFGQ8_0[7]              ORCALUT4     A        In      0.000     0.932       -         
monitorStateMachine_1.StatexDP_RNIFGQ8_0[7]              ORCALUT4     Z        Out     0.858     1.790       -         
StatexDP_RNIFGQ8_0[7]                                    Net          -        -       -         -           18        
monitorStateMachine_1.TimestampOverflowxDP_cry_0[0]      CCU2C        A1       In      0.000     1.790       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[0]      CCU2C        COUT     Out     0.945     2.735       -         
TimestampOverflowxDP_cry[0]                              Net          -        -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[1]      CCU2C        CIN      In      0.000     2.735       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[1]      CCU2C        COUT     Out     0.056     2.791       -         
TimestampOverflowxDP_cry[2]                              Net          -        -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[3]      CCU2C        CIN      In      0.000     2.791       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[3]      CCU2C        COUT     Out     0.056     2.847       -         
TimestampOverflowxDP_cry[4]                              Net          -        -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[5]      CCU2C        CIN      In      0.000     2.847       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[5]      CCU2C        COUT     Out     0.056     2.903       -         
TimestampOverflowxDP_cry[6]                              Net          -        -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[7]      CCU2C        CIN      In      0.000     2.903       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[7]      CCU2C        COUT     Out     0.056     2.959       -         
TimestampOverflowxDP_cry[8]                              Net          -        -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[9]      CCU2C        CIN      In      0.000     2.959       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[9]      CCU2C        COUT     Out     0.056     3.016       -         
TimestampOverflowxDP_cry[10]                             Net          -        -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[11]     CCU2C        CIN      In      0.000     3.016       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[11]     CCU2C        COUT     Out     0.056     3.072       -         
TimestampOverflowxDP_cry[12]                             Net          -        -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[13]     CCU2C        CIN      In      0.000     3.072       -         
monitorStateMachine_1.TimestampOverflowxDP_cry_0[13]     CCU2C        S0       Out     0.812     3.884       -         
TimestampOverflowxDP_s[13]                               Net          -        -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP_lm_0[13]      ORCALUT4     C        In      0.000     3.884       -         
monitorStateMachine_1.TimestampOverflowxDP_lm_0[13]      ORCALUT4     Z        Out     0.374     4.258       -         
TimestampOverflowxDP_lm[13]                              Net          -        -       -         -           1         
monitorStateMachine_1.TimestampOverflowxDP[13]           FD1S3DX      D        In      0.000     4.258       -         
=======================================================================================================================




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                    Starting                                                                                                  Arrival           
Instance            Reference     Type                                                 Pin                Net                 Time        Slack 
                    Clock                                                                                                                       
------------------------------------------------------------------------------------------------------------------------------------------------
shiftRegister_1     System        shiftRegister_work_usbaer_top_level_structural_0     DataOutxDO[4]      SRDataOutxD[4]      0.000       -0.507
shiftRegister_1     System        shiftRegister_work_usbaer_top_level_structural_0     DataOutxDO[5]      SRDataOutxD[5]      0.000       -0.451
shiftRegister_1     System        shiftRegister_work_usbaer_top_level_structural_0     DataOutxDO[6]      SRDataOutxD[6]      0.000       -0.451
shiftRegister_1     System        shiftRegister_work_usbaer_top_level_structural_0     DataOutxDO[7]      SRDataOutxD[7]      0.000       -0.395
shiftRegister_1     System        shiftRegister_work_usbaer_top_level_structural_0     DataOutxDO[8]      SRDataOutxD[8]      0.000       -0.395
shiftRegister_1     System        shiftRegister_work_usbaer_top_level_structural_0     DataOutxDO[9]      SRDataOutxD[9]      0.000       -0.339
shiftRegister_1     System        shiftRegister_work_usbaer_top_level_structural_0     DataOutxDO[10]     SRDataOutxD[10]     0.000       -0.339
shiftRegister_1     System        shiftRegister_work_usbaer_top_level_structural_0     DataOutxDO[11]     SRDataOutxD[11]     0.000       -0.283
shiftRegister_1     System        shiftRegister_work_usbaer_top_level_structural_0     DataOutxDO[12]     SRDataOutxD[12]     0.000       -0.283
shiftRegister_1     System        shiftRegister_work_usbaer_top_level_structural_0     DataOutxDO[13]     SRDataOutxD[13]     0.000       -0.226
================================================================================================================================================


Ending Points with Worst Slack
******************************

                                       Starting                                                                                                             Required           
Instance                               Reference     Type                                                Pin                  Net                           Time         Slack 
                                       Clock                                                                                                                                   
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
ADCStateMachine_1.StateColxDP[0]       System        FD1S3DX                                             D                    StateColxDP_ns[11]            3.829        -0.507
ADCStateMachine_1.StateColxDP[1]       System        FD1S3DX                                             D                    N_66                          3.829        -0.507
ADCStateMachine_1.StateColxDP[8]       System        FD1S3DX                                             D                    StateColxDP_ns[3]             3.829        -0.507
ADCvalueReady_1                        System        ADCvalueReady                                       RegisterWritexEI     ADCStateMachine_1.N_318_i     5.638        -0.326
uADCRegister                           System        wordRegister_work_usbaer_top_level_structural_2     DataInxDI[11]        N_60                          5.638        -0.326
uADCRegister                           System        wordRegister_work_usbaer_top_level_structural_2     WriteEnablexEI       ADCStateMachine_1.N_318_i     5.638        -0.326
ADCStateMachine_1.DividerColxDP[0]     System        FD1P3DX                                             D                    DividerColxDP_lm[0]           3.829        0.128 
ADCStateMachine_1.DividerColxDP[1]     System        FD1P3DX                                             D                    DividerColxDP_lm[1]           3.829        0.128 
ADCStateMachine_1.DividerColxDP[2]     System        FD1P3DX                                             D                    DividerColxDP_lm[2]           3.829        0.128 
ADCStateMachine_1.DividerColxDP[3]     System        FD1P3DX                                             D                    DividerColxDP_lm[3]           3.829        0.128 
===============================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.880
    - Setup time:                            0.052
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.829

    - Propagation time:                      4.336
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.507

    Number of logic level(s):                10
    Starting point:                          shiftRegister_1 / DataOutxDO[4]
    Ending point:                            ADCStateMachine_1.StateColxDP[8] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            USBAER_top_level|IfClockxCI [rising] on pin CK

Instance / Net                                                                                           Pin               Pin               Arrival     No. of    
Name                                                Type                                                 Name              Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
shiftRegister_1                                     shiftRegister_work_usbaer_top_level_structural_0     DataOutxDO[4]     Out     0.000     0.000       -         
SRDataOutxD[4]                                      Net                                                  -                 -       -         -           5         
ADCStateMachine_1.un10_nobxs_cry_0_0                CCU2C                                                A1                In      0.000     0.000       -         
ADCStateMachine_1.un10_nobxs_cry_0_0                CCU2C                                                COUT              Out     0.945     0.945       -         
un10_nobxs_cry_0                                    Net                                                  -                 -       -         -           1         
ADCStateMachine_1.un10_nobxs_cry_1_0                CCU2C                                                CIN               In      0.000     0.945       -         
ADCStateMachine_1.un10_nobxs_cry_1_0                CCU2C                                                S1                Out     0.861     1.805       -         
un13_nobxs_axb_5                                    Net                                                  -                 -       -         -           2         
ADCStateMachine_1.p_col\.statecolxdn30_cry_5_0      CCU2C                                                B1                In      0.000     1.805       -         
ADCStateMachine_1.p_col\.statecolxdn30_cry_5_0      CCU2C                                                COUT              Out     0.945     2.750       -         
statecolxdn30_cry_6                                 Net                                                  -                 -       -         -           1         
ADCStateMachine_1.p_col\.statecolxdn30_cry_7_0      CCU2C                                                CIN               In      0.000     2.750       -         
ADCStateMachine_1.p_col\.statecolxdn30_cry_7_0      CCU2C                                                COUT              Out     0.056     2.806       -         
statecolxdn30_cry_8                                 Net                                                  -                 -       -         -           1         
ADCStateMachine_1.p_col\.statecolxdn30_cry_9_0      CCU2C                                                CIN               In      0.000     2.806       -         
ADCStateMachine_1.p_col\.statecolxdn30_cry_9_0      CCU2C                                                COUT              Out     0.056     2.862       -         
statecolxdn30_cry_10                                Net                                                  -                 -       -         -           1         
ADCStateMachine_1.p_col\.statecolxdn30_cry_11_0     CCU2C                                                CIN               In      0.000     2.862       -         
ADCStateMachine_1.p_col\.statecolxdn30_cry_11_0     CCU2C                                                COUT              Out     0.056     2.918       -         
statecolxdn30_cry_12                                Net                                                  -                 -       -         -           1         
ADCStateMachine_1.p_col\.statecolxdn30_cry_13_0     CCU2C                                                CIN               In      0.000     2.918       -         
ADCStateMachine_1.p_col\.statecolxdn30_cry_13_0     CCU2C                                                COUT              Out     0.056     2.974       -         
statecolxdn30_cry_14                                Net                                                  -                 -       -         -           1         
ADCStateMachine_1.p_col\.statecolxdn30_cry_15_0     CCU2C                                                CIN               In      0.000     2.974       -         
ADCStateMachine_1.p_col\.statecolxdn30_cry_15_0     CCU2C                                                COUT              Out     0.056     3.031       -         
statecolxdn30_cry_16                                Net                                                  -                 -       -         -           1         
ADCStateMachine_1.p_col\.statecolxdn30_cry_17_0     CCU2C                                                CIN               In      0.000     3.031       -         
ADCStateMachine_1.p_col\.statecolxdn30_cry_17_0     CCU2C                                                S1                Out     0.931     3.962       -         
statecolxdn30                                       Net                                                  -                 -       -         -           4         
ADCStateMachine_1.StateColxDP_m2_i                  ORCALUT4                                             C                 In      0.000     3.962       -         
ADCStateMachine_1.StateColxDP_m2_i                  ORCALUT4                                             Z                 Out     0.374     4.336       -         
StateColxDP_ns[3]                                   Net                                                  -                 -       -         -           1         
ADCStateMachine_1.StateColxDP[8]                    FD1S3DX                                              D                 In      0.000     4.336       -         
===================================================================================================================================================================


Path information for path number 2: 
      Requested Period:                      3.880
    - Setup time:                            0.052
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.829

    - Propagation time:                      4.336
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.507

    Number of logic level(s):                10
    Starting point:                          shiftRegister_1 / DataOutxDO[4]
    Ending point:                            ADCStateMachine_1.StateColxDP[8] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            USBAER_top_level|IfClockxCI [rising] on pin CK

Instance / Net                                                                                           Pin               Pin               Arrival     No. of    
Name                                                Type                                                 Name              Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
shiftRegister_1                                     shiftRegister_work_usbaer_top_level_structural_0     DataOutxDO[4]     Out     0.000     0.000       -         
SRDataOutxD[4]                                      Net                                                  -                 -       -         -           5         
ADCStateMachine_1.un10_nobxs_cry_0_0                CCU2C                                                A1                In      0.000     0.000       -         
ADCStateMachine_1.un10_nobxs_cry_0_0                CCU2C                                                COUT              Out     0.945     0.945       -         
un10_nobxs_cry_0                                    Net                                                  -                 -       -         -           1         
ADCStateMachine_1.un10_nobxs_cry_1_0                CCU2C                                                CIN               In      0.000     0.945       -         
ADCStateMachine_1.un10_nobxs_cry_1_0                CCU2C                                                COUT              Out     0.056     1.001       -         
un10_nobxs_cry_2                                    Net                                                  -                 -       -         -           1         
ADCStateMachine_1.un10_nobxs_cry_3_0                CCU2C                                                CIN               In      0.000     1.001       -         
ADCStateMachine_1.un10_nobxs_cry_3_0                CCU2C                                                S1                Out     0.861     1.861       -         
un13_nobxs_axb_7                                    Net                                                  -                 -       -         -           2         
ADCStateMachine_1.p_col\.statecolxdn30_cry_7_0      CCU2C                                                B1                In      0.000     1.861       -         
ADCStateMachine_1.p_col\.statecolxdn30_cry_7_0      CCU2C                                                COUT              Out     0.945     2.806       -         
statecolxdn30_cry_8                                 Net                                                  -                 -       -         -           1         
ADCStateMachine_1.p_col\.statecolxdn30_cry_9_0      CCU2C                                                CIN               In      0.000     2.806       -         
ADCStateMachine_1.p_col\.statecolxdn30_cry_9_0      CCU2C                                                COUT              Out     0.056     2.862       -         
statecolxdn30_cry_10                                Net                                                  -                 -       -         -           1         
ADCStateMachine_1.p_col\.statecolxdn30_cry_11_0     CCU2C                                                CIN               In      0.000     2.862       -         
ADCStateMachine_1.p_col\.statecolxdn30_cry_11_0     CCU2C                                                COUT              Out     0.056     2.918       -         
statecolxdn30_cry_12                                Net                                                  -                 -       -         -           1         
ADCStateMachine_1.p_col\.statecolxdn30_cry_13_0     CCU2C                                                CIN               In      0.000     2.918       -         
ADCStateMachine_1.p_col\.statecolxdn30_cry_13_0     CCU2C                                                COUT              Out     0.056     2.974       -         
statecolxdn30_cry_14                                Net                                                  -                 -       -         -           1         
ADCStateMachine_1.p_col\.statecolxdn30_cry_15_0     CCU2C                                                CIN               In      0.000     2.974       -         
ADCStateMachine_1.p_col\.statecolxdn30_cry_15_0     CCU2C                                                COUT              Out     0.056     3.031       -         
statecolxdn30_cry_16                                Net                                                  -                 -       -         -           1         
ADCStateMachine_1.p_col\.statecolxdn30_cry_17_0     CCU2C                                                CIN               In      0.000     3.031       -         
ADCStateMachine_1.p_col\.statecolxdn30_cry_17_0     CCU2C                                                S1                Out     0.931     3.962       -         
statecolxdn30                                       Net                                                  -                 -       -         -           4         
ADCStateMachine_1.StateColxDP_m2_i                  ORCALUT4                                             C                 In      0.000     3.962       -         
ADCStateMachine_1.StateColxDP_m2_i                  ORCALUT4                                             Z                 Out     0.374     4.336       -         
StateColxDP_ns[3]                                   Net                                                  -                 -       -         -           1         
ADCStateMachine_1.StateColxDP[8]                    FD1S3DX                                              D                 In      0.000     4.336       -         
===================================================================================================================================================================


Path information for path number 3: 
      Requested Period:                      3.880
    - Setup time:                            0.052
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.829

    - Propagation time:                      4.336
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.507

    Number of logic level(s):                10
    Starting point:                          shiftRegister_1 / DataOutxDO[4]
    Ending point:                            ADCStateMachine_1.StateColxDP[8] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            USBAER_top_level|IfClockxCI [rising] on pin CK

Instance / Net                                                                                           Pin               Pin               Arrival     No. of    
Name                                                Type                                                 Name              Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
shiftRegister_1                                     shiftRegister_work_usbaer_top_level_structural_0     DataOutxDO[4]     Out     0.000     0.000       -         
SRDataOutxD[4]                                      Net                                                  -                 -       -         -           5         
ADCStateMachine_1.un10_nobxs_cry_0_0                CCU2C                                                A1                In      0.000     0.000       -         
ADCStateMachine_1.un10_nobxs_cry_0_0                CCU2C                                                COUT              Out     0.945     0.945       -         
un10_nobxs_cry_0                                    Net                                                  -                 -       -         -           1         
ADCStateMachine_1.un10_nobxs_cry_1_0                CCU2C                                                CIN               In      0.000     0.945       -         
ADCStateMachine_1.un10_nobxs_cry_1_0                CCU2C                                                S0                Out     0.861     1.805       -         
un13_nobxs_axb_4                                    Net                                                  -                 -       -         -           2         
ADCStateMachine_1.p_col\.statecolxdn30_cry_5_0      CCU2C                                                B0                In      0.000     1.805       -         
ADCStateMachine_1.p_col\.statecolxdn30_cry_5_0      CCU2C                                                COUT              Out     0.945     2.750       -         
statecolxdn30_cry_6                                 Net                                                  -                 -       -         -           1         
ADCStateMachine_1.p_col\.statecolxdn30_cry_7_0      CCU2C                                                CIN               In      0.000     2.750       -         
ADCStateMachine_1.p_col\.statecolxdn30_cry_7_0      CCU2C                                                COUT              Out     0.056     2.806       -         
statecolxdn30_cry_8                                 Net                                                  -                 -       -         -           1         
ADCStateMachine_1.p_col\.statecolxdn30_cry_9_0      CCU2C                                                CIN               In      0.000     2.806       -         
ADCStateMachine_1.p_col\.statecolxdn30_cry_9_0      CCU2C                                                COUT              Out     0.056     2.862       -         
statecolxdn30_cry_10                                Net                                                  -                 -       -         -           1         
ADCStateMachine_1.p_col\.statecolxdn30_cry_11_0     CCU2C                                                CIN               In      0.000     2.862       -         
ADCStateMachine_1.p_col\.statecolxdn30_cry_11_0     CCU2C                                                COUT              Out     0.056     2.918       -         
statecolxdn30_cry_12                                Net                                                  -                 -       -         -           1         
ADCStateMachine_1.p_col\.statecolxdn30_cry_13_0     CCU2C                                                CIN               In      0.000     2.918       -         
ADCStateMachine_1.p_col\.statecolxdn30_cry_13_0     CCU2C                                                COUT              Out     0.056     2.974       -         
statecolxdn30_cry_14                                Net                                                  -                 -       -         -           1         
ADCStateMachine_1.p_col\.statecolxdn30_cry_15_0     CCU2C                                                CIN               In      0.000     2.974       -         
ADCStateMachine_1.p_col\.statecolxdn30_cry_15_0     CCU2C                                                COUT              Out     0.056     3.031       -         
statecolxdn30_cry_16                                Net                                                  -                 -       -         -           1         
ADCStateMachine_1.p_col\.statecolxdn30_cry_17_0     CCU2C                                                CIN               In      0.000     3.031       -         
ADCStateMachine_1.p_col\.statecolxdn30_cry_17_0     CCU2C                                                S1                Out     0.931     3.962       -         
statecolxdn30                                       Net                                                  -                 -       -         -           4         
ADCStateMachine_1.StateColxDP_m2_i                  ORCALUT4                                             C                 In      0.000     3.962       -         
ADCStateMachine_1.StateColxDP_m2_i                  ORCALUT4                                             Z                 Out     0.374     4.336       -         
StateColxDP_ns[3]                                   Net                                                  -                 -       -         -           1         
ADCStateMachine_1.StateColxDP[8]                    FD1S3DX                                              D                 In      0.000     4.336       -         
===================================================================================================================================================================


Path information for path number 4: 
      Requested Period:                      3.880
    - Setup time:                            0.052
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.829

    - Propagation time:                      4.336
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.507

    Number of logic level(s):                10
    Starting point:                          shiftRegister_1 / DataOutxDO[4]
    Ending point:                            ADCStateMachine_1.StateColxDP[0] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            USBAER_top_level|IfClockxCI [rising] on pin CK

Instance / Net                                                                                           Pin               Pin               Arrival     No. of    
Name                                                Type                                                 Name              Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
shiftRegister_1                                     shiftRegister_work_usbaer_top_level_structural_0     DataOutxDO[4]     Out     0.000     0.000       -         
SRDataOutxD[4]                                      Net                                                  -                 -       -         -           5         
ADCStateMachine_1.un10_nobxs_cry_0_0                CCU2C                                                A1                In      0.000     0.000       -         
ADCStateMachine_1.un10_nobxs_cry_0_0                CCU2C                                                COUT              Out     0.945     0.945       -         
un10_nobxs_cry_0                                    Net                                                  -                 -       -         -           1         
ADCStateMachine_1.un10_nobxs_cry_1_0                CCU2C                                                CIN               In      0.000     0.945       -         
ADCStateMachine_1.un10_nobxs_cry_1_0                CCU2C                                                S1                Out     0.861     1.805       -         
un13_nobxs_axb_5                                    Net                                                  -                 -       -         -           2         
ADCStateMachine_1.p_col\.statecolxdn30_cry_5_0      CCU2C                                                B1                In      0.000     1.805       -         
ADCStateMachine_1.p_col\.statecolxdn30_cry_5_0      CCU2C                                                COUT              Out     0.945     2.750       -         
statecolxdn30_cry_6                                 Net                                                  -                 -       -         -           1         
ADCStateMachine_1.p_col\.statecolxdn30_cry_7_0      CCU2C                                                CIN               In      0.000     2.750       -         
ADCStateMachine_1.p_col\.statecolxdn30_cry_7_0      CCU2C                                                COUT              Out     0.056     2.806       -         
statecolxdn30_cry_8                                 Net                                                  -                 -       -         -           1         
ADCStateMachine_1.p_col\.statecolxdn30_cry_9_0      CCU2C                                                CIN               In      0.000     2.806       -         
ADCStateMachine_1.p_col\.statecolxdn30_cry_9_0      CCU2C                                                COUT              Out     0.056     2.862       -         
statecolxdn30_cry_10                                Net                                                  -                 -       -         -           1         
ADCStateMachine_1.p_col\.statecolxdn30_cry_11_0     CCU2C                                                CIN               In      0.000     2.862       -         
ADCStateMachine_1.p_col\.statecolxdn30_cry_11_0     CCU2C                                                COUT              Out     0.056     2.918       -         
statecolxdn30_cry_12                                Net                                                  -                 -       -         -           1         
ADCStateMachine_1.p_col\.statecolxdn30_cry_13_0     CCU2C                                                CIN               In      0.000     2.918       -         
ADCStateMachine_1.p_col\.statecolxdn30_cry_13_0     CCU2C                                                COUT              Out     0.056     2.974       -         
statecolxdn30_cry_14                                Net                                                  -                 -       -         -           1         
ADCStateMachine_1.p_col\.statecolxdn30_cry_15_0     CCU2C                                                CIN               In      0.000     2.974       -         
ADCStateMachine_1.p_col\.statecolxdn30_cry_15_0     CCU2C                                                COUT              Out     0.056     3.031       -         
statecolxdn30_cry_16                                Net                                                  -                 -       -         -           1         
ADCStateMachine_1.p_col\.statecolxdn30_cry_17_0     CCU2C                                                CIN               In      0.000     3.031       -         
ADCStateMachine_1.p_col\.statecolxdn30_cry_17_0     CCU2C                                                S1                Out     0.931     3.962       -         
statecolxdn30                                       Net                                                  -                 -       -         -           4         
ADCStateMachine_1.StateColxDP_ns_0[11]              ORCALUT4                                             D                 In      0.000     3.962       -         
ADCStateMachine_1.StateColxDP_ns_0[11]              ORCALUT4                                             Z                 Out     0.374     4.336       -         
StateColxDP_ns[11]                                  Net                                                  -                 -       -         -           1         
ADCStateMachine_1.StateColxDP[0]                    FD1S3DX                                              D                 In      0.000     4.336       -         
===================================================================================================================================================================


Path information for path number 5: 
      Requested Period:                      3.880
    - Setup time:                            0.052
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.829

    - Propagation time:                      4.336
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.507

    Number of logic level(s):                10
    Starting point:                          shiftRegister_1 / DataOutxDO[4]
    Ending point:                            ADCStateMachine_1.StateColxDP[1] / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            USBAER_top_level|IfClockxCI [rising] on pin CK

Instance / Net                                                                                           Pin               Pin               Arrival     No. of    
Name                                                Type                                                 Name              Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
shiftRegister_1                                     shiftRegister_work_usbaer_top_level_structural_0     DataOutxDO[4]     Out     0.000     0.000       -         
SRDataOutxD[4]                                      Net                                                  -                 -       -         -           5         
ADCStateMachine_1.un10_nobxs_cry_0_0                CCU2C                                                A1                In      0.000     0.000       -         
ADCStateMachine_1.un10_nobxs_cry_0_0                CCU2C                                                COUT              Out     0.945     0.945       -         
un10_nobxs_cry_0                                    Net                                                  -                 -       -         -           1         
ADCStateMachine_1.un10_nobxs_cry_1_0                CCU2C                                                CIN               In      0.000     0.945       -         
ADCStateMachine_1.un10_nobxs_cry_1_0                CCU2C                                                S1                Out     0.861     1.805       -         
un13_nobxs_axb_5                                    Net                                                  -                 -       -         -           2         
ADCStateMachine_1.p_col\.statecolxdn30_cry_5_0      CCU2C                                                B1                In      0.000     1.805       -         
ADCStateMachine_1.p_col\.statecolxdn30_cry_5_0      CCU2C                                                COUT              Out     0.945     2.750       -         
statecolxdn30_cry_6                                 Net                                                  -                 -       -         -           1         
ADCStateMachine_1.p_col\.statecolxdn30_cry_7_0      CCU2C                                                CIN               In      0.000     2.750       -         
ADCStateMachine_1.p_col\.statecolxdn30_cry_7_0      CCU2C                                                COUT              Out     0.056     2.806       -         
statecolxdn30_cry_8                                 Net                                                  -                 -       -         -           1         
ADCStateMachine_1.p_col\.statecolxdn30_cry_9_0      CCU2C                                                CIN               In      0.000     2.806       -         
ADCStateMachine_1.p_col\.statecolxdn30_cry_9_0      CCU2C                                                COUT              Out     0.056     2.862       -         
statecolxdn30_cry_10                                Net                                                  -                 -       -         -           1         
ADCStateMachine_1.p_col\.statecolxdn30_cry_11_0     CCU2C                                                CIN               In      0.000     2.862       -         
ADCStateMachine_1.p_col\.statecolxdn30_cry_11_0     CCU2C                                                COUT              Out     0.056     2.918       -         
statecolxdn30_cry_12                                Net                                                  -                 -       -         -           1         
ADCStateMachine_1.p_col\.statecolxdn30_cry_13_0     CCU2C                                                CIN               In      0.000     2.918       -         
ADCStateMachine_1.p_col\.statecolxdn30_cry_13_0     CCU2C                                                COUT              Out     0.056     2.974       -         
statecolxdn30_cry_14                                Net                                                  -                 -       -         -           1         
ADCStateMachine_1.p_col\.statecolxdn30_cry_15_0     CCU2C                                                CIN               In      0.000     2.974       -         
ADCStateMachine_1.p_col\.statecolxdn30_cry_15_0     CCU2C                                                COUT              Out     0.056     3.031       -         
statecolxdn30_cry_16                                Net                                                  -                 -       -         -           1         
ADCStateMachine_1.p_col\.statecolxdn30_cry_17_0     CCU2C                                                CIN               In      0.000     3.031       -         
ADCStateMachine_1.p_col\.statecolxdn30_cry_17_0     CCU2C                                                S1                Out     0.931     3.962       -         
statecolxdn30                                       Net                                                  -                 -       -         -           4         
ADCStateMachine_1.StateColxDP_ns_i_1_i_a2[10]       ORCALUT4                                             B                 In      0.000     3.962       -         
ADCStateMachine_1.StateColxDP_ns_i_1_i_a2[10]       ORCALUT4                                             Z                 Out     0.374     4.336       -         
N_66                                                Net                                                  -                 -       -         -           1         
ADCStateMachine_1.StateColxDP[1]                    FD1S3DX                                              D                 In      0.000     4.336       -         
===================================================================================================================================================================



##### END OF TIMING REPORT #####]

---------------------------------------
Resource Usage Report
Part: lfe3_17ea-7

Register bits: 216 of 17280 (1%)
PIC Latch:       0
I/O cells:       90


Details:
CCU2C:          199
FD1P3DX:        136
FD1S3AX:        2
FD1S3BX:        4
FD1S3DX:        70
GSR:            1
IB:             35
IFS1P3DX:       2
INV:            4
OB:             40
OBZ:            15
OFS1P3DX:       2
ORCALUT4:       383
PUR:            1
VHI:            9
VLO:            10
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 55MB peak: 153MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Sat Mar 29 19:46:49 2014

###########################################################]


Synthesis exit by 0.

edif2ngd  -l "LatticeECP3" -d LFE3-17EA -path "E:/JAER_SVN/trunk/deviceFirmwarePCBLayout/LatticeECP3/DAViS_USB3/DAViS_USB3" -path "E:/JAER_SVN/trunk/deviceFirmwarePCBLayout/LatticeECP3/DAViS_USB3"  "E:/JAER_SVN/trunk/deviceFirmwarePCBLayout/LatticeECP3/DAViS_USB3/DAViS_USB3/DAViS_USB3_DAViS_USB3.edi" "DAViS_USB3_DAViS_USB3.ngo"   
edif2ngd:  version Diamond (64-bit) 3.0.0.97

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2013 Lattice Semiconductor Corporation,  All rights reserved.
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="AEPOINTER"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="AEPOINTER1"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="AFPOINTER"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="AFPOINTER1"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="FULLPOINTER"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="FULLPOINTER1"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="AEPOINTER"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="AEPOINTER1"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="AFPOINTER"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="AFPOINTER1"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="FULLPOINTER"  />
    <postMsg mid="1121028" type="Warning" dynamic="1" navigation="0" arg0="FULLPOINTER1"  />
Writing the design to DAViS_USB3_DAViS_USB3.ngo...

Total CPU Time: 0 secs  

Total REAL Time: 0 secs  


ngdbuild  -a "LatticeECP3" -d LFE3-17EA  -p "C:/lscc/diamond/3.0_x64/ispfpga/ep5c00/data"  -p "E:/JAER_SVN/trunk/deviceFirmwarePCBLayout/LatticeECP3/DAViS_USB3/DAViS_USB3" -p "E:/JAER_SVN/trunk/deviceFirmwarePCBLayout/LatticeECP3/DAViS_USB3"  "DAViS_USB3_DAViS_USB3.ngo" "DAViS_USB3_DAViS_USB3.ngd"  	
ngdbuild:  version Diamond (64-bit) 3.0.0.97

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2013 Lattice Semiconductor Corporation,  All rights reserved.
Reading 'DAViS_USB3_DAViS_USB3.ngo' ...
Loading NGL library 'C:/lscc/diamond/3.0_x64/ispfpga/ep5c00a/data/ec5alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.0_x64/ispfpga/ep5c00/data/ep5clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.0_x64/ispfpga/ep5a00/data/ep5alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.0_x64/ispfpga/ep5g00/data/ep5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.0_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.0_x64/ispfpga/data/neoprims.ngl'...
Loading NGL library 'C:/lscc/diamond/3.0_x64/ispfpga/data/neomacro.ngl'...


Running DRC...

    <postMsg mid="1166315" type="Error"   dynamic="3" navigation="0" arg0="logical" arg1="uFifo/AERfifo_0_1" arg2="FIFO8KA"  />
    <postMsg mid="1166315" type="Error"   dynamic="3" navigation="0" arg0="logical" arg1="uFifo/AERfifo_1_0" arg2="FIFO8KA"  />
    <postMsg mid="1166315" type="Error"   dynamic="3" navigation="0" arg0="logical" arg1="uClockGen/PLLCInst_0" arg2="EHXPLLC"  />
    <postMsg mid="1166315" type="Error"   dynamic="3" navigation="0" arg0="logical" arg1="shiftRegister_1" arg2="shiftRegister_work_usbaer_top_level_structural_0"  />
    <postMsg mid="1166315" type="Error"   dynamic="3" navigation="0" arg0="logical" arg1="uMonitorAddressRegister" arg2="wordRegister_work_usbaer_top_level_structural_0"  />
    <postMsg mid="1166315" type="Error"   dynamic="3" navigation="0" arg0="logical" arg1="uMonitorTimestampRegister" arg2="wordRegister_work_usbaer_top_level_structural_1"  />
    <postMsg mid="1166315" type="Error"   dynamic="3" navigation="0" arg0="logical" arg1="uADCRegister" arg2="wordRegister_work_usbaer_top_level_structural_2"  />
    <postMsg mid="1166315" type="Error"   dynamic="3" navigation="0" arg0="logical" arg1="ADCvalueReady_1" arg2="ADCvalueReady"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/CountColxDP_cry_0_S0[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/CountColxDP_s_0_COUT[17]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/CountColxDP_s_0_S1[17]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/CountRowxDP_cry_0_S0[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/CountRowxDP_s_0_COUT[7]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/CountRowxDP_s_0_S1[7]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/DividerRowxDP_cry_0_S0[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/DividerRowxDP_cry_0_COUT[15]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/DividerColxDP_cry_0_S0[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/DividerColxDP_cry_0_COUT[31]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un13_nobxs_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un13_nobxs_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un13_nobxs_cry_13_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un3_nobxs_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un3_nobxs_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un3_nobxs_s_15_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un3_nobxs_s_15_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un10_nobxs_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un10_nobxs_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un10_nobxs_s_11_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un10_nobxs_s_11_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un16_nobxs_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un16_nobxs_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un16_nobxs_cry_1_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un16_nobxs_cry_1_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un16_nobxs_cry_3_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un16_nobxs_cry_3_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un16_nobxs_cry_5_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un16_nobxs_cry_5_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un16_nobxs_cry_7_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un16_nobxs_cry_7_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un16_nobxs_cry_9_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un16_nobxs_cry_9_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un16_nobxs_cry_11_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un16_nobxs_cry_11_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un16_nobxs_cry_13_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un16_nobxs_cry_13_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un16_nobxs_cry_15_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un16_nobxs_cry_15_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un16_nobxs_cry_17_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un16_nobxs_cry_17_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un6_nobxs_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un6_nobxs_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un6_nobxs_cry_1_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un6_nobxs_cry_1_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un6_nobxs_cry_3_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un6_nobxs_cry_3_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un6_nobxs_cry_5_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un6_nobxs_cry_5_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un6_nobxs_cry_7_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un6_nobxs_cry_7_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un6_nobxs_cry_9_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un6_nobxs_cry_9_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un6_nobxs_cry_11_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un6_nobxs_cry_11_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un6_nobxs_cry_13_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un6_nobxs_cry_13_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un6_nobxs_cry_15_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un6_nobxs_cry_15_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un6_nobxs_cry_17_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un6_nobxs_cry_17_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/statecolxdn30_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/statecolxdn30_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/statecolxdn30_cry_1_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/statecolxdn30_cry_1_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/statecolxdn30_cry_3_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/statecolxdn30_cry_3_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/statecolxdn30_cry_5_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/statecolxdn30_cry_5_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/statecolxdn30_cry_7_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/statecolxdn30_cry_7_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/statecolxdn30_cry_9_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/statecolxdn30_cry_9_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/statecolxdn30_cry_11_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/statecolxdn30_cry_11_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/statecolxdn30_cry_13_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/statecolxdn30_cry_13_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/statecolxdn30_cry_15_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/statecolxdn30_cry_15_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/statecolxdn30_cry_17_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/statecolxdn30_cry_17_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S0[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S1[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S0[1]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S1[1]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S0[3]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S1[3]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S0[5]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S1[5]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S0[7]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S1[7]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S0[9]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S1[9]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S0[11]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S1[11]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S0[13]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S1[13]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S0[15]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S1[15]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S0[17]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S1[17]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S0[21]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S1[21]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S0[25]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S1[25]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S0[29]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S1[29]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_DividerColxDP_1_cry_0_COUT[31]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_DividerColxDP_1_cry_0_S1[31]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_DividerColxDP_cry_0_S0[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_DividerColxDP_cry_0_S1[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_DividerColxDP_cry_0_S0[1]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_DividerColxDP_cry_0_S1[1]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_DividerColxDP_cry_0_S0[3]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_DividerColxDP_cry_0_S1[3]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_DividerColxDP_cry_0_S0[5]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_DividerColxDP_cry_0_S1[5]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_DividerColxDP_cry_0_S0[7]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_DividerColxDP_cry_0_S1[7]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_DividerColxDP_cry_0_S0[9]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_DividerColxDP_cry_0_S1[9]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_DividerColxDP_cry_0_S0[11]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_DividerColxDP_cry_0_S1[11]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_DividerColxDP_cry_0_S0[13]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_DividerColxDP_cry_0_S1[13]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_DividerColxDP_cry_0_S0[15]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_DividerColxDP_cry_0_S1[15]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_DividerColxDP_cry_0_S0[17]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_DividerColxDP_cry_0_S1[17]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_DividerColxDP_cry_0_S0[21]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_DividerColxDP_cry_0_S1[21]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_DividerColxDP_cry_0_S0[25]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_DividerColxDP_cry_0_S1[25]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_DividerColxDP_cry_0_S0[29]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_DividerColxDP_cry_0_S1[29]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_DividerColxDP_cry_0_COUT[31]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_DividerColxDP_cry_0_S1[31]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_DividerRowxDP_1_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_DividerRowxDP_1_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_DividerRowxDP_1_cry_1_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_DividerRowxDP_1_cry_1_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_DividerRowxDP_1_cry_3_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_DividerRowxDP_1_cry_3_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_DividerRowxDP_1_cry_5_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_DividerRowxDP_1_cry_5_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_DividerRowxDP_1_cry_7_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_DividerRowxDP_1_cry_7_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_DividerRowxDP_1_cry_9_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_DividerRowxDP_1_cry_9_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_DividerRowxDP_1_cry_11_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_DividerRowxDP_1_cry_11_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_DividerRowxDP_1_cry_13_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_DividerRowxDP_1_cry_13_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_DividerRowxDP_1_cry_15_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_DividerRowxDP_1_cry_15_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_DividerRowxDP_1_cry_16_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_DividerRowxDP_1_cry_16_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_DividerRowxDP_cry_0_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_DividerRowxDP_cry_0_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_DividerRowxDP_cry_1_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_DividerRowxDP_cry_1_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_DividerRowxDP_cry_3_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_DividerRowxDP_cry_3_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_DividerRowxDP_cry_5_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_DividerRowxDP_cry_5_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_DividerRowxDP_cry_7_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_DividerRowxDP_cry_7_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_DividerRowxDP_cry_9_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_DividerRowxDP_cry_9_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_DividerRowxDP_cry_11_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_DividerRowxDP_cry_11_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_DividerRowxDP_cry_13_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_DividerRowxDP_cry_13_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_DividerRowxDP_cry_15_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_DividerRowxDP_cry_15_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_DividerRowxDP_cry_16_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_DividerRowxDP_cry_16_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_countcolxdp_0_I_1_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_countcolxdp_0_I_1_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_countcolxdp_0_I_9_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_countcolxdp_0_I_9_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_countcolxdp_0_I_21_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_countcolxdp_0_I_21_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_countcolxdp_0_I_33_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_countcolxdp_0_I_33_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_countcolxdp_0_I_45_0_S0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_countcolxdp_0_I_45_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_countcolxdp_0_I_51_0_COUT"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCStateMachine_1/un1_countcolxdp_0_I_51_0_S1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="monitorStateMachine_1/CountxDP_cry_0_S0_1[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="monitorStateMachine_1/CountxDP_s_0_COUT[7]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="monitorStateMachine_1/CountxDP_s_0_S1[7]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="monitorStateMachine_1/TimestampOverflowxDP_cry_0_S0[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="monitorStateMachine_1/TimestampOverflowxDP_s_0_COUT[15]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="monitorStateMachine_1/TimestampOverflowxDP_s_0_S1[15]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="uSynchronizerStateMachine_1/DividerxDP_cry_0_S0[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="uSynchronizerStateMachine_1/DividerxDP_cry_0_COUT[5]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="uSynchronizerStateMachine_1/CounterxDP_cry_0_S0[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="uSynchronizerStateMachine_1/CounterxDP_s_0_COUT[13]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="uSynchronizerStateMachine_1/CounterxDP_s_0_S1[13]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="uTimestampCounter/CountxDP_cry_0_S0_2[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="uTimestampCounter/CountxDP_cry_0_COUT[13]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="uEventCounter/CountxDP_cry_0_S0_0[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="uEventCounter/CountxDP_cry_0_COUT[7]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="uEarlyPaketTimer/CountxDP_cry_0_S0[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="uEarlyPaketTimer/CountxDP_cry_0_COUT[19]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="uFifo/DO7"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="uFifo/DO8"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="uFifo/DO9"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="uFifo/DO10"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="uFifo/DO11"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="uFifo/DO12"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="uFifo/DO13"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="uFifo/DO14"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="uFifo/DO15"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="uFifo/DO16"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="uFifo/DO17"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="uFifo/DO18"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="uFifo/DO19"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="uFifo/DO20"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="uFifo/DO21"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="uFifo/DO22"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="uFifo/DO23"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="uFifo/DO24"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="uFifo/DO25"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="uFifo/DO26"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="uFifo/DO27"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="uFifo/DO28"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="uFifo/DO29"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="uFifo/DO30"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="uFifo/DO31"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="uFifo/DO32"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="uFifo/DO33"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="uFifo/DO34"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="uFifo/DO35"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="uFifo/EF"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="uFifo/AEF"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="uFifo/AFF"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="uFifo/FF"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="uFifo/DO9_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="uFifo/DO10_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="uFifo/DO11_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="uFifo/DO12_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="uFifo/DO13_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="uFifo/DO14_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="uFifo/DO15_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="uFifo/DO16_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="uFifo/DO17_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="uFifo/DO18_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="uFifo/DO19_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="uFifo/DO20_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="uFifo/DO21_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="uFifo/DO22_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="uFifo/DO23_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="uFifo/DO24_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="uFifo/DO25_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="uFifo/DO26_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="uFifo/DO27_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="uFifo/DO28_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="uFifo/DO29_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="uFifo/DO30_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="uFifo/DO31_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="uFifo/DO32_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="uFifo/DO33_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="uFifo/DO34_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="uFifo/DO35_0"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="uFifo/AlmostEmpty"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="uFifo/AlmostFull"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="uClockGen/CLKOS"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="uClockGen/CLKOK"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="uClockGen/CLKINTFB"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="uClockGen/LockxS"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="SRoutxD"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="FXLEDxSI"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="ADCovrxSI"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="0" arg0="logical" arg1="CDVSTestBiasBitOutxSI"  />
    <postMsg mid="1163100" type="Error"   dynamic="2" navigation="0" arg0="8" arg1="276"  />

Design Results:
    912 blocks expanded
        Unexpanded blocks:
           Name = 'AERfifo_0_1', Type = 'FIFO8KA'
           Name = 'AERfifo_1_0', Type = 'FIFO8KA'
           Name = 'PLLCInst_0', Type = 'EHXPLLC'
           Name = 'shiftRegister_1', Type = 'shiftRegister_work_usbaer_top_level_structural_0'
           Name = 'uMonitorAddressRegister', Type = 'wordRegister_work_usbaer_top_level_structural_0'
           Name = 'uMonitorTimestampRegister', Type = 'wordRegister_work_usbaer_top_level_structural_1'
           Name = 'uADCRegister', Type = 'wordRegister_work_usbaer_top_level_structural_2'
           Name = 'ADCvalueReady_1', Type = 'ADCvalueReady'
complete the first expansion
Writing 'DAViS_USB3_DAViS_USB3.ngd' ...
Total CPU Time: 0 secs  

Total REAL Time: 0 secs  

