// Seed: 735602054
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  supply0 id_4;
  supply1 id_5;
  assign id_5 = 1;
  assign id_4 = id_5;
  wire id_6;
endmodule
module module_1;
  assign id_1 = id_1 ~^ id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
  wire id_3;
endmodule
module module_2 (
    output tri0 id_0,
    output wor id_1,
    output supply1 id_2,
    input wor id_3,
    input wor id_4,
    input supply1 id_5
);
  wire id_7;
  wire id_8;
  tri id_10;
  supply1 id_11 = 1;
  assign id_9[1] = 1;
  assign id_10   = 1;
  module_0 modCall_1 (
      id_11,
      id_7,
      id_7
  );
  assign modCall_1.id_5 = 0;
endmodule
