{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1667399531438 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667399531438 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 02 20:02:11 2022 " "Processing started: Wed Nov 02 20:02:11 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667399531438 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1667399531438 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part5 -c part5 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off part5 -c part5 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1667399531438 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1667399531683 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1667399531683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2hello0.v 1 1 " "Found 1 design units, including 1 entities, in source file bin2hello0.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2hello0 " "Found entity 1: bin2hello0" {  } { { "bin2hello0.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/bin2hello0.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399540757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1667399540757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2hello1.v 1 1 " "Found 1 design units, including 1 entities, in source file bin2hello1.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2hello1 " "Found entity 1: bin2hello1" {  } { { "bin2hello1.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/bin2hello1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399540758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1667399540758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2hello2.v 1 1 " "Found 1 design units, including 1 entities, in source file bin2hello2.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2hello2 " "Found entity 1: bin2hello2" {  } { { "bin2hello2.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/bin2hello2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399540759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1667399540759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2hello3.v 1 1 " "Found 1 design units, including 1 entities, in source file bin2hello3.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2hello3 " "Found entity 1: bin2hello3" {  } { { "bin2hello3.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/bin2hello3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399540760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1667399540760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2hello4.v 1 1 " "Found 1 design units, including 1 entities, in source file bin2hello4.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2hello4 " "Found entity 1: bin2hello4" {  } { { "bin2hello4.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/bin2hello4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399540761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1667399540761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2hello5.v 1 1 " "Found 1 design units, including 1 entities, in source file bin2hello5.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2hello5 " "Found entity 1: bin2hello5" {  } { { "bin2hello5.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/bin2hello5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399540763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1667399540763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2hello6.v 1 1 " "Found 1 design units, including 1 entities, in source file bin2hello6.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2hello6 " "Found entity 1: bin2hello6" {  } { { "bin2hello6.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/bin2hello6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399540764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1667399540764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin2hello7.v 1 1 " "Found 1 design units, including 1 entities, in source file bin2hello7.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2hello7 " "Found entity 1: bin2hello7" {  } { { "bin2hello7.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/bin2hello7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399540765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1667399540765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part5.v 1 1 " "Found 1 design units, including 1 entities, in source file part5.v" { { "Info" "ISGN_ENTITY_NAME" "1 part5 " "Found entity 1: part5" {  } { { "part5.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/part5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399540766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1667399540766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_modk.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_modk.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_modk " "Found entity 1: counter_modk" {  } { { "counter_modk.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/counter_modk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1667399540768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1667399540768 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "part5.v(23) " "Verilog HDL Instantiation warning at part5.v(23): instance has no name" {  } { { "part5.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/part5.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Design Software" 0 -1 1667399540773 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "part5.v(24) " "Verilog HDL Instantiation warning at part5.v(24): instance has no name" {  } { { "part5.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/part5.v" 24 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Design Software" 0 -1 1667399540773 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "part5.v(25) " "Verilog HDL Instantiation warning at part5.v(25): instance has no name" {  } { { "part5.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/part5.v" 25 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Design Software" 0 -1 1667399540773 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "part5.v(26) " "Verilog HDL Instantiation warning at part5.v(26): instance has no name" {  } { { "part5.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/part5.v" 26 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Design Software" 0 -1 1667399540773 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "part5.v(27) " "Verilog HDL Instantiation warning at part5.v(27): instance has no name" {  } { { "part5.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/part5.v" 27 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Design Software" 0 -1 1667399540773 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "part5.v(28) " "Verilog HDL Instantiation warning at part5.v(28): instance has no name" {  } { { "part5.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/part5.v" 28 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Design Software" 0 -1 1667399540773 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "part5.v(29) " "Verilog HDL Instantiation warning at part5.v(29): instance has no name" {  } { { "part5.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/part5.v" 29 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Design Software" 0 -1 1667399540774 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "part5.v(30) " "Verilog HDL Instantiation warning at part5.v(30): instance has no name" {  } { { "part5.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/part5.v" 30 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Design Software" 0 -1 1667399540774 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part5 " "Elaborating entity \"part5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1667399540790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_modk counter_modk:C0 " "Elaborating entity \"counter_modk\" for hierarchy \"counter_modk:C0\"" {  } { { "part5.v" "C0" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/part5.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1667399540797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_modk counter_modk:C1 " "Elaborating entity \"counter_modk\" for hierarchy \"counter_modk:C1\"" {  } { { "part5.v" "C1" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/part5.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1667399540804 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2hello7 bin2hello7:comb_8 " "Elaborating entity \"bin2hello7\" for hierarchy \"bin2hello7:comb_8\"" {  } { { "part5.v" "comb_8" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/part5.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1667399540808 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bin2hello7.v(6) " "Verilog HDL Case Statement warning at bin2hello7.v(6): incomplete case statement has no default case item" {  } { { "bin2hello7.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/bin2hello7.v" 6 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1667399540809 "|part5|bin2hello7:comb_8"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SSD bin2hello7.v(6) " "Verilog HDL Always Construct warning at bin2hello7.v(6): inferring latch(es) for variable \"SSD\", which holds its previous value in one or more paths through the always construct" {  } { { "bin2hello7.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/bin2hello7.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1667399540809 "|part5|bin2hello7:comb_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[6\] bin2hello7.v(6) " "Inferred latch for \"SSD\[6\]\" at bin2hello7.v(6)" {  } { { "bin2hello7.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/bin2hello7.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1667399540809 "|part5|bin2hello7:comb_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[5\] bin2hello7.v(6) " "Inferred latch for \"SSD\[5\]\" at bin2hello7.v(6)" {  } { { "bin2hello7.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/bin2hello7.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1667399540810 "|part5|bin2hello7:comb_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[4\] bin2hello7.v(6) " "Inferred latch for \"SSD\[4\]\" at bin2hello7.v(6)" {  } { { "bin2hello7.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/bin2hello7.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1667399540810 "|part5|bin2hello7:comb_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[3\] bin2hello7.v(6) " "Inferred latch for \"SSD\[3\]\" at bin2hello7.v(6)" {  } { { "bin2hello7.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/bin2hello7.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1667399540810 "|part5|bin2hello7:comb_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[2\] bin2hello7.v(6) " "Inferred latch for \"SSD\[2\]\" at bin2hello7.v(6)" {  } { { "bin2hello7.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/bin2hello7.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1667399540810 "|part5|bin2hello7:comb_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[1\] bin2hello7.v(6) " "Inferred latch for \"SSD\[1\]\" at bin2hello7.v(6)" {  } { { "bin2hello7.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/bin2hello7.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1667399540810 "|part5|bin2hello7:comb_8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[0\] bin2hello7.v(6) " "Inferred latch for \"SSD\[0\]\" at bin2hello7.v(6)" {  } { { "bin2hello7.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/bin2hello7.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1667399540810 "|part5|bin2hello7:comb_8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2hello6 bin2hello6:comb_9 " "Elaborating entity \"bin2hello6\" for hierarchy \"bin2hello6:comb_9\"" {  } { { "part5.v" "comb_9" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/part5.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1667399540815 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bin2hello6.v(6) " "Verilog HDL Case Statement warning at bin2hello6.v(6): incomplete case statement has no default case item" {  } { { "bin2hello6.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/bin2hello6.v" 6 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1667399540817 "|part5|bin2hello6:comb_9"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SSD bin2hello6.v(6) " "Verilog HDL Always Construct warning at bin2hello6.v(6): inferring latch(es) for variable \"SSD\", which holds its previous value in one or more paths through the always construct" {  } { { "bin2hello6.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/bin2hello6.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1667399540817 "|part5|bin2hello6:comb_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[6\] bin2hello6.v(6) " "Inferred latch for \"SSD\[6\]\" at bin2hello6.v(6)" {  } { { "bin2hello6.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/bin2hello6.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1667399540817 "|part5|bin2hello6:comb_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[5\] bin2hello6.v(6) " "Inferred latch for \"SSD\[5\]\" at bin2hello6.v(6)" {  } { { "bin2hello6.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/bin2hello6.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1667399540817 "|part5|bin2hello6:comb_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[4\] bin2hello6.v(6) " "Inferred latch for \"SSD\[4\]\" at bin2hello6.v(6)" {  } { { "bin2hello6.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/bin2hello6.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1667399540817 "|part5|bin2hello6:comb_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[3\] bin2hello6.v(6) " "Inferred latch for \"SSD\[3\]\" at bin2hello6.v(6)" {  } { { "bin2hello6.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/bin2hello6.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1667399540817 "|part5|bin2hello6:comb_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[2\] bin2hello6.v(6) " "Inferred latch for \"SSD\[2\]\" at bin2hello6.v(6)" {  } { { "bin2hello6.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/bin2hello6.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1667399540817 "|part5|bin2hello6:comb_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[1\] bin2hello6.v(6) " "Inferred latch for \"SSD\[1\]\" at bin2hello6.v(6)" {  } { { "bin2hello6.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/bin2hello6.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1667399540817 "|part5|bin2hello6:comb_9"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[0\] bin2hello6.v(6) " "Inferred latch for \"SSD\[0\]\" at bin2hello6.v(6)" {  } { { "bin2hello6.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/bin2hello6.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1667399540817 "|part5|bin2hello6:comb_9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2hello5 bin2hello5:comb_10 " "Elaborating entity \"bin2hello5\" for hierarchy \"bin2hello5:comb_10\"" {  } { { "part5.v" "comb_10" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/part5.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1667399540823 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bin2hello5.v(6) " "Verilog HDL Case Statement warning at bin2hello5.v(6): incomplete case statement has no default case item" {  } { { "bin2hello5.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/bin2hello5.v" 6 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1667399540823 "|part5|bin2hello5:comb_10"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SSD bin2hello5.v(6) " "Verilog HDL Always Construct warning at bin2hello5.v(6): inferring latch(es) for variable \"SSD\", which holds its previous value in one or more paths through the always construct" {  } { { "bin2hello5.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/bin2hello5.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1667399540823 "|part5|bin2hello5:comb_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[6\] bin2hello5.v(6) " "Inferred latch for \"SSD\[6\]\" at bin2hello5.v(6)" {  } { { "bin2hello5.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/bin2hello5.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1667399540824 "|part5|bin2hello5:comb_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[5\] bin2hello5.v(6) " "Inferred latch for \"SSD\[5\]\" at bin2hello5.v(6)" {  } { { "bin2hello5.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/bin2hello5.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1667399540824 "|part5|bin2hello5:comb_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[4\] bin2hello5.v(6) " "Inferred latch for \"SSD\[4\]\" at bin2hello5.v(6)" {  } { { "bin2hello5.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/bin2hello5.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1667399540824 "|part5|bin2hello5:comb_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[3\] bin2hello5.v(6) " "Inferred latch for \"SSD\[3\]\" at bin2hello5.v(6)" {  } { { "bin2hello5.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/bin2hello5.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1667399540824 "|part5|bin2hello5:comb_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[2\] bin2hello5.v(6) " "Inferred latch for \"SSD\[2\]\" at bin2hello5.v(6)" {  } { { "bin2hello5.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/bin2hello5.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1667399540824 "|part5|bin2hello5:comb_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[1\] bin2hello5.v(6) " "Inferred latch for \"SSD\[1\]\" at bin2hello5.v(6)" {  } { { "bin2hello5.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/bin2hello5.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1667399540824 "|part5|bin2hello5:comb_10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[0\] bin2hello5.v(6) " "Inferred latch for \"SSD\[0\]\" at bin2hello5.v(6)" {  } { { "bin2hello5.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/bin2hello5.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1667399540824 "|part5|bin2hello5:comb_10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2hello4 bin2hello4:comb_11 " "Elaborating entity \"bin2hello4\" for hierarchy \"bin2hello4:comb_11\"" {  } { { "part5.v" "comb_11" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/part5.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1667399540830 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bin2hello4.v(6) " "Verilog HDL Case Statement warning at bin2hello4.v(6): incomplete case statement has no default case item" {  } { { "bin2hello4.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/bin2hello4.v" 6 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1667399540831 "|part5|bin2hello4:comb_11"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SSD bin2hello4.v(6) " "Verilog HDL Always Construct warning at bin2hello4.v(6): inferring latch(es) for variable \"SSD\", which holds its previous value in one or more paths through the always construct" {  } { { "bin2hello4.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/bin2hello4.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1667399540832 "|part5|bin2hello4:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[6\] bin2hello4.v(6) " "Inferred latch for \"SSD\[6\]\" at bin2hello4.v(6)" {  } { { "bin2hello4.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/bin2hello4.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1667399540832 "|part5|bin2hello4:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[5\] bin2hello4.v(6) " "Inferred latch for \"SSD\[5\]\" at bin2hello4.v(6)" {  } { { "bin2hello4.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/bin2hello4.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1667399540833 "|part5|bin2hello4:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[4\] bin2hello4.v(6) " "Inferred latch for \"SSD\[4\]\" at bin2hello4.v(6)" {  } { { "bin2hello4.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/bin2hello4.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1667399540833 "|part5|bin2hello4:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[3\] bin2hello4.v(6) " "Inferred latch for \"SSD\[3\]\" at bin2hello4.v(6)" {  } { { "bin2hello4.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/bin2hello4.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1667399540833 "|part5|bin2hello4:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[2\] bin2hello4.v(6) " "Inferred latch for \"SSD\[2\]\" at bin2hello4.v(6)" {  } { { "bin2hello4.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/bin2hello4.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1667399540833 "|part5|bin2hello4:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[1\] bin2hello4.v(6) " "Inferred latch for \"SSD\[1\]\" at bin2hello4.v(6)" {  } { { "bin2hello4.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/bin2hello4.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1667399540833 "|part5|bin2hello4:comb_11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[0\] bin2hello4.v(6) " "Inferred latch for \"SSD\[0\]\" at bin2hello4.v(6)" {  } { { "bin2hello4.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/bin2hello4.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1667399540833 "|part5|bin2hello4:comb_11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2hello3 bin2hello3:comb_12 " "Elaborating entity \"bin2hello3\" for hierarchy \"bin2hello3:comb_12\"" {  } { { "part5.v" "comb_12" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/part5.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1667399540840 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bin2hello3.v(6) " "Verilog HDL Case Statement warning at bin2hello3.v(6): incomplete case statement has no default case item" {  } { { "bin2hello3.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/bin2hello3.v" 6 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1667399540841 "|part5|bin2hello3:comb_12"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SSD bin2hello3.v(6) " "Verilog HDL Always Construct warning at bin2hello3.v(6): inferring latch(es) for variable \"SSD\", which holds its previous value in one or more paths through the always construct" {  } { { "bin2hello3.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/bin2hello3.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1667399540841 "|part5|bin2hello3:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[6\] bin2hello3.v(6) " "Inferred latch for \"SSD\[6\]\" at bin2hello3.v(6)" {  } { { "bin2hello3.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/bin2hello3.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1667399540842 "|part5|bin2hello3:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[5\] bin2hello3.v(6) " "Inferred latch for \"SSD\[5\]\" at bin2hello3.v(6)" {  } { { "bin2hello3.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/bin2hello3.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1667399540842 "|part5|bin2hello3:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[4\] bin2hello3.v(6) " "Inferred latch for \"SSD\[4\]\" at bin2hello3.v(6)" {  } { { "bin2hello3.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/bin2hello3.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1667399540842 "|part5|bin2hello3:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[3\] bin2hello3.v(6) " "Inferred latch for \"SSD\[3\]\" at bin2hello3.v(6)" {  } { { "bin2hello3.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/bin2hello3.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1667399540842 "|part5|bin2hello3:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[2\] bin2hello3.v(6) " "Inferred latch for \"SSD\[2\]\" at bin2hello3.v(6)" {  } { { "bin2hello3.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/bin2hello3.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1667399540842 "|part5|bin2hello3:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[1\] bin2hello3.v(6) " "Inferred latch for \"SSD\[1\]\" at bin2hello3.v(6)" {  } { { "bin2hello3.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/bin2hello3.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1667399540842 "|part5|bin2hello3:comb_12"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[0\] bin2hello3.v(6) " "Inferred latch for \"SSD\[0\]\" at bin2hello3.v(6)" {  } { { "bin2hello3.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/bin2hello3.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1667399540842 "|part5|bin2hello3:comb_12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2hello2 bin2hello2:comb_13 " "Elaborating entity \"bin2hello2\" for hierarchy \"bin2hello2:comb_13\"" {  } { { "part5.v" "comb_13" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/part5.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1667399540847 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bin2hello2.v(6) " "Verilog HDL Case Statement warning at bin2hello2.v(6): incomplete case statement has no default case item" {  } { { "bin2hello2.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/bin2hello2.v" 6 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1667399540848 "|part5|bin2hello2:comb_13"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SSD bin2hello2.v(6) " "Verilog HDL Always Construct warning at bin2hello2.v(6): inferring latch(es) for variable \"SSD\", which holds its previous value in one or more paths through the always construct" {  } { { "bin2hello2.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/bin2hello2.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1667399540848 "|part5|bin2hello2:comb_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[6\] bin2hello2.v(6) " "Inferred latch for \"SSD\[6\]\" at bin2hello2.v(6)" {  } { { "bin2hello2.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/bin2hello2.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1667399540848 "|part5|bin2hello2:comb_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[5\] bin2hello2.v(6) " "Inferred latch for \"SSD\[5\]\" at bin2hello2.v(6)" {  } { { "bin2hello2.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/bin2hello2.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1667399540849 "|part5|bin2hello2:comb_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[4\] bin2hello2.v(6) " "Inferred latch for \"SSD\[4\]\" at bin2hello2.v(6)" {  } { { "bin2hello2.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/bin2hello2.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1667399540849 "|part5|bin2hello2:comb_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[3\] bin2hello2.v(6) " "Inferred latch for \"SSD\[3\]\" at bin2hello2.v(6)" {  } { { "bin2hello2.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/bin2hello2.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1667399540849 "|part5|bin2hello2:comb_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[2\] bin2hello2.v(6) " "Inferred latch for \"SSD\[2\]\" at bin2hello2.v(6)" {  } { { "bin2hello2.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/bin2hello2.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1667399540849 "|part5|bin2hello2:comb_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[1\] bin2hello2.v(6) " "Inferred latch for \"SSD\[1\]\" at bin2hello2.v(6)" {  } { { "bin2hello2.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/bin2hello2.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1667399540849 "|part5|bin2hello2:comb_13"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[0\] bin2hello2.v(6) " "Inferred latch for \"SSD\[0\]\" at bin2hello2.v(6)" {  } { { "bin2hello2.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/bin2hello2.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1667399540849 "|part5|bin2hello2:comb_13"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2hello1 bin2hello1:comb_14 " "Elaborating entity \"bin2hello1\" for hierarchy \"bin2hello1:comb_14\"" {  } { { "part5.v" "comb_14" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/part5.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1667399540854 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bin2hello1.v(6) " "Verilog HDL Case Statement warning at bin2hello1.v(6): incomplete case statement has no default case item" {  } { { "bin2hello1.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/bin2hello1.v" 6 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1667399540855 "|part5|bin2hello1:comb_14"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SSD bin2hello1.v(6) " "Verilog HDL Always Construct warning at bin2hello1.v(6): inferring latch(es) for variable \"SSD\", which holds its previous value in one or more paths through the always construct" {  } { { "bin2hello1.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/bin2hello1.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1667399540855 "|part5|bin2hello1:comb_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[6\] bin2hello1.v(6) " "Inferred latch for \"SSD\[6\]\" at bin2hello1.v(6)" {  } { { "bin2hello1.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/bin2hello1.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1667399540855 "|part5|bin2hello1:comb_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[5\] bin2hello1.v(6) " "Inferred latch for \"SSD\[5\]\" at bin2hello1.v(6)" {  } { { "bin2hello1.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/bin2hello1.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1667399540855 "|part5|bin2hello1:comb_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[4\] bin2hello1.v(6) " "Inferred latch for \"SSD\[4\]\" at bin2hello1.v(6)" {  } { { "bin2hello1.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/bin2hello1.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1667399540855 "|part5|bin2hello1:comb_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[3\] bin2hello1.v(6) " "Inferred latch for \"SSD\[3\]\" at bin2hello1.v(6)" {  } { { "bin2hello1.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/bin2hello1.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1667399540856 "|part5|bin2hello1:comb_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[2\] bin2hello1.v(6) " "Inferred latch for \"SSD\[2\]\" at bin2hello1.v(6)" {  } { { "bin2hello1.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/bin2hello1.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1667399540856 "|part5|bin2hello1:comb_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[1\] bin2hello1.v(6) " "Inferred latch for \"SSD\[1\]\" at bin2hello1.v(6)" {  } { { "bin2hello1.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/bin2hello1.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1667399540856 "|part5|bin2hello1:comb_14"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[0\] bin2hello1.v(6) " "Inferred latch for \"SSD\[0\]\" at bin2hello1.v(6)" {  } { { "bin2hello1.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/bin2hello1.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1667399540856 "|part5|bin2hello1:comb_14"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2hello0 bin2hello0:comb_15 " "Elaborating entity \"bin2hello0\" for hierarchy \"bin2hello0:comb_15\"" {  } { { "part5.v" "comb_15" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/part5.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1667399540861 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "bin2hello0.v(6) " "Verilog HDL Case Statement warning at bin2hello0.v(6): incomplete case statement has no default case item" {  } { { "bin2hello0.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/bin2hello0.v" 6 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Design Software" 0 -1 1667399540862 "|part5|bin2hello0:comb_15"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SSD bin2hello0.v(6) " "Verilog HDL Always Construct warning at bin2hello0.v(6): inferring latch(es) for variable \"SSD\", which holds its previous value in one or more paths through the always construct" {  } { { "bin2hello0.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/bin2hello0.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1667399540862 "|part5|bin2hello0:comb_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[6\] bin2hello0.v(6) " "Inferred latch for \"SSD\[6\]\" at bin2hello0.v(6)" {  } { { "bin2hello0.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/bin2hello0.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1667399540862 "|part5|bin2hello0:comb_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[5\] bin2hello0.v(6) " "Inferred latch for \"SSD\[5\]\" at bin2hello0.v(6)" {  } { { "bin2hello0.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/bin2hello0.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1667399540862 "|part5|bin2hello0:comb_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[4\] bin2hello0.v(6) " "Inferred latch for \"SSD\[4\]\" at bin2hello0.v(6)" {  } { { "bin2hello0.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/bin2hello0.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1667399540862 "|part5|bin2hello0:comb_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[3\] bin2hello0.v(6) " "Inferred latch for \"SSD\[3\]\" at bin2hello0.v(6)" {  } { { "bin2hello0.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/bin2hello0.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1667399540862 "|part5|bin2hello0:comb_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[2\] bin2hello0.v(6) " "Inferred latch for \"SSD\[2\]\" at bin2hello0.v(6)" {  } { { "bin2hello0.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/bin2hello0.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1667399540862 "|part5|bin2hello0:comb_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[1\] bin2hello0.v(6) " "Inferred latch for \"SSD\[1\]\" at bin2hello0.v(6)" {  } { { "bin2hello0.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/bin2hello0.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1667399540862 "|part5|bin2hello0:comb_15"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SSD\[0\] bin2hello0.v(6) " "Inferred latch for \"SSD\[0\]\" at bin2hello0.v(6)" {  } { { "bin2hello0.v" "" { Text "E:/OneDrive - University of Moratuwa/UOM/semister-5/1 - EN3030 - Circuits and Systems Design/Processor Design Project/Altera Labs/Lab 04/part5/bin2hello0.v" 6 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1667399540863 "|part5|bin2hello0:comb_15"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1667399540929 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4711 " "Peak virtual memory: 4711 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667399540959 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 02 20:02:20 2022 " "Processing ended: Wed Nov 02 20:02:20 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667399540959 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667399540959 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667399540959 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1667399540959 ""}
