

================================================================
== Vitis HLS Report for 'cyclic_prefix_removal_Pipeline_VITIS_LOOP_15_2'
================================================================
* Date:           Fri May 26 18:16:38 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project_38
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.066 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     8194|     8194|  81.940 us|  81.940 us|  8194|  8194|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_15_2  |     8192|     8192|         2|          1|          1|  8192|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.06>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 5 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_samples, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.58ns)   --->   "%store_ln0 = store i14 0, i14 %i_1"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body5"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i = load i14 %i_1" [vitis-hls/Assignment_8/HLS/Source/cp_removal.cpp:17]   --->   Operation 9 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln15 = trunc i14 %i" [vitis-hls/Assignment_8/HLS/Source/cp_removal.cpp:15]   --->   Operation 10 'trunc' 'trunc_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (2.20ns)   --->   "%icmp_ln15 = icmp_eq  i14 %i, i14 8192" [vitis-hls/Assignment_8/HLS/Source/cp_removal.cpp:15]   --->   Operation 11 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 2.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.81ns)   --->   "%add_ln15 = add i14 %i, i14 1" [vitis-hls/Assignment_8/HLS/Source/cp_removal.cpp:15]   --->   Operation 13 'add' 'add_ln15' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %icmp_ln15, void %for.body5.split, void %for.end14.exitStub" [vitis-hls/Assignment_8/HLS/Source/cp_removal.cpp:15]   --->   Operation 14 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln16 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [vitis-hls/Assignment_8/HLS/Source/cp_removal.cpp:16]   --->   Operation 15 'specpipeline' 'specpipeline_ln16' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [vitis-hls/Assignment_8/HLS/Source/cp_removal.cpp:15]   --->   Operation 16 'specloopname' 'specloopname_ln15' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp = partselect i2 @_ssdm_op_PartSelect.i2.i14.i32.i32, i14 %i, i32 12, i32 13" [vitis-hls/Assignment_8/HLS/Source/cp_removal.cpp:17]   --->   Operation 17 'partselect' 'tmp' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.95ns)   --->   "%icmp_ln17 = icmp_eq  i2 %tmp, i2 0" [vitis-hls/Assignment_8/HLS/Source/cp_removal.cpp:17]   --->   Operation 18 'icmp' 'icmp_ln17' <Predicate = (!icmp_ln15)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln17 = br i1 %icmp_ln17, void %if.else, void %if.then" [vitis-hls/Assignment_8/HLS/Source/cp_removal.cpp:17]   --->   Operation 19 'br' 'br_ln17' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.81ns)   --->   "%add_ln21 = add i14 %i, i14 608" [vitis-hls/Assignment_8/HLS/Source/cp_removal.cpp:21]   --->   Operation 20 'add' 'add_ln21' <Predicate = (!icmp_ln15 & !icmp_ln17)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i14 %add_ln21" [vitis-hls/Assignment_8/HLS/Source/cp_removal.cpp:21]   --->   Operation 21 'zext' 'zext_ln21' <Predicate = (!icmp_ln15 & !icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%arr_real_addr_1 = getelementptr i32 %arr_real, i64 0, i64 %zext_ln21" [vitis-hls/Assignment_8/HLS/Source/cp_removal.cpp:21]   --->   Operation 22 'getelementptr' 'arr_real_addr_1' <Predicate = (!icmp_ln15 & !icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%arr_imag_addr_1 = getelementptr i32 %arr_imag, i64 0, i64 %zext_ln21" [vitis-hls/Assignment_8/HLS/Source/cp_removal.cpp:21]   --->   Operation 23 'getelementptr' 'arr_imag_addr_1' <Predicate = (!icmp_ln15 & !icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (3.25ns)   --->   "%arr_real_load_1 = load i14 %arr_real_addr_1" [vitis-hls/Assignment_8/HLS/Source/cp_removal.cpp:21]   --->   Operation 24 'load' 'arr_real_load_1' <Predicate = (!icmp_ln15 & !icmp_ln17)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8800> <RAM>
ST_1 : Operation 25 [2/2] (3.25ns)   --->   "%arr_imag_load_1 = load i14 %arr_imag_addr_1" [vitis-hls/Assignment_8/HLS/Source/cp_removal.cpp:21]   --->   Operation 25 'load' 'arr_imag_load_1' <Predicate = (!icmp_ln15 & !icmp_ln17)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8800> <RAM>
ST_1 : Operation 26 [1/1] (1.67ns)   --->   "%add_ln18 = add i13 %trunc_ln15, i13 320" [vitis-hls/Assignment_8/HLS/Source/cp_removal.cpp:18]   --->   Operation 26 'add' 'add_ln18' <Predicate = (!icmp_ln15 & icmp_ln17)> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i13 %add_ln18" [vitis-hls/Assignment_8/HLS/Source/cp_removal.cpp:18]   --->   Operation 27 'zext' 'zext_ln18' <Predicate = (!icmp_ln15 & icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%arr_real_addr = getelementptr i32 %arr_real, i64 0, i64 %zext_ln18" [vitis-hls/Assignment_8/HLS/Source/cp_removal.cpp:18]   --->   Operation 28 'getelementptr' 'arr_real_addr' <Predicate = (!icmp_ln15 & icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%arr_imag_addr = getelementptr i32 %arr_imag, i64 0, i64 %zext_ln18" [vitis-hls/Assignment_8/HLS/Source/cp_removal.cpp:18]   --->   Operation 29 'getelementptr' 'arr_imag_addr' <Predicate = (!icmp_ln15 & icmp_ln17)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (3.25ns)   --->   "%arr_real_load = load i14 %arr_real_addr" [vitis-hls/Assignment_8/HLS/Source/cp_removal.cpp:18]   --->   Operation 30 'load' 'arr_real_load' <Predicate = (!icmp_ln15 & icmp_ln17)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8800> <RAM>
ST_1 : Operation 31 [2/2] (3.25ns)   --->   "%arr_imag_load = load i14 %arr_imag_addr" [vitis-hls/Assignment_8/HLS/Source/cp_removal.cpp:18]   --->   Operation 31 'load' 'arr_imag_load' <Predicate = (!icmp_ln15 & icmp_ln17)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8800> <RAM>
ST_1 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln15 = store i14 %add_ln15, i14 %i_1" [vitis-hls/Assignment_8/HLS/Source/cp_removal.cpp:15]   --->   Operation 32 'store' 'store_ln15' <Predicate = (!icmp_ln15)> <Delay = 1.58>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln15 = br void %for.body5" [vitis-hls/Assignment_8/HLS/Source/cp_removal.cpp:15]   --->   Operation 33 'br' 'br_ln15' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 48 'ret' 'ret_ln0' <Predicate = (icmp_ln15)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 34 [1/2] (3.25ns)   --->   "%arr_real_load_1 = load i14 %arr_real_addr_1" [vitis-hls/Assignment_8/HLS/Source/cp_removal.cpp:21]   --->   Operation 34 'load' 'arr_real_load_1' <Predicate = (!icmp_ln17)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8800> <RAM>
ST_2 : Operation 35 [1/2] (3.25ns)   --->   "%arr_imag_load_1 = load i14 %arr_imag_addr_1" [vitis-hls/Assignment_8/HLS/Source/cp_removal.cpp:21]   --->   Operation 35 'load' 'arr_imag_load_1' <Predicate = (!icmp_ln17)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8800> <RAM>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%bitcast_ln21 = bitcast i32 %arr_real_load_1" [vitis-hls/Assignment_8/HLS/Source/cp_removal.cpp:21]   --->   Operation 36 'bitcast' 'bitcast_ln21' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%bitcast_ln21_1 = bitcast i32 %arr_imag_load_1" [vitis-hls/Assignment_8/HLS/Source/cp_removal.cpp:21]   --->   Operation 37 'bitcast' 'bitcast_ln21_1' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%p_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %bitcast_ln21_1, i32 %bitcast_ln21" [vitis-hls/Assignment_8/HLS/Source/cp_removal.cpp:21]   --->   Operation 38 'bitconcatenate' 'p_s' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%write_ln21 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_samples, i64 %p_s" [vitis-hls/Assignment_8/HLS/Source/cp_removal.cpp:21]   --->   Operation 39 'write' 'write_ln21' <Predicate = (!icmp_ln17)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc12"   --->   Operation 40 'br' 'br_ln0' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 41 [1/2] (3.25ns)   --->   "%arr_real_load = load i14 %arr_real_addr" [vitis-hls/Assignment_8/HLS/Source/cp_removal.cpp:18]   --->   Operation 41 'load' 'arr_real_load' <Predicate = (icmp_ln17)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8800> <RAM>
ST_2 : Operation 42 [1/2] (3.25ns)   --->   "%arr_imag_load = load i14 %arr_imag_addr" [vitis-hls/Assignment_8/HLS/Source/cp_removal.cpp:18]   --->   Operation 42 'load' 'arr_imag_load' <Predicate = (icmp_ln17)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8800> <RAM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%bitcast_ln18 = bitcast i32 %arr_real_load" [vitis-hls/Assignment_8/HLS/Source/cp_removal.cpp:18]   --->   Operation 43 'bitcast' 'bitcast_ln18' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%bitcast_ln18_1 = bitcast i32 %arr_imag_load" [vitis-hls/Assignment_8/HLS/Source/cp_removal.cpp:18]   --->   Operation 44 'bitcast' 'bitcast_ln18_1' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %bitcast_ln18_1, i32 %bitcast_ln18" [vitis-hls/Assignment_8/HLS/Source/cp_removal.cpp:18]   --->   Operation 45 'bitconcatenate' 'p_0' <Predicate = (icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%write_ln18 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_samples, i64 %p_0" [vitis-hls/Assignment_8/HLS/Source/cp_removal.cpp:18]   --->   Operation 46 'write' 'write_ln18' <Predicate = (icmp_ln17)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln19 = br void %for.inc12" [vitis-hls/Assignment_8/HLS/Source/cp_removal.cpp:19]   --->   Operation 47 'br' 'br_ln19' <Predicate = (icmp_ln17)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ arr_real]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ arr_imag]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_samples]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_1               (alloca           ) [ 010]
specinterface_ln0 (specinterface    ) [ 000]
store_ln0         (store            ) [ 000]
br_ln0            (br               ) [ 000]
i                 (load             ) [ 000]
trunc_ln15        (trunc            ) [ 000]
icmp_ln15         (icmp             ) [ 010]
empty             (speclooptripcount) [ 000]
add_ln15          (add              ) [ 000]
br_ln15           (br               ) [ 000]
specpipeline_ln16 (specpipeline     ) [ 000]
specloopname_ln15 (specloopname     ) [ 000]
tmp               (partselect       ) [ 000]
icmp_ln17         (icmp             ) [ 011]
br_ln17           (br               ) [ 000]
add_ln21          (add              ) [ 000]
zext_ln21         (zext             ) [ 000]
arr_real_addr_1   (getelementptr    ) [ 011]
arr_imag_addr_1   (getelementptr    ) [ 011]
add_ln18          (add              ) [ 000]
zext_ln18         (zext             ) [ 000]
arr_real_addr     (getelementptr    ) [ 011]
arr_imag_addr     (getelementptr    ) [ 011]
store_ln15        (store            ) [ 000]
br_ln15           (br               ) [ 000]
arr_real_load_1   (load             ) [ 000]
arr_imag_load_1   (load             ) [ 000]
bitcast_ln21      (bitcast          ) [ 000]
bitcast_ln21_1    (bitcast          ) [ 000]
p_s               (bitconcatenate   ) [ 000]
write_ln21        (write            ) [ 000]
br_ln0            (br               ) [ 000]
arr_real_load     (load             ) [ 000]
arr_imag_load     (load             ) [ 000]
bitcast_ln18      (bitcast          ) [ 000]
bitcast_ln18_1    (bitcast          ) [ 000]
p_0               (bitconcatenate   ) [ 000]
write_ln18        (write            ) [ 000]
br_ln19           (br               ) [ 000]
ret_ln0           (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="arr_real">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_real"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="arr_imag">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_imag"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_samples">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_samples"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i14.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i64P128A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="i_1_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="grp_write_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="0" slack="0"/>
<pin id="60" dir="0" index="1" bw="64" slack="0"/>
<pin id="61" dir="0" index="2" bw="64" slack="0"/>
<pin id="62" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln21/2 write_ln18/2 "/>
</bind>
</comp>

<comp id="65" class="1004" name="arr_real_addr_1_gep_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="32" slack="0"/>
<pin id="67" dir="0" index="1" bw="1" slack="0"/>
<pin id="68" dir="0" index="2" bw="14" slack="0"/>
<pin id="69" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_real_addr_1/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="arr_imag_addr_1_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="14" slack="0"/>
<pin id="76" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_imag_addr_1/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="14" slack="0"/>
<pin id="81" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="82" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_real_load_1/1 arr_real_load/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_access_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="14" slack="0"/>
<pin id="87" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="88" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="89" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="arr_imag_load_1/1 arr_imag_load/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="arr_real_addr_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="13" slack="0"/>
<pin id="95" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_real_addr/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="arr_imag_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="13" slack="0"/>
<pin id="102" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="arr_imag_addr/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="store_ln0_store_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="0"/>
<pin id="109" dir="0" index="1" bw="14" slack="0"/>
<pin id="110" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="i_load_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="14" slack="0"/>
<pin id="114" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="trunc_ln15_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="14" slack="0"/>
<pin id="117" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln15/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="icmp_ln15_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="14" slack="0"/>
<pin id="121" dir="0" index="1" bw="14" slack="0"/>
<pin id="122" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="add_ln15_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="14" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="tmp_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="2" slack="0"/>
<pin id="133" dir="0" index="1" bw="14" slack="0"/>
<pin id="134" dir="0" index="2" bw="5" slack="0"/>
<pin id="135" dir="0" index="3" bw="5" slack="0"/>
<pin id="136" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="icmp_ln17_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="2" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="add_ln21_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="14" slack="0"/>
<pin id="149" dir="0" index="1" bw="11" slack="0"/>
<pin id="150" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="zext_ln21_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="14" slack="0"/>
<pin id="155" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="add_ln18_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="13" slack="0"/>
<pin id="161" dir="0" index="1" bw="10" slack="0"/>
<pin id="162" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="zext_ln18_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="13" slack="0"/>
<pin id="167" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="store_ln15_store_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="14" slack="0"/>
<pin id="173" dir="0" index="1" bw="14" slack="0"/>
<pin id="174" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln15/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="bitcast_ln21_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21/2 "/>
</bind>
</comp>

<comp id="180" class="1004" name="bitcast_ln21_1_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln21_1/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="p_s_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="64" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="0" index="2" bw="32" slack="0"/>
<pin id="188" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_s/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="bitcast_ln18_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln18/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="bitcast_ln18_1_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="0"/>
<pin id="199" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln18_1/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="p_0_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="64" slack="0"/>
<pin id="203" dir="0" index="1" bw="32" slack="0"/>
<pin id="204" dir="0" index="2" bw="32" slack="0"/>
<pin id="205" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_0/2 "/>
</bind>
</comp>

<comp id="210" class="1005" name="i_1_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="14" slack="0"/>
<pin id="212" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="220" class="1005" name="icmp_ln17_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="1"/>
<pin id="222" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln17 "/>
</bind>
</comp>

<comp id="224" class="1005" name="arr_real_addr_1_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="14" slack="1"/>
<pin id="226" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="arr_real_addr_1 "/>
</bind>
</comp>

<comp id="229" class="1005" name="arr_imag_addr_1_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="14" slack="1"/>
<pin id="231" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="arr_imag_addr_1 "/>
</bind>
</comp>

<comp id="234" class="1005" name="arr_real_addr_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="14" slack="1"/>
<pin id="236" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="arr_real_addr "/>
</bind>
</comp>

<comp id="239" class="1005" name="arr_imag_addr_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="14" slack="1"/>
<pin id="241" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="arr_imag_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="6" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="63"><net_src comp="52" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="4" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="0" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="71"><net_src comp="46" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="46" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="65" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="90"><net_src comp="72" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="96"><net_src comp="0" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="46" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="103"><net_src comp="2" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="46" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="105"><net_src comp="91" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="106"><net_src comp="98" pin="3"/><net_sink comp="85" pin=0"/></net>

<net id="111"><net_src comp="20" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="118"><net_src comp="112" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="123"><net_src comp="112" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="22" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="129"><net_src comp="112" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="28" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="137"><net_src comp="36" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="138"><net_src comp="112" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="139"><net_src comp="38" pin="0"/><net_sink comp="131" pin=2"/></net>

<net id="140"><net_src comp="40" pin="0"/><net_sink comp="131" pin=3"/></net>

<net id="145"><net_src comp="131" pin="4"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="42" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="151"><net_src comp="112" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="44" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="156"><net_src comp="147" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="65" pin=2"/></net>

<net id="158"><net_src comp="153" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="163"><net_src comp="115" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="48" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="168"><net_src comp="159" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="169"><net_src comp="165" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="170"><net_src comp="165" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="175"><net_src comp="125" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="179"><net_src comp="79" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="85" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="189"><net_src comp="50" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="180" pin="1"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="176" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="192"><net_src comp="184" pin="3"/><net_sink comp="58" pin=2"/></net>

<net id="196"><net_src comp="79" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="200"><net_src comp="85" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="206"><net_src comp="50" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="197" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="208"><net_src comp="193" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="209"><net_src comp="201" pin="3"/><net_sink comp="58" pin=2"/></net>

<net id="213"><net_src comp="54" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="215"><net_src comp="210" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="216"><net_src comp="210" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="223"><net_src comp="141" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="227"><net_src comp="65" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="232"><net_src comp="72" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="233"><net_src comp="229" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="237"><net_src comp="91" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="242"><net_src comp="98" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="85" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_samples | {2 }
 - Input state : 
	Port: cyclic_prefix_removal_Pipeline_VITIS_LOOP_15_2 : arr_real | {1 2 }
	Port: cyclic_prefix_removal_Pipeline_VITIS_LOOP_15_2 : arr_imag | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i : 1
		trunc_ln15 : 2
		icmp_ln15 : 2
		add_ln15 : 2
		br_ln15 : 3
		tmp : 2
		icmp_ln17 : 3
		br_ln17 : 4
		add_ln21 : 2
		zext_ln21 : 3
		arr_real_addr_1 : 4
		arr_imag_addr_1 : 4
		arr_real_load_1 : 5
		arr_imag_load_1 : 5
		add_ln18 : 3
		zext_ln18 : 4
		arr_real_addr : 5
		arr_imag_addr : 5
		arr_real_load : 6
		arr_imag_load : 6
		store_ln15 : 3
	State 2
		bitcast_ln21 : 1
		bitcast_ln21_1 : 1
		p_s : 2
		write_ln21 : 3
		bitcast_ln18 : 1
		bitcast_ln18_1 : 1
		p_0 : 2
		write_ln18 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|
| Operation|  Functional Unit  |    FF   |   LUT   |
|----------|-------------------|---------|---------|
|          |  add_ln15_fu_125  |    0    |    17   |
|    add   |  add_ln21_fu_147  |    0    |    17   |
|          |  add_ln18_fu_159  |    0    |    14   |
|----------|-------------------|---------|---------|
|   icmp   |  icmp_ln15_fu_119 |    0    |    12   |
|          |  icmp_ln17_fu_141 |    0    |    8    |
|----------|-------------------|---------|---------|
|   write  |  grp_write_fu_58  |    0    |    0    |
|----------|-------------------|---------|---------|
|   trunc  | trunc_ln15_fu_115 |    0    |    0    |
|----------|-------------------|---------|---------|
|partselect|     tmp_fu_131    |    0    |    0    |
|----------|-------------------|---------|---------|
|   zext   |  zext_ln21_fu_153 |    0    |    0    |
|          |  zext_ln18_fu_165 |    0    |    0    |
|----------|-------------------|---------|---------|
|bitconcatenate|     p_s_fu_184    |    0    |    0    |
|          |     p_0_fu_201    |    0    |    0    |
|----------|-------------------|---------|---------|
|   Total  |                   |    0    |    68   |
|----------|-------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|arr_imag_addr_1_reg_229|   14   |
| arr_imag_addr_reg_239 |   14   |
|arr_real_addr_1_reg_224|   14   |
| arr_real_addr_reg_234 |   14   |
|      i_1_reg_210      |   14   |
|   icmp_ln17_reg_220   |    1   |
+-----------------------+--------+
|         Total         |   71   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_58 |  p2  |   2  |  64  |   128  ||    9    |
| grp_access_fu_79 |  p0  |   4  |  14  |   56   ||    20   |
| grp_access_fu_85 |  p0  |   4  |  14  |   56   ||    20   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   240  ||  5.2412 ||    49   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   68   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    -   |   49   |
|  Register |    -   |   71   |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |   71   |   117  |
+-----------+--------+--------+--------+
