Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Feb 12 08:56:22 2020
| Host         : DESKTOP-LEMV09J running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file ov7670_top_timing_summary_routed.rpt -pb ov7670_top_timing_summary_routed.pb -rpx ov7670_top_timing_summary_routed.rpx -warn_on_violation
| Design       : ov7670_top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 237 register/latch pins with no clock driven by root clock pin: OV7670_PCLK (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clk_125M (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1188 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     26.944        0.000                      0                 1498        0.118        0.000                      0                 1498        2.000        0.000                       0                   653  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                    ------------         ----------      --------------
clock_inst/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_clock         {0.000 20.000}       40.000          25.000          
  clkfbout_clock         {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock_inst/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_clock              26.944        0.000                      0                 1498        0.118        0.000                      0                 1498       19.500        0.000                       0                   649  
  clkfbout_clock                                                                                                                                                          12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock_inst/inst/clk_in1
  To Clock:  clock_inst/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock_inst/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clock_inst/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y2  clock_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X1Y2  clock_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  clock_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  clock_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  clock_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X1Y2  clock_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clock
  To Clock:  clk_out1_clock

Setup :            0  Failing Endpoints,  Worst Slack       26.944ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.944ns  (required time - arrival time)
  Source:                 u_VGA_Dispay/hCounter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_VGA_Dispay/u_application/lcd_block_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock rise@40.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        12.913ns  (logic 2.270ns (17.579%)  route 10.643ns (82.421%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT6=4)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.302ns = ( 36.698 - 40.000 ) 
    Source Clock Delay      (SCD):    -3.780ns
    Clock Pessimism Removal (CPR):    -0.476ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           1.306     1.306    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -7.976 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -5.776    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -5.675 r  clock_inst/inst/clkout1_buf/O
                         net (fo=648, routed)         1.895    -3.780    u_VGA_Dispay/clk_out1
    SLICE_X85Y126        FDCE                                         r  u_VGA_Dispay/hCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y126        FDCE (Prop_fdce_C_Q)         0.456    -3.324 f  u_VGA_Dispay/hCounter_reg[2]/Q
                         net (fo=138, routed)         5.914     2.590    u_VGA_Dispay/u_application/Q[1]
    SLICE_X110Y144       LUT2 (Prop_lut2_I1_O)        0.124     2.714 r  u_VGA_Dispay/u_application/lcd_block[4]_i_889/O
                         net (fo=1, routed)           0.000     2.714    u_VGA_Dispay/u_application/lcd_block[4]_i_889_n_0
    SLICE_X110Y144       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.264 r  u_VGA_Dispay/u_application/lcd_block_reg[4]_i_729/CO[3]
                         net (fo=1, routed)           0.000     3.264    u_VGA_Dispay/u_application/lcd_block_reg[4]_i_729_n_0
    SLICE_X110Y145       CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.535 r  u_VGA_Dispay/u_application/lcd_block_reg[4]_i_321/CO[0]
                         net (fo=1, routed)           1.090     4.625    u_VGA_Dispay/u_application/lcd_block639_in
    SLICE_X107Y143       LUT4 (Prop_lut4_I1_O)        0.373     4.998 r  u_VGA_Dispay/u_application/lcd_block[4]_i_112/O
                         net (fo=1, routed)           0.433     5.431    u_VGA_Dispay/u_application/lcd_block[4]_i_112_n_0
    SLICE_X107Y143       LUT6 (Prop_lut6_I1_O)        0.124     5.555 r  u_VGA_Dispay/u_application/lcd_block[4]_i_34/O
                         net (fo=1, routed)           1.031     6.586    u_VGA_Dispay/u_application/lcd_block[4]_i_34_n_0
    SLICE_X104Y145       LUT6 (Prop_lut6_I5_O)        0.124     6.710 r  u_VGA_Dispay/u_application/lcd_block[4]_i_7/O
                         net (fo=1, routed)           1.019     7.729    u_VGA_Dispay/u_application/lcd_block[4]_i_7_n_0
    SLICE_X103Y138       LUT6 (Prop_lut6_I0_O)        0.124     7.853 r  u_VGA_Dispay/u_application/lcd_block[4]_i_2/O
                         net (fo=1, routed)           1.156     9.009    u_VGA_Dispay/u_application/lcd_block[4]_i_2_n_0
    SLICE_X99Y125        LUT6 (Prop_lut6_I0_O)        0.124     9.133 r  u_VGA_Dispay/u_application/lcd_block[4]_i_1/O
                         net (fo=1, routed)           0.000     9.133    u_VGA_Dispay/u_application/lcd_block[4]_i_1_n_0
    SLICE_X99Y125        FDCE                                         r  u_VGA_Dispay/u_application/lcd_block_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     40.000    40.000 r  
    H16                  IBUF                         0.000    40.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           1.181    41.181    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    32.835 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    34.842    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.933 r  clock_inst/inst/clkout1_buf/O
                         net (fo=648, routed)         1.765    36.698    u_VGA_Dispay/u_application/clk_out1
    SLICE_X99Y125        FDCE                                         r  u_VGA_Dispay/u_application/lcd_block_reg[4]/C
                         clock pessimism             -0.476    36.222    
                         clock uncertainty           -0.176    36.046    
    SLICE_X99Y125        FDCE (Setup_fdce_C_D)        0.031    36.077    u_VGA_Dispay/u_application/lcd_block_reg[4]
  -------------------------------------------------------------------
                         required time                         36.077    
                         arrival time                          -9.133    
  -------------------------------------------------------------------
                         slack                                 26.944    

Slack (MET) :             27.081ns  (required time - arrival time)
  Source:                 u_VGA_Dispay/hCounter_reg[3]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_VGA_Dispay/u_scaling/lcd_scaling_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock rise@40.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        12.712ns  (logic 2.112ns (16.614%)  route 10.600ns (83.386%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT6=5)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.296ns = ( 36.704 - 40.000 ) 
    Source Clock Delay      (SCD):    -3.712ns
    Clock Pessimism Removal (CPR):    -0.476ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           1.306     1.306    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -7.976 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -5.776    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -5.675 r  clock_inst/inst/clkout1_buf/O
                         net (fo=648, routed)         1.963    -3.712    u_VGA_Dispay/clk_out1
    SLICE_X95Y129        FDCE                                         r  u_VGA_Dispay/hCounter_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y129        FDCE (Prop_fdce_C_Q)         0.456    -3.256 f  u_VGA_Dispay/hCounter_reg[3]_rep/Q
                         net (fo=151, routed)         6.554     3.298    u_VGA_Dispay/u_scaling/lcd_scaling_reg[15]_1
    SLICE_X109Y109       LUT2 (Prop_lut2_I1_O)        0.124     3.422 r  u_VGA_Dispay/u_scaling/lcd_scaling[15]_i_191/O
                         net (fo=1, routed)           0.000     3.422    u_VGA_Dispay/u_scaling/lcd_scaling[15]_i_191_n_0
    SLICE_X109Y109       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.972 r  u_VGA_Dispay/u_scaling/lcd_scaling_reg[15]_i_64/CO[3]
                         net (fo=1, routed)           0.000     3.972    u_VGA_Dispay/u_scaling/lcd_scaling_reg[15]_i_64_n_0
    SLICE_X109Y110       CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     4.129 r  u_VGA_Dispay/u_scaling/lcd_scaling_reg[15]_i_18/CO[1]
                         net (fo=2, routed)           1.111     5.240    u_VGA_Dispay/u_scaling/lcd_scaling897_in
    SLICE_X108Y114       LUT6 (Prop_lut6_I4_O)        0.329     5.569 r  u_VGA_Dispay/u_scaling/lcd_scaling[15]_i_277/O
                         net (fo=1, routed)           0.790     6.358    u_VGA_Dispay/u_scaling/lcd_scaling[15]_i_277_n_0
    SLICE_X108Y119       LUT6 (Prop_lut6_I0_O)        0.124     6.482 r  u_VGA_Dispay/u_scaling/lcd_scaling[15]_i_101/O
                         net (fo=1, routed)           0.819     7.301    u_VGA_Dispay/u_scaling/lcd_scaling[15]_i_101_n_0
    SLICE_X104Y119       LUT6 (Prop_lut6_I5_O)        0.124     7.425 r  u_VGA_Dispay/u_scaling/lcd_scaling[15]_i_30/O
                         net (fo=1, routed)           0.628     8.053    u_VGA_Dispay/u_scaling/lcd_scaling[15]_i_30_n_0
    SLICE_X95Y119        LUT6 (Prop_lut6_I0_O)        0.124     8.177 r  u_VGA_Dispay/u_scaling/lcd_scaling[15]_i_7/O
                         net (fo=1, routed)           0.699     8.876    u_VGA_Dispay/u_scaling/lcd_scaling[15]_i_7_n_0
    SLICE_X101Y119       LUT6 (Prop_lut6_I5_O)        0.124     9.000 r  u_VGA_Dispay/u_scaling/lcd_scaling[15]_i_1/O
                         net (fo=1, routed)           0.000     9.000    u_VGA_Dispay/u_scaling/lcd_scaling[15]_i_1_n_0
    SLICE_X101Y119       FDCE                                         r  u_VGA_Dispay/u_scaling/lcd_scaling_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     40.000    40.000 r  
    H16                  IBUF                         0.000    40.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           1.181    41.181    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    32.835 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    34.842    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.933 r  clock_inst/inst/clkout1_buf/O
                         net (fo=648, routed)         1.771    36.704    u_VGA_Dispay/u_scaling/clk_out1
    SLICE_X101Y119       FDCE                                         r  u_VGA_Dispay/u_scaling/lcd_scaling_reg[15]/C
                         clock pessimism             -0.476    36.228    
                         clock uncertainty           -0.176    36.052    
    SLICE_X101Y119       FDCE (Setup_fdce_C_D)        0.029    36.081    u_VGA_Dispay/u_scaling/lcd_scaling_reg[15]
  -------------------------------------------------------------------
                         required time                         36.081    
                         arrival time                          -9.000    
  -------------------------------------------------------------------
                         slack                                 27.081    

Slack (MET) :             27.183ns  (required time - arrival time)
  Source:                 u_VGA_Dispay/hCounter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_VGA_Dispay/u_scoreboard/lcd_scoreboard_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock rise@40.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        12.713ns  (logic 2.252ns (17.714%)  route 10.461ns (82.286%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT6=5)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.298ns = ( 36.702 - 40.000 ) 
    Source Clock Delay      (SCD):    -3.769ns
    Clock Pessimism Removal (CPR):    -0.476ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           1.306     1.306    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -7.976 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -5.776    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -5.675 r  clock_inst/inst/clkout1_buf/O
                         net (fo=648, routed)         1.906    -3.769    u_VGA_Dispay/clk_out1
    SLICE_X83Y115        FDCE                                         r  u_VGA_Dispay/hCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y115        FDCE (Prop_fdce_C_Q)         0.456    -3.313 f  u_VGA_Dispay/hCounter_reg[1]/Q
                         net (fo=138, routed)         6.020     2.707    u_VGA_Dispay/p_1_in[1]
    SLICE_X87Y146        LUT2 (Prop_lut2_I0_O)        0.124     2.831 r  u_VGA_Dispay/lcd_scoreboard[10]_i_2755/O
                         net (fo=1, routed)           0.000     2.831    u_VGA_Dispay/lcd_scoreboard[10]_i_2755_n_0
    SLICE_X87Y146        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.363 r  u_VGA_Dispay/lcd_scoreboard_reg[10]_i_2029/CO[3]
                         net (fo=1, routed)           0.000     3.363    u_VGA_Dispay/lcd_scoreboard_reg[10]_i_2029_n_0
    SLICE_X87Y147        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     3.634 r  u_VGA_Dispay/lcd_scoreboard_reg[10]_i_903/CO[0]
                         net (fo=2, routed)           1.016     4.650    u_VGA_Dispay/u_scoreboard/lcd_scoreboard[10]_i_87_1[0]
    SLICE_X86Y145        LUT6 (Prop_lut6_I0_O)        0.373     5.023 r  u_VGA_Dispay/u_scoreboard/lcd_scoreboard[10]_i_305/O
                         net (fo=1, routed)           0.670     5.693    u_VGA_Dispay/u_scoreboard/lcd_scoreboard[10]_i_305_n_0
    SLICE_X86Y145        LUT6 (Prop_lut6_I0_O)        0.124     5.817 r  u_VGA_Dispay/u_scoreboard/lcd_scoreboard[10]_i_87/O
                         net (fo=1, routed)           1.017     6.835    u_VGA_Dispay/u_scoreboard/lcd_scoreboard[10]_i_87_n_0
    SLICE_X91Y145        LUT6 (Prop_lut6_I2_O)        0.124     6.959 r  u_VGA_Dispay/u_scoreboard/lcd_scoreboard[10]_i_27/O
                         net (fo=1, routed)           0.905     7.864    u_VGA_Dispay/u_scoreboard/lcd_scoreboard[10]_i_27_n_0
    SLICE_X91Y140        LUT6 (Prop_lut6_I4_O)        0.124     7.988 f  u_VGA_Dispay/u_scoreboard/lcd_scoreboard[10]_i_7/O
                         net (fo=1, routed)           0.832     8.820    u_VGA_Dispay/u_scoreboard/u_bin_dec/lcd_scoreboard_reg[10]_0
    SLICE_X92Y129        LUT6 (Prop_lut6_I5_O)        0.124     8.944 r  u_VGA_Dispay/u_scoreboard/u_bin_dec/lcd_scoreboard[10]_i_1/O
                         net (fo=1, routed)           0.000     8.944    u_VGA_Dispay/u_scoreboard/p_0_out[10]
    SLICE_X92Y129        FDCE                                         r  u_VGA_Dispay/u_scoreboard/lcd_scoreboard_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     40.000    40.000 r  
    H16                  IBUF                         0.000    40.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           1.181    41.181    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    32.835 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    34.842    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.933 r  clock_inst/inst/clkout1_buf/O
                         net (fo=648, routed)         1.769    36.702    u_VGA_Dispay/u_scoreboard/clk_out1
    SLICE_X92Y129        FDCE                                         r  u_VGA_Dispay/u_scoreboard/lcd_scoreboard_reg[10]/C
                         clock pessimism             -0.476    36.226    
                         clock uncertainty           -0.176    36.050    
    SLICE_X92Y129        FDCE (Setup_fdce_C_D)        0.077    36.127    u_VGA_Dispay/u_scoreboard/lcd_scoreboard_reg[10]
  -------------------------------------------------------------------
                         required time                         36.127    
                         arrival time                          -8.944    
  -------------------------------------------------------------------
                         slack                                 27.183    

Slack (MET) :             27.564ns  (required time - arrival time)
  Source:                 frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_VGA_Dispay/position_inst/y_min_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock rise@40.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        11.855ns  (logic 1.520ns (12.821%)  route 10.335ns (87.179%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.296ns = ( 36.704 - 40.000 ) 
    Source Clock Delay      (SCD):    -3.776ns
    Clock Pessimism Removal (CPR):    -0.476ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           1.306     1.306    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -7.976 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -5.776    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -5.675 r  clock_inst/inst/clkout1_buf/O
                         net (fo=648, routed)         1.899    -3.776    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X80Y121        FDRE                                         r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y121        FDRE (Prop_fdre_C_Q)         0.456    -3.320 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=49, routed)          4.627     1.307    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X32Y80         LUT6 (Prop_lut6_I2_O)        0.124     1.431 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     1.431    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_6_n_0
    SLICE_X32Y80         MUXF7 (Prop_muxf7_I0_O)      0.241     1.672 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_3/O
                         net (fo=1, routed)           2.483     4.155    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_3_n_0
    SLICE_X54Y114        LUT5 (Prop_lut5_I4_O)        0.298     4.453 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=2, routed)           1.466     5.919    u_VGA_Dispay/position_inst/doutb[7]
    SLICE_X87Y118        LUT4 (Prop_lut4_I0_O)        0.124     6.043 f  u_VGA_Dispay/position_inst/x_min[9]_i_7/O
                         net (fo=1, routed)           0.263     6.306    u_VGA_Dispay/position_inst/x_min[9]_i_7_n_0
    SLICE_X87Y118        LUT5 (Prop_lut5_I4_O)        0.124     6.430 f  u_VGA_Dispay/position_inst/x_min[9]_i_3/O
                         net (fo=4, routed)           0.602     7.031    u_VGA_Dispay/position_inst/x_min[9]_i_3_n_0
    SLICE_X88Y119        LUT4 (Prop_lut4_I1_O)        0.153     7.184 r  u_VGA_Dispay/position_inst/y_min[9]_i_1/O
                         net (fo=10, routed)          0.895     8.079    u_VGA_Dispay/position_inst/y_min[9]_i_1_n_0
    SLICE_X91Y117        FDCE                                         r  u_VGA_Dispay/position_inst/y_min_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     40.000    40.000 r  
    H16                  IBUF                         0.000    40.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           1.181    41.181    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    32.835 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    34.842    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.933 r  clock_inst/inst/clkout1_buf/O
                         net (fo=648, routed)         1.771    36.704    u_VGA_Dispay/position_inst/clk_out1
    SLICE_X91Y117        FDCE                                         r  u_VGA_Dispay/position_inst/y_min_reg[1]/C
                         clock pessimism             -0.476    36.228    
                         clock uncertainty           -0.176    36.052    
    SLICE_X91Y117        FDCE (Setup_fdce_C_CE)      -0.408    35.644    u_VGA_Dispay/position_inst/y_min_reg[1]
  -------------------------------------------------------------------
                         required time                         35.644    
                         arrival time                          -8.079    
  -------------------------------------------------------------------
                         slack                                 27.564    

Slack (MET) :             27.564ns  (required time - arrival time)
  Source:                 frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_VGA_Dispay/position_inst/y_min_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock rise@40.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        11.855ns  (logic 1.520ns (12.821%)  route 10.335ns (87.179%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.296ns = ( 36.704 - 40.000 ) 
    Source Clock Delay      (SCD):    -3.776ns
    Clock Pessimism Removal (CPR):    -0.476ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           1.306     1.306    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -7.976 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -5.776    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -5.675 r  clock_inst/inst/clkout1_buf/O
                         net (fo=648, routed)         1.899    -3.776    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X80Y121        FDRE                                         r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y121        FDRE (Prop_fdre_C_Q)         0.456    -3.320 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=49, routed)          4.627     1.307    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X32Y80         LUT6 (Prop_lut6_I2_O)        0.124     1.431 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     1.431    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_6_n_0
    SLICE_X32Y80         MUXF7 (Prop_muxf7_I0_O)      0.241     1.672 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_3/O
                         net (fo=1, routed)           2.483     4.155    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_3_n_0
    SLICE_X54Y114        LUT5 (Prop_lut5_I4_O)        0.298     4.453 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=2, routed)           1.466     5.919    u_VGA_Dispay/position_inst/doutb[7]
    SLICE_X87Y118        LUT4 (Prop_lut4_I0_O)        0.124     6.043 f  u_VGA_Dispay/position_inst/x_min[9]_i_7/O
                         net (fo=1, routed)           0.263     6.306    u_VGA_Dispay/position_inst/x_min[9]_i_7_n_0
    SLICE_X87Y118        LUT5 (Prop_lut5_I4_O)        0.124     6.430 f  u_VGA_Dispay/position_inst/x_min[9]_i_3/O
                         net (fo=4, routed)           0.602     7.031    u_VGA_Dispay/position_inst/x_min[9]_i_3_n_0
    SLICE_X88Y119        LUT4 (Prop_lut4_I1_O)        0.153     7.184 r  u_VGA_Dispay/position_inst/y_min[9]_i_1/O
                         net (fo=10, routed)          0.895     8.079    u_VGA_Dispay/position_inst/y_min[9]_i_1_n_0
    SLICE_X91Y117        FDCE                                         r  u_VGA_Dispay/position_inst/y_min_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     40.000    40.000 r  
    H16                  IBUF                         0.000    40.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           1.181    41.181    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    32.835 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    34.842    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.933 r  clock_inst/inst/clkout1_buf/O
                         net (fo=648, routed)         1.771    36.704    u_VGA_Dispay/position_inst/clk_out1
    SLICE_X91Y117        FDCE                                         r  u_VGA_Dispay/position_inst/y_min_reg[2]/C
                         clock pessimism             -0.476    36.228    
                         clock uncertainty           -0.176    36.052    
    SLICE_X91Y117        FDCE (Setup_fdce_C_CE)      -0.408    35.644    u_VGA_Dispay/position_inst/y_min_reg[2]
  -------------------------------------------------------------------
                         required time                         35.644    
                         arrival time                          -8.079    
  -------------------------------------------------------------------
                         slack                                 27.564    

Slack (MET) :             27.564ns  (required time - arrival time)
  Source:                 frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_VGA_Dispay/position_inst/y_min_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock rise@40.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        11.855ns  (logic 1.520ns (12.821%)  route 10.335ns (87.179%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.296ns = ( 36.704 - 40.000 ) 
    Source Clock Delay      (SCD):    -3.776ns
    Clock Pessimism Removal (CPR):    -0.476ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           1.306     1.306    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -7.976 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -5.776    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -5.675 r  clock_inst/inst/clkout1_buf/O
                         net (fo=648, routed)         1.899    -3.776    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X80Y121        FDRE                                         r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y121        FDRE (Prop_fdre_C_Q)         0.456    -3.320 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=49, routed)          4.627     1.307    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X32Y80         LUT6 (Prop_lut6_I2_O)        0.124     1.431 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     1.431    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_6_n_0
    SLICE_X32Y80         MUXF7 (Prop_muxf7_I0_O)      0.241     1.672 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_3/O
                         net (fo=1, routed)           2.483     4.155    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_3_n_0
    SLICE_X54Y114        LUT5 (Prop_lut5_I4_O)        0.298     4.453 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=2, routed)           1.466     5.919    u_VGA_Dispay/position_inst/doutb[7]
    SLICE_X87Y118        LUT4 (Prop_lut4_I0_O)        0.124     6.043 f  u_VGA_Dispay/position_inst/x_min[9]_i_7/O
                         net (fo=1, routed)           0.263     6.306    u_VGA_Dispay/position_inst/x_min[9]_i_7_n_0
    SLICE_X87Y118        LUT5 (Prop_lut5_I4_O)        0.124     6.430 f  u_VGA_Dispay/position_inst/x_min[9]_i_3/O
                         net (fo=4, routed)           0.602     7.031    u_VGA_Dispay/position_inst/x_min[9]_i_3_n_0
    SLICE_X88Y119        LUT4 (Prop_lut4_I1_O)        0.153     7.184 r  u_VGA_Dispay/position_inst/y_min[9]_i_1/O
                         net (fo=10, routed)          0.895     8.079    u_VGA_Dispay/position_inst/y_min[9]_i_1_n_0
    SLICE_X91Y117        FDCE                                         r  u_VGA_Dispay/position_inst/y_min_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     40.000    40.000 r  
    H16                  IBUF                         0.000    40.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           1.181    41.181    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    32.835 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    34.842    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.933 r  clock_inst/inst/clkout1_buf/O
                         net (fo=648, routed)         1.771    36.704    u_VGA_Dispay/position_inst/clk_out1
    SLICE_X91Y117        FDCE                                         r  u_VGA_Dispay/position_inst/y_min_reg[6]/C
                         clock pessimism             -0.476    36.228    
                         clock uncertainty           -0.176    36.052    
    SLICE_X91Y117        FDCE (Setup_fdce_C_CE)      -0.408    35.644    u_VGA_Dispay/position_inst/y_min_reg[6]
  -------------------------------------------------------------------
                         required time                         35.644    
                         arrival time                          -8.079    
  -------------------------------------------------------------------
                         slack                                 27.564    

Slack (MET) :             27.564ns  (required time - arrival time)
  Source:                 frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_VGA_Dispay/position_inst/y_min_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock rise@40.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        11.855ns  (logic 1.520ns (12.821%)  route 10.335ns (87.179%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.296ns = ( 36.704 - 40.000 ) 
    Source Clock Delay      (SCD):    -3.776ns
    Clock Pessimism Removal (CPR):    -0.476ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           1.306     1.306    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -7.976 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -5.776    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -5.675 r  clock_inst/inst/clkout1_buf/O
                         net (fo=648, routed)         1.899    -3.776    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X80Y121        FDRE                                         r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y121        FDRE (Prop_fdre_C_Q)         0.456    -3.320 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=49, routed)          4.627     1.307    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X32Y80         LUT6 (Prop_lut6_I2_O)        0.124     1.431 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     1.431    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_6_n_0
    SLICE_X32Y80         MUXF7 (Prop_muxf7_I0_O)      0.241     1.672 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_3/O
                         net (fo=1, routed)           2.483     4.155    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_3_n_0
    SLICE_X54Y114        LUT5 (Prop_lut5_I4_O)        0.298     4.453 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=2, routed)           1.466     5.919    u_VGA_Dispay/position_inst/doutb[7]
    SLICE_X87Y118        LUT4 (Prop_lut4_I0_O)        0.124     6.043 f  u_VGA_Dispay/position_inst/x_min[9]_i_7/O
                         net (fo=1, routed)           0.263     6.306    u_VGA_Dispay/position_inst/x_min[9]_i_7_n_0
    SLICE_X87Y118        LUT5 (Prop_lut5_I4_O)        0.124     6.430 f  u_VGA_Dispay/position_inst/x_min[9]_i_3/O
                         net (fo=4, routed)           0.602     7.031    u_VGA_Dispay/position_inst/x_min[9]_i_3_n_0
    SLICE_X88Y119        LUT4 (Prop_lut4_I1_O)        0.153     7.184 r  u_VGA_Dispay/position_inst/y_min[9]_i_1/O
                         net (fo=10, routed)          0.895     8.079    u_VGA_Dispay/position_inst/y_min[9]_i_1_n_0
    SLICE_X91Y117        FDCE                                         r  u_VGA_Dispay/position_inst/y_min_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     40.000    40.000 r  
    H16                  IBUF                         0.000    40.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           1.181    41.181    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    32.835 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    34.842    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.933 r  clock_inst/inst/clkout1_buf/O
                         net (fo=648, routed)         1.771    36.704    u_VGA_Dispay/position_inst/clk_out1
    SLICE_X91Y117        FDCE                                         r  u_VGA_Dispay/position_inst/y_min_reg[9]/C
                         clock pessimism             -0.476    36.228    
                         clock uncertainty           -0.176    36.052    
    SLICE_X91Y117        FDCE (Setup_fdce_C_CE)      -0.408    35.644    u_VGA_Dispay/position_inst/y_min_reg[9]
  -------------------------------------------------------------------
                         required time                         35.644    
                         arrival time                          -8.079    
  -------------------------------------------------------------------
                         slack                                 27.564    

Slack (MET) :             27.858ns  (required time - arrival time)
  Source:                 frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_VGA_Dispay/position_inst/y_min_reg[4]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock rise@40.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        11.499ns  (logic 1.520ns (13.218%)  route 9.979ns (86.782%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.358ns = ( 36.642 - 40.000 ) 
    Source Clock Delay      (SCD):    -3.776ns
    Clock Pessimism Removal (CPR):    -0.476ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           1.306     1.306    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -7.976 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -5.776    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -5.675 r  clock_inst/inst/clkout1_buf/O
                         net (fo=648, routed)         1.899    -3.776    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X80Y121        FDRE                                         r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y121        FDRE (Prop_fdre_C_Q)         0.456    -3.320 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=49, routed)          4.627     1.307    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X32Y80         LUT6 (Prop_lut6_I2_O)        0.124     1.431 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     1.431    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_6_n_0
    SLICE_X32Y80         MUXF7 (Prop_muxf7_I0_O)      0.241     1.672 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_3/O
                         net (fo=1, routed)           2.483     4.155    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_3_n_0
    SLICE_X54Y114        LUT5 (Prop_lut5_I4_O)        0.298     4.453 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=2, routed)           1.466     5.919    u_VGA_Dispay/position_inst/doutb[7]
    SLICE_X87Y118        LUT4 (Prop_lut4_I0_O)        0.124     6.043 f  u_VGA_Dispay/position_inst/x_min[9]_i_7/O
                         net (fo=1, routed)           0.263     6.306    u_VGA_Dispay/position_inst/x_min[9]_i_7_n_0
    SLICE_X87Y118        LUT5 (Prop_lut5_I4_O)        0.124     6.430 f  u_VGA_Dispay/position_inst/x_min[9]_i_3/O
                         net (fo=4, routed)           0.602     7.031    u_VGA_Dispay/position_inst/x_min[9]_i_3_n_0
    SLICE_X88Y119        LUT4 (Prop_lut4_I1_O)        0.153     7.184 r  u_VGA_Dispay/position_inst/y_min[9]_i_1/O
                         net (fo=10, routed)          0.539     7.723    u_VGA_Dispay/position_inst/y_min[9]_i_1_n_0
    SLICE_X89Y119        FDPE                                         r  u_VGA_Dispay/position_inst/y_min_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     40.000    40.000 r  
    H16                  IBUF                         0.000    40.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           1.181    41.181    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    32.835 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    34.842    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.933 r  clock_inst/inst/clkout1_buf/O
                         net (fo=648, routed)         1.709    36.642    u_VGA_Dispay/position_inst/clk_out1
    SLICE_X89Y119        FDPE                                         r  u_VGA_Dispay/position_inst/y_min_reg[4]/C
                         clock pessimism             -0.476    36.166    
                         clock uncertainty           -0.176    35.990    
    SLICE_X89Y119        FDPE (Setup_fdpe_C_CE)      -0.408    35.582    u_VGA_Dispay/position_inst/y_min_reg[4]
  -------------------------------------------------------------------
                         required time                         35.582    
                         arrival time                          -7.723    
  -------------------------------------------------------------------
                         slack                                 27.858    

Slack (MET) :             27.858ns  (required time - arrival time)
  Source:                 frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_VGA_Dispay/position_inst/y_min_reg[8]/CE
                            (rising edge-triggered cell FDPE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock rise@40.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        11.499ns  (logic 1.520ns (13.218%)  route 9.979ns (86.782%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.358ns = ( 36.642 - 40.000 ) 
    Source Clock Delay      (SCD):    -3.776ns
    Clock Pessimism Removal (CPR):    -0.476ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           1.306     1.306    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -7.976 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -5.776    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -5.675 r  clock_inst/inst/clkout1_buf/O
                         net (fo=648, routed)         1.899    -3.776    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X80Y121        FDRE                                         r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y121        FDRE (Prop_fdre_C_Q)         0.456    -3.320 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=49, routed)          4.627     1.307    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X32Y80         LUT6 (Prop_lut6_I2_O)        0.124     1.431 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     1.431    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_6_n_0
    SLICE_X32Y80         MUXF7 (Prop_muxf7_I0_O)      0.241     1.672 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_3/O
                         net (fo=1, routed)           2.483     4.155    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_3_n_0
    SLICE_X54Y114        LUT5 (Prop_lut5_I4_O)        0.298     4.453 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=2, routed)           1.466     5.919    u_VGA_Dispay/position_inst/doutb[7]
    SLICE_X87Y118        LUT4 (Prop_lut4_I0_O)        0.124     6.043 f  u_VGA_Dispay/position_inst/x_min[9]_i_7/O
                         net (fo=1, routed)           0.263     6.306    u_VGA_Dispay/position_inst/x_min[9]_i_7_n_0
    SLICE_X87Y118        LUT5 (Prop_lut5_I4_O)        0.124     6.430 f  u_VGA_Dispay/position_inst/x_min[9]_i_3/O
                         net (fo=4, routed)           0.602     7.031    u_VGA_Dispay/position_inst/x_min[9]_i_3_n_0
    SLICE_X88Y119        LUT4 (Prop_lut4_I1_O)        0.153     7.184 r  u_VGA_Dispay/position_inst/y_min[9]_i_1/O
                         net (fo=10, routed)          0.539     7.723    u_VGA_Dispay/position_inst/y_min[9]_i_1_n_0
    SLICE_X89Y119        FDPE                                         r  u_VGA_Dispay/position_inst/y_min_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     40.000    40.000 r  
    H16                  IBUF                         0.000    40.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           1.181    41.181    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    32.835 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    34.842    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.933 r  clock_inst/inst/clkout1_buf/O
                         net (fo=648, routed)         1.709    36.642    u_VGA_Dispay/position_inst/clk_out1
    SLICE_X89Y119        FDPE                                         r  u_VGA_Dispay/position_inst/y_min_reg[8]/C
                         clock pessimism             -0.476    36.166    
                         clock uncertainty           -0.176    35.990    
    SLICE_X89Y119        FDPE (Setup_fdpe_C_CE)      -0.408    35.582    u_VGA_Dispay/position_inst/y_min_reg[8]
  -------------------------------------------------------------------
                         required time                         35.582    
                         arrival time                          -7.723    
  -------------------------------------------------------------------
                         slack                                 27.858    

Slack (MET) :             27.890ns  (required time - arrival time)
  Source:                 frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_VGA_Dispay/position_inst/y_min_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clock rise@40.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        11.471ns  (logic 1.520ns (13.251%)  route 9.951ns (86.749%))
  Logic Levels:           6  (LUT4=2 LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.355ns = ( 36.645 - 40.000 ) 
    Source Clock Delay      (SCD):    -3.776ns
    Clock Pessimism Removal (CPR):    -0.476ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.345ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           1.306     1.306    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.282    -7.976 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.200    -5.776    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -5.675 r  clock_inst/inst/clkout1_buf/O
                         net (fo=648, routed)         1.899    -3.776    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X80Y121        FDRE                                         r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y121        FDRE (Prop_fdre_C_Q)         0.456    -3.320 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=49, routed)          4.627     1.307    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe_d1[1]
    SLICE_X32Y80         LUT6 (Prop_lut6_I2_O)        0.124     1.431 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_6/O
                         net (fo=1, routed)           0.000     1.431    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_6_n_0
    SLICE_X32Y80         MUXF7 (Prop_muxf7_I0_O)      0.241     1.672 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_3/O
                         net (fo=1, routed)           2.483     4.155    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0_i_3_n_0
    SLICE_X54Y114        LUT5 (Prop_lut5_I4_O)        0.298     4.453 r  frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0/O
                         net (fo=2, routed)           1.466     5.919    u_VGA_Dispay/position_inst/doutb[7]
    SLICE_X87Y118        LUT4 (Prop_lut4_I0_O)        0.124     6.043 f  u_VGA_Dispay/position_inst/x_min[9]_i_7/O
                         net (fo=1, routed)           0.263     6.306    u_VGA_Dispay/position_inst/x_min[9]_i_7_n_0
    SLICE_X87Y118        LUT5 (Prop_lut5_I4_O)        0.124     6.430 f  u_VGA_Dispay/position_inst/x_min[9]_i_3/O
                         net (fo=4, routed)           0.602     7.031    u_VGA_Dispay/position_inst/x_min[9]_i_3_n_0
    SLICE_X88Y119        LUT4 (Prop_lut4_I1_O)        0.153     7.184 r  u_VGA_Dispay/position_inst/y_min[9]_i_1/O
                         net (fo=10, routed)          0.511     7.695    u_VGA_Dispay/position_inst/y_min[9]_i_1_n_0
    SLICE_X89Y117        FDCE                                         r  u_VGA_Dispay/position_inst/y_min_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                     40.000    40.000 r  
    H16                  IBUF                         0.000    40.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           1.181    41.181    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.346    32.835 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.007    34.842    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    34.933 r  clock_inst/inst/clkout1_buf/O
                         net (fo=648, routed)         1.712    36.645    u_VGA_Dispay/position_inst/clk_out1
    SLICE_X89Y117        FDCE                                         r  u_VGA_Dispay/position_inst/y_min_reg[0]/C
                         clock pessimism             -0.476    36.169    
                         clock uncertainty           -0.176    35.993    
    SLICE_X89Y117        FDCE (Setup_fdce_C_CE)      -0.408    35.585    u_VGA_Dispay/position_inst/y_min_reg[0]
  -------------------------------------------------------------------
                         required time                         35.585    
                         arrival time                          -7.695    
  -------------------------------------------------------------------
                         slack                                 27.890    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 u_VGA_Dispay/position_inst/y_max_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_VGA_Dispay/position_inst/y_max_f_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.141ns (68.017%)  route 0.066ns (31.983%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.670ns
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -2.135 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.424    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.398 r  clock_inst/inst/clkout1_buf/O
                         net (fo=648, routed)         0.683    -0.715    u_VGA_Dispay/position_inst/clk_out1
    SLICE_X91Y116        FDCE                                         r  u_VGA_Dispay/position_inst/y_max_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y116        FDCE (Prop_fdce_C_Q)         0.141    -0.574 r  u_VGA_Dispay/position_inst/y_max_reg[4]/Q
                         net (fo=3, routed)           0.066    -0.507    u_VGA_Dispay/position_inst/y_max[4]
    SLICE_X90Y116        FDCE                                         r  u_VGA_Dispay/position_inst/y_max_f_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           0.481     0.481    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  clock_inst/inst/clkout1_buf/O
                         net (fo=648, routed)         0.955    -0.670    u_VGA_Dispay/position_inst/clk_out1
    SLICE_X90Y116        FDCE                                         r  u_VGA_Dispay/position_inst/y_max_f_reg[4]/C
                         clock pessimism             -0.032    -0.702    
    SLICE_X90Y116        FDCE (Hold_fdce_C_D)         0.076    -0.626    u_VGA_Dispay/position_inst/y_max_f_reg[4]
  -------------------------------------------------------------------
                         required time                          0.626    
                         arrival time                          -0.507    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_VGA_Dispay/x_sum_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_VGA_Dispay/x_center_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.691ns
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.045ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -2.135 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.424    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.398 r  clock_inst/inst/clkout1_buf/O
                         net (fo=648, routed)         0.662    -0.736    u_VGA_Dispay/clk_out1
    SLICE_X85Y112        FDCE                                         r  u_VGA_Dispay/x_sum_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y112        FDCE (Prop_fdce_C_Q)         0.141    -0.595 r  u_VGA_Dispay/x_sum_reg[10]/Q
                         net (fo=1, routed)           0.056    -0.539    u_VGA_Dispay/p_0_in_0[9]
    SLICE_X85Y112        FDCE                                         r  u_VGA_Dispay/x_center_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           0.481     0.481    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  clock_inst/inst/clkout1_buf/O
                         net (fo=648, routed)         0.934    -0.691    u_VGA_Dispay/clk_out1
    SLICE_X85Y112        FDCE                                         r  u_VGA_Dispay/x_center_reg[9]/C
                         clock pessimism             -0.045    -0.736    
    SLICE_X85Y112        FDCE (Hold_fdce_C_D)         0.076    -0.660    u_VGA_Dispay/x_center_reg[9]
  -------------------------------------------------------------------
                         required time                          0.660    
                         arrival time                          -0.539    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 rgb_to_hdmi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb_to_hdmi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.643ns
    Source Clock Delay      (SCD):    -0.690ns
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -2.135 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.424    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.398 r  clock_inst/inst/clkout1_buf/O
                         net (fo=648, routed)         0.708    -0.690    rgb_to_hdmi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y128       FDPE                                         r  rgb_to_hdmi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y128       FDPE (Prop_fdpe_C_Q)         0.141    -0.549 r  rgb_to_hdmi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.493    rgb_to_hdmi/U0/LockLostReset/SyncAsyncx/oSyncStages[0]
    SLICE_X113Y128       FDPE                                         r  rgb_to_hdmi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           0.481     0.481    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  clock_inst/inst/clkout1_buf/O
                         net (fo=648, routed)         0.982    -0.643    rgb_to_hdmi/U0/LockLostReset/SyncAsyncx/PixelClk
    SLICE_X113Y128       FDPE                                         r  rgb_to_hdmi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.047    -0.690    
    SLICE_X113Y128       FDPE (Hold_fdpe_C_D)         0.075    -0.615    rgb_to_hdmi/U0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.615    
                         arrival time                          -0.493    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_VGA_Dispay/x_sum_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_VGA_Dispay/x_center_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.691ns
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.045ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -2.135 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.424    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.398 r  clock_inst/inst/clkout1_buf/O
                         net (fo=648, routed)         0.662    -0.736    u_VGA_Dispay/clk_out1
    SLICE_X85Y112        FDCE                                         r  u_VGA_Dispay/x_sum_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y112        FDCE (Prop_fdce_C_Q)         0.141    -0.595 r  u_VGA_Dispay/x_sum_reg[8]/Q
                         net (fo=1, routed)           0.056    -0.539    u_VGA_Dispay/p_0_in_0[7]
    SLICE_X85Y112        FDCE                                         r  u_VGA_Dispay/x_center_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           0.481     0.481    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  clock_inst/inst/clkout1_buf/O
                         net (fo=648, routed)         0.934    -0.691    u_VGA_Dispay/clk_out1
    SLICE_X85Y112        FDCE                                         r  u_VGA_Dispay/x_center_reg[7]/C
                         clock pessimism             -0.045    -0.736    
    SLICE_X85Y112        FDCE (Hold_fdce_C_D)         0.075    -0.661    u_VGA_Dispay/x_center_reg[7]
  -------------------------------------------------------------------
                         required time                          0.661    
                         arrival time                          -0.539    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_VGA_Dispay/y_sub_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_VGA_Dispay/y_scaling_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.670ns
    Source Clock Delay      (SCD):    -0.715ns
    Clock Pessimism Removal (CPR):    0.045ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -2.135 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.424    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.398 r  clock_inst/inst/clkout1_buf/O
                         net (fo=648, routed)         0.683    -0.715    u_VGA_Dispay/clk_out1
    SLICE_X93Y116        FDCE                                         r  u_VGA_Dispay/y_sub_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y116        FDCE (Prop_fdce_C_Q)         0.141    -0.574 r  u_VGA_Dispay/y_sub_reg[4]/Q
                         net (fo=1, routed)           0.056    -0.518    u_VGA_Dispay/y_sub[4]
    SLICE_X93Y116        FDCE                                         r  u_VGA_Dispay/y_scaling_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           0.481     0.481    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  clock_inst/inst/clkout1_buf/O
                         net (fo=648, routed)         0.955    -0.670    u_VGA_Dispay/clk_out1
    SLICE_X93Y116        FDCE                                         r  u_VGA_Dispay/y_scaling_reg[2]/C
                         clock pessimism             -0.045    -0.715    
    SLICE_X93Y116        FDCE (Hold_fdce_C_D)         0.075    -0.640    u_VGA_Dispay/y_scaling_reg[2]
  -------------------------------------------------------------------
                         required time                          0.640    
                         arrival time                          -0.518    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 IIC/LUT_INDEX_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            IIC/mI2C_WR_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.187ns (44.980%)  route 0.229ns (55.020%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.746ns
    Source Clock Delay      (SCD):    -0.707ns
    Clock Pessimism Removal (CPR):    -0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -2.135 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.424    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.398 r  clock_inst/inst/clkout1_buf/O
                         net (fo=648, routed)         0.691    -0.707    IIC/clk_out1
    SLICE_X103Y101       FDRE                                         r  IIC/LUT_INDEX_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y101       FDRE (Prop_fdre_C_Q)         0.141    -0.566 r  IIC/LUT_INDEX_reg[1]/Q
                         net (fo=8, routed)           0.229    -0.337    IIC/LUT_INDEX_reg_n_0_[1]
    SLICE_X103Y99        LUT5 (Prop_lut5_I4_O)        0.046    -0.291 r  IIC/mI2C_WR_i_1/O
                         net (fo=1, routed)           0.000    -0.291    IIC/mI2C_WR0_out
    SLICE_X103Y99        FDRE                                         r  IIC/mI2C_WR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           0.481     0.481    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  clock_inst/inst/clkout1_buf/O
                         net (fo=648, routed)         0.879    -0.746    IIC/clk_out1
    SLICE_X103Y99        FDRE                                         r  IIC/mI2C_WR_reg/C
                         clock pessimism              0.222    -0.524    
    SLICE_X103Y99        FDRE (Hold_fdre_C_D)         0.107    -0.417    IIC/mI2C_WR_reg
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 u_VGA_Dispay/x_sum_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_VGA_Dispay/x_center_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.691ns
    Source Clock Delay      (SCD):    -0.736ns
    Clock Pessimism Removal (CPR):    0.045ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -2.135 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.424    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.398 r  clock_inst/inst/clkout1_buf/O
                         net (fo=648, routed)         0.662    -0.736    u_VGA_Dispay/clk_out1
    SLICE_X85Y112        FDCE                                         r  u_VGA_Dispay/x_sum_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y112        FDCE (Prop_fdce_C_Q)         0.141    -0.595 r  u_VGA_Dispay/x_sum_reg[9]/Q
                         net (fo=1, routed)           0.056    -0.539    u_VGA_Dispay/p_0_in_0[8]
    SLICE_X85Y112        FDCE                                         r  u_VGA_Dispay/x_center_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           0.481     0.481    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  clock_inst/inst/clkout1_buf/O
                         net (fo=648, routed)         0.934    -0.691    u_VGA_Dispay/clk_out1
    SLICE_X85Y112        FDCE                                         r  u_VGA_Dispay/x_center_reg[8]/C
                         clock pessimism             -0.045    -0.736    
    SLICE_X85Y112        FDCE (Hold_fdce_C_D)         0.071    -0.665    u_VGA_Dispay/x_center_reg[8]
  -------------------------------------------------------------------
                         required time                          0.665    
                         arrival time                          -0.539    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 u_VGA_Dispay/u_scoreboard/u_bin_dec/shift_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_VGA_Dispay/u_scoreboard/u_bin_dec/shift_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.186ns (76.078%)  route 0.058ns (23.922%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.694ns
    Source Clock Delay      (SCD):    -0.738ns
    Clock Pessimism Removal (CPR):    0.031ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -2.135 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.424    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.398 r  clock_inst/inst/clkout1_buf/O
                         net (fo=648, routed)         0.660    -0.738    u_VGA_Dispay/u_scoreboard/u_bin_dec/clk_out1
    SLICE_X81Y133        FDCE                                         r  u_VGA_Dispay/u_scoreboard/u_bin_dec/shift_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y133        FDCE (Prop_fdce_C_Q)         0.141    -0.597 r  u_VGA_Dispay/u_scoreboard/u_bin_dec/shift_reg_reg[3]/Q
                         net (fo=1, routed)           0.058    -0.538    u_VGA_Dispay/u_scoreboard/u_bin_dec/shift_reg_reg_n_0_[3]
    SLICE_X80Y133        LUT6 (Prop_lut6_I5_O)        0.045    -0.493 r  u_VGA_Dispay/u_scoreboard/u_bin_dec/shift_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.493    u_VGA_Dispay/u_scoreboard/u_bin_dec/p_1_in[4]
    SLICE_X80Y133        FDCE                                         r  u_VGA_Dispay/u_scoreboard/u_bin_dec/shift_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           0.481     0.481    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  clock_inst/inst/clkout1_buf/O
                         net (fo=648, routed)         0.931    -0.694    u_VGA_Dispay/u_scoreboard/u_bin_dec/clk_out1
    SLICE_X80Y133        FDCE                                         r  u_VGA_Dispay/u_scoreboard/u_bin_dec/shift_reg_reg[4]/C
                         clock pessimism             -0.031    -0.725    
    SLICE_X80Y133        FDCE (Hold_fdce_C_D)         0.091    -0.634    u_VGA_Dispay/u_scoreboard/u_bin_dec/shift_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.634    
                         arrival time                          -0.493    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 u_VGA_Dispay/u_application/y_g_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_VGA_Dispay/u_application/y_g_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.488%)  route 0.090ns (32.512%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.667ns
    Source Clock Delay      (SCD):    -0.713ns
    Clock Pessimism Removal (CPR):    0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -2.135 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.424    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.398 r  clock_inst/inst/clkout1_buf/O
                         net (fo=648, routed)         0.685    -0.713    u_VGA_Dispay/u_application/clk_out1
    SLICE_X97Y114        FDCE                                         r  u_VGA_Dispay/u_application/y_g_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y114        FDCE (Prop_fdce_C_Q)         0.141    -0.572 r  u_VGA_Dispay/u_application/y_g_reg[5]/Q
                         net (fo=32, routed)          0.090    -0.482    u_VGA_Dispay/u_application/y_g_reg[5]
    SLICE_X96Y114        LUT6 (Prop_lut6_I3_O)        0.045    -0.437 r  u_VGA_Dispay/u_application/y_g[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.437    u_VGA_Dispay/u_application/p_0_in__0[1]
    SLICE_X96Y114        FDPE                                         r  u_VGA_Dispay/u_application/y_g_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           0.481     0.481    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  clock_inst/inst/clkout1_buf/O
                         net (fo=648, routed)         0.958    -0.667    u_VGA_Dispay/u_application/clk_out1
    SLICE_X96Y114        FDPE                                         r  u_VGA_Dispay/u_application/y_g_reg[1]/C
                         clock pessimism             -0.033    -0.700    
    SLICE_X96Y114        FDPE (Hold_fdpe_C_D)         0.121    -0.579    u_VGA_Dispay/u_application/y_g_reg[1]
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                          -0.437    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 u_VGA_Dispay/x_sub_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            u_VGA_Dispay/x_scaling_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clock  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clock rise@0.000ns - clk_out1_clock rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.691ns
    Source Clock Delay      (SCD):    -0.737ns
    Clock Pessimism Removal (CPR):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           0.440     0.440    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -2.135 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.424    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.398 r  clock_inst/inst/clkout1_buf/O
                         net (fo=648, routed)         0.661    -0.737    u_VGA_Dispay/clk_out1
    SLICE_X86Y113        FDCE                                         r  u_VGA_Dispay/x_sub_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y113        FDCE (Prop_fdce_C_Q)         0.164    -0.573 r  u_VGA_Dispay/x_sub_reg[6]/Q
                         net (fo=1, routed)           0.056    -0.517    u_VGA_Dispay/x_sub[6]
    SLICE_X86Y113        FDCE                                         r  u_VGA_Dispay/x_scaling_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clock rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  clk_125M_IBUF_inst/O
                         net (fo=9, routed)           0.481     0.481    clock_inst/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -2.422 r  clock_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.654    clock_inst/inst/clk_out1_clock
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.625 r  clock_inst/inst/clkout1_buf/O
                         net (fo=648, routed)         0.934    -0.691    u_VGA_Dispay/clk_out1
    SLICE_X86Y113        FDCE                                         r  u_VGA_Dispay/x_scaling_reg[4]/C
                         clock pessimism             -0.046    -0.737    
    SLICE_X86Y113        FDCE (Hold_fdce_C_D)         0.064    -0.673    u_VGA_Dispay/x_scaling_reg[4]
  -------------------------------------------------------------------
                         required time                          0.673    
                         arrival time                          -0.517    
  -------------------------------------------------------------------
                         slack                                  0.156    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clock
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clock_inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X4Y17    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X4Y19    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X5Y23    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X4Y23    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X4Y18    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X4Y20    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y18    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X5Y20    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y19    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X5Y21    frame_buffer_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  clock_inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y98   IIC/mI2C_CLK_DIV_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y98   IIC/mI2C_CLK_DIV_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y97   IIC/mI2C_CLK_DIV_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y97   IIC/mI2C_CLK_DIV_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y97   IIC/mI2C_CLK_DIV_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y98   IIC/mI2C_CLK_DIV_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X80Y119   u_VGA_Dispay/address_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X80Y119   u_VGA_Dispay/address_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X80Y119   u_VGA_Dispay/address_reg[14]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X80Y119   u_VGA_Dispay/address_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y98   IIC/mI2C_CLK_DIV_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y98   IIC/mI2C_CLK_DIV_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y97   IIC/mI2C_CLK_DIV_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y97   IIC/mI2C_CLK_DIV_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y97   IIC/mI2C_CLK_DIV_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X110Y98   IIC/mI2C_CLK_DIV_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X106Y116  rgb_to_hdmi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X106Y116  rgb_to_hdmi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X106Y116  rgb_to_hdmi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X107Y116  rgb_to_hdmi/U0/DataEncoders[2].DataEncoder/pDataOut_1_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clock
  To Clock:  clkfbout_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clock
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clock_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17  clock_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  clock_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y2  clock_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X1Y2  clock_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y2  clock_inst/inst/plle2_adv_inst/CLKFBOUT



