95|100|Public
40|$|Abstract—This paper {{presents}} {{a method to}} optimize <b>gate</b> <b>resistance</b> of low side MOSFET in terms of damping phase node ringing for high efficiency synchronous buck converter. This method analyzes damping effect of low side <b>gate</b> <b>resistance</b> in the network of parasitic capacitances of MOSFET die and parasitic inductances of MOSFET package. Optimization equations for low side <b>gate</b> <b>resistance</b> are derived based on parasitic inductances and capacitances. Experiment proves the validity of this optimization design for low side <b>gate</b> <b>resistance.</b> I...|$|E
40|$|A physics-based {{effective}} <b>gate</b> <b>resistance</b> model {{representing the}} non-quasi-static (NQS) effect and the distributed gate electrode resistance is proposed for accurately predicting the RF performance of CMOS devices. The {{accuracy of the}} model is validated with 2 -D simulations and experimental data. In addition, {{the effect of the}} <b>gate</b> <b>resistance</b> on the device noise behavior has been studied with measured data. The result shows that an accurate <b>gate</b> <b>resistance</b> model is essential for the noise modeling...|$|E
40|$|Abstract—This letter {{studies the}} effects of {{geometrical}} parameters (fin spacing, fin height and polysilicon thickness) on the <b>gate</b> <b>resistance</b> of multifin MOS devices. An effective lumped resistance model derived from distributed RC network is formulated and verified using a two-dimensional simulator. Based on the model, a design guideline for the fin spacing to minimize the <b>gate</b> <b>resistance</b> and RC delay is provided to design multifin MOS devices for high frequency applications. Index Terms—FinFET, <b>gate</b> <b>resistance,</b> radio frequency (RF), delay...|$|E
40|$|A {{model is}} {{proposed}} {{to account for}} the high-frequency characteristics of double-gate (DG) MOSFETs. Parasitic gate capacitances and <b>gate</b> <b>resistances,</b> associated with the geometry of DG MOSFETs, are investigated in detail. The model is verified by physical device simulation. Furthermore, the behavior of devices in the RF domain, including frequency responses and high-frequency noise performance, are predicted. © 2006 IEEE...|$|R
40|$|Abstract. The {{influences}} of internally unbalanced switching {{behavior on the}} switching characteristics and RBSOA were investigated in order to realize a large-size SiC-MOSFET. Specially designed small-size MOSFETs in which the unbalanced behavior is enhanced by adjusting the geometrical gate structures were fabricated, and their switching characteristics were evaluated. It {{was found that the}} same switching characteristics can be obtained by regarding them as MOSFETs with high inner <b>gate</b> <b>resistances.</b> A 1 -cm 2 SiC-MOSFET was fabricated, and high dV/dt switching and high turn-off endurance were demonstrated...|$|R
40|$|We present {{electrical}} data of silicon single electron devices fabricated with CMOS techniques and protocols. The easily tuned devices show clean Coulomb diamonds at T = 30 mK and charge offset drift of 0. 01 e over eight days. In addition, the devices exhibit robust transistor characteristics including uniformity within about 0. 5 V in the threshold voltage, <b>gate</b> <b>resistances</b> greater than 10 GΩ, and immunity to dielectric breakdown in electric fields {{as high as}} 4 MV/cm. These results highlight the benefits in device performance of a fully CMOS process for single electron device fabrication. Comment: 7 pages, 7 figure...|$|R
40|$|This paper {{studies the}} geometry-dependent {{parasitic}} components in multi-fin FinFETs. Compared with conventional planar MOSFETs, the <b>gate</b> <b>resistance</b> has a stronger dependence on device geometry. Parasitic fringing capacitance and overlap capacitance are physically modeled as functions of gate geometry parameters using a conformal mapping method. Also, a physical model {{is presented to}} account for the <b>gate</b> <b>resistance</b> and parasitic capacitive couplings between Source/Drain (S/D) fins and gates...|$|E
40|$|International audienceTwo extreme {{configurations}} under {{short circuit}} conditions {{leading to the}} punch through Trench IGBT failure under {{the effect of the}} temperature and the <b>gate</b> <b>resistance</b> have been studied. By analyzing internal physical parameters, it was highlighted that the elevation of the temperature causes an acceleration of the failure which is due to a thermal runaway phenomenon, whereas the influence of the <b>gate</b> <b>resistance</b> on the failure evolution is minimal...|$|E
40|$|This letter {{studies the}} effects of {{geometrical}} parameters (fin spacing, fin height and polysilicon thickness) on the <b>gate</b> <b>resistance</b> of multifin MOS devices. An effective lumped resistance model derived from distributed RC network is formulated and verified using a two-dimensional simulator. Based on the model, a design guideline for the fin spacing to minimize the <b>gate</b> <b>resistance</b> and RC delay is provided to design multifin MOS devices for high frequency applications...|$|E
40|$|The {{microwave}} performance {{potential of}} Si/SiGe pseudomorphic MODFETs are studied, {{in comparison to}} {{state of the art}} InGaAs pseudomorphic HEMTs. Both devices have equivalent structures corresponding to a physical HEMT used for calibration. We use an RF analysis technique based on transient Monte Carlo simulations to estimate the intrinsic noise figures, the RF figures of merit fT and fmax, and the effect of contact and <b>gate</b> <b>resistances.</b> Both devices exhibit velocity overshoot below the gate region. It is shown that the difference in noise figures and fT values can be mainly attributed to differences in device channel velocity, fmax exhibits a strong dependence on device contact resistance, eroding some of the performance advantage of the pseudomorphic HEMT...|$|R
40|$|Abstract- In this paper, the {{performance}} of a self-powered unipolar gate driver supply circuit for power devices is studied, with the aim of analyzing the viability of using such circuits in high voltage applications with discrete components. A simplified model of the circuit, capturing the essential features, is proposed, from which practical design guidelines are provided to optimize the overall circuit performance. These design guidelines allow a proper component selection that can result in significant improvements in the circuit performance. Experimental results of typical parameters characterizing the turn-on and turn-off transients, including the turn-on and turn-off energy loss, are provided {{for a wide range of}} current values and different <b>gate</b> <b>resistances.</b> The results are compared to those obtained using a conventional gate driver power supply. I...|$|R
60|$|After ten days' delay, the Vendeans {{commenced}} their march {{towards the}} coast. The battle at Vihiers was fought on the twenty-seventh. By the sixth of November they had captured {{the towns of}} Ernee and de Fougeres, defeating at the latter place three battalions. Dol was next captured. Mayenne opened its <b>gates</b> without <b>resistance.</b>|$|R
40|$|A {{method to}} extract the MOSFET’s <b>gate</b> <b>resistance</b> {{directly}} from S-parameter measurements is presented and demonstrated on an advanced 0. 18 µm CMOS technology. Unlike previously reported methods, the one proposed here facilitates the extraction of the <b>gate</b> <b>resistance</b> when the distributed effect of the intrinsic channel resistance is taken into account. Measurements performed on transistors with different geometries are used to show the good agreement between extracted values and those calculated from transmission line theory. 1...|$|E
40|$|Abstract—This paper {{analyzes}} the geometry-dependent parasitic components in multifin double-gate fin field-effect transistors (FinFETs). Parasitic fringing capacitance and overlap capacitance are physically modeled as functions of gate geometry parameters using a conformal mapping method. Also, a physical <b>gate</b> <b>resistance</b> model is presented, combined with parasitic capacitive couplings between source/drain fins and gates. The effects of geometrical parameters on FinFET design under different device configurations are thoroughly studied. Index Terms—Cutoff frequency, double gate (DG), fin field– effect transistor (FinFET), <b>gate</b> <b>resistance,</b> maximum oscillation frequency, radio frequency (RF), resistance–capacitance (RC) delay. I...|$|E
40|$|Abstract — <b>Gate</b> <b>{{resistance}},</b> {{middle of}} line resistance, and {{back end of}} line resistance in modern metal-gate CMOS increase drastically as {{the dimensions of the}} gates, interconnects and vias scale down close to or below the bulk electron mean free paths (MFPs) of the metal materials. These resistances, especially the <b>gate</b> <b>resistance,</b> impose more and more significant RC delay to CMOS circuits and become significant concerns in sub- 22 -nm CMOS. In order to optimize the metal-gate materials and structures for low resistance, accurate metal resistance model is needed. In this letter, we propose an analytical metal resistance model applicable for metal wires and films even with sub-MFP sizes. Our model includes scattering effects from surfaces, interfaces, and grain boundaries, and has been success-fully verified on W metal gates with the feature sizes ranging from 20 to 70 nm. Index Terms — Metal resistance, <b>gate</b> <b>resistance,</b> analytical model, metal gate, scattering, CMOS...|$|E
40|$|This paper {{presents}} {{an analysis of}} the turn ON transient for SiC power MOSFETs and defines a Temperature Sensitive Electrical Parameter (TSEP) which is suitable for condition monitoring. The drain current switching rate dIDS/dt and its temperature dependency have been measured and analysed for commercially available 1. 2 kV/ 10 A, 1. 2 kV/ 24 A and 1. 2 kV/ 42 A SiC MOSFETs from Wolfspeed showing that at lower switching speeds, i. e. using high <b>gate</b> <b>resistances,</b> it can be a suitable TSEP for condition monitoring. The impact of temperature on the switching speed indicates that the current switching rate is a more effective TSEP for higher current rated devices and the evaluation of the switching losses suggests that the sacrifice in switching speed for enabling the ability of estimating the junction temperature is not a major trade-off...|$|R
60|$|Finally, Charles gave way, and {{the allies}} marched towards Madrid. The main {{portion of the}} army halted at Alcala, a day's march from the capital, and General Stanhope marched on with his {{division}} to Madrid, which opened its <b>gates</b> without <b>resistance,</b> Philip having retired with his army. Charles entered {{the city on the}} 28th of September, 1710.|$|R
40|$|A {{comprehensive}} RF analysis technique {{based on}} ensemble Monte Carlo (EMC) simulation of compound FET's with realistic device geometry is presented. Y-parameters are obtained through Fourier {{transformation of the}} EMC transients in response to small changes in the terminal voltages. The terminal currents are statistically enhanced and filtered to allow for reliable y-parameters extraction. Improved analytic procedure for extracting the intrinsic device small-signal circuit components is described. As a result, stable y-parameters and reliable circuit components can he extracted for {{the whole range of}} device operation voltages. Parasitic components like contact and <b>gate</b> <b>resistances</b> are included in the y-parameters at a post processing stage to facilitate the forecast of the performance figures of merit of real devices. The developed RF technique has been applied in the EMC simulation of pseudomorphic HEMT's (pHEMT's) fabricated at the Glasgow Nanoelectronics Research Center. Good agreement has been achieved between the simulated and measured small-signal circuit components and performance figures of meri...|$|R
40|$|Experimental results {{agree with}} the {{assumption}} that the current density along the gate decreases linearly, which is valid for the low gate metalization sheet resistances commonly used. The d. c. potential distributions along gates of different length, width and metalization, of GaAs MESFETs have been probed, using a fine whisker probe, with the gate Schottky diode under forward bias conditions. A linear decrease of the current density along a gate has been verified, leading to a variation of the voltage along the gate of the form x(1 -x). It was found, that only below a gate length of approx. 1 mym the <b>gate</b> <b>resistance</b> determined by the Schottky diode forward bias method corresponds to the d. c. <b>gate</b> <b>resistance...</b>|$|E
40|$|This paper evaluates {{robustness}} {{and performances}} of {{two types of}} 1. 2 kV SiC MOSFETs in order to investigate these power devices for medium power aeronautics applications. The first part focuses on switching performances with effects of <b>gate</b> <b>resistance</b> and load current level. The second part focuses on robustness results showing {{the weakness of the}} gate under short-circuit test...|$|E
40|$|An {{analytical}} {{evaluation of the}} distribution of the current density both along the gate finger and perpendicular to the metal/semiconductor interface in MESFET transistors is reported for forward-biased gate junctions. Examples are given for two gate resistances per unit length to evidence the current crowding effect which appears near the gate pad on increasing the <b>gate</b> <b>resistance...</b>|$|E
40|$|Abstract [...] Research on {{silicon carbide}} (SiC) power {{electronics}} has shown their advantages in high temperature and high efficiency applications. This paper presents a SiC JFET based, 200 °C, 50 kW three-phase inverter module and evaluates its electrical performance. With 1200 V, 100 A {{rating of the}} module, each switching element is composed of four paralleled SiC JFETs (1200 V/ 25 A each) and two anti-parallel SiC Shottky Barrier Diodes (SBDs). The substrate layout inside the module is designed to reduce package parasitics. Then, experimental static characteristics of the module are obtained {{over a wide range}} of temperature, and low on-state resistance is shown up to 200 °C. A gate driver, with different turn-on, turn-off <b>gate</b> <b>resistances</b> and RCD network, is designed to optimize the switching performances. The module is verified to have low power loss, fast switching characteristics at 650 V dc bus voltage, 60 A drain current, in both simulation and experiments. Finally, switching time and losses, obtained from simulation and experiment, are compared...|$|R
40|$|The {{temperature}} and dV/dt dependence of false turn-ON has been analyzed for Silicon Carbide (SiC) Unipolar and Silicon Bipolar transistors, with switching rates varied by the <b>gate</b> <b>resistances</b> while temperature is varied by a hot plate {{connected to power}} modules. Self-heating is also investigated by measuring the temperature rise of the modules at high switching frequencies (8 kHz). This has resulted in continuous false turn-on occurrence in the device which has increased the device junction temperature significantly due to the repetitive shoot-through energy. Temperature rises of up to 150 °C within {{just a few minutes}} have been observed as a result of repetitive shoot-through currents at high frequencies. To understand the impact of different mitigation techniques, the temperature rise is also observed after applying the corrections. It is seen that using the correction methods in the devices reduces the temperature rise significantly and therefore is vital for the applications of both Silicon and SiC devices...|$|R
60|$|The king now {{broke up}} his camp near Wurtzburg, and leaving a {{garrison}} {{in the castle}} of Marienburg and appointing Marshal Horn to hold Franconia with 8000 men, he marched against Frankfort-on-the-Maine, his troops capturing all the towns and castles on the way, levying contributions, and collecting great booty. Frankfort opened its <b>gates</b> without <b>resistance,</b> and {{for a short time}} the army had rest in pleasant quarters.|$|R
40|$|International audienceThis paper evaluates {{robustness}} {{and performances}} of {{two types of}} 1. 2 kV SiC MOSFETs in order to investigate these power devices for medium power aeronautics applications. The first part focuses on switching performances with effects of <b>gate</b> <b>resistance</b> and load current level. The second part focuses on robustness results showing {{the weakness of the}} gate under short-circuit test...|$|E
40|$|This paper {{presents}} characterization and simulation {{studies on}} the RF performance of the Gamma (Gamma) gate MOSFETs. The Gamma-gate MOSFET offers the advantage of reduced <b>gate</b> <b>resistance,</b> a critical parameter in high frequency circuits. The {{aim of this study}} is to identify the optimum Gamma-gate extension length from the gate and drain resistance point of view in aggressively scaled CMOS...|$|E
40|$|This paper {{studies the}} {{minimization}} of parasitics in multi-fin MOS devices. A distributed RC model is provided {{to minimize the}} gate resistances {{and the influence of}} device geometrical parameters on gate RC delay is thoroughly investigated. Also, we give a criterion to achieve the minimal <b>gate</b> <b>resistance</b> for RF device design. Furthermore, methods of reducing source/drain parasitic resistances and capacitances are discussed...|$|E
6000|$|... "After {{burning and}} pillaging Zebulon, and wasting the district, Cestius {{returned}} to Ptolemais, and then advanced to Caesarea. He sent forward {{a part of}} his army to Joppa. The city was open, and no resistance was offered; nevertheless, the Romans slew all, to the number of eight thousand five hundred. The cities of Galilee opened their <b>gates,</b> without <b>resistance,</b> and Cestius advanced against Jerusalem.|$|R
40|$|A {{new method}} of {{depositing}} refractory metal silicide films {{was developed for}} both Schottky barriers and ohmic contacts to GaAs devices. Pulsed excimer laser annealing of the films was used to lower the <b>gate</b> sheet <b>resistances</b> {{and in the case}} of ohmic contacts to remove the interface barrier. Rutherford backscattering analysis showed that interdiffusion induced by laser annealing was reduced with In-doped GaAs compared to undoped GaAs substrates...|$|R
40|$|A thermal {{resistance}} measurement technique which exploits the thermal response of a GaAs pHEMT's <b>gate</b> metal <b>resistance</b> is examined. It is found that gate leakage (hole) current due to impact ionization {{can interfere with}} the measurement, but can be avoided with correct choice of bias. Measurements and thermal simulations conclude that the bias dependence of the channel heat source profile needs to be considered to improve the accuracy of channel temperature estimation. 4 page(s...|$|R
40|$|GaN HEMTs can realize high-power-density {{operation}} with low power loss in power electronic systems due to ultra low specific on-resistance below the Si-limit. The dynamic on-resistance, however, is degraded {{by the current}} collapse phenomena. The relation between the dynamic on-resistance and the maximum electric field peak showed universality, which was independent from the field plate (FP) structure and the wafer. The gate-edge electric field strongly affects the increase of the dynamic on-resistance. Yellow luminescence intensity strongly related with current collapse phenomena and can be utilized as a useful index for improving the wafer quality. High speed switching was obtained at the turn-off switching test with an inductive load. The switching speed of the GaN-HEMT can be controlled by the external <b>gate</b> <b>resistance</b> as same manner as the conventional Si-MOSFET. For the compatibility with the same loss and dV/dt, the <b>gate</b> <b>resistance</b> must be set to 10 times higher than that at the Si-MOSFET due to low Qgd...|$|E
40|$|In this project, an {{experimental}} set-up {{was designed and}} constructed {{for the purpose of}} measuring switching losses in IGBTs. As part of the set-up a high frequency current measuring transformer was also designed and constructed and its performance was compared to that of a commercial current measuring probe. From the voltage and current measurements switching losses were determined under different conditions. The switching losses were determined for a range of voltages and it was observed that they varied linearly with the voltage level at a constant value of current. The effect of changing the value of the <b>gate</b> <b>resistance</b> was also studied and it was found that increasing the <b>gate</b> <b>resistance</b> increased the switching losses. The turn-off losses were found to be significantly higher than the turn-on losses because the turn-off transition was done at a higher current level than the turn-on transition. It was also found that increasing the temperature of the IGBT module increased the losses...|$|E
40|$|This paper {{analyzes}} the geometry-dependent parasitic components in multifin double-gate fin field-effect transistors (FinFETs). Parasitic fringing capacitance and overlap capacitance are physically modeled as functions of gate geometry parameters using a conformal mapping method. Also, a physical <b>gate</b> <b>resistance</b> model is presented, combined with parasitic capacitive couplings between source/drain fins and gates. The effects of geometrical parameters on FinFET design under different device configurations are thoroughly studied...|$|E
40|$|A simple {{thermal model}} is {{presented}} to estimate the junction temperature in multi-finger GaAs and GaN high electron mobility transistors (HEMTs). The model is implemented in SPICE by treating heat flow as analogous to the flow of electric current. The model enables a comprehensive study of different layout possibilities for devices. Results from 3 D Finite Element Model (FEM) simulation and from <b>Gate</b> Metal <b>Resistance</b> Thermometry (GMRT) are compared with the model. 2 page(s...|$|R
40|$|The energy {{conversion}} efficiency of voltage source converters based on 1. 2 kV silicon carbide MOSFETs and Schottky diodes have been assessed by device measurements and converter simulations. A similar measurement and simulation study has also been performed on a similarly rated 1. 2 kV silicon IGBT and PiN diode pair. Transistor to diode current commutation measurements have been performed in a clamped inductive switching test rig for a temperature range between - 75 ??C to 175 ??C. The measurements have also been performed with different switching rates modulated by a range of <b>gate</b> <b>resistances</b> between 10 Omega to 1000 Omega. The measurements show that the switching energy of the SiC MOSFETs/SBD pair generally exhibits a negative temperature coefficient whereas that of the silicon IGBT/PiN diode pair exhibits a positive temperature coefficient. Furthermore, the switching energy of the SiC devices are 80 % lower than the silicon bipolar technologies. The measurements {{have been used as}} inputs into the simulation of a 3 phase, 3 -level neutral point clamped voltage source converter. Results from the converter simulations show that the SiC NPC-VSC exhibits 5 % higher {{energy conversion}} efficiency, 3 % less THD and 500 % higher maximum switching frequency on average...|$|R
6000|$|... "I know Tyrconnell has {{set forth}} these {{objections}} to him; but, unhappily, obstinacy is a fault {{of all the}} Stuart race, and it generally happens that they are most obstinate when most wrong. However, I trust that when Derry sees so strong a force marching against it, it will open its <b>gates</b> without <b>resistance.</b> A siege can only entail horrible suffering on the town; and that suffering will, in the end, tell against James's cause, for it will excite the sympathy of the Protestants in England and Scotland, and make them all the hotter to conquer Ireland." ...|$|R
