

================================================================
== Synthesis Summary Report of 'foo'
================================================================
+ General Information: 
    * Date:           Sat Oct  2 11:51:44 2021
    * Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
    * Project:        mvp
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z010-clg400-2
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +------------------------------------------+------+------+---------+---------+----------+---------+------+----------+--------+----+-----------+-----------+-----+
    |                  Modules                 | Issue|      | Latency | Latency | Iteration|         | Trip |          |        |    |           |           |     |
    |                  & Loops                 | Type | Slack| (cycles)|   (ns)  |  Latency | Interval| Count| Pipelined|  BRAM  | DSP|     FF    |    LUT    | URAM|
    +------------------------------------------+------+------+---------+---------+----------+---------+------+----------+--------+----+-----------+-----------+-----+
    |+ foo                                     |     -|  0.00|       40|  400.000|         -|       41|     -|        no|  4 (3%)|   -|  1255 (3%)|  1575 (8%)|    -|
    | + grp_foo_Pipeline_VITIS_LOOP_9_1_fu_84  |     -|  0.00|       32|  320.000|         -|       32|     -|        no|       -|   -|  307 (~0%)|   352 (2%)|    -|
    |  o VITIS_LOOP_9_1                        |    II|  9.50|       30|  300.000|        12|        2|    10|       yes|       -|   -|          -|          -|    -|
    +------------------------------------------+------+------+---------+---------+----------+---------+------+----------+--------+----+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst_n  | reset      | ap_rst_n                          |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| a        | inout     | int*     |
| b        | inout     | int*     |
| c        | inout     | int*     |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+-------------------+-----------+----------+-----------------------+
| Argument | HW Name           | HW Type   | HW Usage | HW Info               |
+----------+-------------------+-----------+----------+-----------------------+
| a        | m_axi_gmem        | interface |          |                       |
| a        | s_axi_control a_1 | register  | offset   | offset=0x10, range=32 |
| a        | s_axi_control a_2 | register  | offset   | offset=0x14, range=32 |
| b        | m_axi_gmem        | interface |          |                       |
| b        | s_axi_control b_1 | register  | offset   | offset=0x1c, range=32 |
| b        | s_axi_control b_2 | register  | offset   | offset=0x20, range=32 |
| c        | m_axi_gmem        | interface |          |                       |
| c        | s_axi_control c_1 | register  | offset   | offset=0x28, range=32 |
| c        | s_axi_control c_2 | register  | offset   | offset=0x2c, range=32 |
+----------+-------------------+-----------+----------+-----------------------+


================================================================
== M_AXI Burst Information
================================================================
* Burst Summary
+--------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
| HW Interface | Loop           | Message                                                                                                                                                                                                                  | Location       |
+--------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
| m_axi_gmem   | VITIS_LOOP_9_1 | Multiple burst writes of length 10 and bit width 32. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. | hello.cpp:9:18 |
+--------------+----------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+

* Bursts and Widening Missed
+--------------+----------+-------------------------------------------------------------------------------------------------------------------+------------+----------------+
| HW Interface | Variable | Problem                                                                                                           | Resolution | Location       |
+--------------+----------+-------------------------------------------------------------------------------------------------------------------+------------+----------------+
| m_axi_gmem   | a        | Could not widen since the size of type 'i32' is greater than or equal to the max_widen_bitwidth threshold of '0'. |            | hello.cpp:9:18 |
| m_axi_gmem   | b        | Could not widen since the size of type 'i32' is greater than or equal to the max_widen_bitwidth threshold of '0'. |            | hello.cpp:9:18 |
| m_axi_gmem   | c        | Could not widen since the size of type 'i32' is greater than or equal to the max_widen_bitwidth threshold of '0'. |            | hello.cpp:9:18 |
| m_axi_gmem   |          | Could not burst due to multiple potential reads to the same bundle in the same region.                            | 214-224    | hello.cpp:9:18 |
+--------------+----------+-------------------------------------------------------------------------------------------------------------------+------------+----------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

