<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="utf-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Day 9.2: RAM in Verilog — Accelerated HDL for Digital System Design</title>
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/reveal.js/4.6.1/reveal.min.css">
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/reveal.js/4.6.1/theme/white.min.css">
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/highlight.js/11.9.0/styles/vs2015.min.css">
    <link href="https://fonts.googleapis.com/css2?family=Inter:wght@400;600;700&family=JetBrains+Mono:wght@400;700&display=swap" rel="stylesheet">
    <link rel="stylesheet" href="../../theme/ucf-hdl.css">
    <style>
        .two-col { display: flex; gap: 2em; }
        .two-col .col { flex: 1; }
        .panel { padding: 1em; border-radius: 8px; }
        .panel-sw { background: #F3E5F5; border: 2px solid #9C27B0; }
        .panel-hw { background: #E3F2FD; border: 2px solid #1565C0; }
        .panel-good { background: #E8F5E9; border: 2px solid #2E7D32; }
        .panel-bad { background: #FFEBEE; border: 2px solid #C62828; }
        .panel-neutral { background: #FFF8E1; border: 2px solid #F9A825; }
        .check { color: #2E7D32; font-weight: 700; }
        .cross { color: #C62828; font-weight: 700; }
    </style>
</head>
<body>
<div class="reveal">
<div class="slides">

<!-- TITLE SLIDE -->
<section class="title-slide" data-background-color="#000000">
    <div style="margin-bottom:1em;">
        <span style="color:#FFC904;font-weight:700;font-size:0.6em;letter-spacing:0.15em;text-transform:uppercase;">
            Day 9 · Memory: RAM, ROM &amp; Block RAM
        </span>
    </div>
    <h1 style="color:#FFC904;border-bottom:none;font-size:2.2em;">RAM in Verilog</h1>
    <p class="subtitle" style="color:#E8E8E4;">Video 2 of 4 · ~12 minutes</p>
    <p class="course-info" style="color:#888;">UCF · Department of ECE</p>
</section>

<section>
    <h2>Single-Port Synchronous RAM</h2>
    <pre class="synth"><code class="language-verilog" data-noescape>module ram_sp #(
    parameter ADDR_WIDTH = 8,
    parameter DATA_WIDTH = 8
)(
    input  wire                  i_clk,
    input  wire                  i_write_en,
    input  wire [ADDR_WIDTH-1:0] i_addr,
    input  wire [DATA_WIDTH-1:0] i_write_data,
    output reg  [DATA_WIDTH-1:0] o_read_data
);
    reg [DATA_WIDTH-1:0] r_mem [0:(1<<ADDR_WIDTH)-1];

<span class="fragment">    always @(posedge i_clk) begin
        if (i_write_en)
            r_mem[i_addr] <= i_write_data;
        o_read_data <= r_mem[i_addr];  // read-before-write
    end</span>
endmodule</code></pre>
    <div class="fragment callout" style="font-size:0.7em;">
        One address port shared for reads and writes. <code>i_write_en</code> controls whether we write on this cycle. Read always happens (synchronous).
    </div>
    <aside class="notes">Single-port RAM: one address shared for reads and writes. Write-enable controls writing. Read is always synchronous. This read-before-write style reads the old value during a write — maps cleanly to iCE40 block RAM.</aside>
</section>
<section>
    <h2>Read-After-Write Variations</h2>
    <pre class="synth"><code class="language-verilog">// Style A: Read-before-write (old data during write)
always @(posedge i_clk) begin
    if (i_write_en) r_mem[i_addr] <= i_write_data;
    o_read_data <= r_mem[i_addr];       // reads OLD value
end

// Style B: Write-first (new data during write)
always @(posedge i_clk) begin
    if (i_write_en) r_mem[i_addr] <= i_write_data;
    o_read_data <= (i_write_en) ? i_write_data : r_mem[i_addr];
end</code></pre>
    <div class="fragment callout" style="font-size:0.75em;">
        For iCE40 EBR, read-before-write maps most naturally. Don't overthink this — just be aware it exists.
    </div>
    <aside class="notes">Two read-after-write styles. Read-before-write returns the old value during a simultaneous write — maps cleanly to iCE40 block RAM. Write-first returns the new data using a bypass mux.</aside>
</section>
<section>
    <h2>Dual-Port RAM (Brief Introduction)</h2>
    <p style="font-size:0.8em;">Two independent ports — can read and write simultaneously at different addresses:</p>
    <pre class="synth"><code class="language-verilog">// Port A: write
always @(posedge i_clk)
    if (i_write_en_a)
        r_mem[i_addr_a] <= i_data_a;

// Port B: read (different address)
always @(posedge i_clk)
    o_data_b <= r_mem[i_addr_b];</code></pre>
    <div class="fragment callout" style="font-size:0.75em;">
        iCE40 EBR natively supports true dual-port. Useful for FIFOs, video frame buffers, and CPU register files.
    </div>
    <aside class="notes">Dual-port RAM has two independent ports — one for write, one for read, operating simultaneously at different addresses. iCE40 block RAM natively supports this. Essential for FIFOs and frame buffers.</aside>
</section>
<section>
    <h2>Key Takeaways</h2>
    <div style="margin-top:0.5em;">
        <p class="fragment" style="font-size:0.85em;">
            <span style="color:#FFC904;font-size:1.3em;font-weight:700;">①</span>&ensp;Single-port RAM: one address, <code>i_write_en</code> controls writes.
        </p>
        <p class="fragment" style="font-size:0.85em;">
            <span style="color:#FFC904;font-size:1.3em;font-weight:700;">②</span>&ensp;Synchronous read + write → block RAM inference.
        </p>
        <p class="fragment" style="font-size:0.85em;">
            <span style="color:#FFC904;font-size:1.3em;font-weight:700;">③</span>&ensp;Read-before-write maps cleanly to iCE40 EBR.
        </p>
        <p class="fragment" style="font-size:0.85em;">
            <span style="color:#FFC904;font-size:1.3em;font-weight:700;">④</span>&ensp;Dual-port: two addresses, simultaneous read/write — FIFO building block.
        </p>
    </div>
</section>
<section data-background-color="#000000">
    <div style="text-align:center;">
        <p style="color:#FFC904;font-size:0.7em;font-weight:600;letter-spacing:0.1em;text-transform:uppercase;">Up Next</p>
        <h2 style="color:#FFFFFF;font-size:1.8em;">iCE40 Memory Resources</h2>
        <p style="color:#E8E8E4;font-size:0.8em;margin-top:0.5em;">Video 3 of 4 · ~10 minutes</p>
        <p style="color:#888;font-size:0.6em;margin-top:2em;">What the HX1K gives you — and when Yosys uses it.</p>
    </div>
</section>


</div></div>
<script src="https://cdnjs.cloudflare.com/ajax/libs/reveal.js/4.6.1/reveal.min.js"></script>
<script src="https://cdnjs.cloudflare.com/ajax/libs/reveal.js/4.6.1/plugin/highlight/highlight.min.js"></script>
<script src="https://cdnjs.cloudflare.com/ajax/libs/reveal.js/4.6.1/plugin/notes/notes.min.js"></script>
<script>
Reveal.initialize({
    hash: true, slideNumber: 'c/t', showSlideNumber: 'all',
    width: 1280, height: 720, margin: 0.04,
    transition: 'slide', transitionSpeed: 'default', backgroundTransition: 'fade',
    plugins: [ RevealHighlight, RevealNotes ],
});
</script>
</body>
</html>