<profile>

<section name = "Vitis HLS Report for 'split_stream_int_fixed_unsigned_short_1080_unsigned_short_1920_16_10_48'" level="0">
<item name = "Date">Thu Mar 25 14:59:49 2021
</item>
<item name = "Version">2020.1.1 (Build 2960000 on Wed Aug 05 23:18:37 MDT 2020)</item>
<item name = "Project">pyr_dense_optical_flow_accel</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7ev-ffvc1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.67 ns, 3.588 ns, 1.80 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">5, 2076841, 33.335 ns, 13.846 ms, 5, 2076841, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_103_1">4, 2076840, 4 ~ 1923, -, -, 1 ~ 1080, no</column>
<column name=" + VITIS_LOOP_107_2">1, 1920, 2, 1, 1, 1 ~ 1920, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 96, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 231, -</column>
<column name="Register">-, -, 57, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln695_2_fu_343_p2">+, 0, 0, 23, 16, 1</column>
<column name="add_ln695_fu_358_p2">+, 0, 0, 23, 16, 1</column>
<column name="ap_block_pp0_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln882_2_fu_353_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="icmp_ln882_fu_338_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4_pp0_stage0_iter1">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">27, 5, 1, 5</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">15, 3, 1, 3</column>
<column name="cols2_out4_blk_n">9, 2, 1, 2</column>
<column name="cols2_out_blk_n">9, 2, 1, 2</column>
<column name="cols_out2_blk_n">9, 2, 1, 2</column>
<column name="cols_out_blk_n">9, 2, 1, 2</column>
<column name="empty_154_reg_301">9, 2, 16, 32</column>
<column name="empty_reg_290">9, 2, 16, 32</column>
<column name="init_flag_out_blk_n">9, 2, 1, 2</column>
<column name="level_out_blk_n">9, 2, 1, 2</column>
<column name="real_start">9, 2, 1, 2</column>
<column name="rows1_out3_blk_n">9, 2, 1, 2</column>
<column name="rows1_out_blk_n">9, 2, 1, 2</column>
<column name="rows_out1_blk_n">9, 2, 1, 2</column>
<column name="rows_out_blk_n">9, 2, 1, 2</column>
<column name="scale_in_out6_blk_n">9, 2, 1, 2</column>
<column name="scale_in_out_blk_n">9, 2, 1, 2</column>
<column name="scale_up_flag_out5_blk_n">9, 2, 1, 2</column>
<column name="scale_up_flag_out_blk_n">9, 2, 1, 2</column>
<column name="streamFlowin_mat_436_blk_n">9, 2, 1, 2</column>
<column name="strmFlowU_split15_blk_n">9, 2, 1, 2</column>
<column name="strmFlowV_split16_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln695_2_reg_394">16, 0, 16, 0</column>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="empty_154_reg_301">16, 0, 16, 0</column>
<column name="empty_reg_290">16, 0, 16, 0</column>
<column name="icmp_ln882_2_reg_399">1, 0, 1, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, split_stream_int_fixed&lt;(unsigned short)1080, (unsigned short)1920, 16, 10&gt;48, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, split_stream_int_fixed&lt;(unsigned short)1080, (unsigned short)1920, 16, 10&gt;48, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, split_stream_int_fixed&lt;(unsigned short)1080, (unsigned short)1920, 16, 10&gt;48, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, split_stream_int_fixed&lt;(unsigned short)1080, (unsigned short)1920, 16, 10&gt;48, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, split_stream_int_fixed&lt;(unsigned short)1080, (unsigned short)1920, 16, 10&gt;48, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, split_stream_int_fixed&lt;(unsigned short)1080, (unsigned short)1920, 16, 10&gt;48, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, split_stream_int_fixed&lt;(unsigned short)1080, (unsigned short)1920, 16, 10&gt;48, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, split_stream_int_fixed&lt;(unsigned short)1080, (unsigned short)1920, 16, 10&gt;48, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, split_stream_int_fixed&lt;(unsigned short)1080, (unsigned short)1920, 16, 10&gt;48, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, split_stream_int_fixed&lt;(unsigned short)1080, (unsigned short)1920, 16, 10&gt;48, return value</column>
<column name="streamFlowin_mat_436_dout">in, 32, ap_fifo, streamFlowin_mat_436, pointer</column>
<column name="streamFlowin_mat_436_empty_n">in, 1, ap_fifo, streamFlowin_mat_436, pointer</column>
<column name="streamFlowin_mat_436_read">out, 1, ap_fifo, streamFlowin_mat_436, pointer</column>
<column name="strmFlowU_split15_din">out, 16, ap_fifo, strmFlowU_split15, pointer</column>
<column name="strmFlowU_split15_full_n">in, 1, ap_fifo, strmFlowU_split15, pointer</column>
<column name="strmFlowU_split15_write">out, 1, ap_fifo, strmFlowU_split15, pointer</column>
<column name="strmFlowV_split16_din">out, 16, ap_fifo, strmFlowV_split16, pointer</column>
<column name="strmFlowV_split16_full_n">in, 1, ap_fifo, strmFlowV_split16, pointer</column>
<column name="strmFlowV_split16_write">out, 1, ap_fifo, strmFlowV_split16, pointer</column>
<column name="rows">in, 32, ap_none, rows, scalar</column>
<column name="cols">in, 32, ap_none, cols, scalar</column>
<column name="rows1">in, 32, ap_none, rows1, scalar</column>
<column name="cols2">in, 32, ap_none, cols2, scalar</column>
<column name="level">in, 32, ap_none, level, scalar</column>
<column name="scale_up_flag">in, 1, ap_none, scale_up_flag, scalar</column>
<column name="scale_in">in, 32, ap_none, scale_in, scalar</column>
<column name="init_flag">in, 1, ap_none, init_flag, scalar</column>
<column name="rows_out_din">out, 16, ap_fifo, rows_out, pointer</column>
<column name="rows_out_full_n">in, 1, ap_fifo, rows_out, pointer</column>
<column name="rows_out_write">out, 1, ap_fifo, rows_out, pointer</column>
<column name="rows_out1_din">out, 16, ap_fifo, rows_out1, pointer</column>
<column name="rows_out1_full_n">in, 1, ap_fifo, rows_out1, pointer</column>
<column name="rows_out1_write">out, 1, ap_fifo, rows_out1, pointer</column>
<column name="cols_out_din">out, 16, ap_fifo, cols_out, pointer</column>
<column name="cols_out_full_n">in, 1, ap_fifo, cols_out, pointer</column>
<column name="cols_out_write">out, 1, ap_fifo, cols_out, pointer</column>
<column name="cols_out2_din">out, 16, ap_fifo, cols_out2, pointer</column>
<column name="cols_out2_full_n">in, 1, ap_fifo, cols_out2, pointer</column>
<column name="cols_out2_write">out, 1, ap_fifo, cols_out2, pointer</column>
<column name="rows1_out_din">out, 32, ap_fifo, rows1_out, pointer</column>
<column name="rows1_out_full_n">in, 1, ap_fifo, rows1_out, pointer</column>
<column name="rows1_out_write">out, 1, ap_fifo, rows1_out, pointer</column>
<column name="rows1_out3_din">out, 16, ap_fifo, rows1_out3, pointer</column>
<column name="rows1_out3_full_n">in, 1, ap_fifo, rows1_out3, pointer</column>
<column name="rows1_out3_write">out, 1, ap_fifo, rows1_out3, pointer</column>
<column name="cols2_out_din">out, 32, ap_fifo, cols2_out, pointer</column>
<column name="cols2_out_full_n">in, 1, ap_fifo, cols2_out, pointer</column>
<column name="cols2_out_write">out, 1, ap_fifo, cols2_out, pointer</column>
<column name="cols2_out4_din">out, 16, ap_fifo, cols2_out4, pointer</column>
<column name="cols2_out4_full_n">in, 1, ap_fifo, cols2_out4, pointer</column>
<column name="cols2_out4_write">out, 1, ap_fifo, cols2_out4, pointer</column>
<column name="level_out_din">out, 32, ap_fifo, level_out, pointer</column>
<column name="level_out_full_n">in, 1, ap_fifo, level_out, pointer</column>
<column name="level_out_write">out, 1, ap_fifo, level_out, pointer</column>
<column name="scale_up_flag_out_din">out, 1, ap_fifo, scale_up_flag_out, pointer</column>
<column name="scale_up_flag_out_full_n">in, 1, ap_fifo, scale_up_flag_out, pointer</column>
<column name="scale_up_flag_out_write">out, 1, ap_fifo, scale_up_flag_out, pointer</column>
<column name="scale_up_flag_out5_din">out, 1, ap_fifo, scale_up_flag_out5, pointer</column>
<column name="scale_up_flag_out5_full_n">in, 1, ap_fifo, scale_up_flag_out5, pointer</column>
<column name="scale_up_flag_out5_write">out, 1, ap_fifo, scale_up_flag_out5, pointer</column>
<column name="scale_in_out_din">out, 32, ap_fifo, scale_in_out, pointer</column>
<column name="scale_in_out_full_n">in, 1, ap_fifo, scale_in_out, pointer</column>
<column name="scale_in_out_write">out, 1, ap_fifo, scale_in_out, pointer</column>
<column name="scale_in_out6_din">out, 32, ap_fifo, scale_in_out6, pointer</column>
<column name="scale_in_out6_full_n">in, 1, ap_fifo, scale_in_out6, pointer</column>
<column name="scale_in_out6_write">out, 1, ap_fifo, scale_in_out6, pointer</column>
<column name="init_flag_out_din">out, 1, ap_fifo, init_flag_out, pointer</column>
<column name="init_flag_out_full_n">in, 1, ap_fifo, init_flag_out, pointer</column>
<column name="init_flag_out_write">out, 1, ap_fifo, init_flag_out, pointer</column>
</table>
</item>
</section>
</profile>
