
Release 14.5 - Simulation Model Generator Xilinx EDK 14.5 Build EDK_P.58f
 (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Command Line: simgen -p xc6slx45csg324-3 -lang vhdl -intstyle ise -lp
D:/Egitim/ELEYLT-TezCalismasi/Work/v0_8/SupportFiles/ -pe microblaze_0
bootloops/microblaze_0.elf -msg __xps/ise/xmsgprops.lst -s isim -tb -X
D:/Egitim/ELEYLT-TezCalismasi/Work/v0_9/ISE/mpu/ -m behavioral mpu.mhs 

MHS file              : \...\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs
Language (-lang)      : VHDL 
Flow (-flow)      : ISE 
Simulation Model (-m) : Behavioral
Simulator (-s)        : ISE Simulator (ISIM)
Part (-p) [ family ]  : xc6slx45csg324-3 [ spartan6 ]
External memory simulation (-external_mem_sim) : FALSE 

Output directory (-od): D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\

Library Path (-lp): D:\Egitim\ELEYLT-TezCalismasi\Work\v0_8\SupportFiles\


Simulation Model Generator started ...

Reading MHS file ...
lp : D:\Egitim\ELEYLT-TezCalismasi\Work\v0_8\SupportFiles\

Reading MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_INTERFACE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 372 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - 
   INFO:For axi_quad_spi v2.00.b... 
   Checking the C_SCK_RATIO parameter... 
INFO:EDK - 
   INFO: The EXT_SPI_CLK port is connected with clk_100_0000MHzPLL0 signal.

INFO:EDK - 
   INFO: The actual SPI clock from the core will be EXT_SPI_CLK(integer
   value)/C_SCK_RATIO.

INFO:EDK - 
   INFO: Core name                   : QSPI_FLASH

INFO:EDK - 
   INFO: Instance name               : QSPI_FLASH

INFO:EDK - 
   INFO: The core is instantiated in the Legacy Mode.

INFO:EDK - 
   INFO: The AXI interface is AXI4 Lite interface.

INFO:EDK - 
   INFO: In this mode, the core is backward compatible with the
   axi_quad_spi_v1_00_a core in register mapping.

INFO:EDK - 
   INFO: This is Legacy mode of the core and 0 will not affect the core
   configuration.

INFO:EDK - 
   INFO: The FIFO depth for AXI Quad SPI core instance is chosen as 16.

INFO:EDK - 
   INFO: With present configuration, the AXI Quad SPI core's PORT SPISEL is
   connected to net_vcc. 
INFO:EDK - 
   INFO: To make the core operating in the master mode, make sure that the
   mst_n_slv bit is configured to logic 1 in SPICR settings. 
INFO:EDK - 
   INFO: The STARTUP primitive is not used in the AXI Quad SPI core
   configuration.


**************************************************************************
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x80000000-0x8000007f) iomodule_0	microblaze_0_dlmb
  (0x90000000-0x90000fff) error_i_base	axi4lite_0
  (0x90001000-0x90001fff) error_u00_u01	axi4lite_0
  (0x90002000-0x90002fff) error_u02_u10	axi4lite_0
  (0x90003000-0x90003fff) error_u11_u12	axi4lite_0
  (0x90004000-0x90004fff) error_u20_u21	axi4lite_0
  (0x90005000-0x90005fff) error_u22_x00	axi4lite_0
  (0x90006000-0x90006fff) error_x01_x02	axi4lite_0
  (0x90007000-0x90007fff) error_x10_x11	axi4lite_0
  (0x90008000-0x90008fff) error_x12_x20	axi4lite_0
  (0x90009000-0x90009fff) error_x21_x22	axi4lite_0
  (0xa0000000-0xa0000fff)
u_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0001000-0xa0001fff)
u_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0002000-0xa0002fff)
x_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0003000-0xa0003fff)
x_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0004000-0xa0004fff)
ideal_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0005000-0xa0005fff)
ideal_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xb0000000-0xb0000fff)
template_A00_A01	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0001000-0xb0001fff)
template_A02_A10	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0002000-0xb0002fff)
template_A11_A12	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0003000-0xb0003fff)
template_A20_A21	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0004000-0xb0004fff)
template_A22_B00	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0005000-0xb0005fff)
template_B01_B02	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0006000-0xb0006fff)
template_B10_B11	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0007000-0xb0007fff)
template_B12_B20	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0008000-0xb0008fff)
template_B21_B22	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0009000-0xb0009fff)
template_I_base	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb000a000-0xb000afff)
template_xbnd_ubnd	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK:4087 - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 803
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 2 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_2 - 1 master(s) : 11
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 6
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 16 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4_0 - 2 master(s) : 1 slave(s) 

Checking port drivers...
WARNING:EDK:4180 - PORT: Interrupt_address_in, CONNECTOR:
   microblaze_0_interrupt_Interrupt_address_in - No driver found. Port will be
   driven to GND -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 130 
WARNING:EDK:4181 - PORT: Processor_ack_out, CONNECTOR:
   microblaze_0_interrupt_Processor_ack_out - floating connection -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 131 
WARNING:EDK:4181 - PORT: M_AXI_AWREGION, CONNECTOR:
   axi_interconnect_2_S_AWREGION - floating connection -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 198 
WARNING:EDK:4181 - PORT: M_AXI_ARREGION, CONNECTOR:
   axi_interconnect_2_S_ARREGION - floating connection -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 223 
WARNING:EDK:4181 - PORT: M_AXI_AWREGION, CONNECTOR:
   axi_interconnect_1_S_AWREGION - floating connection -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 198 
WARNING:EDK:4181 - PORT: M_AXI_ARREGION, CONNECTOR:
   axi_interconnect_1_S_ARREGION - floating connection -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 223 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_INTR value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 86 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_EDGE value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 87 
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_KIND_OF_LVL value to 0b11111111111111111111111111111111 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0xc0000000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0xc0000000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_INTERCONNECT_M_AXI_IC_READ_ISSUING value to 8 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 362 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 13 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 13 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_INTERRUPT value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 401 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: iomodule, INSTANCE:iomodule_0 - tcl is overriding
   PARAMETER C_MASK value to 0xf0000000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\iomodule_v1_03_a\dat
   a\iomodule_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: iomodule, INSTANCE:iomodule_0 - tcl is overriding
   PARAMETER C_IO_MASK value to 0xf0000000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\iomodule_v1_03_a\dat
   a\iomodule_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: iomodule, INSTANCE:iomodule_0 - tcl is overriding
   PARAMETER C_INTC_POSITIVE value to 0b0000000000000001 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\iomodule_v1_03_a\dat
   a\iomodule_v2_1_0.mpd line 161 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_2.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi4_0; no DECERR
checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_RANGE_CHECK value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_MEMCLK_PERIOD value to 3333 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 121 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S1_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 176 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S2_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 190 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S3_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 204 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S4_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 218 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_S5_AXI_REG_EN0 value to 0x0000F -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 232 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Invoking MIG ...
MIG returned 0

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INTC INFO:: Processor_clk not connected.. IRQ to Microblaze is generated on AXI
clock.
WARNING:EDK -  ****************************************************************
WARNING:EDK -  Optimization Alert: axi_interconnect axi_interconnect_1: All SI 
WARNING:EDK -  and MI slots use AXI4-Lite protocol, and the interconnect is 
WARNING:EDK -  configured as a high-performance crossbar 
WARNING:EDK -  (C_INTERCONNECT_CONNECTIVITY_MODE = 1). AXI4-Lite traffic 
WARNING:EDK -  generally cannot take advantage of full crossbar functionality. 
WARNING:EDK -  To reduce resources, set C_INTERCONNECT_CONNECTIVITY_MODE = 0 
WARNING:EDK -  ("Shared-access").

INFO:EDK - 
   INFO:For axi_quad_spi, in the present instance, the C_SCK_RATIO is set to :
   16. 
INFO:EDK - 
   INFO: The EXT_SPI_CLK period is : 10000 ps.

INFO:EDK - 
   INFO: User can connect the same AXI clock connected to the core to
   EXT_SPI_CLK port with proper C_SCK_RATIO value.

INFO:EDK - 
   INFO: For the Winbond memories, the EXT_SPI_CLK is connected to 100000000 Hz
   clock source and C_SCK_RATIO is 16.

INFO:EDK - 
   INFO:Though other C_SCK_RATIO's are allowed in legacy mode, it is good to use
   C_SCK_RATIO = 2 to get the highest SPI clock at SPI interface.

Port present in Ethernet_Lite

Running UPDATE Tcl procedures for OPTION SIMGEN_SYSLEVEL_UPDATE_PROC...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 362 - elaborating
IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 612 - elaborating
IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Generating simulation files ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...

Constructing platform-level signal connectivity ...

Writing HDL ...

Writing BMM ...

Writing memory initialization files ...

Generating Memory Initialization Files ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_intc, INSTANCE:microblaze_0_intc - tcl is overriding
   PARAMETER C_NUM_INTR_INPUTS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_intc_v1_03_a\dat
   a\axi_intc_v2_1_0.mpd line 85 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_INTERFACE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_a\d
   ata\microblaze_v2_1_0.mpd line 372 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_2 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4_0 - tcl is overriding
   PARAMETER C_BASEFAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_2 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_WRITE_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 89 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_S_AXI_READ_ACCEPTANCE value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 90 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_WRITE_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 106 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_INTERCONNECT_M_AXI_READ_ISSUING value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 107 
INFO:EDK:4130 - IPNAME: axi2axi_connector, INSTANCE:axi2axi_connector_1 - tcl is
   overriding PARAMETER C_M_AXI_PROTOCOL value to AXI4LITE -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 93 
INFO:EDK:4130 - IPNAME: axi_quad_spi, INSTANCE:QSPI_FLASH - tcl is overriding
   PARAMETER C_SUB_FAMILY value to spartan6 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_quad_spi_v2_00_b
   \data\axi_quad_spi_v2_1_0.mpd line 88 
INFO:EDK:4130 - IPNAME: axi_s6_ddrx, INSTANCE:MCB_DDR2 - tcl is overriding
   PARAMETER C_SYS_RST_PRESENT value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_s6_ddrx_v1_06_a\
   data\axi_s6_ddrx_v2_1_0.mpd line 239 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
Address Map for Processor microblaze_0
  (0000000000-0x0000ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0000ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40e00000-0x40e0ffff) Ethernet_Lite	axi4lite_0
  (0x41200000-0x4120ffff) microblaze_0_intc	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x75600000-0x7560ffff) QSPI_FLASH	axi4lite_0
  (0x80000000-0x8000007f) iomodule_0	microblaze_0_dlmb
  (0x90000000-0x90000fff) error_i_base	axi4lite_0
  (0x90001000-0x90001fff) error_u00_u01	axi4lite_0
  (0x90002000-0x90002fff) error_u02_u10	axi4lite_0
  (0x90003000-0x90003fff) error_u11_u12	axi4lite_0
  (0x90004000-0x90004fff) error_u20_u21	axi4lite_0
  (0x90005000-0x90005fff) error_u22_x00	axi4lite_0
  (0x90006000-0x90006fff) error_x01_x02	axi4lite_0
  (0x90007000-0x90007fff) error_x10_x11	axi4lite_0
  (0x90008000-0x90008fff) error_x12_x20	axi4lite_0
  (0x90009000-0x90009fff) error_x21_x22	axi4lite_0
  (0xa0000000-0xa0000fff)
u_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0001000-0xa0001fff)
u_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0002000-0xa0002fff)
x_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0003000-0xa0003fff)
x_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0004000-0xa0004fff)
ideal_data_in_out	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xa0005000-0xa0005fff)
ideal_address_we	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0xb0000000-0xb0000fff)
template_A00_A01	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0001000-0xb0001fff)
template_A02_A10	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0002000-0xb0002fff)
template_A11_A12	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0003000-0xb0003fff)
template_A20_A21	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0004000-0xb0004fff)
template_A22_B00	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0005000-0xb0005fff)
template_B01_B02	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0006000-0xb0006fff)
template_B10_B11	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0007000-0xb0007fff)
template_B12_B20	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0008000-0xb0008fff)
template_B21_B22	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb0009000-0xb0009fff)
template_I_base	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xb000a000-0xb000afff)
template_xbnd_ubnd	axi4lite_0->axi2axi_connector_2->axi_interconnect_2
  (0xc0000000-0xc7ffffff) MCB_DDR2	axi4_0
INFO:EDK:4087 - IPNAME: axi_ethernetlite, INSTANCE: Ethernet_Lite - This design
   requires design constraints to guarantee performance.
   Please refer to the data sheet for details.  
   The AXI clock frequency must be greater than or equal to 50 MHz for 100 Mbs
   Ethernet operation and greater than or equal to 5.0 MHz for 10 Mbs Ethernet
   operation. - D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\mpu.mhs line 803
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x10000 -
   C:\Xilinx\14.5\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...
Running Data2Mem with the following command:
data2mem -bm "mpu_sim.bmm"  -bd
"D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\bootloops\microblaze_0.elf" tag
microblaze_0  -bx
D:\Egitim\ELEYLT-TezCalismasi\Work\v0_9\ISE\mpu\simulation\behavioral -u   -p
xc6slx45csg324-3 

Generating simulator compile script ...

Generating simulator helper scripts ...
Simulation Model Generator done!

