-- VERILATE & BUILD --------
verilator -cc --exe --build -j top.v sim_main.cpp
c++  -I.  -MMD -I/usr/local/Cellar/verilator/5.024/share/verilator/include -I/usr/local/Cellar/verilator/5.024/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fbracket-depth=4096 -fcf-protection=none -Qunused-arguments -Wno-bool-operation -Wno-c++11-narrowing -Wno-constant-logical-operand -Wno-non-pod-varargs -Wno-parentheses-equality -Wno-shadow -Wno-sign-compare -Wno-tautological-bitwise-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -std=gnu++17 -Os -c -o sim_main.o ../sim_main.cpp
c++ -Os  -I.  -MMD -I/usr/local/Cellar/verilator/5.024/share/verilator/include -I/usr/local/Cellar/verilator/5.024/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fbracket-depth=4096 -fcf-protection=none -Qunused-arguments -Wno-bool-operation -Wno-c++11-narrowing -Wno-constant-logical-operand -Wno-non-pod-varargs -Wno-parentheses-equality -Wno-shadow -Wno-sign-compare -Wno-tautological-bitwise-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -std=gnu++17 -c -o verilated.o /usr/local/Cellar/verilator/5.024/share/verilator/include/verilated.cpp
c++ -Os  -I.  -MMD -I/usr/local/Cellar/verilator/5.024/share/verilator/include -I/usr/local/Cellar/verilator/5.024/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fbracket-depth=4096 -fcf-protection=none -Qunused-arguments -Wno-bool-operation -Wno-c++11-narrowing -Wno-constant-logical-operand -Wno-non-pod-varargs -Wno-parentheses-equality -Wno-shadow -Wno-sign-compare -Wno-tautological-bitwise-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -std=gnu++17 -c -o verilated_threads.o /usr/local/Cellar/verilator/5.024/share/verilator/include/verilated_threads.cpp
python3 /usr/local/Cellar/verilator/5.024/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vtop.cpp Vtop___024root__DepSet_h4b98a05d__0.cpp Vtop___024root__DepSet_h6944321b__0.cpp Vtop___024root__Slow.cpp Vtop___024root__DepSet_h4b98a05d__0__Slow.cpp Vtop___024root__DepSet_h6944321b__0__Slow.cpp Vtop__Syms.cpp > Vtop__ALL.cpp
c++ -Os  -I.  -MMD -I/usr/local/Cellar/verilator/5.024/share/verilator/include -I/usr/local/Cellar/verilator/5.024/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fbracket-depth=4096 -fcf-protection=none -Qunused-arguments -Wno-bool-operation -Wno-c++11-narrowing -Wno-constant-logical-operand -Wno-non-pod-varargs -Wno-parentheses-equality -Wno-shadow -Wno-sign-compare -Wno-tautological-bitwise-compare -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable     -std=gnu++17 -c -o Vtop__ALL.o Vtop__ALL.cpp
echo "" > Vtop__ALL.verilator_deplist.tmp
Archive ar -rcs Vtop__ALL.a Vtop__ALL.o
c++  -Wl,-U,__Z15vl_time_stamp64v,-U,__Z13sc_time_stampv   sim_main.o verilated.o verilated_threads.o Vtop__ALL.a    -pthread -lpthread   -o Vtop
rm Vtop__ALL.verilator_deplist.tmp
- V e r i l a t i o n   R e p o r t: Verilator 5.024 2024-04-05 rev UNKNOWN.REV
- Verilator: Built from 0.016 MB sources in 3 modules, into 0.046 MB in 7 C++ files needing 0.000 MB
- Verilator: Walltime 5.376 s (elab=0.001, cvt=0.007, bld=5.363); cpu 0.000 s on 0 threads
-- RUN ---------------------
obj_dir/Vtop
cycle 0 start -------
pc = 0
instr = 0123
ADD  r1, r2, r3
rf[0] = 0000	rf[8] = 0000
rf[1] = 0000	rf[9] = 0000
rf[2] = 0000	rf[10] = 0000
rf[3] = 0000	rf[11] = 0000
rf[4] = 0000	rf[12] = 0000
rf[5] = 0000	rf[13] = 0000
rf[6] = 0000	rf[14] = 0000
rf[7] = 0000	rf[15] = 0000
m[50] = 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000
m[40] = 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000
m[30] = 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000
m[20] = 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000
m[10] = 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000
m[00] = 0123 0444 0efd 70ff 0000 0000 0000 0000 0000 0000
cycle 1 start -------
pc = 1
instr = 0444
ADD  r4, r4, r4
rf[0] = 0000	rf[8] = 0000
rf[1] = 0000	rf[9] = 0000
rf[2] = 0000	rf[10] = 0000
rf[3] = 0000	rf[11] = 0000
rf[4] = 0000	rf[12] = 0000
rf[5] = 0000	rf[13] = 0000
rf[6] = 0000	rf[14] = 0000
rf[7] = 0000	rf[15] = 0000
m[50] = 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000
m[40] = 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000
m[30] = 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000
m[20] = 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000
m[10] = 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000
m[00] = 0123 0444 0efd 70ff 0000 0000 0000 0000 0000 0000
cycle 2 start -------
pc = 2
instr = 0efd
ADD  r14, r15, r13
rf[0] = 0000	rf[8] = 0000
rf[1] = 0000	rf[9] = 0000
rf[2] = 0000	rf[10] = 0000
rf[3] = 0000	rf[11] = 0000
rf[4] = 0000	rf[12] = 0000
rf[5] = 0000	rf[13] = 0000
rf[6] = 0000	rf[14] = 0000
rf[7] = 0000	rf[15] = 0000
m[50] = 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000
m[40] = 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000
m[30] = 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000
m[20] = 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000
m[10] = 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000
m[00] = 0123 0444 0efd 70ff 0000 0000 0000 0000 0000 0000
cycle 3 start -------
pc = 3
instr = 70ff
HALT
rf[0] = 0000	rf[8] = 0000
rf[1] = 0000	rf[9] = 0000
rf[2] = 0000	rf[10] = 0000
rf[3] = 0000	rf[11] = 0000
rf[4] = 0000	rf[12] = 0000
rf[5] = 0000	rf[13] = 0000
rf[6] = 0000	rf[14] = 0000
rf[7] = 0000	rf[15] = 0000
m[50] = 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000
m[40] = 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000
m[30] = 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000
m[20] = 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000
m[10] = 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000
m[00] = 0123 0444 0efd 70ff 0000 0000 0000 0000 0000 0000
HALT encountered ... exiting
- risc16.v:86: Verilog $finish
-- DONE --------------------
