
Flappy_Bird.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005834  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000312c  080059c4  080059c4  000159c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008af0  08008af0  00020078  2**0
                  CONTENTS
  4 .ARM          00000008  08008af0  08008af0  00018af0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008af8  08008af8  00020078  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008af8  08008af8  00018af8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008afc  08008afc  00018afc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000078  20000000  08008b00  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020078  2**0
                  CONTENTS
 10 .bss          00000218  20000078  20000078  00020078  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000290  20000290  00020078  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001488b  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000311f  00000000  00000000  00034933  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000fd8  00000000  00000000  00037a58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000e50  00000000  00000000  00038a30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00023deb  00000000  00000000  00039880  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001354f  00000000  00000000  0005d66b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cf797  00000000  00000000  00070bba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  00140351  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00004978  00000000  00000000  001403a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000078 	.word	0x20000078
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080059ac 	.word	0x080059ac

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000007c 	.word	0x2000007c
 80001cc:	080059ac 	.word	0x080059ac

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b96e 	b.w	8000574 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	4604      	mov	r4, r0
 80002b8:	468c      	mov	ip, r1
 80002ba:	2b00      	cmp	r3, #0
 80002bc:	f040 8083 	bne.w	80003c6 <__udivmoddi4+0x116>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d947      	bls.n	8000356 <__udivmoddi4+0xa6>
 80002c6:	fab2 f282 	clz	r2, r2
 80002ca:	b142      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002cc:	f1c2 0020 	rsb	r0, r2, #32
 80002d0:	fa24 f000 	lsr.w	r0, r4, r0
 80002d4:	4091      	lsls	r1, r2
 80002d6:	4097      	lsls	r7, r2
 80002d8:	ea40 0c01 	orr.w	ip, r0, r1
 80002dc:	4094      	lsls	r4, r2
 80002de:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002e2:	0c23      	lsrs	r3, r4, #16
 80002e4:	fbbc f6f8 	udiv	r6, ip, r8
 80002e8:	fa1f fe87 	uxth.w	lr, r7
 80002ec:	fb08 c116 	mls	r1, r8, r6, ip
 80002f0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f4:	fb06 f10e 	mul.w	r1, r6, lr
 80002f8:	4299      	cmp	r1, r3
 80002fa:	d909      	bls.n	8000310 <__udivmoddi4+0x60>
 80002fc:	18fb      	adds	r3, r7, r3
 80002fe:	f106 30ff 	add.w	r0, r6, #4294967295
 8000302:	f080 8119 	bcs.w	8000538 <__udivmoddi4+0x288>
 8000306:	4299      	cmp	r1, r3
 8000308:	f240 8116 	bls.w	8000538 <__udivmoddi4+0x288>
 800030c:	3e02      	subs	r6, #2
 800030e:	443b      	add	r3, r7
 8000310:	1a5b      	subs	r3, r3, r1
 8000312:	b2a4      	uxth	r4, r4
 8000314:	fbb3 f0f8 	udiv	r0, r3, r8
 8000318:	fb08 3310 	mls	r3, r8, r0, r3
 800031c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000320:	fb00 fe0e 	mul.w	lr, r0, lr
 8000324:	45a6      	cmp	lr, r4
 8000326:	d909      	bls.n	800033c <__udivmoddi4+0x8c>
 8000328:	193c      	adds	r4, r7, r4
 800032a:	f100 33ff 	add.w	r3, r0, #4294967295
 800032e:	f080 8105 	bcs.w	800053c <__udivmoddi4+0x28c>
 8000332:	45a6      	cmp	lr, r4
 8000334:	f240 8102 	bls.w	800053c <__udivmoddi4+0x28c>
 8000338:	3802      	subs	r0, #2
 800033a:	443c      	add	r4, r7
 800033c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000340:	eba4 040e 	sub.w	r4, r4, lr
 8000344:	2600      	movs	r6, #0
 8000346:	b11d      	cbz	r5, 8000350 <__udivmoddi4+0xa0>
 8000348:	40d4      	lsrs	r4, r2
 800034a:	2300      	movs	r3, #0
 800034c:	e9c5 4300 	strd	r4, r3, [r5]
 8000350:	4631      	mov	r1, r6
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	b902      	cbnz	r2, 800035a <__udivmoddi4+0xaa>
 8000358:	deff      	udf	#255	; 0xff
 800035a:	fab2 f282 	clz	r2, r2
 800035e:	2a00      	cmp	r2, #0
 8000360:	d150      	bne.n	8000404 <__udivmoddi4+0x154>
 8000362:	1bcb      	subs	r3, r1, r7
 8000364:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000368:	fa1f f887 	uxth.w	r8, r7
 800036c:	2601      	movs	r6, #1
 800036e:	fbb3 fcfe 	udiv	ip, r3, lr
 8000372:	0c21      	lsrs	r1, r4, #16
 8000374:	fb0e 331c 	mls	r3, lr, ip, r3
 8000378:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800037c:	fb08 f30c 	mul.w	r3, r8, ip
 8000380:	428b      	cmp	r3, r1
 8000382:	d907      	bls.n	8000394 <__udivmoddi4+0xe4>
 8000384:	1879      	adds	r1, r7, r1
 8000386:	f10c 30ff 	add.w	r0, ip, #4294967295
 800038a:	d202      	bcs.n	8000392 <__udivmoddi4+0xe2>
 800038c:	428b      	cmp	r3, r1
 800038e:	f200 80e9 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 8000392:	4684      	mov	ip, r0
 8000394:	1ac9      	subs	r1, r1, r3
 8000396:	b2a3      	uxth	r3, r4
 8000398:	fbb1 f0fe 	udiv	r0, r1, lr
 800039c:	fb0e 1110 	mls	r1, lr, r0, r1
 80003a0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003a4:	fb08 f800 	mul.w	r8, r8, r0
 80003a8:	45a0      	cmp	r8, r4
 80003aa:	d907      	bls.n	80003bc <__udivmoddi4+0x10c>
 80003ac:	193c      	adds	r4, r7, r4
 80003ae:	f100 33ff 	add.w	r3, r0, #4294967295
 80003b2:	d202      	bcs.n	80003ba <__udivmoddi4+0x10a>
 80003b4:	45a0      	cmp	r8, r4
 80003b6:	f200 80d9 	bhi.w	800056c <__udivmoddi4+0x2bc>
 80003ba:	4618      	mov	r0, r3
 80003bc:	eba4 0408 	sub.w	r4, r4, r8
 80003c0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003c4:	e7bf      	b.n	8000346 <__udivmoddi4+0x96>
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d909      	bls.n	80003de <__udivmoddi4+0x12e>
 80003ca:	2d00      	cmp	r5, #0
 80003cc:	f000 80b1 	beq.w	8000532 <__udivmoddi4+0x282>
 80003d0:	2600      	movs	r6, #0
 80003d2:	e9c5 0100 	strd	r0, r1, [r5]
 80003d6:	4630      	mov	r0, r6
 80003d8:	4631      	mov	r1, r6
 80003da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003de:	fab3 f683 	clz	r6, r3
 80003e2:	2e00      	cmp	r6, #0
 80003e4:	d14a      	bne.n	800047c <__udivmoddi4+0x1cc>
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d302      	bcc.n	80003f0 <__udivmoddi4+0x140>
 80003ea:	4282      	cmp	r2, r0
 80003ec:	f200 80b8 	bhi.w	8000560 <__udivmoddi4+0x2b0>
 80003f0:	1a84      	subs	r4, r0, r2
 80003f2:	eb61 0103 	sbc.w	r1, r1, r3
 80003f6:	2001      	movs	r0, #1
 80003f8:	468c      	mov	ip, r1
 80003fa:	2d00      	cmp	r5, #0
 80003fc:	d0a8      	beq.n	8000350 <__udivmoddi4+0xa0>
 80003fe:	e9c5 4c00 	strd	r4, ip, [r5]
 8000402:	e7a5      	b.n	8000350 <__udivmoddi4+0xa0>
 8000404:	f1c2 0320 	rsb	r3, r2, #32
 8000408:	fa20 f603 	lsr.w	r6, r0, r3
 800040c:	4097      	lsls	r7, r2
 800040e:	fa01 f002 	lsl.w	r0, r1, r2
 8000412:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000416:	40d9      	lsrs	r1, r3
 8000418:	4330      	orrs	r0, r6
 800041a:	0c03      	lsrs	r3, r0, #16
 800041c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000420:	fa1f f887 	uxth.w	r8, r7
 8000424:	fb0e 1116 	mls	r1, lr, r6, r1
 8000428:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042c:	fb06 f108 	mul.w	r1, r6, r8
 8000430:	4299      	cmp	r1, r3
 8000432:	fa04 f402 	lsl.w	r4, r4, r2
 8000436:	d909      	bls.n	800044c <__udivmoddi4+0x19c>
 8000438:	18fb      	adds	r3, r7, r3
 800043a:	f106 3cff 	add.w	ip, r6, #4294967295
 800043e:	f080 808d 	bcs.w	800055c <__udivmoddi4+0x2ac>
 8000442:	4299      	cmp	r1, r3
 8000444:	f240 808a 	bls.w	800055c <__udivmoddi4+0x2ac>
 8000448:	3e02      	subs	r6, #2
 800044a:	443b      	add	r3, r7
 800044c:	1a5b      	subs	r3, r3, r1
 800044e:	b281      	uxth	r1, r0
 8000450:	fbb3 f0fe 	udiv	r0, r3, lr
 8000454:	fb0e 3310 	mls	r3, lr, r0, r3
 8000458:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045c:	fb00 f308 	mul.w	r3, r0, r8
 8000460:	428b      	cmp	r3, r1
 8000462:	d907      	bls.n	8000474 <__udivmoddi4+0x1c4>
 8000464:	1879      	adds	r1, r7, r1
 8000466:	f100 3cff 	add.w	ip, r0, #4294967295
 800046a:	d273      	bcs.n	8000554 <__udivmoddi4+0x2a4>
 800046c:	428b      	cmp	r3, r1
 800046e:	d971      	bls.n	8000554 <__udivmoddi4+0x2a4>
 8000470:	3802      	subs	r0, #2
 8000472:	4439      	add	r1, r7
 8000474:	1acb      	subs	r3, r1, r3
 8000476:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800047a:	e778      	b.n	800036e <__udivmoddi4+0xbe>
 800047c:	f1c6 0c20 	rsb	ip, r6, #32
 8000480:	fa03 f406 	lsl.w	r4, r3, r6
 8000484:	fa22 f30c 	lsr.w	r3, r2, ip
 8000488:	431c      	orrs	r4, r3
 800048a:	fa20 f70c 	lsr.w	r7, r0, ip
 800048e:	fa01 f306 	lsl.w	r3, r1, r6
 8000492:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000496:	fa21 f10c 	lsr.w	r1, r1, ip
 800049a:	431f      	orrs	r7, r3
 800049c:	0c3b      	lsrs	r3, r7, #16
 800049e:	fbb1 f9fe 	udiv	r9, r1, lr
 80004a2:	fa1f f884 	uxth.w	r8, r4
 80004a6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004aa:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004ae:	fb09 fa08 	mul.w	sl, r9, r8
 80004b2:	458a      	cmp	sl, r1
 80004b4:	fa02 f206 	lsl.w	r2, r2, r6
 80004b8:	fa00 f306 	lsl.w	r3, r0, r6
 80004bc:	d908      	bls.n	80004d0 <__udivmoddi4+0x220>
 80004be:	1861      	adds	r1, r4, r1
 80004c0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004c4:	d248      	bcs.n	8000558 <__udivmoddi4+0x2a8>
 80004c6:	458a      	cmp	sl, r1
 80004c8:	d946      	bls.n	8000558 <__udivmoddi4+0x2a8>
 80004ca:	f1a9 0902 	sub.w	r9, r9, #2
 80004ce:	4421      	add	r1, r4
 80004d0:	eba1 010a 	sub.w	r1, r1, sl
 80004d4:	b2bf      	uxth	r7, r7
 80004d6:	fbb1 f0fe 	udiv	r0, r1, lr
 80004da:	fb0e 1110 	mls	r1, lr, r0, r1
 80004de:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004e2:	fb00 f808 	mul.w	r8, r0, r8
 80004e6:	45b8      	cmp	r8, r7
 80004e8:	d907      	bls.n	80004fa <__udivmoddi4+0x24a>
 80004ea:	19e7      	adds	r7, r4, r7
 80004ec:	f100 31ff 	add.w	r1, r0, #4294967295
 80004f0:	d22e      	bcs.n	8000550 <__udivmoddi4+0x2a0>
 80004f2:	45b8      	cmp	r8, r7
 80004f4:	d92c      	bls.n	8000550 <__udivmoddi4+0x2a0>
 80004f6:	3802      	subs	r0, #2
 80004f8:	4427      	add	r7, r4
 80004fa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004fe:	eba7 0708 	sub.w	r7, r7, r8
 8000502:	fba0 8902 	umull	r8, r9, r0, r2
 8000506:	454f      	cmp	r7, r9
 8000508:	46c6      	mov	lr, r8
 800050a:	4649      	mov	r1, r9
 800050c:	d31a      	bcc.n	8000544 <__udivmoddi4+0x294>
 800050e:	d017      	beq.n	8000540 <__udivmoddi4+0x290>
 8000510:	b15d      	cbz	r5, 800052a <__udivmoddi4+0x27a>
 8000512:	ebb3 020e 	subs.w	r2, r3, lr
 8000516:	eb67 0701 	sbc.w	r7, r7, r1
 800051a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800051e:	40f2      	lsrs	r2, r6
 8000520:	ea4c 0202 	orr.w	r2, ip, r2
 8000524:	40f7      	lsrs	r7, r6
 8000526:	e9c5 2700 	strd	r2, r7, [r5]
 800052a:	2600      	movs	r6, #0
 800052c:	4631      	mov	r1, r6
 800052e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000532:	462e      	mov	r6, r5
 8000534:	4628      	mov	r0, r5
 8000536:	e70b      	b.n	8000350 <__udivmoddi4+0xa0>
 8000538:	4606      	mov	r6, r0
 800053a:	e6e9      	b.n	8000310 <__udivmoddi4+0x60>
 800053c:	4618      	mov	r0, r3
 800053e:	e6fd      	b.n	800033c <__udivmoddi4+0x8c>
 8000540:	4543      	cmp	r3, r8
 8000542:	d2e5      	bcs.n	8000510 <__udivmoddi4+0x260>
 8000544:	ebb8 0e02 	subs.w	lr, r8, r2
 8000548:	eb69 0104 	sbc.w	r1, r9, r4
 800054c:	3801      	subs	r0, #1
 800054e:	e7df      	b.n	8000510 <__udivmoddi4+0x260>
 8000550:	4608      	mov	r0, r1
 8000552:	e7d2      	b.n	80004fa <__udivmoddi4+0x24a>
 8000554:	4660      	mov	r0, ip
 8000556:	e78d      	b.n	8000474 <__udivmoddi4+0x1c4>
 8000558:	4681      	mov	r9, r0
 800055a:	e7b9      	b.n	80004d0 <__udivmoddi4+0x220>
 800055c:	4666      	mov	r6, ip
 800055e:	e775      	b.n	800044c <__udivmoddi4+0x19c>
 8000560:	4630      	mov	r0, r6
 8000562:	e74a      	b.n	80003fa <__udivmoddi4+0x14a>
 8000564:	f1ac 0c02 	sub.w	ip, ip, #2
 8000568:	4439      	add	r1, r7
 800056a:	e713      	b.n	8000394 <__udivmoddi4+0xe4>
 800056c:	3802      	subs	r0, #2
 800056e:	443c      	add	r4, r7
 8000570:	e724      	b.n	80003bc <__udivmoddi4+0x10c>
 8000572:	bf00      	nop

08000574 <__aeabi_idiv0>:
 8000574:	4770      	bx	lr
 8000576:	bf00      	nop

08000578 <game_init>:
 * @brief  	Init Pac-Man game
 * @param  	None
 * @note  	Call when you want to init game
 * @retval 	None
 */
void game_init(void) {
 8000578:	b580      	push	{r7, lr}
 800057a:	b086      	sub	sp, #24
 800057c:	af04      	add	r7, sp, #16
	/*
	 * DONE (can be modified)
	 *
	 * 1. Draw a frame for the maze
	 */
	lcd_clear(SKY_COLOR);
 800057e:	f647 507c 	movw	r0, #32124	; 0x7d7c
 8000582:	f000 fd4d 	bl	8001020 <lcd_clear>
	// draw ground
	lcd_fill(0, 220, 319, 239, GROUND_COLOR);
 8000586:	f64b 4340 	movw	r3, #48192	; 0xbc40
 800058a:	9300      	str	r3, [sp, #0]
 800058c:	23ef      	movs	r3, #239	; 0xef
 800058e:	f240 123f 	movw	r2, #319	; 0x13f
 8000592:	21dc      	movs	r1, #220	; 0xdc
 8000594:	2000      	movs	r0, #0
 8000596:	f000 fd75 	bl	8001084 <lcd_fill>
	lcd_draw_rectangle(0, 220, 319, 239, 0x0000);  // black frame
 800059a:	2300      	movs	r3, #0
 800059c:	9300      	str	r3, [sp, #0]
 800059e:	23ef      	movs	r3, #239	; 0xef
 80005a0:	f240 123f 	movw	r2, #319	; 0x13f
 80005a4:	21dc      	movs	r1, #220	; 0xdc
 80005a6:	2000      	movs	r0, #0
 80005a8:	f000 fe3d 	bl	8001226 <lcd_draw_rectangle>

	// Title & score
	lcd_show_string_center(0, 100, "FLAPPY BIRD", 0xFFFF, SKY_COLOR, 24, 0);
 80005ac:	2300      	movs	r3, #0
 80005ae:	9302      	str	r3, [sp, #8]
 80005b0:	2318      	movs	r3, #24
 80005b2:	9301      	str	r3, [sp, #4]
 80005b4:	f647 537c 	movw	r3, #32124	; 0x7d7c
 80005b8:	9300      	str	r3, [sp, #0]
 80005ba:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80005be:	4a2e      	ldr	r2, [pc, #184]	; (8000678 <game_init+0x100>)
 80005c0:	2164      	movs	r1, #100	; 0x64
 80005c2:	2000      	movs	r0, #0
 80005c4:	f001 fa16 	bl	80019f4 <lcd_show_string_center>
	lcd_show_string(20, 250, "Score: 0", 0xFFFF, SKY_COLOR, 16, 0);
 80005c8:	2300      	movs	r3, #0
 80005ca:	9302      	str	r3, [sp, #8]
 80005cc:	2310      	movs	r3, #16
 80005ce:	9301      	str	r3, [sp, #4]
 80005d0:	f647 537c 	movw	r3, #32124	; 0x7d7c
 80005d4:	9300      	str	r3, [sp, #0]
 80005d6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80005da:	4a28      	ldr	r2, [pc, #160]	; (800067c <game_init+0x104>)
 80005dc:	21fa      	movs	r1, #250	; 0xfa
 80005de:	2014      	movs	r0, #20
 80005e0:	f001 f9a4 	bl	800192c <lcd_show_string>
	lcd_show_string_center(0, 150, "Press UP to START", 0xFFFF, SKY_COLOR, 16, 0);
 80005e4:	2300      	movs	r3, #0
 80005e6:	9302      	str	r3, [sp, #8]
 80005e8:	2310      	movs	r3, #16
 80005ea:	9301      	str	r3, [sp, #4]
 80005ec:	f647 537c 	movw	r3, #32124	; 0x7d7c
 80005f0:	9300      	str	r3, [sp, #0]
 80005f2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80005f6:	4a22      	ldr	r2, [pc, #136]	; (8000680 <game_init+0x108>)
 80005f8:	2196      	movs	r1, #150	; 0x96
 80005fa:	2000      	movs	r0, #0
 80005fc:	f001 f9fa 	bl	80019f4 <lcd_show_string_center>
	 * TO DO
	 *
	 * 3. Init Bird object.
	 * - Firstly, you have to initialize default values for the bird object.
	 */
	bird.y = 120;
 8000600:	4b20      	ldr	r3, [pc, #128]	; (8000684 <game_init+0x10c>)
 8000602:	2278      	movs	r2, #120	; 0x78
 8000604:	601a      	str	r2, [r3, #0]
	bird.y_pre = bird.y;
 8000606:	4b1f      	ldr	r3, [pc, #124]	; (8000684 <game_init+0x10c>)
 8000608:	681b      	ldr	r3, [r3, #0]
 800060a:	4a1e      	ldr	r2, [pc, #120]	; (8000684 <game_init+0x10c>)
 800060c:	6053      	str	r3, [r2, #4]
	bird.velocity = 0;
 800060e:	4b1d      	ldr	r3, [pc, #116]	; (8000684 <game_init+0x10c>)
 8000610:	2200      	movs	r2, #0
 8000612:	609a      	str	r2, [r3, #8]
	 * TO DO
	 *
	 * 4. Init Pipes object.
	 * - Firstly, you have to initialize default values for the pipe objects.
	 */
	for (int i = 0; i < NUM_PIPES; i++) {
 8000614:	2300      	movs	r3, #0
 8000616:	607b      	str	r3, [r7, #4]
 8000618:	e020      	b.n	800065c <game_init+0xe4>
	    pipes[i].x = 240 + i * 100;
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	2264      	movs	r2, #100	; 0x64
 800061e:	fb02 f303 	mul.w	r3, r2, r3
 8000622:	f103 02f0 	add.w	r2, r3, #240	; 0xf0
 8000626:	4918      	ldr	r1, [pc, #96]	; (8000688 <game_init+0x110>)
 8000628:	687b      	ldr	r3, [r7, #4]
 800062a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
	    pipes[i].gap_y = 80 + rand() % 80;  // Gap random 80-160
 800062e:	f004 f9bb 	bl	80049a8 <rand>
 8000632:	4601      	mov	r1, r0
 8000634:	4b15      	ldr	r3, [pc, #84]	; (800068c <game_init+0x114>)
 8000636:	fb83 2301 	smull	r2, r3, r3, r1
 800063a:	115a      	asrs	r2, r3, #5
 800063c:	17cb      	asrs	r3, r1, #31
 800063e:	1ad2      	subs	r2, r2, r3
 8000640:	4613      	mov	r3, r2
 8000642:	009b      	lsls	r3, r3, #2
 8000644:	4413      	add	r3, r2
 8000646:	011b      	lsls	r3, r3, #4
 8000648:	1aca      	subs	r2, r1, r3
 800064a:	3250      	adds	r2, #80	; 0x50
 800064c:	490e      	ldr	r1, [pc, #56]	; (8000688 <game_init+0x110>)
 800064e:	687b      	ldr	r3, [r7, #4]
 8000650:	00db      	lsls	r3, r3, #3
 8000652:	440b      	add	r3, r1
 8000654:	605a      	str	r2, [r3, #4]
	for (int i = 0; i < NUM_PIPES; i++) {
 8000656:	687b      	ldr	r3, [r7, #4]
 8000658:	3301      	adds	r3, #1
 800065a:	607b      	str	r3, [r7, #4]
 800065c:	687b      	ldr	r3, [r7, #4]
 800065e:	2b02      	cmp	r3, #2
 8000660:	dddb      	ble.n	800061a <game_init+0xa2>
	}

	score = 0;
 8000662:	4b0b      	ldr	r3, [pc, #44]	; (8000690 <game_init+0x118>)
 8000664:	2200      	movs	r2, #0
 8000666:	601a      	str	r2, [r3, #0]
	game_state = 0;
 8000668:	4b0a      	ldr	r3, [pc, #40]	; (8000694 <game_init+0x11c>)
 800066a:	2200      	movs	r2, #0
 800066c:	601a      	str	r2, [r3, #0]

}
 800066e:	bf00      	nop
 8000670:	3708      	adds	r7, #8
 8000672:	46bd      	mov	sp, r7
 8000674:	bd80      	pop	{r7, pc}
 8000676:	bf00      	nop
 8000678:	080059c4 	.word	0x080059c4
 800067c:	080059d0 	.word	0x080059d0
 8000680:	080059dc 	.word	0x080059dc
 8000684:	200000fc 	.word	0x200000fc
 8000688:	200000e4 	.word	0x200000e4
 800068c:	66666667 	.word	0x66666667
 8000690:	20000094 	.word	0x20000094
 8000694:	20000098 	.word	0x20000098

08000698 <game_process>:
 * @brief  	Process game
 * @param  	None
 * @note  	Call in loop (main)
 * @retval 	None
 */
void game_process(void) {
 8000698:	b580      	push	{r7, lr}
 800069a:	b082      	sub	sp, #8
 800069c:	af02      	add	r7, sp, #8
	static uint8_t counter_game = 0;
	counter_game = (counter_game + 1) % 3;
 800069e:	4b1e      	ldr	r3, [pc, #120]	; (8000718 <game_process+0x80>)
 80006a0:	781b      	ldrb	r3, [r3, #0]
 80006a2:	1c5a      	adds	r2, r3, #1
 80006a4:	4b1d      	ldr	r3, [pc, #116]	; (800071c <game_process+0x84>)
 80006a6:	fb83 3102 	smull	r3, r1, r3, r2
 80006aa:	17d3      	asrs	r3, r2, #31
 80006ac:	1ac9      	subs	r1, r1, r3
 80006ae:	460b      	mov	r3, r1
 80006b0:	005b      	lsls	r3, r3, #1
 80006b2:	440b      	add	r3, r1
 80006b4:	1ad1      	subs	r1, r2, r3
 80006b6:	b2ca      	uxtb	r2, r1
 80006b8:	4b17      	ldr	r3, [pc, #92]	; (8000718 <game_process+0x80>)
 80006ba:	701a      	strb	r2, [r3, #0]

//	pacman_direction_process(); // Put this function here to read buttons.

	if (game_state == 0) {  // Menu: chờ start
 80006bc:	4b18      	ldr	r3, [pc, #96]	; (8000720 <game_process+0x88>)
 80006be:	681b      	ldr	r3, [r3, #0]
 80006c0:	2b00      	cmp	r3, #0
 80006c2:	d116      	bne.n	80006f2 <game_process+0x5a>
	    if (is_button_up()) {
 80006c4:	f000 f9de 	bl	8000a84 <is_button_up>
 80006c8:	4603      	mov	r3, r0
 80006ca:	2b00      	cmp	r3, #0
 80006cc:	d020      	beq.n	8000710 <game_process+0x78>
	        game_state = 1;
 80006ce:	4b14      	ldr	r3, [pc, #80]	; (8000720 <game_process+0x88>)
 80006d0:	2201      	movs	r2, #1
 80006d2:	601a      	str	r2, [r3, #0]
	        lcd_clear(SKY_COLOR);
 80006d4:	f647 507c 	movw	r0, #32124	; 0x7d7c
 80006d8:	f000 fca2 	bl	8001020 <lcd_clear>
	        lcd_fill(0, 220, 319, 239, GROUND_COLOR);
 80006dc:	f64b 4340 	movw	r3, #48192	; 0xbc40
 80006e0:	9300      	str	r3, [sp, #0]
 80006e2:	23ef      	movs	r3, #239	; 0xef
 80006e4:	f240 123f 	movw	r2, #319	; 0x13f
 80006e8:	21dc      	movs	r1, #220	; 0xdc
 80006ea:	2000      	movs	r0, #0
 80006ec:	f000 fcca 	bl	8001084 <lcd_fill>
	    }
	    return;
 80006f0:	e00e      	b.n	8000710 <game_process+0x78>
	}

	// Jump input (mỗi frame kiểm tra)
	bird_direction_process();
 80006f2:	f000 f89d 	bl	8000830 <bird_direction_process>

	if (counter_game == 0) {
 80006f6:	4b08      	ldr	r3, [pc, #32]	; (8000718 <game_process+0x80>)
 80006f8:	781b      	ldrb	r3, [r3, #0]
 80006fa:	2b00      	cmp	r3, #0
 80006fc:	d109      	bne.n	8000712 <game_process+0x7a>
		bird_moving_process();
 80006fe:	f000 f8a7 	bl	8000850 <bird_moving_process>
		pipes_update();
 8000702:	f000 f91f 	bl	8000944 <pipes_update>

		game_handler();
 8000706:	f000 f83f 	bl	8000788 <game_handler>
		game_draw();
 800070a:	f000 f80b 	bl	8000724 <game_draw>
 800070e:	e000      	b.n	8000712 <game_process+0x7a>
	    return;
 8000710:	bf00      	nop
	}
}
 8000712:	46bd      	mov	sp, r7
 8000714:	bd80      	pop	{r7, pc}
 8000716:	bf00      	nop
 8000718:	2000009c 	.word	0x2000009c
 800071c:	55555556 	.word	0x55555556
 8000720:	20000098 	.word	0x20000098

08000724 <game_draw>:

/* Private Functions ---------------------------------------------------------*/
void game_draw(void) {
 8000724:	b580      	push	{r7, lr}
 8000726:	b08a      	sub	sp, #40	; 0x28
 8000728:	af04      	add	r7, sp, #16
	 * Draw Bird and Pipes.
	 *
	 * Hint: Remember to delete the object in the previous position, before drawing the new one.
	 */
	// Xóa bird cũ
	bird_draw(bird.y_pre, SKY_COLOR);
 800072a:	4b16      	ldr	r3, [pc, #88]	; (8000784 <game_draw+0x60>)
 800072c:	685b      	ldr	r3, [r3, #4]
 800072e:	f647 517c 	movw	r1, #32124	; 0x7d7c
 8000732:	4618      	mov	r0, r3
 8000734:	f000 f98e 	bl	8000a54 <bird_draw>

	// Vẽ mới
	bird_draw(bird.y, BIRD_COLOR);
 8000738:	4b12      	ldr	r3, [pc, #72]	; (8000784 <game_draw+0x60>)
 800073a:	681b      	ldr	r3, [r3, #0]
 800073c:	f64f 71e0 	movw	r1, #65504	; 0xffe0
 8000740:	4618      	mov	r0, r3
 8000742:	f000 f987 	bl	8000a54 <bird_draw>
	pipes_draw();
 8000746:	f000 f93d 	bl	80009c4 <pipes_draw>

	// Cập nhật score (cho score hiển thị ra led_7seg)
	char buf[20];
//	sprintf(buf, "Score: %d", score);
	lcd_fill(20, 250, 150, 270, SKY_COLOR);
 800074a:	f647 537c 	movw	r3, #32124	; 0x7d7c
 800074e:	9300      	str	r3, [sp, #0]
 8000750:	f44f 7387 	mov.w	r3, #270	; 0x10e
 8000754:	2296      	movs	r2, #150	; 0x96
 8000756:	21fa      	movs	r1, #250	; 0xfa
 8000758:	2014      	movs	r0, #20
 800075a:	f000 fc93 	bl	8001084 <lcd_fill>
	lcd_show_string(20, 250, buf, 0xFFFF, SKY_COLOR, 16, 0);
 800075e:	1d3a      	adds	r2, r7, #4
 8000760:	2300      	movs	r3, #0
 8000762:	9302      	str	r3, [sp, #8]
 8000764:	2310      	movs	r3, #16
 8000766:	9301      	str	r3, [sp, #4]
 8000768:	f647 537c 	movw	r3, #32124	; 0x7d7c
 800076c:	9300      	str	r3, [sp, #0]
 800076e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000772:	21fa      	movs	r1, #250	; 0xfa
 8000774:	2014      	movs	r0, #20
 8000776:	f001 f8d9 	bl	800192c <lcd_show_string>
}
 800077a:	bf00      	nop
 800077c:	3718      	adds	r7, #24
 800077e:	46bd      	mov	sp, r7
 8000780:	bd80      	pop	{r7, pc}
 8000782:	bf00      	nop
 8000784:	200000fc 	.word	0x200000fc

08000788 <game_handler>:

void game_handler(void) {
 8000788:	b580      	push	{r7, lr}
 800078a:	b082      	sub	sp, #8
 800078c:	af00      	add	r7, sp, #0
	 * 1. Check the loss condition, show something, and restart the game.
	 * 2. Check the win condition, show something, and restart the game.
	 * 3. Check if Bird has passed through gap between 2 pipes, then update the score.
	 */
	// Game over: chạm ground/top/pipe
	if (bird.y > 205 || bird.y < 0) {
 800078e:	4b25      	ldr	r3, [pc, #148]	; (8000824 <game_handler+0x9c>)
 8000790:	681b      	ldr	r3, [r3, #0]
 8000792:	2bcd      	cmp	r3, #205	; 0xcd
 8000794:	dc03      	bgt.n	800079e <game_handler+0x16>
 8000796:	4b23      	ldr	r3, [pc, #140]	; (8000824 <game_handler+0x9c>)
 8000798:	681b      	ldr	r3, [r3, #0]
 800079a:	2b00      	cmp	r3, #0
 800079c:	da02      	bge.n	80007a4 <game_handler+0x1c>
	// chạm nền         chạm trần
	    game_over();
 800079e:	f000 f871 	bl	8000884 <game_over>
	    return;
 80007a2:	e03c      	b.n	800081e <game_handler+0x96>
	}

	for (int i = 0; i < NUM_PIPES; i++) {
 80007a4:	2300      	movs	r3, #0
 80007a6:	607b      	str	r3, [r7, #4]
 80007a8:	e036      	b.n	8000818 <game_handler+0x90>
	    if (bird.y < pipes[i].gap_y - PIPE_GAP/2 || bird.y + BIRD_SIZE > pipes[i].gap_y + PIPE_GAP/2) {
 80007aa:	4b1e      	ldr	r3, [pc, #120]	; (8000824 <game_handler+0x9c>)
 80007ac:	681a      	ldr	r2, [r3, #0]
 80007ae:	491e      	ldr	r1, [pc, #120]	; (8000828 <game_handler+0xa0>)
 80007b0:	687b      	ldr	r3, [r7, #4]
 80007b2:	00db      	lsls	r3, r3, #3
 80007b4:	440b      	add	r3, r1
 80007b6:	685b      	ldr	r3, [r3, #4]
 80007b8:	3b3c      	subs	r3, #60	; 0x3c
 80007ba:	429a      	cmp	r2, r3
 80007bc:	db09      	blt.n	80007d2 <game_handler+0x4a>
 80007be:	4b19      	ldr	r3, [pc, #100]	; (8000824 <game_handler+0x9c>)
 80007c0:	681a      	ldr	r2, [r3, #0]
 80007c2:	4919      	ldr	r1, [pc, #100]	; (8000828 <game_handler+0xa0>)
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	00db      	lsls	r3, r3, #3
 80007c8:	440b      	add	r3, r1
 80007ca:	685b      	ldr	r3, [r3, #4]
 80007cc:	332c      	adds	r3, #44	; 0x2c
 80007ce:	429a      	cmp	r2, r3
 80007d0:	dd0e      	ble.n	80007f0 <game_handler+0x68>
	        if (BIRD_X + BIRD_SIZE > pipes[i].x && BIRD_X < pipes[i].x + PIPE_WIDTH) {
 80007d2:	4a15      	ldr	r2, [pc, #84]	; (8000828 <game_handler+0xa0>)
 80007d4:	687b      	ldr	r3, [r7, #4]
 80007d6:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80007da:	2b41      	cmp	r3, #65	; 0x41
 80007dc:	dc08      	bgt.n	80007f0 <game_handler+0x68>
 80007de:	4a12      	ldr	r2, [pc, #72]	; (8000828 <game_handler+0xa0>)
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80007e6:	2b0a      	cmp	r3, #10
 80007e8:	dd02      	ble.n	80007f0 <game_handler+0x68>
	            game_over();
 80007ea:	f000 f84b 	bl	8000884 <game_over>
	            return;
 80007ee:	e016      	b.n	800081e <game_handler+0x96>
	        }
	    }
	    // Score khi qua pipe
	    if (pipes[i].x + PIPE_WIDTH < BIRD_X && pipes[i].x + PIPE_WIDTH > BIRD_X - PIPE_SPEED) {
 80007f0:	4a0d      	ldr	r2, [pc, #52]	; (8000828 <game_handler+0xa0>)
 80007f2:	687b      	ldr	r3, [r7, #4]
 80007f4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80007f8:	2b09      	cmp	r3, #9
 80007fa:	dc0a      	bgt.n	8000812 <game_handler+0x8a>
 80007fc:	4a0a      	ldr	r2, [pc, #40]	; (8000828 <game_handler+0xa0>)
 80007fe:	687b      	ldr	r3, [r7, #4]
 8000800:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8000804:	2b07      	cmp	r3, #7
 8000806:	dd04      	ble.n	8000812 <game_handler+0x8a>
	        score++;
 8000808:	4b08      	ldr	r3, [pc, #32]	; (800082c <game_handler+0xa4>)
 800080a:	681b      	ldr	r3, [r3, #0]
 800080c:	3301      	adds	r3, #1
 800080e:	4a07      	ldr	r2, [pc, #28]	; (800082c <game_handler+0xa4>)
 8000810:	6013      	str	r3, [r2, #0]
	for (int i = 0; i < NUM_PIPES; i++) {
 8000812:	687b      	ldr	r3, [r7, #4]
 8000814:	3301      	adds	r3, #1
 8000816:	607b      	str	r3, [r7, #4]
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	2b02      	cmp	r3, #2
 800081c:	ddc5      	ble.n	80007aa <game_handler+0x22>
	    }
	}
}
 800081e:	3708      	adds	r7, #8
 8000820:	46bd      	mov	sp, r7
 8000822:	bd80      	pop	{r7, pc}
 8000824:	200000fc 	.word	0x200000fc
 8000828:	200000e4 	.word	0x200000e4
 800082c:	20000094 	.word	0x20000094

08000830 <bird_direction_process>:

void bird_direction_process(void) {
 8000830:	b580      	push	{r7, lr}
 8000832:	af00      	add	r7, sp, #0
	/*
	 * TO DO
	 *
	 * Let user use button to control Bird.
	 */
	if (is_button_up()) {
 8000834:	f000 f926 	bl	8000a84 <is_button_up>
 8000838:	4603      	mov	r3, r0
 800083a:	2b00      	cmp	r3, #0
 800083c:	d003      	beq.n	8000846 <bird_direction_process+0x16>
		 bird.velocity = JUMP_FORCE;
 800083e:	4b03      	ldr	r3, [pc, #12]	; (800084c <bird_direction_process+0x1c>)
 8000840:	f06f 0207 	mvn.w	r2, #7
 8000844:	609a      	str	r2, [r3, #8]
	}
}
 8000846:	bf00      	nop
 8000848:	bd80      	pop	{r7, pc}
 800084a:	bf00      	nop
 800084c:	200000fc 	.word	0x200000fc

08000850 <bird_moving_process>:

void bird_moving_process(void) {
 8000850:	b480      	push	{r7}
 8000852:	af00      	add	r7, sp, #0
	 * TO DO
	 *
	 * Update Bird's current and previous position based on current direction.
	 *
	 */
	bird.velocity += GRAVITY;
 8000854:	4b0a      	ldr	r3, [pc, #40]	; (8000880 <bird_moving_process+0x30>)
 8000856:	689b      	ldr	r3, [r3, #8]
 8000858:	3301      	adds	r3, #1
 800085a:	4a09      	ldr	r2, [pc, #36]	; (8000880 <bird_moving_process+0x30>)
 800085c:	6093      	str	r3, [r2, #8]
	bird.y_pre = bird.y;
 800085e:	4b08      	ldr	r3, [pc, #32]	; (8000880 <bird_moving_process+0x30>)
 8000860:	681b      	ldr	r3, [r3, #0]
 8000862:	4a07      	ldr	r2, [pc, #28]	; (8000880 <bird_moving_process+0x30>)
 8000864:	6053      	str	r3, [r2, #4]
	bird.y -= bird.velocity;
 8000866:	4b06      	ldr	r3, [pc, #24]	; (8000880 <bird_moving_process+0x30>)
 8000868:	681a      	ldr	r2, [r3, #0]
 800086a:	4b05      	ldr	r3, [pc, #20]	; (8000880 <bird_moving_process+0x30>)
 800086c:	689b      	ldr	r3, [r3, #8]
 800086e:	1ad3      	subs	r3, r2, r3
 8000870:	4a03      	ldr	r2, [pc, #12]	; (8000880 <bird_moving_process+0x30>)
 8000872:	6013      	str	r3, [r2, #0]
}
 8000874:	bf00      	nop
 8000876:	46bd      	mov	sp, r7
 8000878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800087c:	4770      	bx	lr
 800087e:	bf00      	nop
 8000880:	200000fc 	.word	0x200000fc

08000884 <game_over>:

void game_over(void) {
 8000884:	b580      	push	{r7, lr}
 8000886:	b08a      	sub	sp, #40	; 0x28
 8000888:	af04      	add	r7, sp, #16
    game_state = 2;
 800088a:	4b2a      	ldr	r3, [pc, #168]	; (8000934 <game_over+0xb0>)
 800088c:	2202      	movs	r2, #2
 800088e:	601a      	str	r2, [r3, #0]
    lcd_fill(80, 80, 240, 160, 0xF800);  // Nền đỏ
 8000890:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8000894:	9300      	str	r3, [sp, #0]
 8000896:	23a0      	movs	r3, #160	; 0xa0
 8000898:	22f0      	movs	r2, #240	; 0xf0
 800089a:	2150      	movs	r1, #80	; 0x50
 800089c:	2050      	movs	r0, #80	; 0x50
 800089e:	f000 fbf1 	bl	8001084 <lcd_fill>
    lcd_show_string_center(0, 100, "GAME OVER", 0xFFFF, 0xF800, 24, 0);
 80008a2:	2300      	movs	r3, #0
 80008a4:	9302      	str	r3, [sp, #8]
 80008a6:	2318      	movs	r3, #24
 80008a8:	9301      	str	r3, [sp, #4]
 80008aa:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80008ae:	9300      	str	r3, [sp, #0]
 80008b0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80008b4:	4a20      	ldr	r2, [pc, #128]	; (8000938 <game_over+0xb4>)
 80008b6:	2164      	movs	r1, #100	; 0x64
 80008b8:	2000      	movs	r0, #0
 80008ba:	f001 f89b 	bl	80019f4 <lcd_show_string_center>
    lcd_show_string_center(0, 130, "Score:", 0xFFFF, 0xF800, 20, 0);
 80008be:	2300      	movs	r3, #0
 80008c0:	9302      	str	r3, [sp, #8]
 80008c2:	2314      	movs	r3, #20
 80008c4:	9301      	str	r3, [sp, #4]
 80008c6:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80008ca:	9300      	str	r3, [sp, #0]
 80008cc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80008d0:	4a1a      	ldr	r2, [pc, #104]	; (800093c <game_over+0xb8>)
 80008d2:	2182      	movs	r1, #130	; 0x82
 80008d4:	2000      	movs	r0, #0
 80008d6:	f001 f88d 	bl	80019f4 <lcd_show_string_center>
    char buf[20];
//    sprintf(buf, "%d", score);
    lcd_show_string_center(0, 155, buf, 0xFFFF, 0xF800, 20, 0);
 80008da:	1d3a      	adds	r2, r7, #4
 80008dc:	2300      	movs	r3, #0
 80008de:	9302      	str	r3, [sp, #8]
 80008e0:	2314      	movs	r3, #20
 80008e2:	9301      	str	r3, [sp, #4]
 80008e4:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80008e8:	9300      	str	r3, [sp, #0]
 80008ea:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80008ee:	219b      	movs	r1, #155	; 0x9b
 80008f0:	2000      	movs	r0, #0
 80008f2:	f001 f87f 	bl	80019f4 <lcd_show_string_center>
    lcd_show_string_center(0, 190, "UP to Restart", 0xFFFF, 0xF800, 16, 0);
 80008f6:	2300      	movs	r3, #0
 80008f8:	9302      	str	r3, [sp, #8]
 80008fa:	2310      	movs	r3, #16
 80008fc:	9301      	str	r3, [sp, #4]
 80008fe:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8000902:	9300      	str	r3, [sp, #0]
 8000904:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000908:	4a0d      	ldr	r2, [pc, #52]	; (8000940 <game_over+0xbc>)
 800090a:	21be      	movs	r1, #190	; 0xbe
 800090c:	2000      	movs	r0, #0
 800090e:	f001 f871 	bl	80019f4 <lcd_show_string_center>

    HAL_Delay(1000);
 8000912:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000916:	f001 fdab 	bl	8002470 <HAL_Delay>
    while (!is_button_up());  // Chờ nhấn
 800091a:	bf00      	nop
 800091c:	f000 f8b2 	bl	8000a84 <is_button_up>
 8000920:	4603      	mov	r3, r0
 8000922:	2b00      	cmp	r3, #0
 8000924:	d0fa      	beq.n	800091c <game_over+0x98>
    game_init();
 8000926:	f7ff fe27 	bl	8000578 <game_init>
}
 800092a:	bf00      	nop
 800092c:	3718      	adds	r7, #24
 800092e:	46bd      	mov	sp, r7
 8000930:	bd80      	pop	{r7, pc}
 8000932:	bf00      	nop
 8000934:	20000098 	.word	0x20000098
 8000938:	080059f0 	.word	0x080059f0
 800093c:	080059fc 	.word	0x080059fc
 8000940:	08005a04 	.word	0x08005a04

08000944 <pipes_update>:

void pipes_update(void) {
 8000944:	b580      	push	{r7, lr}
 8000946:	b082      	sub	sp, #8
 8000948:	af00      	add	r7, sp, #0
    for (int i = 0; i < NUM_PIPES; i++) {
 800094a:	2300      	movs	r3, #0
 800094c:	607b      	str	r3, [r7, #4]
 800094e:	e02c      	b.n	80009aa <pipes_update+0x66>
        pipes[i].x -= PIPE_SPEED;
 8000950:	4a1a      	ldr	r2, [pc, #104]	; (80009bc <pipes_update+0x78>)
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8000958:	1eda      	subs	r2, r3, #3
 800095a:	4918      	ldr	r1, [pc, #96]	; (80009bc <pipes_update+0x78>)
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
        if (pipes[i].x < -PIPE_WIDTH) {
 8000962:	4a16      	ldr	r2, [pc, #88]	; (80009bc <pipes_update+0x78>)
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800096a:	f113 0f28 	cmn.w	r3, #40	; 0x28
 800096e:	da19      	bge.n	80009a4 <pipes_update+0x60>
            pipes[i].x = 320;
 8000970:	4a12      	ldr	r2, [pc, #72]	; (80009bc <pipes_update+0x78>)
 8000972:	687b      	ldr	r3, [r7, #4]
 8000974:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8000978:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
            pipes[i].gap_y = 80 + rand() % 80;
 800097c:	f004 f814 	bl	80049a8 <rand>
 8000980:	4601      	mov	r1, r0
 8000982:	4b0f      	ldr	r3, [pc, #60]	; (80009c0 <pipes_update+0x7c>)
 8000984:	fb83 2301 	smull	r2, r3, r3, r1
 8000988:	115a      	asrs	r2, r3, #5
 800098a:	17cb      	asrs	r3, r1, #31
 800098c:	1ad2      	subs	r2, r2, r3
 800098e:	4613      	mov	r3, r2
 8000990:	009b      	lsls	r3, r3, #2
 8000992:	4413      	add	r3, r2
 8000994:	011b      	lsls	r3, r3, #4
 8000996:	1aca      	subs	r2, r1, r3
 8000998:	3250      	adds	r2, #80	; 0x50
 800099a:	4908      	ldr	r1, [pc, #32]	; (80009bc <pipes_update+0x78>)
 800099c:	687b      	ldr	r3, [r7, #4]
 800099e:	00db      	lsls	r3, r3, #3
 80009a0:	440b      	add	r3, r1
 80009a2:	605a      	str	r2, [r3, #4]
    for (int i = 0; i < NUM_PIPES; i++) {
 80009a4:	687b      	ldr	r3, [r7, #4]
 80009a6:	3301      	adds	r3, #1
 80009a8:	607b      	str	r3, [r7, #4]
 80009aa:	687b      	ldr	r3, [r7, #4]
 80009ac:	2b02      	cmp	r3, #2
 80009ae:	ddcf      	ble.n	8000950 <pipes_update+0xc>
            nên chia ra phần trên là 60 và phần dưới là 60. Vì vậy nên chiều cao
            của ống trên phải lớn hơn hoặc bằng 60 và ống dưới phải bé hơn hoặc bằng
            160 (220 là mặt đất) */
        }
    }
}
 80009b0:	bf00      	nop
 80009b2:	bf00      	nop
 80009b4:	3708      	adds	r7, #8
 80009b6:	46bd      	mov	sp, r7
 80009b8:	bd80      	pop	{r7, pc}
 80009ba:	bf00      	nop
 80009bc:	200000e4 	.word	0x200000e4
 80009c0:	66666667 	.word	0x66666667

080009c4 <pipes_draw>:

void pipes_draw(void) {
 80009c4:	b580      	push	{r7, lr}
 80009c6:	b084      	sub	sp, #16
 80009c8:	af02      	add	r7, sp, #8
	/*
	* TO DO
	*
	* Draw whatever you like
	*/
    for (int i = 0; i < NUM_PIPES; i++) {
 80009ca:	2300      	movs	r3, #0
 80009cc:	607b      	str	r3, [r7, #4]
 80009ce:	e036      	b.n	8000a3e <pipes_draw+0x7a>
        // Pipe trên
        lcd_fill(pipes[i].x, 0, pipes[i].x + PIPE_WIDTH, pipes[i].gap_y - PIPE_GAP/2, PIPE_COLOR);
 80009d0:	4a1f      	ldr	r2, [pc, #124]	; (8000a50 <pipes_draw+0x8c>)
 80009d2:	687b      	ldr	r3, [r7, #4]
 80009d4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80009d8:	b298      	uxth	r0, r3
 80009da:	4a1d      	ldr	r2, [pc, #116]	; (8000a50 <pipes_draw+0x8c>)
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80009e2:	b29b      	uxth	r3, r3
 80009e4:	3328      	adds	r3, #40	; 0x28
 80009e6:	b29a      	uxth	r2, r3
 80009e8:	4919      	ldr	r1, [pc, #100]	; (8000a50 <pipes_draw+0x8c>)
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	00db      	lsls	r3, r3, #3
 80009ee:	440b      	add	r3, r1
 80009f0:	685b      	ldr	r3, [r3, #4]
 80009f2:	b29b      	uxth	r3, r3
 80009f4:	3b3c      	subs	r3, #60	; 0x3c
 80009f6:	b29b      	uxth	r3, r3
 80009f8:	f44f 61fc 	mov.w	r1, #2016	; 0x7e0
 80009fc:	9100      	str	r1, [sp, #0]
 80009fe:	2100      	movs	r1, #0
 8000a00:	f000 fb40 	bl	8001084 <lcd_fill>
        // Pipe dưới
        lcd_fill(pipes[i].x, pipes[i].gap_y + PIPE_GAP/2, pipes[i].x + PIPE_WIDTH, 219, PIPE_COLOR);
 8000a04:	4a12      	ldr	r2, [pc, #72]	; (8000a50 <pipes_draw+0x8c>)
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8000a0c:	b298      	uxth	r0, r3
 8000a0e:	4a10      	ldr	r2, [pc, #64]	; (8000a50 <pipes_draw+0x8c>)
 8000a10:	687b      	ldr	r3, [r7, #4]
 8000a12:	00db      	lsls	r3, r3, #3
 8000a14:	4413      	add	r3, r2
 8000a16:	685b      	ldr	r3, [r3, #4]
 8000a18:	b29b      	uxth	r3, r3
 8000a1a:	333c      	adds	r3, #60	; 0x3c
 8000a1c:	b299      	uxth	r1, r3
 8000a1e:	4a0c      	ldr	r2, [pc, #48]	; (8000a50 <pipes_draw+0x8c>)
 8000a20:	687b      	ldr	r3, [r7, #4]
 8000a22:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8000a26:	b29b      	uxth	r3, r3
 8000a28:	3328      	adds	r3, #40	; 0x28
 8000a2a:	b29a      	uxth	r2, r3
 8000a2c:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 8000a30:	9300      	str	r3, [sp, #0]
 8000a32:	23db      	movs	r3, #219	; 0xdb
 8000a34:	f000 fb26 	bl	8001084 <lcd_fill>
    for (int i = 0; i < NUM_PIPES; i++) {
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	3301      	adds	r3, #1
 8000a3c:	607b      	str	r3, [r7, #4]
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	2b02      	cmp	r3, #2
 8000a42:	ddc5      	ble.n	80009d0 <pipes_draw+0xc>
    }
}
 8000a44:	bf00      	nop
 8000a46:	bf00      	nop
 8000a48:	3708      	adds	r7, #8
 8000a4a:	46bd      	mov	sp, r7
 8000a4c:	bd80      	pop	{r7, pc}
 8000a4e:	bf00      	nop
 8000a50:	200000e4 	.word	0x200000e4

08000a54 <bird_draw>:

void bird_draw(int y, uint16_t color) {
 8000a54:	b580      	push	{r7, lr}
 8000a56:	b086      	sub	sp, #24
 8000a58:	af02      	add	r7, sp, #8
 8000a5a:	6078      	str	r0, [r7, #4]
 8000a5c:	460b      	mov	r3, r1
 8000a5e:	807b      	strh	r3, [r7, #2]
	/*
	* TO DO
	*
	* Draw whatever you like
	*/
    int x = BIRD_X;
 8000a60:	2332      	movs	r3, #50	; 0x32
 8000a62:	60fb      	str	r3, [r7, #12]
    lcd_draw_circle(x + 8, y + 8, color, BIRD_SIZE/2, 1);  // Thân chim
 8000a64:	68fb      	ldr	r3, [r7, #12]
 8000a66:	f103 0008 	add.w	r0, r3, #8
 8000a6a:	687b      	ldr	r3, [r7, #4]
 8000a6c:	f103 0108 	add.w	r1, r3, #8
 8000a70:	887a      	ldrh	r2, [r7, #2]
 8000a72:	2301      	movs	r3, #1
 8000a74:	9300      	str	r3, [sp, #0]
 8000a76:	2308      	movs	r3, #8
 8000a78:	f000 feeb 	bl	8001852 <lcd_draw_circle>
//    lcd_fill(x + 12, y + 4, x + 18, y + 12, color);       // Cánh
}
 8000a7c:	bf00      	nop
 8000a7e:	3710      	adds	r7, #16
 8000a80:	46bd      	mov	sp, r7
 8000a82:	bd80      	pop	{r7, pc}

08000a84 <is_button_up>:

uint8_t is_button_up(void) {
 8000a84:	b480      	push	{r7}
 8000a86:	af00      	add	r7, sp, #0
	/*
	 * TO DO
	 */
	if(button_count[0] <= 20) {
 8000a88:	4b05      	ldr	r3, [pc, #20]	; (8000aa0 <is_button_up+0x1c>)
 8000a8a:	881b      	ldrh	r3, [r3, #0]
 8000a8c:	2b14      	cmp	r3, #20
 8000a8e:	d801      	bhi.n	8000a94 <is_button_up+0x10>
		return 1;
 8000a90:	2301      	movs	r3, #1
 8000a92:	e000      	b.n	8000a96 <is_button_up+0x12>
	}
	return 0;
 8000a94:	2300      	movs	r3, #0
}
 8000a96:	4618      	mov	r0, r3
 8000a98:	46bd      	mov	sp, r7
 8000a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a9e:	4770      	bx	lr
 8000aa0:	200000a0 	.word	0x200000a0

08000aa4 <button_init>:
/**
 * @brief  	Init matrix button
 * @param  	None
 * @retval 	None
 */
void button_init() {
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 1);
 8000aa8:	2201      	movs	r2, #1
 8000aaa:	2108      	movs	r1, #8
 8000aac:	4802      	ldr	r0, [pc, #8]	; (8000ab8 <button_init+0x14>)
 8000aae:	f001 ffb1 	bl	8002a14 <HAL_GPIO_WritePin>
}
 8000ab2:	bf00      	nop
 8000ab4:	bd80      	pop	{r7, pc}
 8000ab6:	bf00      	nop
 8000ab8:	40020c00 	.word	0x40020c00

08000abc <button_scan>:
 * @brief  	Scan matrix button
 * @param  	None
 * @note  	Call every 50ms
 * @retval 	None
 */
void button_scan() {
 8000abc:	b580      	push	{r7, lr}
 8000abe:	b084      	sub	sp, #16
 8000ac0:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 0);
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	2108      	movs	r1, #8
 8000ac6:	482f      	ldr	r0, [pc, #188]	; (8000b84 <button_scan+0xc8>)
 8000ac8:	f001 ffa4 	bl	8002a14 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 1);
 8000acc:	2201      	movs	r2, #1
 8000ace:	2108      	movs	r1, #8
 8000ad0:	482c      	ldr	r0, [pc, #176]	; (8000b84 <button_scan+0xc8>)
 8000ad2:	f001 ff9f 	bl	8002a14 <HAL_GPIO_WritePin>
	HAL_SPI_Receive(&hspi1, (void*) &button_spi_buffer, 2, 10);
 8000ad6:	230a      	movs	r3, #10
 8000ad8:	2202      	movs	r2, #2
 8000ada:	492b      	ldr	r1, [pc, #172]	; (8000b88 <button_scan+0xcc>)
 8000adc:	482b      	ldr	r0, [pc, #172]	; (8000b8c <button_scan+0xd0>)
 8000ade:	f002 fdb8 	bl	8003652 <HAL_SPI_Receive>

	int button_index = 0;
 8000ae2:	2300      	movs	r3, #0
 8000ae4:	60fb      	str	r3, [r7, #12]
	uint16_t mask = 0x8000;
 8000ae6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000aea:	817b      	strh	r3, [r7, #10]
	for (int i = 0; i < 16; i++) {
 8000aec:	2300      	movs	r3, #0
 8000aee:	607b      	str	r3, [r7, #4]
 8000af0:	e03f      	b.n	8000b72 <button_scan+0xb6>
		if (i >= 0 && i <= 3) {
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	2b00      	cmp	r3, #0
 8000af6:	db06      	blt.n	8000b06 <button_scan+0x4a>
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	2b03      	cmp	r3, #3
 8000afc:	dc03      	bgt.n	8000b06 <button_scan+0x4a>
			button_index = i + 4;
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	3304      	adds	r3, #4
 8000b02:	60fb      	str	r3, [r7, #12]
 8000b04:	e018      	b.n	8000b38 <button_scan+0x7c>
		} else if (i >= 4 && i <= 7) {
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	2b03      	cmp	r3, #3
 8000b0a:	dd07      	ble.n	8000b1c <button_scan+0x60>
 8000b0c:	687b      	ldr	r3, [r7, #4]
 8000b0e:	2b07      	cmp	r3, #7
 8000b10:	dc04      	bgt.n	8000b1c <button_scan+0x60>
			button_index = 7 - i;
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	f1c3 0307 	rsb	r3, r3, #7
 8000b18:	60fb      	str	r3, [r7, #12]
 8000b1a:	e00d      	b.n	8000b38 <button_scan+0x7c>
		} else if (i >= 8 && i <= 11) {
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	2b07      	cmp	r3, #7
 8000b20:	dd06      	ble.n	8000b30 <button_scan+0x74>
 8000b22:	687b      	ldr	r3, [r7, #4]
 8000b24:	2b0b      	cmp	r3, #11
 8000b26:	dc03      	bgt.n	8000b30 <button_scan+0x74>
			button_index = i + 4;
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	3304      	adds	r3, #4
 8000b2c:	60fb      	str	r3, [r7, #12]
 8000b2e:	e003      	b.n	8000b38 <button_scan+0x7c>
		} else {
			button_index = 23 - i;
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	f1c3 0317 	rsb	r3, r3, #23
 8000b36:	60fb      	str	r3, [r7, #12]
		}
		if (button_spi_buffer & mask)
 8000b38:	4b13      	ldr	r3, [pc, #76]	; (8000b88 <button_scan+0xcc>)
 8000b3a:	881a      	ldrh	r2, [r3, #0]
 8000b3c:	897b      	ldrh	r3, [r7, #10]
 8000b3e:	4013      	ands	r3, r2
 8000b40:	b29b      	uxth	r3, r3
 8000b42:	2b00      	cmp	r3, #0
 8000b44:	d005      	beq.n	8000b52 <button_scan+0x96>
			button_count[button_index] = 0;
 8000b46:	4a12      	ldr	r2, [pc, #72]	; (8000b90 <button_scan+0xd4>)
 8000b48:	68fb      	ldr	r3, [r7, #12]
 8000b4a:	2100      	movs	r1, #0
 8000b4c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8000b50:	e009      	b.n	8000b66 <button_scan+0xaa>
		else
			button_count[button_index]++;
 8000b52:	4a0f      	ldr	r2, [pc, #60]	; (8000b90 <button_scan+0xd4>)
 8000b54:	68fb      	ldr	r3, [r7, #12]
 8000b56:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000b5a:	3301      	adds	r3, #1
 8000b5c:	b299      	uxth	r1, r3
 8000b5e:	4a0c      	ldr	r2, [pc, #48]	; (8000b90 <button_scan+0xd4>)
 8000b60:	68fb      	ldr	r3, [r7, #12]
 8000b62:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		mask = mask >> 1;
 8000b66:	897b      	ldrh	r3, [r7, #10]
 8000b68:	085b      	lsrs	r3, r3, #1
 8000b6a:	817b      	strh	r3, [r7, #10]
	for (int i = 0; i < 16; i++) {
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	3301      	adds	r3, #1
 8000b70:	607b      	str	r3, [r7, #4]
 8000b72:	687b      	ldr	r3, [r7, #4]
 8000b74:	2b0f      	cmp	r3, #15
 8000b76:	ddbc      	ble.n	8000af2 <button_scan+0x36>
	}
}
 8000b78:	bf00      	nop
 8000b7a:	bf00      	nop
 8000b7c:	3710      	adds	r7, #16
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	bd80      	pop	{r7, pc}
 8000b82:	bf00      	nop
 8000b84:	40020c00 	.word	0x40020c00
 8000b88:	200000c0 	.word	0x200000c0
 8000b8c:	200001dc 	.word	0x200001dc
 8000b90:	200000a0 	.word	0x200000a0

08000b94 <MX_FSMC_Init>:

SRAM_HandleTypeDef hsram1;

/* FSMC initialization function */
void MX_FSMC_Init(void)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	b08e      	sub	sp, #56	; 0x38
 8000b98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 8000b9a:	f107 031c 	add.w	r3, r7, #28
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	601a      	str	r2, [r3, #0]
 8000ba2:	605a      	str	r2, [r3, #4]
 8000ba4:	609a      	str	r2, [r3, #8]
 8000ba6:	60da      	str	r2, [r3, #12]
 8000ba8:	611a      	str	r2, [r3, #16]
 8000baa:	615a      	str	r2, [r3, #20]
 8000bac:	619a      	str	r2, [r3, #24]
  FSMC_NORSRAM_TimingTypeDef ExtTiming = {0};
 8000bae:	463b      	mov	r3, r7
 8000bb0:	2200      	movs	r2, #0
 8000bb2:	601a      	str	r2, [r3, #0]
 8000bb4:	605a      	str	r2, [r3, #4]
 8000bb6:	609a      	str	r2, [r3, #8]
 8000bb8:	60da      	str	r2, [r3, #12]
 8000bba:	611a      	str	r2, [r3, #16]
 8000bbc:	615a      	str	r2, [r3, #20]
 8000bbe:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 8000bc0:	4b2f      	ldr	r3, [pc, #188]	; (8000c80 <MX_FSMC_Init+0xec>)
 8000bc2:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 8000bc6:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 8000bc8:	4b2d      	ldr	r3, [pc, #180]	; (8000c80 <MX_FSMC_Init+0xec>)
 8000bca:	4a2e      	ldr	r2, [pc, #184]	; (8000c84 <MX_FSMC_Init+0xf0>)
 8000bcc:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 8000bce:	4b2c      	ldr	r3, [pc, #176]	; (8000c80 <MX_FSMC_Init+0xec>)
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 8000bd4:	4b2a      	ldr	r3, [pc, #168]	; (8000c80 <MX_FSMC_Init+0xec>)
 8000bd6:	2200      	movs	r2, #0
 8000bd8:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 8000bda:	4b29      	ldr	r3, [pc, #164]	; (8000c80 <MX_FSMC_Init+0xec>)
 8000bdc:	2200      	movs	r2, #0
 8000bde:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 8000be0:	4b27      	ldr	r3, [pc, #156]	; (8000c80 <MX_FSMC_Init+0xec>)
 8000be2:	2210      	movs	r2, #16
 8000be4:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 8000be6:	4b26      	ldr	r3, [pc, #152]	; (8000c80 <MX_FSMC_Init+0xec>)
 8000be8:	2200      	movs	r2, #0
 8000bea:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 8000bec:	4b24      	ldr	r3, [pc, #144]	; (8000c80 <MX_FSMC_Init+0xec>)
 8000bee:	2200      	movs	r2, #0
 8000bf0:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 8000bf2:	4b23      	ldr	r3, [pc, #140]	; (8000c80 <MX_FSMC_Init+0xec>)
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 8000bf8:	4b21      	ldr	r3, [pc, #132]	; (8000c80 <MX_FSMC_Init+0xec>)
 8000bfa:	2200      	movs	r2, #0
 8000bfc:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 8000bfe:	4b20      	ldr	r3, [pc, #128]	; (8000c80 <MX_FSMC_Init+0xec>)
 8000c00:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000c04:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 8000c06:	4b1e      	ldr	r3, [pc, #120]	; (8000c80 <MX_FSMC_Init+0xec>)
 8000c08:	2200      	movs	r2, #0
 8000c0a:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_ENABLE;
 8000c0c:	4b1c      	ldr	r3, [pc, #112]	; (8000c80 <MX_FSMC_Init+0xec>)
 8000c0e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000c12:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 8000c14:	4b1a      	ldr	r3, [pc, #104]	; (8000c80 <MX_FSMC_Init+0xec>)
 8000c16:	2200      	movs	r2, #0
 8000c18:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 8000c1a:	4b19      	ldr	r3, [pc, #100]	; (8000c80 <MX_FSMC_Init+0xec>)
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	639a      	str	r2, [r3, #56]	; 0x38
  hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 8000c20:	4b17      	ldr	r3, [pc, #92]	; (8000c80 <MX_FSMC_Init+0xec>)
 8000c22:	2200      	movs	r2, #0
 8000c24:	645a      	str	r2, [r3, #68]	; 0x44
  /* Timing */
  Timing.AddressSetupTime = 0xf;
 8000c26:	230f      	movs	r3, #15
 8000c28:	61fb      	str	r3, [r7, #28]
  Timing.AddressHoldTime = 15;
 8000c2a:	230f      	movs	r3, #15
 8000c2c:	623b      	str	r3, [r7, #32]
  Timing.DataSetupTime = 60;
 8000c2e:	233c      	movs	r3, #60	; 0x3c
 8000c30:	627b      	str	r3, [r7, #36]	; 0x24
  Timing.BusTurnAroundDuration = 0;
 8000c32:	2300      	movs	r3, #0
 8000c34:	62bb      	str	r3, [r7, #40]	; 0x28
  Timing.CLKDivision = 16;
 8000c36:	2310      	movs	r3, #16
 8000c38:	62fb      	str	r3, [r7, #44]	; 0x2c
  Timing.DataLatency = 17;
 8000c3a:	2311      	movs	r3, #17
 8000c3c:	633b      	str	r3, [r7, #48]	; 0x30
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 8000c3e:	2300      	movs	r3, #0
 8000c40:	637b      	str	r3, [r7, #52]	; 0x34
  /* ExtTiming */
  ExtTiming.AddressSetupTime = 8;
 8000c42:	2308      	movs	r3, #8
 8000c44:	603b      	str	r3, [r7, #0]
  ExtTiming.AddressHoldTime = 15;
 8000c46:	230f      	movs	r3, #15
 8000c48:	607b      	str	r3, [r7, #4]
  ExtTiming.DataSetupTime = 9;
 8000c4a:	2309      	movs	r3, #9
 8000c4c:	60bb      	str	r3, [r7, #8]
  ExtTiming.BusTurnAroundDuration = 0;
 8000c4e:	2300      	movs	r3, #0
 8000c50:	60fb      	str	r3, [r7, #12]
  ExtTiming.CLKDivision = 16;
 8000c52:	2310      	movs	r3, #16
 8000c54:	613b      	str	r3, [r7, #16]
  ExtTiming.DataLatency = 17;
 8000c56:	2311      	movs	r3, #17
 8000c58:	617b      	str	r3, [r7, #20]
  ExtTiming.AccessMode = FSMC_ACCESS_MODE_A;
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	61bb      	str	r3, [r7, #24]

  if (HAL_SRAM_Init(&hsram1, &Timing, &ExtTiming) != HAL_OK)
 8000c5e:	463a      	mov	r2, r7
 8000c60:	f107 031c 	add.w	r3, r7, #28
 8000c64:	4619      	mov	r1, r3
 8000c66:	4806      	ldr	r0, [pc, #24]	; (8000c80 <MX_FSMC_Init+0xec>)
 8000c68:	f003 f8d6 	bl	8003e18 <HAL_SRAM_Init>
 8000c6c:	4603      	mov	r3, r0
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	d001      	beq.n	8000c76 <MX_FSMC_Init+0xe2>
  {
    Error_Handler( );
 8000c72:	f001 f829 	bl	8001cc8 <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 8000c76:	bf00      	nop
 8000c78:	3738      	adds	r7, #56	; 0x38
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	bd80      	pop	{r7, pc}
 8000c7e:	bf00      	nop
 8000c80:	20000108 	.word	0x20000108
 8000c84:	a0000104 	.word	0xa0000104

08000c88 <HAL_FSMC_MspInit>:

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	b086      	sub	sp, #24
 8000c8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c8e:	1d3b      	adds	r3, r7, #4
 8000c90:	2200      	movs	r2, #0
 8000c92:	601a      	str	r2, [r3, #0]
 8000c94:	605a      	str	r2, [r3, #4]
 8000c96:	609a      	str	r2, [r3, #8]
 8000c98:	60da      	str	r2, [r3, #12]
 8000c9a:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 8000c9c:	4b1c      	ldr	r3, [pc, #112]	; (8000d10 <HAL_FSMC_MspInit+0x88>)
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	2b00      	cmp	r3, #0
 8000ca2:	d131      	bne.n	8000d08 <HAL_FSMC_MspInit+0x80>
    return;
  }
  FSMC_Initialized = 1;
 8000ca4:	4b1a      	ldr	r3, [pc, #104]	; (8000d10 <HAL_FSMC_MspInit+0x88>)
 8000ca6:	2201      	movs	r2, #1
 8000ca8:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 8000caa:	2300      	movs	r3, #0
 8000cac:	603b      	str	r3, [r7, #0]
 8000cae:	4b19      	ldr	r3, [pc, #100]	; (8000d14 <HAL_FSMC_MspInit+0x8c>)
 8000cb0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000cb2:	4a18      	ldr	r2, [pc, #96]	; (8000d14 <HAL_FSMC_MspInit+0x8c>)
 8000cb4:	f043 0301 	orr.w	r3, r3, #1
 8000cb8:	6393      	str	r3, [r2, #56]	; 0x38
 8000cba:	4b16      	ldr	r3, [pc, #88]	; (8000d14 <HAL_FSMC_MspInit+0x8c>)
 8000cbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000cbe:	f003 0301 	and.w	r3, r3, #1
 8000cc2:	603b      	str	r3, [r7, #0]
 8000cc4:	683b      	ldr	r3, [r7, #0]
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
 8000cc6:	f64f 7388 	movw	r3, #65416	; 0xff88
 8000cca:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ccc:	2302      	movs	r3, #2
 8000cce:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cd4:	2303      	movs	r3, #3
 8000cd6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8000cd8:	230c      	movs	r3, #12
 8000cda:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000cdc:	1d3b      	adds	r3, r7, #4
 8000cde:	4619      	mov	r1, r3
 8000ce0:	480d      	ldr	r0, [pc, #52]	; (8000d18 <HAL_FSMC_MspInit+0x90>)
 8000ce2:	f001 fcfb 	bl	80026dc <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 8000ce6:	f24c 73b3 	movw	r3, #51123	; 0xc7b3
 8000cea:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000cec:	2302      	movs	r3, #2
 8000cee:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cf0:	2300      	movs	r3, #0
 8000cf2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cf4:	2303      	movs	r3, #3
 8000cf6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8000cf8:	230c      	movs	r3, #12
 8000cfa:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000cfc:	1d3b      	adds	r3, r7, #4
 8000cfe:	4619      	mov	r1, r3
 8000d00:	4806      	ldr	r0, [pc, #24]	; (8000d1c <HAL_FSMC_MspInit+0x94>)
 8000d02:	f001 fceb 	bl	80026dc <HAL_GPIO_Init>
 8000d06:	e000      	b.n	8000d0a <HAL_FSMC_MspInit+0x82>
    return;
 8000d08:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 8000d0a:	3718      	adds	r7, #24
 8000d0c:	46bd      	mov	sp, r7
 8000d0e:	bd80      	pop	{r7, pc}
 8000d10:	200000c4 	.word	0x200000c4
 8000d14:	40023800 	.word	0x40023800
 8000d18:	40021000 	.word	0x40021000
 8000d1c:	40020c00 	.word	0x40020c00

08000d20 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 8000d20:	b580      	push	{r7, lr}
 8000d22:	b082      	sub	sp, #8
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 8000d28:	f7ff ffae 	bl	8000c88 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8000d2c:	bf00      	nop
 8000d2e:	3708      	adds	r7, #8
 8000d30:	46bd      	mov	sp, r7
 8000d32:	bd80      	pop	{r7, pc}

08000d34 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000d34:	b580      	push	{r7, lr}
 8000d36:	b08c      	sub	sp, #48	; 0x30
 8000d38:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d3a:	f107 031c 	add.w	r3, r7, #28
 8000d3e:	2200      	movs	r2, #0
 8000d40:	601a      	str	r2, [r3, #0]
 8000d42:	605a      	str	r2, [r3, #4]
 8000d44:	609a      	str	r2, [r3, #8]
 8000d46:	60da      	str	r2, [r3, #12]
 8000d48:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	61bb      	str	r3, [r7, #24]
 8000d4e:	4b6f      	ldr	r3, [pc, #444]	; (8000f0c <MX_GPIO_Init+0x1d8>)
 8000d50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d52:	4a6e      	ldr	r2, [pc, #440]	; (8000f0c <MX_GPIO_Init+0x1d8>)
 8000d54:	f043 0310 	orr.w	r3, r3, #16
 8000d58:	6313      	str	r3, [r2, #48]	; 0x30
 8000d5a:	4b6c      	ldr	r3, [pc, #432]	; (8000f0c <MX_GPIO_Init+0x1d8>)
 8000d5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d5e:	f003 0310 	and.w	r3, r3, #16
 8000d62:	61bb      	str	r3, [r7, #24]
 8000d64:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000d66:	2300      	movs	r3, #0
 8000d68:	617b      	str	r3, [r7, #20]
 8000d6a:	4b68      	ldr	r3, [pc, #416]	; (8000f0c <MX_GPIO_Init+0x1d8>)
 8000d6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d6e:	4a67      	ldr	r2, [pc, #412]	; (8000f0c <MX_GPIO_Init+0x1d8>)
 8000d70:	f043 0304 	orr.w	r3, r3, #4
 8000d74:	6313      	str	r3, [r2, #48]	; 0x30
 8000d76:	4b65      	ldr	r3, [pc, #404]	; (8000f0c <MX_GPIO_Init+0x1d8>)
 8000d78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d7a:	f003 0304 	and.w	r3, r3, #4
 8000d7e:	617b      	str	r3, [r7, #20]
 8000d80:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000d82:	2300      	movs	r3, #0
 8000d84:	613b      	str	r3, [r7, #16]
 8000d86:	4b61      	ldr	r3, [pc, #388]	; (8000f0c <MX_GPIO_Init+0x1d8>)
 8000d88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d8a:	4a60      	ldr	r2, [pc, #384]	; (8000f0c <MX_GPIO_Init+0x1d8>)
 8000d8c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000d90:	6313      	str	r3, [r2, #48]	; 0x30
 8000d92:	4b5e      	ldr	r3, [pc, #376]	; (8000f0c <MX_GPIO_Init+0x1d8>)
 8000d94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000d9a:	613b      	str	r3, [r7, #16]
 8000d9c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d9e:	2300      	movs	r3, #0
 8000da0:	60fb      	str	r3, [r7, #12]
 8000da2:	4b5a      	ldr	r3, [pc, #360]	; (8000f0c <MX_GPIO_Init+0x1d8>)
 8000da4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000da6:	4a59      	ldr	r2, [pc, #356]	; (8000f0c <MX_GPIO_Init+0x1d8>)
 8000da8:	f043 0301 	orr.w	r3, r3, #1
 8000dac:	6313      	str	r3, [r2, #48]	; 0x30
 8000dae:	4b57      	ldr	r3, [pc, #348]	; (8000f0c <MX_GPIO_Init+0x1d8>)
 8000db0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000db2:	f003 0301 	and.w	r3, r3, #1
 8000db6:	60fb      	str	r3, [r7, #12]
 8000db8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000dba:	2300      	movs	r3, #0
 8000dbc:	60bb      	str	r3, [r7, #8]
 8000dbe:	4b53      	ldr	r3, [pc, #332]	; (8000f0c <MX_GPIO_Init+0x1d8>)
 8000dc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dc2:	4a52      	ldr	r2, [pc, #328]	; (8000f0c <MX_GPIO_Init+0x1d8>)
 8000dc4:	f043 0308 	orr.w	r3, r3, #8
 8000dc8:	6313      	str	r3, [r2, #48]	; 0x30
 8000dca:	4b50      	ldr	r3, [pc, #320]	; (8000f0c <MX_GPIO_Init+0x1d8>)
 8000dcc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dce:	f003 0308 	and.w	r3, r3, #8
 8000dd2:	60bb      	str	r3, [r7, #8]
 8000dd4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	607b      	str	r3, [r7, #4]
 8000dda:	4b4c      	ldr	r3, [pc, #304]	; (8000f0c <MX_GPIO_Init+0x1d8>)
 8000ddc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dde:	4a4b      	ldr	r2, [pc, #300]	; (8000f0c <MX_GPIO_Init+0x1d8>)
 8000de0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000de4:	6313      	str	r3, [r2, #48]	; 0x30
 8000de6:	4b49      	ldr	r3, [pc, #292]	; (8000f0c <MX_GPIO_Init+0x1d8>)
 8000de8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000dee:	607b      	str	r3, [r7, #4]
 8000df0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000df2:	2300      	movs	r3, #0
 8000df4:	603b      	str	r3, [r7, #0]
 8000df6:	4b45      	ldr	r3, [pc, #276]	; (8000f0c <MX_GPIO_Init+0x1d8>)
 8000df8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000dfa:	4a44      	ldr	r2, [pc, #272]	; (8000f0c <MX_GPIO_Init+0x1d8>)
 8000dfc:	f043 0302 	orr.w	r3, r3, #2
 8000e00:	6313      	str	r3, [r2, #48]	; 0x30
 8000e02:	4b42      	ldr	r3, [pc, #264]	; (8000f0c <MX_GPIO_Init+0x1d8>)
 8000e04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e06:	f003 0302 	and.w	r3, r3, #2
 8000e0a:	603b      	str	r3, [r7, #0]
 8000e0c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin, GPIO_PIN_RESET);
 8000e0e:	2200      	movs	r2, #0
 8000e10:	2170      	movs	r1, #112	; 0x70
 8000e12:	483f      	ldr	r0, [pc, #252]	; (8000f10 <MX_GPIO_Init+0x1dc>)
 8000e14:	f001 fdfe 	bl	8002a14 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 8000e18:	2200      	movs	r2, #0
 8000e1a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000e1e:	483d      	ldr	r0, [pc, #244]	; (8000f14 <MX_GPIO_Init+0x1e0>)
 8000e20:	f001 fdf8 	bl	8002a14 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, GPIO_PIN_RESET);
 8000e24:	2200      	movs	r2, #0
 8000e26:	2140      	movs	r1, #64	; 0x40
 8000e28:	483b      	ldr	r0, [pc, #236]	; (8000f18 <MX_GPIO_Init+0x1e4>)
 8000e2a:	f001 fdf3 	bl	8002a14 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, GPIO_PIN_RESET);
 8000e2e:	2200      	movs	r2, #0
 8000e30:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000e34:	4839      	ldr	r0, [pc, #228]	; (8000f1c <MX_GPIO_Init+0x1e8>)
 8000e36:	f001 fded 	bl	8002a14 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, GPIO_PIN_RESET);
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	2108      	movs	r1, #8
 8000e3e:	4838      	ldr	r0, [pc, #224]	; (8000f20 <MX_GPIO_Init+0x1ec>)
 8000e40:	f001 fde8 	bl	8002a14 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin;
 8000e44:	2370      	movs	r3, #112	; 0x70
 8000e46:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e48:	2301      	movs	r3, #1
 8000e4a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e4c:	2300      	movs	r3, #0
 8000e4e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e50:	2300      	movs	r3, #0
 8000e52:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000e54:	f107 031c 	add.w	r3, r7, #28
 8000e58:	4619      	mov	r1, r3
 8000e5a:	482d      	ldr	r0, [pc, #180]	; (8000f10 <MX_GPIO_Init+0x1dc>)
 8000e5c:	f001 fc3e 	bl	80026dc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FSMC_RES_Pin;
 8000e60:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000e64:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e66:	2301      	movs	r3, #1
 8000e68:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e6e:	2300      	movs	r3, #0
 8000e70:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(FSMC_RES_GPIO_Port, &GPIO_InitStruct);
 8000e72:	f107 031c 	add.w	r3, r7, #28
 8000e76:	4619      	mov	r1, r3
 8000e78:	4826      	ldr	r0, [pc, #152]	; (8000f14 <MX_GPIO_Init+0x1e0>)
 8000e7a:	f001 fc2f 	bl	80026dc <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = INPUT_X0_Pin|INPUT_X1_Pin;
 8000e7e:	23c0      	movs	r3, #192	; 0xc0
 8000e80:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e82:	2300      	movs	r3, #0
 8000e84:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e86:	2300      	movs	r3, #0
 8000e88:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e8a:	f107 031c 	add.w	r3, r7, #28
 8000e8e:	4619      	mov	r1, r3
 8000e90:	4822      	ldr	r0, [pc, #136]	; (8000f1c <MX_GPIO_Init+0x1e8>)
 8000e92:	f001 fc23 	bl	80026dc <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = INPUT_X2_Pin|INPUT_X3_Pin;
 8000e96:	2330      	movs	r3, #48	; 0x30
 8000e98:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000e9a:	2300      	movs	r3, #0
 8000e9c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000ea2:	f107 031c 	add.w	r3, r7, #28
 8000ea6:	4619      	mov	r1, r3
 8000ea8:	481a      	ldr	r0, [pc, #104]	; (8000f14 <MX_GPIO_Init+0x1e0>)
 8000eaa:	f001 fc17 	bl	80026dc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD_LATCH_Pin;
 8000eae:	2340      	movs	r3, #64	; 0x40
 8000eb0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000eb2:	2301      	movs	r3, #1
 8000eb4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eba:	2300      	movs	r3, #0
 8000ebc:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LD_LATCH_GPIO_Port, &GPIO_InitStruct);
 8000ebe:	f107 031c 	add.w	r3, r7, #28
 8000ec2:	4619      	mov	r1, r3
 8000ec4:	4814      	ldr	r0, [pc, #80]	; (8000f18 <MX_GPIO_Init+0x1e4>)
 8000ec6:	f001 fc09 	bl	80026dc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FSMC_BLK_Pin;
 8000eca:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000ece:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ed0:	2301      	movs	r3, #1
 8000ed2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ed4:	2300      	movs	r3, #0
 8000ed6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ed8:	2300      	movs	r3, #0
 8000eda:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(FSMC_BLK_GPIO_Port, &GPIO_InitStruct);
 8000edc:	f107 031c 	add.w	r3, r7, #28
 8000ee0:	4619      	mov	r1, r3
 8000ee2:	480e      	ldr	r0, [pc, #56]	; (8000f1c <MX_GPIO_Init+0x1e8>)
 8000ee4:	f001 fbfa 	bl	80026dc <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BTN_LOAD_Pin;
 8000ee8:	2308      	movs	r3, #8
 8000eea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000eec:	2301      	movs	r3, #1
 8000eee:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ef0:	2300      	movs	r3, #0
 8000ef2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ef4:	2300      	movs	r3, #0
 8000ef6:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(BTN_LOAD_GPIO_Port, &GPIO_InitStruct);
 8000ef8:	f107 031c 	add.w	r3, r7, #28
 8000efc:	4619      	mov	r1, r3
 8000efe:	4808      	ldr	r0, [pc, #32]	; (8000f20 <MX_GPIO_Init+0x1ec>)
 8000f00:	f001 fbec 	bl	80026dc <HAL_GPIO_Init>

}
 8000f04:	bf00      	nop
 8000f06:	3730      	adds	r7, #48	; 0x30
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	bd80      	pop	{r7, pc}
 8000f0c:	40023800 	.word	0x40023800
 8000f10:	40021000 	.word	0x40021000
 8000f14:	40020800 	.word	0x40020800
 8000f18:	40021800 	.word	0x40021800
 8000f1c:	40020000 	.word	0x40020000
 8000f20:	40020c00 	.word	0x40020c00

08000f24 <LCD_WR_REG>:

static void LCD_WR_DATA(uint16_t data);
static uint16_t LCD_RD_DATA(void);
static uint32_t mypow(uint8_t m, uint8_t n);

void LCD_WR_REG(uint16_t reg) {
 8000f24:	b480      	push	{r7}
 8000f26:	b083      	sub	sp, #12
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	4603      	mov	r3, r0
 8000f2c:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_REG = reg;
 8000f2e:	4a04      	ldr	r2, [pc, #16]	; (8000f40 <LCD_WR_REG+0x1c>)
 8000f30:	88fb      	ldrh	r3, [r7, #6]
 8000f32:	8013      	strh	r3, [r2, #0]
}
 8000f34:	bf00      	nop
 8000f36:	370c      	adds	r7, #12
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3e:	4770      	bx	lr
 8000f40:	600ffffe 	.word	0x600ffffe

08000f44 <LCD_WR_DATA>:

void LCD_WR_DATA(uint16_t data) {
 8000f44:	b480      	push	{r7}
 8000f46:	b083      	sub	sp, #12
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_RAM = data;
 8000f4e:	4a04      	ldr	r2, [pc, #16]	; (8000f60 <LCD_WR_DATA+0x1c>)
 8000f50:	88fb      	ldrh	r3, [r7, #6]
 8000f52:	8053      	strh	r3, [r2, #2]
}
 8000f54:	bf00      	nop
 8000f56:	370c      	adds	r7, #12
 8000f58:	46bd      	mov	sp, r7
 8000f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f5e:	4770      	bx	lr
 8000f60:	600ffffe 	.word	0x600ffffe

08000f64 <LCD_RD_DATA>:

uint16_t LCD_RD_DATA(void) {
 8000f64:	b480      	push	{r7}
 8000f66:	b083      	sub	sp, #12
 8000f68:	af00      	add	r7, sp, #0
	__IO uint16_t ram;
	ram = LCD->LCD_RAM;
 8000f6a:	4b06      	ldr	r3, [pc, #24]	; (8000f84 <LCD_RD_DATA+0x20>)
 8000f6c:	885b      	ldrh	r3, [r3, #2]
 8000f6e:	b29b      	uxth	r3, r3
 8000f70:	80fb      	strh	r3, [r7, #6]
	return ram;
 8000f72:	88fb      	ldrh	r3, [r7, #6]
 8000f74:	b29b      	uxth	r3, r3
}
 8000f76:	4618      	mov	r0, r3
 8000f78:	370c      	adds	r7, #12
 8000f7a:	46bd      	mov	sp, r7
 8000f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f80:	4770      	bx	lr
 8000f82:	bf00      	nop
 8000f84:	600ffffe 	.word	0x600ffffe

08000f88 <lcd_set_address>:


void lcd_set_address(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2) {
 8000f88:	b590      	push	{r4, r7, lr}
 8000f8a:	b083      	sub	sp, #12
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	4604      	mov	r4, r0
 8000f90:	4608      	mov	r0, r1
 8000f92:	4611      	mov	r1, r2
 8000f94:	461a      	mov	r2, r3
 8000f96:	4623      	mov	r3, r4
 8000f98:	80fb      	strh	r3, [r7, #6]
 8000f9a:	4603      	mov	r3, r0
 8000f9c:	80bb      	strh	r3, [r7, #4]
 8000f9e:	460b      	mov	r3, r1
 8000fa0:	807b      	strh	r3, [r7, #2]
 8000fa2:	4613      	mov	r3, r2
 8000fa4:	803b      	strh	r3, [r7, #0]
	LCD_WR_REG(0x2a);
 8000fa6:	202a      	movs	r0, #42	; 0x2a
 8000fa8:	f7ff ffbc 	bl	8000f24 <LCD_WR_REG>
	LCD_WR_DATA(x1 >> 8);
 8000fac:	88fb      	ldrh	r3, [r7, #6]
 8000fae:	0a1b      	lsrs	r3, r3, #8
 8000fb0:	b29b      	uxth	r3, r3
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	f7ff ffc6 	bl	8000f44 <LCD_WR_DATA>
	LCD_WR_DATA(x1 & 0xff);
 8000fb8:	88fb      	ldrh	r3, [r7, #6]
 8000fba:	b2db      	uxtb	r3, r3
 8000fbc:	b29b      	uxth	r3, r3
 8000fbe:	4618      	mov	r0, r3
 8000fc0:	f7ff ffc0 	bl	8000f44 <LCD_WR_DATA>
	LCD_WR_DATA(x2 >> 8);
 8000fc4:	887b      	ldrh	r3, [r7, #2]
 8000fc6:	0a1b      	lsrs	r3, r3, #8
 8000fc8:	b29b      	uxth	r3, r3
 8000fca:	4618      	mov	r0, r3
 8000fcc:	f7ff ffba 	bl	8000f44 <LCD_WR_DATA>
	LCD_WR_DATA(x2 & 0xff);
 8000fd0:	887b      	ldrh	r3, [r7, #2]
 8000fd2:	b2db      	uxtb	r3, r3
 8000fd4:	b29b      	uxth	r3, r3
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	f7ff ffb4 	bl	8000f44 <LCD_WR_DATA>
	LCD_WR_REG(0x2b);
 8000fdc:	202b      	movs	r0, #43	; 0x2b
 8000fde:	f7ff ffa1 	bl	8000f24 <LCD_WR_REG>
	LCD_WR_DATA(y1 >> 8);
 8000fe2:	88bb      	ldrh	r3, [r7, #4]
 8000fe4:	0a1b      	lsrs	r3, r3, #8
 8000fe6:	b29b      	uxth	r3, r3
 8000fe8:	4618      	mov	r0, r3
 8000fea:	f7ff ffab 	bl	8000f44 <LCD_WR_DATA>
	LCD_WR_DATA(y1 & 0xff);
 8000fee:	88bb      	ldrh	r3, [r7, #4]
 8000ff0:	b2db      	uxtb	r3, r3
 8000ff2:	b29b      	uxth	r3, r3
 8000ff4:	4618      	mov	r0, r3
 8000ff6:	f7ff ffa5 	bl	8000f44 <LCD_WR_DATA>
	LCD_WR_DATA(y2 >> 8);
 8000ffa:	883b      	ldrh	r3, [r7, #0]
 8000ffc:	0a1b      	lsrs	r3, r3, #8
 8000ffe:	b29b      	uxth	r3, r3
 8001000:	4618      	mov	r0, r3
 8001002:	f7ff ff9f 	bl	8000f44 <LCD_WR_DATA>
	LCD_WR_DATA(y2 & 0xff);
 8001006:	883b      	ldrh	r3, [r7, #0]
 8001008:	b2db      	uxtb	r3, r3
 800100a:	b29b      	uxth	r3, r3
 800100c:	4618      	mov	r0, r3
 800100e:	f7ff ff99 	bl	8000f44 <LCD_WR_DATA>
	LCD_WR_REG(0x2c);
 8001012:	202c      	movs	r0, #44	; 0x2c
 8001014:	f7ff ff86 	bl	8000f24 <LCD_WR_REG>
}
 8001018:	bf00      	nop
 800101a:	370c      	adds	r7, #12
 800101c:	46bd      	mov	sp, r7
 800101e:	bd90      	pop	{r4, r7, pc}

08001020 <lcd_clear>:
/**
 * @brief  Fill all pixels with a color
 * @param  color Color to fill the screen
 * @retval None
 */
void lcd_clear(uint16_t color) {
 8001020:	b580      	push	{r7, lr}
 8001022:	b084      	sub	sp, #16
 8001024:	af00      	add	r7, sp, #0
 8001026:	4603      	mov	r3, r0
 8001028:	80fb      	strh	r3, [r7, #6]
	uint16_t i, j;
	lcd_set_address(0, 0, lcddev.width - 1, lcddev.height - 1);
 800102a:	4b15      	ldr	r3, [pc, #84]	; (8001080 <lcd_clear+0x60>)
 800102c:	881b      	ldrh	r3, [r3, #0]
 800102e:	3b01      	subs	r3, #1
 8001030:	b29a      	uxth	r2, r3
 8001032:	4b13      	ldr	r3, [pc, #76]	; (8001080 <lcd_clear+0x60>)
 8001034:	885b      	ldrh	r3, [r3, #2]
 8001036:	3b01      	subs	r3, #1
 8001038:	b29b      	uxth	r3, r3
 800103a:	2100      	movs	r1, #0
 800103c:	2000      	movs	r0, #0
 800103e:	f7ff ffa3 	bl	8000f88 <lcd_set_address>
	for (i = 0; i < lcddev.width; i++) {
 8001042:	2300      	movs	r3, #0
 8001044:	81fb      	strh	r3, [r7, #14]
 8001046:	e011      	b.n	800106c <lcd_clear+0x4c>
		for (j = 0; j < lcddev.height; j++) {
 8001048:	2300      	movs	r3, #0
 800104a:	81bb      	strh	r3, [r7, #12]
 800104c:	e006      	b.n	800105c <lcd_clear+0x3c>
			LCD_WR_DATA(color);
 800104e:	88fb      	ldrh	r3, [r7, #6]
 8001050:	4618      	mov	r0, r3
 8001052:	f7ff ff77 	bl	8000f44 <LCD_WR_DATA>
		for (j = 0; j < lcddev.height; j++) {
 8001056:	89bb      	ldrh	r3, [r7, #12]
 8001058:	3301      	adds	r3, #1
 800105a:	81bb      	strh	r3, [r7, #12]
 800105c:	4b08      	ldr	r3, [pc, #32]	; (8001080 <lcd_clear+0x60>)
 800105e:	885b      	ldrh	r3, [r3, #2]
 8001060:	89ba      	ldrh	r2, [r7, #12]
 8001062:	429a      	cmp	r2, r3
 8001064:	d3f3      	bcc.n	800104e <lcd_clear+0x2e>
	for (i = 0; i < lcddev.width; i++) {
 8001066:	89fb      	ldrh	r3, [r7, #14]
 8001068:	3301      	adds	r3, #1
 800106a:	81fb      	strh	r3, [r7, #14]
 800106c:	4b04      	ldr	r3, [pc, #16]	; (8001080 <lcd_clear+0x60>)
 800106e:	881b      	ldrh	r3, [r3, #0]
 8001070:	89fa      	ldrh	r2, [r7, #14]
 8001072:	429a      	cmp	r2, r3
 8001074:	d3e8      	bcc.n	8001048 <lcd_clear+0x28>
		}
	}
}
 8001076:	bf00      	nop
 8001078:	bf00      	nop
 800107a:	3710      	adds	r7, #16
 800107c:	46bd      	mov	sp, r7
 800107e:	bd80      	pop	{r7, pc}
 8001080:	20000158 	.word	0x20000158

08001084 <lcd_fill>:
 * @param  yend	End row
 * @param  color Color to fill
 * @retval None
 */
void lcd_fill(uint16_t xsta, uint16_t ysta, uint16_t xend, uint16_t yend,
		uint16_t color) {
 8001084:	b590      	push	{r4, r7, lr}
 8001086:	b085      	sub	sp, #20
 8001088:	af00      	add	r7, sp, #0
 800108a:	4604      	mov	r4, r0
 800108c:	4608      	mov	r0, r1
 800108e:	4611      	mov	r1, r2
 8001090:	461a      	mov	r2, r3
 8001092:	4623      	mov	r3, r4
 8001094:	80fb      	strh	r3, [r7, #6]
 8001096:	4603      	mov	r3, r0
 8001098:	80bb      	strh	r3, [r7, #4]
 800109a:	460b      	mov	r3, r1
 800109c:	807b      	strh	r3, [r7, #2]
 800109e:	4613      	mov	r3, r2
 80010a0:	803b      	strh	r3, [r7, #0]
	uint16_t i, j;
	lcd_set_address(xsta, ysta, xend - 1, yend - 1);
 80010a2:	887b      	ldrh	r3, [r7, #2]
 80010a4:	3b01      	subs	r3, #1
 80010a6:	b29a      	uxth	r2, r3
 80010a8:	883b      	ldrh	r3, [r7, #0]
 80010aa:	3b01      	subs	r3, #1
 80010ac:	b29b      	uxth	r3, r3
 80010ae:	88b9      	ldrh	r1, [r7, #4]
 80010b0:	88f8      	ldrh	r0, [r7, #6]
 80010b2:	f7ff ff69 	bl	8000f88 <lcd_set_address>
	for (i = ysta; i < yend; i++) {
 80010b6:	88bb      	ldrh	r3, [r7, #4]
 80010b8:	81fb      	strh	r3, [r7, #14]
 80010ba:	e010      	b.n	80010de <lcd_fill+0x5a>
		for (j = xsta; j < xend; j++) {
 80010bc:	88fb      	ldrh	r3, [r7, #6]
 80010be:	81bb      	strh	r3, [r7, #12]
 80010c0:	e006      	b.n	80010d0 <lcd_fill+0x4c>
			LCD_WR_DATA(color);
 80010c2:	8c3b      	ldrh	r3, [r7, #32]
 80010c4:	4618      	mov	r0, r3
 80010c6:	f7ff ff3d 	bl	8000f44 <LCD_WR_DATA>
		for (j = xsta; j < xend; j++) {
 80010ca:	89bb      	ldrh	r3, [r7, #12]
 80010cc:	3301      	adds	r3, #1
 80010ce:	81bb      	strh	r3, [r7, #12]
 80010d0:	89ba      	ldrh	r2, [r7, #12]
 80010d2:	887b      	ldrh	r3, [r7, #2]
 80010d4:	429a      	cmp	r2, r3
 80010d6:	d3f4      	bcc.n	80010c2 <lcd_fill+0x3e>
	for (i = ysta; i < yend; i++) {
 80010d8:	89fb      	ldrh	r3, [r7, #14]
 80010da:	3301      	adds	r3, #1
 80010dc:	81fb      	strh	r3, [r7, #14]
 80010de:	89fa      	ldrh	r2, [r7, #14]
 80010e0:	883b      	ldrh	r3, [r7, #0]
 80010e2:	429a      	cmp	r2, r3
 80010e4:	d3ea      	bcc.n	80010bc <lcd_fill+0x38>
		}
	}
}
 80010e6:	bf00      	nop
 80010e8:	bf00      	nop
 80010ea:	3714      	adds	r7, #20
 80010ec:	46bd      	mov	sp, r7
 80010ee:	bd90      	pop	{r4, r7, pc}

080010f0 <lcd_draw_point>:
 * @param  x X coordinate
 * @param  y Y coordinate
 * @param  color Color to fill
 * @retval None
 */
void lcd_draw_point(uint16_t x, uint16_t y, uint16_t color) {
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b082      	sub	sp, #8
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	4603      	mov	r3, r0
 80010f8:	80fb      	strh	r3, [r7, #6]
 80010fa:	460b      	mov	r3, r1
 80010fc:	80bb      	strh	r3, [r7, #4]
 80010fe:	4613      	mov	r3, r2
 8001100:	807b      	strh	r3, [r7, #2]
	lcd_set_address(x, y, x, y);
 8001102:	88bb      	ldrh	r3, [r7, #4]
 8001104:	88fa      	ldrh	r2, [r7, #6]
 8001106:	88b9      	ldrh	r1, [r7, #4]
 8001108:	88f8      	ldrh	r0, [r7, #6]
 800110a:	f7ff ff3d 	bl	8000f88 <lcd_set_address>
	LCD_WR_DATA(color);
 800110e:	887b      	ldrh	r3, [r7, #2]
 8001110:	4618      	mov	r0, r3
 8001112:	f7ff ff17 	bl	8000f44 <LCD_WR_DATA>
}
 8001116:	bf00      	nop
 8001118:	3708      	adds	r7, #8
 800111a:	46bd      	mov	sp, r7
 800111c:	bd80      	pop	{r7, pc}

0800111e <lcd_draw_line>:
 * @param  y2 Y coordinate of end point
 * @param  color Color to fill
 * @retval None
 */
void lcd_draw_line(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2,
		uint16_t color) {
 800111e:	b590      	push	{r4, r7, lr}
 8001120:	b08d      	sub	sp, #52	; 0x34
 8001122:	af00      	add	r7, sp, #0
 8001124:	4604      	mov	r4, r0
 8001126:	4608      	mov	r0, r1
 8001128:	4611      	mov	r1, r2
 800112a:	461a      	mov	r2, r3
 800112c:	4623      	mov	r3, r4
 800112e:	80fb      	strh	r3, [r7, #6]
 8001130:	4603      	mov	r3, r0
 8001132:	80bb      	strh	r3, [r7, #4]
 8001134:	460b      	mov	r3, r1
 8001136:	807b      	strh	r3, [r7, #2]
 8001138:	4613      	mov	r3, r2
 800113a:	803b      	strh	r3, [r7, #0]
	uint16_t t;
	int xerr = 0, yerr = 0, delta_x, delta_y, distance;
 800113c:	2300      	movs	r3, #0
 800113e:	62bb      	str	r3, [r7, #40]	; 0x28
 8001140:	2300      	movs	r3, #0
 8001142:	627b      	str	r3, [r7, #36]	; 0x24
	int incx, incy, uRow, uCol;
	delta_x = x2 - x1;
 8001144:	887a      	ldrh	r2, [r7, #2]
 8001146:	88fb      	ldrh	r3, [r7, #6]
 8001148:	1ad3      	subs	r3, r2, r3
 800114a:	623b      	str	r3, [r7, #32]
	delta_y = y2 - y1;
 800114c:	883a      	ldrh	r2, [r7, #0]
 800114e:	88bb      	ldrh	r3, [r7, #4]
 8001150:	1ad3      	subs	r3, r2, r3
 8001152:	61fb      	str	r3, [r7, #28]
	uRow = x1;
 8001154:	88fb      	ldrh	r3, [r7, #6]
 8001156:	60fb      	str	r3, [r7, #12]
	uCol = y1;
 8001158:	88bb      	ldrh	r3, [r7, #4]
 800115a:	60bb      	str	r3, [r7, #8]
	if (delta_x > 0)
 800115c:	6a3b      	ldr	r3, [r7, #32]
 800115e:	2b00      	cmp	r3, #0
 8001160:	dd02      	ble.n	8001168 <lcd_draw_line+0x4a>
		incx = 1;
 8001162:	2301      	movs	r3, #1
 8001164:	617b      	str	r3, [r7, #20]
 8001166:	e00b      	b.n	8001180 <lcd_draw_line+0x62>
	else if (delta_x == 0)
 8001168:	6a3b      	ldr	r3, [r7, #32]
 800116a:	2b00      	cmp	r3, #0
 800116c:	d102      	bne.n	8001174 <lcd_draw_line+0x56>
		incx = 0;
 800116e:	2300      	movs	r3, #0
 8001170:	617b      	str	r3, [r7, #20]
 8001172:	e005      	b.n	8001180 <lcd_draw_line+0x62>
	else {
		incx = -1;
 8001174:	f04f 33ff 	mov.w	r3, #4294967295
 8001178:	617b      	str	r3, [r7, #20]
		delta_x = -delta_x;
 800117a:	6a3b      	ldr	r3, [r7, #32]
 800117c:	425b      	negs	r3, r3
 800117e:	623b      	str	r3, [r7, #32]
	}
	if (delta_y > 0)
 8001180:	69fb      	ldr	r3, [r7, #28]
 8001182:	2b00      	cmp	r3, #0
 8001184:	dd02      	ble.n	800118c <lcd_draw_line+0x6e>
		incy = 1;
 8001186:	2301      	movs	r3, #1
 8001188:	613b      	str	r3, [r7, #16]
 800118a:	e00b      	b.n	80011a4 <lcd_draw_line+0x86>
	else if (delta_y == 0)
 800118c:	69fb      	ldr	r3, [r7, #28]
 800118e:	2b00      	cmp	r3, #0
 8001190:	d102      	bne.n	8001198 <lcd_draw_line+0x7a>
		incy = 0;
 8001192:	2300      	movs	r3, #0
 8001194:	613b      	str	r3, [r7, #16]
 8001196:	e005      	b.n	80011a4 <lcd_draw_line+0x86>
	else {
		incy = -1;
 8001198:	f04f 33ff 	mov.w	r3, #4294967295
 800119c:	613b      	str	r3, [r7, #16]
		delta_y = -delta_y;
 800119e:	69fb      	ldr	r3, [r7, #28]
 80011a0:	425b      	negs	r3, r3
 80011a2:	61fb      	str	r3, [r7, #28]
	}
	if (delta_x > delta_y)
 80011a4:	6a3a      	ldr	r2, [r7, #32]
 80011a6:	69fb      	ldr	r3, [r7, #28]
 80011a8:	429a      	cmp	r2, r3
 80011aa:	dd02      	ble.n	80011b2 <lcd_draw_line+0x94>
		distance = delta_x;
 80011ac:	6a3b      	ldr	r3, [r7, #32]
 80011ae:	61bb      	str	r3, [r7, #24]
 80011b0:	e001      	b.n	80011b6 <lcd_draw_line+0x98>
	else
		distance = delta_y;
 80011b2:	69fb      	ldr	r3, [r7, #28]
 80011b4:	61bb      	str	r3, [r7, #24]
	for (t = 0; t < distance + 1; t++) {
 80011b6:	2300      	movs	r3, #0
 80011b8:	85fb      	strh	r3, [r7, #46]	; 0x2e
 80011ba:	e02b      	b.n	8001214 <lcd_draw_line+0xf6>
		lcd_draw_point(uRow, uCol, color);
 80011bc:	68fb      	ldr	r3, [r7, #12]
 80011be:	b29b      	uxth	r3, r3
 80011c0:	68ba      	ldr	r2, [r7, #8]
 80011c2:	b291      	uxth	r1, r2
 80011c4:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 80011c8:	4618      	mov	r0, r3
 80011ca:	f7ff ff91 	bl	80010f0 <lcd_draw_point>
		xerr += delta_x;
 80011ce:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80011d0:	6a3b      	ldr	r3, [r7, #32]
 80011d2:	4413      	add	r3, r2
 80011d4:	62bb      	str	r3, [r7, #40]	; 0x28
		yerr += delta_y;
 80011d6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80011d8:	69fb      	ldr	r3, [r7, #28]
 80011da:	4413      	add	r3, r2
 80011dc:	627b      	str	r3, [r7, #36]	; 0x24
		if (xerr > distance) {
 80011de:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80011e0:	69bb      	ldr	r3, [r7, #24]
 80011e2:	429a      	cmp	r2, r3
 80011e4:	dd07      	ble.n	80011f6 <lcd_draw_line+0xd8>
			xerr -= distance;
 80011e6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80011e8:	69bb      	ldr	r3, [r7, #24]
 80011ea:	1ad3      	subs	r3, r2, r3
 80011ec:	62bb      	str	r3, [r7, #40]	; 0x28
			uRow += incx;
 80011ee:	68fa      	ldr	r2, [r7, #12]
 80011f0:	697b      	ldr	r3, [r7, #20]
 80011f2:	4413      	add	r3, r2
 80011f4:	60fb      	str	r3, [r7, #12]
		}
		if (yerr > distance) {
 80011f6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80011f8:	69bb      	ldr	r3, [r7, #24]
 80011fa:	429a      	cmp	r2, r3
 80011fc:	dd07      	ble.n	800120e <lcd_draw_line+0xf0>
			yerr -= distance;
 80011fe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001200:	69bb      	ldr	r3, [r7, #24]
 8001202:	1ad3      	subs	r3, r2, r3
 8001204:	627b      	str	r3, [r7, #36]	; 0x24
			uCol += incy;
 8001206:	68ba      	ldr	r2, [r7, #8]
 8001208:	693b      	ldr	r3, [r7, #16]
 800120a:	4413      	add	r3, r2
 800120c:	60bb      	str	r3, [r7, #8]
	for (t = 0; t < distance + 1; t++) {
 800120e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8001210:	3301      	adds	r3, #1
 8001212:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8001214:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8001216:	69ba      	ldr	r2, [r7, #24]
 8001218:	429a      	cmp	r2, r3
 800121a:	dacf      	bge.n	80011bc <lcd_draw_line+0x9e>
		}
	}
}
 800121c:	bf00      	nop
 800121e:	bf00      	nop
 8001220:	3734      	adds	r7, #52	; 0x34
 8001222:	46bd      	mov	sp, r7
 8001224:	bd90      	pop	{r4, r7, pc}

08001226 <lcd_draw_rectangle>:

void lcd_draw_rectangle(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2,
		uint16_t color) {
 8001226:	b590      	push	{r4, r7, lr}
 8001228:	b085      	sub	sp, #20
 800122a:	af02      	add	r7, sp, #8
 800122c:	4604      	mov	r4, r0
 800122e:	4608      	mov	r0, r1
 8001230:	4611      	mov	r1, r2
 8001232:	461a      	mov	r2, r3
 8001234:	4623      	mov	r3, r4
 8001236:	80fb      	strh	r3, [r7, #6]
 8001238:	4603      	mov	r3, r0
 800123a:	80bb      	strh	r3, [r7, #4]
 800123c:	460b      	mov	r3, r1
 800123e:	807b      	strh	r3, [r7, #2]
 8001240:	4613      	mov	r3, r2
 8001242:	803b      	strh	r3, [r7, #0]
	lcd_draw_line(x1, y1, x2, y1, color);
 8001244:	88bc      	ldrh	r4, [r7, #4]
 8001246:	887a      	ldrh	r2, [r7, #2]
 8001248:	88b9      	ldrh	r1, [r7, #4]
 800124a:	88f8      	ldrh	r0, [r7, #6]
 800124c:	8b3b      	ldrh	r3, [r7, #24]
 800124e:	9300      	str	r3, [sp, #0]
 8001250:	4623      	mov	r3, r4
 8001252:	f7ff ff64 	bl	800111e <lcd_draw_line>
	lcd_draw_line(x1, y1, x1, y2, color);
 8001256:	883c      	ldrh	r4, [r7, #0]
 8001258:	88fa      	ldrh	r2, [r7, #6]
 800125a:	88b9      	ldrh	r1, [r7, #4]
 800125c:	88f8      	ldrh	r0, [r7, #6]
 800125e:	8b3b      	ldrh	r3, [r7, #24]
 8001260:	9300      	str	r3, [sp, #0]
 8001262:	4623      	mov	r3, r4
 8001264:	f7ff ff5b 	bl	800111e <lcd_draw_line>
	lcd_draw_line(x1, y2, x2, y2, color);
 8001268:	883c      	ldrh	r4, [r7, #0]
 800126a:	887a      	ldrh	r2, [r7, #2]
 800126c:	8839      	ldrh	r1, [r7, #0]
 800126e:	88f8      	ldrh	r0, [r7, #6]
 8001270:	8b3b      	ldrh	r3, [r7, #24]
 8001272:	9300      	str	r3, [sp, #0]
 8001274:	4623      	mov	r3, r4
 8001276:	f7ff ff52 	bl	800111e <lcd_draw_line>
	lcd_draw_line(x2, y1, x2, y2, color);
 800127a:	883c      	ldrh	r4, [r7, #0]
 800127c:	887a      	ldrh	r2, [r7, #2]
 800127e:	88b9      	ldrh	r1, [r7, #4]
 8001280:	8878      	ldrh	r0, [r7, #2]
 8001282:	8b3b      	ldrh	r3, [r7, #24]
 8001284:	9300      	str	r3, [sp, #0]
 8001286:	4623      	mov	r3, r4
 8001288:	f7ff ff49 	bl	800111e <lcd_draw_line>
}
 800128c:	bf00      	nop
 800128e:	370c      	adds	r7, #12
 8001290:	46bd      	mov	sp, r7
 8001292:	bd90      	pop	{r4, r7, pc}

08001294 <lcd_show_char>:

void lcd_show_char(uint16_t x, uint16_t y, uint8_t character, uint16_t fc,
		uint16_t bc, uint8_t sizey, uint8_t mode) {
 8001294:	b590      	push	{r4, r7, lr}
 8001296:	b087      	sub	sp, #28
 8001298:	af00      	add	r7, sp, #0
 800129a:	4604      	mov	r4, r0
 800129c:	4608      	mov	r0, r1
 800129e:	4611      	mov	r1, r2
 80012a0:	461a      	mov	r2, r3
 80012a2:	4623      	mov	r3, r4
 80012a4:	80fb      	strh	r3, [r7, #6]
 80012a6:	4603      	mov	r3, r0
 80012a8:	80bb      	strh	r3, [r7, #4]
 80012aa:	460b      	mov	r3, r1
 80012ac:	70fb      	strb	r3, [r7, #3]
 80012ae:	4613      	mov	r3, r2
 80012b0:	803b      	strh	r3, [r7, #0]
	uint8_t temp, sizex, t, m = 0;
 80012b2:	2300      	movs	r3, #0
 80012b4:	757b      	strb	r3, [r7, #21]
	uint16_t i, TypefaceNum;
	uint16_t x0 = x;
 80012b6:	88fb      	ldrh	r3, [r7, #6]
 80012b8:	823b      	strh	r3, [r7, #16]
	sizex = sizey / 2;
 80012ba:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80012be:	085b      	lsrs	r3, r3, #1
 80012c0:	73fb      	strb	r3, [r7, #15]
	TypefaceNum = (sizex / 8 + ((sizex % 8) ? 1 : 0)) * sizey;
 80012c2:	7bfb      	ldrb	r3, [r7, #15]
 80012c4:	08db      	lsrs	r3, r3, #3
 80012c6:	b2db      	uxtb	r3, r3
 80012c8:	461a      	mov	r2, r3
 80012ca:	7bfb      	ldrb	r3, [r7, #15]
 80012cc:	f003 0307 	and.w	r3, r3, #7
 80012d0:	b2db      	uxtb	r3, r3
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	bf14      	ite	ne
 80012d6:	2301      	movne	r3, #1
 80012d8:	2300      	moveq	r3, #0
 80012da:	b2db      	uxtb	r3, r3
 80012dc:	4413      	add	r3, r2
 80012de:	b29a      	uxth	r2, r3
 80012e0:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80012e4:	b29b      	uxth	r3, r3
 80012e6:	fb12 f303 	smulbb	r3, r2, r3
 80012ea:	81bb      	strh	r3, [r7, #12]
	character = character - ' ';
 80012ec:	78fb      	ldrb	r3, [r7, #3]
 80012ee:	3b20      	subs	r3, #32
 80012f0:	70fb      	strb	r3, [r7, #3]
	lcd_set_address(x, y, x + sizex - 1, y + sizey - 1);
 80012f2:	7bfb      	ldrb	r3, [r7, #15]
 80012f4:	b29a      	uxth	r2, r3
 80012f6:	88fb      	ldrh	r3, [r7, #6]
 80012f8:	4413      	add	r3, r2
 80012fa:	b29b      	uxth	r3, r3
 80012fc:	3b01      	subs	r3, #1
 80012fe:	b29c      	uxth	r4, r3
 8001300:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001304:	b29a      	uxth	r2, r3
 8001306:	88bb      	ldrh	r3, [r7, #4]
 8001308:	4413      	add	r3, r2
 800130a:	b29b      	uxth	r3, r3
 800130c:	3b01      	subs	r3, #1
 800130e:	b29b      	uxth	r3, r3
 8001310:	88b9      	ldrh	r1, [r7, #4]
 8001312:	88f8      	ldrh	r0, [r7, #6]
 8001314:	4622      	mov	r2, r4
 8001316:	f7ff fe37 	bl	8000f88 <lcd_set_address>
	for (i = 0; i < TypefaceNum; i++) {
 800131a:	2300      	movs	r3, #0
 800131c:	827b      	strh	r3, [r7, #18]
 800131e:	e07a      	b.n	8001416 <lcd_show_char+0x182>
		if (sizey == 12)
 8001320:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001324:	2b0c      	cmp	r3, #12
 8001326:	d028      	beq.n	800137a <lcd_show_char+0xe6>
			;
		else if (sizey == 16)
 8001328:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800132c:	2b10      	cmp	r3, #16
 800132e:	d108      	bne.n	8001342 <lcd_show_char+0xae>
			temp = ascii_1608[character][i];
 8001330:	78fa      	ldrb	r2, [r7, #3]
 8001332:	8a7b      	ldrh	r3, [r7, #18]
 8001334:	493c      	ldr	r1, [pc, #240]	; (8001428 <lcd_show_char+0x194>)
 8001336:	0112      	lsls	r2, r2, #4
 8001338:	440a      	add	r2, r1
 800133a:	4413      	add	r3, r2
 800133c:	781b      	ldrb	r3, [r3, #0]
 800133e:	75fb      	strb	r3, [r7, #23]
 8001340:	e01b      	b.n	800137a <lcd_show_char+0xe6>
		else if (sizey == 24)
 8001342:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001346:	2b18      	cmp	r3, #24
 8001348:	d10b      	bne.n	8001362 <lcd_show_char+0xce>
			temp = ascii_2412[character][i];
 800134a:	78fa      	ldrb	r2, [r7, #3]
 800134c:	8a79      	ldrh	r1, [r7, #18]
 800134e:	4837      	ldr	r0, [pc, #220]	; (800142c <lcd_show_char+0x198>)
 8001350:	4613      	mov	r3, r2
 8001352:	005b      	lsls	r3, r3, #1
 8001354:	4413      	add	r3, r2
 8001356:	011b      	lsls	r3, r3, #4
 8001358:	4403      	add	r3, r0
 800135a:	440b      	add	r3, r1
 800135c:	781b      	ldrb	r3, [r3, #0]
 800135e:	75fb      	strb	r3, [r7, #23]
 8001360:	e00b      	b.n	800137a <lcd_show_char+0xe6>
		else if (sizey == 32)
 8001362:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001366:	2b20      	cmp	r3, #32
 8001368:	d15a      	bne.n	8001420 <lcd_show_char+0x18c>
			temp = ascii_3216[character][i];
 800136a:	78fa      	ldrb	r2, [r7, #3]
 800136c:	8a7b      	ldrh	r3, [r7, #18]
 800136e:	4930      	ldr	r1, [pc, #192]	; (8001430 <lcd_show_char+0x19c>)
 8001370:	0192      	lsls	r2, r2, #6
 8001372:	440a      	add	r2, r1
 8001374:	4413      	add	r3, r2
 8001376:	781b      	ldrb	r3, [r3, #0]
 8001378:	75fb      	strb	r3, [r7, #23]
		else
			return;
		for (t = 0; t < 8; t++) {
 800137a:	2300      	movs	r3, #0
 800137c:	75bb      	strb	r3, [r7, #22]
 800137e:	e044      	b.n	800140a <lcd_show_char+0x176>
			if (!mode) {
 8001380:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8001384:	2b00      	cmp	r3, #0
 8001386:	d120      	bne.n	80013ca <lcd_show_char+0x136>
				if (temp & (0x01 << t))
 8001388:	7dfa      	ldrb	r2, [r7, #23]
 800138a:	7dbb      	ldrb	r3, [r7, #22]
 800138c:	fa42 f303 	asr.w	r3, r2, r3
 8001390:	f003 0301 	and.w	r3, r3, #1
 8001394:	2b00      	cmp	r3, #0
 8001396:	d004      	beq.n	80013a2 <lcd_show_char+0x10e>
					LCD_WR_DATA(fc);
 8001398:	883b      	ldrh	r3, [r7, #0]
 800139a:	4618      	mov	r0, r3
 800139c:	f7ff fdd2 	bl	8000f44 <LCD_WR_DATA>
 80013a0:	e003      	b.n	80013aa <lcd_show_char+0x116>
				else
					LCD_WR_DATA(bc);
 80013a2:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80013a4:	4618      	mov	r0, r3
 80013a6:	f7ff fdcd 	bl	8000f44 <LCD_WR_DATA>
				m++;
 80013aa:	7d7b      	ldrb	r3, [r7, #21]
 80013ac:	3301      	adds	r3, #1
 80013ae:	757b      	strb	r3, [r7, #21]
				if (m % sizex == 0) {
 80013b0:	7d7b      	ldrb	r3, [r7, #21]
 80013b2:	7bfa      	ldrb	r2, [r7, #15]
 80013b4:	fbb3 f1f2 	udiv	r1, r3, r2
 80013b8:	fb02 f201 	mul.w	r2, r2, r1
 80013bc:	1a9b      	subs	r3, r3, r2
 80013be:	b2db      	uxtb	r3, r3
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d11f      	bne.n	8001404 <lcd_show_char+0x170>
					m = 0;
 80013c4:	2300      	movs	r3, #0
 80013c6:	757b      	strb	r3, [r7, #21]
					break;
 80013c8:	e022      	b.n	8001410 <lcd_show_char+0x17c>
				}
			} else {
				if (temp & (0x01 << t))
 80013ca:	7dfa      	ldrb	r2, [r7, #23]
 80013cc:	7dbb      	ldrb	r3, [r7, #22]
 80013ce:	fa42 f303 	asr.w	r3, r2, r3
 80013d2:	f003 0301 	and.w	r3, r3, #1
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d005      	beq.n	80013e6 <lcd_show_char+0x152>
					lcd_draw_point(x, y, fc);
 80013da:	883a      	ldrh	r2, [r7, #0]
 80013dc:	88b9      	ldrh	r1, [r7, #4]
 80013de:	88fb      	ldrh	r3, [r7, #6]
 80013e0:	4618      	mov	r0, r3
 80013e2:	f7ff fe85 	bl	80010f0 <lcd_draw_point>
				x++;
 80013e6:	88fb      	ldrh	r3, [r7, #6]
 80013e8:	3301      	adds	r3, #1
 80013ea:	80fb      	strh	r3, [r7, #6]
				if ((x - x0) == sizex) {
 80013ec:	88fa      	ldrh	r2, [r7, #6]
 80013ee:	8a3b      	ldrh	r3, [r7, #16]
 80013f0:	1ad2      	subs	r2, r2, r3
 80013f2:	7bfb      	ldrb	r3, [r7, #15]
 80013f4:	429a      	cmp	r2, r3
 80013f6:	d105      	bne.n	8001404 <lcd_show_char+0x170>
					x = x0;
 80013f8:	8a3b      	ldrh	r3, [r7, #16]
 80013fa:	80fb      	strh	r3, [r7, #6]
					y++;
 80013fc:	88bb      	ldrh	r3, [r7, #4]
 80013fe:	3301      	adds	r3, #1
 8001400:	80bb      	strh	r3, [r7, #4]
					break;
 8001402:	e005      	b.n	8001410 <lcd_show_char+0x17c>
		for (t = 0; t < 8; t++) {
 8001404:	7dbb      	ldrb	r3, [r7, #22]
 8001406:	3301      	adds	r3, #1
 8001408:	75bb      	strb	r3, [r7, #22]
 800140a:	7dbb      	ldrb	r3, [r7, #22]
 800140c:	2b07      	cmp	r3, #7
 800140e:	d9b7      	bls.n	8001380 <lcd_show_char+0xec>
	for (i = 0; i < TypefaceNum; i++) {
 8001410:	8a7b      	ldrh	r3, [r7, #18]
 8001412:	3301      	adds	r3, #1
 8001414:	827b      	strh	r3, [r7, #18]
 8001416:	8a7a      	ldrh	r2, [r7, #18]
 8001418:	89bb      	ldrh	r3, [r7, #12]
 800141a:	429a      	cmp	r2, r3
 800141c:	d380      	bcc.n	8001320 <lcd_show_char+0x8c>
 800141e:	e000      	b.n	8001422 <lcd_show_char+0x18e>
			return;
 8001420:	bf00      	nop
				}
			}
		}
	}
}
 8001422:	371c      	adds	r7, #28
 8001424:	46bd      	mov	sp, r7
 8001426:	bd90      	pop	{r4, r7, pc}
 8001428:	08005a14 	.word	0x08005a14
 800142c:	08006004 	.word	0x08006004
 8001430:	080071d4 	.word	0x080071d4

08001434 <lcd_set_direction>:
			k++;
		}
	}
}

void lcd_set_direction(uint8_t dir) {
 8001434:	b480      	push	{r7}
 8001436:	b083      	sub	sp, #12
 8001438:	af00      	add	r7, sp, #0
 800143a:	4603      	mov	r3, r0
 800143c:	71fb      	strb	r3, [r7, #7]
	if ((dir >> 4) % 4) {
 800143e:	79fb      	ldrb	r3, [r7, #7]
 8001440:	091b      	lsrs	r3, r3, #4
 8001442:	b2db      	uxtb	r3, r3
 8001444:	f003 0303 	and.w	r3, r3, #3
 8001448:	b2db      	uxtb	r3, r3
 800144a:	2b00      	cmp	r3, #0
 800144c:	d007      	beq.n	800145e <lcd_set_direction+0x2a>
		lcddev.width = 320;
 800144e:	4b0a      	ldr	r3, [pc, #40]	; (8001478 <lcd_set_direction+0x44>)
 8001450:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8001454:	801a      	strh	r2, [r3, #0]
		lcddev.height = 240;
 8001456:	4b08      	ldr	r3, [pc, #32]	; (8001478 <lcd_set_direction+0x44>)
 8001458:	22f0      	movs	r2, #240	; 0xf0
 800145a:	805a      	strh	r2, [r3, #2]
	} else {
		lcddev.width = 240;
		lcddev.height = 320;
	}
}
 800145c:	e006      	b.n	800146c <lcd_set_direction+0x38>
		lcddev.width = 240;
 800145e:	4b06      	ldr	r3, [pc, #24]	; (8001478 <lcd_set_direction+0x44>)
 8001460:	22f0      	movs	r2, #240	; 0xf0
 8001462:	801a      	strh	r2, [r3, #0]
		lcddev.height = 320;
 8001464:	4b04      	ldr	r3, [pc, #16]	; (8001478 <lcd_set_direction+0x44>)
 8001466:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800146a:	805a      	strh	r2, [r3, #2]
}
 800146c:	bf00      	nop
 800146e:	370c      	adds	r7, #12
 8001470:	46bd      	mov	sp, r7
 8001472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001476:	4770      	bx	lr
 8001478:	20000158 	.word	0x20000158

0800147c <lcd_init>:

void lcd_init(void) {
 800147c:	b580      	push	{r7, lr}
 800147e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 8001480:	2200      	movs	r2, #0
 8001482:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001486:	48aa      	ldr	r0, [pc, #680]	; (8001730 <lcd_init+0x2b4>)
 8001488:	f001 fac4 	bl	8002a14 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 800148c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001490:	f000 ffee 	bl	8002470 <HAL_Delay>
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_SET);
 8001494:	2201      	movs	r2, #1
 8001496:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800149a:	48a5      	ldr	r0, [pc, #660]	; (8001730 <lcd_init+0x2b4>)
 800149c:	f001 faba 	bl	8002a14 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 80014a0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80014a4:	f000 ffe4 	bl	8002470 <HAL_Delay>
	lcd_set_direction(DFT_SCAN_DIR);
 80014a8:	2000      	movs	r0, #0
 80014aa:	f7ff ffc3 	bl	8001434 <lcd_set_direction>
	LCD_WR_REG(0XD3);
 80014ae:	20d3      	movs	r0, #211	; 0xd3
 80014b0:	f7ff fd38 	bl	8000f24 <LCD_WR_REG>
	lcddev.id = LCD_RD_DATA();
 80014b4:	f7ff fd56 	bl	8000f64 <LCD_RD_DATA>
 80014b8:	4603      	mov	r3, r0
 80014ba:	461a      	mov	r2, r3
 80014bc:	4b9d      	ldr	r3, [pc, #628]	; (8001734 <lcd_init+0x2b8>)
 80014be:	809a      	strh	r2, [r3, #4]
	lcddev.id = LCD_RD_DATA();
 80014c0:	f7ff fd50 	bl	8000f64 <LCD_RD_DATA>
 80014c4:	4603      	mov	r3, r0
 80014c6:	461a      	mov	r2, r3
 80014c8:	4b9a      	ldr	r3, [pc, #616]	; (8001734 <lcd_init+0x2b8>)
 80014ca:	809a      	strh	r2, [r3, #4]
	lcddev.id = LCD_RD_DATA();
 80014cc:	f7ff fd4a 	bl	8000f64 <LCD_RD_DATA>
 80014d0:	4603      	mov	r3, r0
 80014d2:	461a      	mov	r2, r3
 80014d4:	4b97      	ldr	r3, [pc, #604]	; (8001734 <lcd_init+0x2b8>)
 80014d6:	809a      	strh	r2, [r3, #4]
	lcddev.id <<= 8;
 80014d8:	4b96      	ldr	r3, [pc, #600]	; (8001734 <lcd_init+0x2b8>)
 80014da:	889b      	ldrh	r3, [r3, #4]
 80014dc:	021b      	lsls	r3, r3, #8
 80014de:	b29a      	uxth	r2, r3
 80014e0:	4b94      	ldr	r3, [pc, #592]	; (8001734 <lcd_init+0x2b8>)
 80014e2:	809a      	strh	r2, [r3, #4]
	lcddev.id |= LCD_RD_DATA();
 80014e4:	f7ff fd3e 	bl	8000f64 <LCD_RD_DATA>
 80014e8:	4603      	mov	r3, r0
 80014ea:	461a      	mov	r2, r3
 80014ec:	4b91      	ldr	r3, [pc, #580]	; (8001734 <lcd_init+0x2b8>)
 80014ee:	889b      	ldrh	r3, [r3, #4]
 80014f0:	4313      	orrs	r3, r2
 80014f2:	b29a      	uxth	r2, r3
 80014f4:	4b8f      	ldr	r3, [pc, #572]	; (8001734 <lcd_init+0x2b8>)
 80014f6:	809a      	strh	r2, [r3, #4]

	LCD_WR_REG(0xCF);
 80014f8:	20cf      	movs	r0, #207	; 0xcf
 80014fa:	f7ff fd13 	bl	8000f24 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 80014fe:	2000      	movs	r0, #0
 8001500:	f7ff fd20 	bl	8000f44 <LCD_WR_DATA>
	LCD_WR_DATA(0xC1);
 8001504:	20c1      	movs	r0, #193	; 0xc1
 8001506:	f7ff fd1d 	bl	8000f44 <LCD_WR_DATA>
	LCD_WR_DATA(0X30);
 800150a:	2030      	movs	r0, #48	; 0x30
 800150c:	f7ff fd1a 	bl	8000f44 <LCD_WR_DATA>
	LCD_WR_REG(0xED);
 8001510:	20ed      	movs	r0, #237	; 0xed
 8001512:	f7ff fd07 	bl	8000f24 <LCD_WR_REG>
	LCD_WR_DATA(0x64);
 8001516:	2064      	movs	r0, #100	; 0x64
 8001518:	f7ff fd14 	bl	8000f44 <LCD_WR_DATA>
	LCD_WR_DATA(0x03);
 800151c:	2003      	movs	r0, #3
 800151e:	f7ff fd11 	bl	8000f44 <LCD_WR_DATA>
	LCD_WR_DATA(0X12);
 8001522:	2012      	movs	r0, #18
 8001524:	f7ff fd0e 	bl	8000f44 <LCD_WR_DATA>
	LCD_WR_DATA(0X81);
 8001528:	2081      	movs	r0, #129	; 0x81
 800152a:	f7ff fd0b 	bl	8000f44 <LCD_WR_DATA>
	LCD_WR_REG(0xE8);
 800152e:	20e8      	movs	r0, #232	; 0xe8
 8001530:	f7ff fcf8 	bl	8000f24 <LCD_WR_REG>
	LCD_WR_DATA(0x85);
 8001534:	2085      	movs	r0, #133	; 0x85
 8001536:	f7ff fd05 	bl	8000f44 <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 800153a:	2010      	movs	r0, #16
 800153c:	f7ff fd02 	bl	8000f44 <LCD_WR_DATA>
	LCD_WR_DATA(0x7A);
 8001540:	207a      	movs	r0, #122	; 0x7a
 8001542:	f7ff fcff 	bl	8000f44 <LCD_WR_DATA>
	LCD_WR_REG(0xCB);
 8001546:	20cb      	movs	r0, #203	; 0xcb
 8001548:	f7ff fcec 	bl	8000f24 <LCD_WR_REG>
	LCD_WR_DATA(0x39);
 800154c:	2039      	movs	r0, #57	; 0x39
 800154e:	f7ff fcf9 	bl	8000f44 <LCD_WR_DATA>
	LCD_WR_DATA(0x2C);
 8001552:	202c      	movs	r0, #44	; 0x2c
 8001554:	f7ff fcf6 	bl	8000f44 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001558:	2000      	movs	r0, #0
 800155a:	f7ff fcf3 	bl	8000f44 <LCD_WR_DATA>
	LCD_WR_DATA(0x34);
 800155e:	2034      	movs	r0, #52	; 0x34
 8001560:	f7ff fcf0 	bl	8000f44 <LCD_WR_DATA>
	LCD_WR_DATA(0x02);
 8001564:	2002      	movs	r0, #2
 8001566:	f7ff fced 	bl	8000f44 <LCD_WR_DATA>
	LCD_WR_REG(0xF7);
 800156a:	20f7      	movs	r0, #247	; 0xf7
 800156c:	f7ff fcda 	bl	8000f24 <LCD_WR_REG>
	LCD_WR_DATA(0x20);
 8001570:	2020      	movs	r0, #32
 8001572:	f7ff fce7 	bl	8000f44 <LCD_WR_DATA>
	LCD_WR_REG(0xEA);
 8001576:	20ea      	movs	r0, #234	; 0xea
 8001578:	f7ff fcd4 	bl	8000f24 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 800157c:	2000      	movs	r0, #0
 800157e:	f7ff fce1 	bl	8000f44 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001582:	2000      	movs	r0, #0
 8001584:	f7ff fcde 	bl	8000f44 <LCD_WR_DATA>
	LCD_WR_REG(0xC0);    //Power control
 8001588:	20c0      	movs	r0, #192	; 0xc0
 800158a:	f7ff fccb 	bl	8000f24 <LCD_WR_REG>
	LCD_WR_DATA(0x1B);   //VRH[5:0]
 800158e:	201b      	movs	r0, #27
 8001590:	f7ff fcd8 	bl	8000f44 <LCD_WR_DATA>
	LCD_WR_REG(0xC1);    //Power control
 8001594:	20c1      	movs	r0, #193	; 0xc1
 8001596:	f7ff fcc5 	bl	8000f24 <LCD_WR_REG>
	LCD_WR_DATA(0x01);   //SAP[2:0];BT[3:0]
 800159a:	2001      	movs	r0, #1
 800159c:	f7ff fcd2 	bl	8000f44 <LCD_WR_DATA>
	LCD_WR_REG(0xC5);    //VCM control
 80015a0:	20c5      	movs	r0, #197	; 0xc5
 80015a2:	f7ff fcbf 	bl	8000f24 <LCD_WR_REG>
	LCD_WR_DATA(0x30); 	 //3F
 80015a6:	2030      	movs	r0, #48	; 0x30
 80015a8:	f7ff fccc 	bl	8000f44 <LCD_WR_DATA>
	LCD_WR_DATA(0x30); 	 //3C
 80015ac:	2030      	movs	r0, #48	; 0x30
 80015ae:	f7ff fcc9 	bl	8000f44 <LCD_WR_DATA>
	LCD_WR_REG(0xC7);    //VCM control2
 80015b2:	20c7      	movs	r0, #199	; 0xc7
 80015b4:	f7ff fcb6 	bl	8000f24 <LCD_WR_REG>
	LCD_WR_DATA(0XB7);
 80015b8:	20b7      	movs	r0, #183	; 0xb7
 80015ba:	f7ff fcc3 	bl	8000f44 <LCD_WR_DATA>
	LCD_WR_REG(0x36);    // Memory Access Control
 80015be:	2036      	movs	r0, #54	; 0x36
 80015c0:	f7ff fcb0 	bl	8000f24 <LCD_WR_REG>

	LCD_WR_DATA(0x08 | DFT_SCAN_DIR);
 80015c4:	2008      	movs	r0, #8
 80015c6:	f7ff fcbd 	bl	8000f44 <LCD_WR_DATA>
	LCD_WR_REG(0x3A);
 80015ca:	203a      	movs	r0, #58	; 0x3a
 80015cc:	f7ff fcaa 	bl	8000f24 <LCD_WR_REG>
	LCD_WR_DATA(0x55);
 80015d0:	2055      	movs	r0, #85	; 0x55
 80015d2:	f7ff fcb7 	bl	8000f44 <LCD_WR_DATA>
	LCD_WR_REG(0xB1);
 80015d6:	20b1      	movs	r0, #177	; 0xb1
 80015d8:	f7ff fca4 	bl	8000f24 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 80015dc:	2000      	movs	r0, #0
 80015de:	f7ff fcb1 	bl	8000f44 <LCD_WR_DATA>
	LCD_WR_DATA(0x1A);
 80015e2:	201a      	movs	r0, #26
 80015e4:	f7ff fcae 	bl	8000f44 <LCD_WR_DATA>
	LCD_WR_REG(0xB6);    // Display Function Control
 80015e8:	20b6      	movs	r0, #182	; 0xb6
 80015ea:	f7ff fc9b 	bl	8000f24 <LCD_WR_REG>
	LCD_WR_DATA(0x0A);
 80015ee:	200a      	movs	r0, #10
 80015f0:	f7ff fca8 	bl	8000f44 <LCD_WR_DATA>
	LCD_WR_DATA(0xA2);
 80015f4:	20a2      	movs	r0, #162	; 0xa2
 80015f6:	f7ff fca5 	bl	8000f44 <LCD_WR_DATA>
	LCD_WR_REG(0xF2);    // 3Gamma Function Disable
 80015fa:	20f2      	movs	r0, #242	; 0xf2
 80015fc:	f7ff fc92 	bl	8000f24 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001600:	2000      	movs	r0, #0
 8001602:	f7ff fc9f 	bl	8000f44 <LCD_WR_DATA>
	LCD_WR_REG(0x26);    //Gamma curve selected
 8001606:	2026      	movs	r0, #38	; 0x26
 8001608:	f7ff fc8c 	bl	8000f24 <LCD_WR_REG>
	LCD_WR_DATA(0x01);
 800160c:	2001      	movs	r0, #1
 800160e:	f7ff fc99 	bl	8000f44 <LCD_WR_DATA>
	LCD_WR_REG(0xE0);    //Set Gamma
 8001612:	20e0      	movs	r0, #224	; 0xe0
 8001614:	f7ff fc86 	bl	8000f24 <LCD_WR_REG>
	LCD_WR_DATA(0x0F);
 8001618:	200f      	movs	r0, #15
 800161a:	f7ff fc93 	bl	8000f44 <LCD_WR_DATA>
	LCD_WR_DATA(0x2A);
 800161e:	202a      	movs	r0, #42	; 0x2a
 8001620:	f7ff fc90 	bl	8000f44 <LCD_WR_DATA>
	LCD_WR_DATA(0x28);
 8001624:	2028      	movs	r0, #40	; 0x28
 8001626:	f7ff fc8d 	bl	8000f44 <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 800162a:	2008      	movs	r0, #8
 800162c:	f7ff fc8a 	bl	8000f44 <LCD_WR_DATA>
	LCD_WR_DATA(0x0E);
 8001630:	200e      	movs	r0, #14
 8001632:	f7ff fc87 	bl	8000f44 <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 8001636:	2008      	movs	r0, #8
 8001638:	f7ff fc84 	bl	8000f44 <LCD_WR_DATA>
	LCD_WR_DATA(0x54);
 800163c:	2054      	movs	r0, #84	; 0x54
 800163e:	f7ff fc81 	bl	8000f44 <LCD_WR_DATA>
	LCD_WR_DATA(0XA9);
 8001642:	20a9      	movs	r0, #169	; 0xa9
 8001644:	f7ff fc7e 	bl	8000f44 <LCD_WR_DATA>
	LCD_WR_DATA(0x43);
 8001648:	2043      	movs	r0, #67	; 0x43
 800164a:	f7ff fc7b 	bl	8000f44 <LCD_WR_DATA>
	LCD_WR_DATA(0x0A);
 800164e:	200a      	movs	r0, #10
 8001650:	f7ff fc78 	bl	8000f44 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8001654:	200f      	movs	r0, #15
 8001656:	f7ff fc75 	bl	8000f44 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 800165a:	2000      	movs	r0, #0
 800165c:	f7ff fc72 	bl	8000f44 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001660:	2000      	movs	r0, #0
 8001662:	f7ff fc6f 	bl	8000f44 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001666:	2000      	movs	r0, #0
 8001668:	f7ff fc6c 	bl	8000f44 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 800166c:	2000      	movs	r0, #0
 800166e:	f7ff fc69 	bl	8000f44 <LCD_WR_DATA>
	LCD_WR_REG(0XE1);    //Set Gamma
 8001672:	20e1      	movs	r0, #225	; 0xe1
 8001674:	f7ff fc56 	bl	8000f24 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001678:	2000      	movs	r0, #0
 800167a:	f7ff fc63 	bl	8000f44 <LCD_WR_DATA>
	LCD_WR_DATA(0x15);
 800167e:	2015      	movs	r0, #21
 8001680:	f7ff fc60 	bl	8000f44 <LCD_WR_DATA>
	LCD_WR_DATA(0x17);
 8001684:	2017      	movs	r0, #23
 8001686:	f7ff fc5d 	bl	8000f44 <LCD_WR_DATA>
	LCD_WR_DATA(0x07);
 800168a:	2007      	movs	r0, #7
 800168c:	f7ff fc5a 	bl	8000f44 <LCD_WR_DATA>
	LCD_WR_DATA(0x11);
 8001690:	2011      	movs	r0, #17
 8001692:	f7ff fc57 	bl	8000f44 <LCD_WR_DATA>
	LCD_WR_DATA(0x06);
 8001696:	2006      	movs	r0, #6
 8001698:	f7ff fc54 	bl	8000f44 <LCD_WR_DATA>
	LCD_WR_DATA(0x2B);
 800169c:	202b      	movs	r0, #43	; 0x2b
 800169e:	f7ff fc51 	bl	8000f44 <LCD_WR_DATA>
	LCD_WR_DATA(0x56);
 80016a2:	2056      	movs	r0, #86	; 0x56
 80016a4:	f7ff fc4e 	bl	8000f44 <LCD_WR_DATA>
	LCD_WR_DATA(0x3C);
 80016a8:	203c      	movs	r0, #60	; 0x3c
 80016aa:	f7ff fc4b 	bl	8000f44 <LCD_WR_DATA>
	LCD_WR_DATA(0x05);
 80016ae:	2005      	movs	r0, #5
 80016b0:	f7ff fc48 	bl	8000f44 <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 80016b4:	2010      	movs	r0, #16
 80016b6:	f7ff fc45 	bl	8000f44 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 80016ba:	200f      	movs	r0, #15
 80016bc:	f7ff fc42 	bl	8000f44 <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 80016c0:	203f      	movs	r0, #63	; 0x3f
 80016c2:	f7ff fc3f 	bl	8000f44 <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 80016c6:	203f      	movs	r0, #63	; 0x3f
 80016c8:	f7ff fc3c 	bl	8000f44 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 80016cc:	200f      	movs	r0, #15
 80016ce:	f7ff fc39 	bl	8000f44 <LCD_WR_DATA>
	LCD_WR_REG(0x2B);
 80016d2:	202b      	movs	r0, #43	; 0x2b
 80016d4:	f7ff fc26 	bl	8000f24 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 80016d8:	2000      	movs	r0, #0
 80016da:	f7ff fc33 	bl	8000f44 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80016de:	2000      	movs	r0, #0
 80016e0:	f7ff fc30 	bl	8000f44 <LCD_WR_DATA>
	LCD_WR_DATA(0x01);
 80016e4:	2001      	movs	r0, #1
 80016e6:	f7ff fc2d 	bl	8000f44 <LCD_WR_DATA>
	LCD_WR_DATA(0x3f);
 80016ea:	203f      	movs	r0, #63	; 0x3f
 80016ec:	f7ff fc2a 	bl	8000f44 <LCD_WR_DATA>
	LCD_WR_REG(0x2A);
 80016f0:	202a      	movs	r0, #42	; 0x2a
 80016f2:	f7ff fc17 	bl	8000f24 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 80016f6:	2000      	movs	r0, #0
 80016f8:	f7ff fc24 	bl	8000f44 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80016fc:	2000      	movs	r0, #0
 80016fe:	f7ff fc21 	bl	8000f44 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001702:	2000      	movs	r0, #0
 8001704:	f7ff fc1e 	bl	8000f44 <LCD_WR_DATA>
	LCD_WR_DATA(0xef);
 8001708:	20ef      	movs	r0, #239	; 0xef
 800170a:	f7ff fc1b 	bl	8000f44 <LCD_WR_DATA>
	LCD_WR_REG(0x11); // Exit Sleep
 800170e:	2011      	movs	r0, #17
 8001710:	f7ff fc08 	bl	8000f24 <LCD_WR_REG>
	HAL_Delay(120);
 8001714:	2078      	movs	r0, #120	; 0x78
 8001716:	f000 feab 	bl	8002470 <HAL_Delay>
	LCD_WR_REG(0x29); // Display on
 800171a:	2029      	movs	r0, #41	; 0x29
 800171c:	f7ff fc02 	bl	8000f24 <LCD_WR_REG>
	HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, 1);
 8001720:	2201      	movs	r2, #1
 8001722:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001726:	4804      	ldr	r0, [pc, #16]	; (8001738 <lcd_init+0x2bc>)
 8001728:	f001 f974 	bl	8002a14 <HAL_GPIO_WritePin>
}
 800172c:	bf00      	nop
 800172e:	bd80      	pop	{r7, pc}
 8001730:	40020800 	.word	0x40020800
 8001734:	20000158 	.word	0x20000158
 8001738:	40020000 	.word	0x40020000

0800173c <_draw_circle_8>:

static void _draw_circle_8(int xc, int yc, int x, int y, uint16_t c) {
 800173c:	b580      	push	{r7, lr}
 800173e:	b084      	sub	sp, #16
 8001740:	af00      	add	r7, sp, #0
 8001742:	60f8      	str	r0, [r7, #12]
 8001744:	60b9      	str	r1, [r7, #8]
 8001746:	607a      	str	r2, [r7, #4]
 8001748:	603b      	str	r3, [r7, #0]
	lcd_draw_point(xc + x, yc + y, c);
 800174a:	68fb      	ldr	r3, [r7, #12]
 800174c:	b29a      	uxth	r2, r3
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	b29b      	uxth	r3, r3
 8001752:	4413      	add	r3, r2
 8001754:	b298      	uxth	r0, r3
 8001756:	68bb      	ldr	r3, [r7, #8]
 8001758:	b29a      	uxth	r2, r3
 800175a:	683b      	ldr	r3, [r7, #0]
 800175c:	b29b      	uxth	r3, r3
 800175e:	4413      	add	r3, r2
 8001760:	b29b      	uxth	r3, r3
 8001762:	8b3a      	ldrh	r2, [r7, #24]
 8001764:	4619      	mov	r1, r3
 8001766:	f7ff fcc3 	bl	80010f0 <lcd_draw_point>

	lcd_draw_point(xc - x, yc + y, c);
 800176a:	68fb      	ldr	r3, [r7, #12]
 800176c:	b29a      	uxth	r2, r3
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	b29b      	uxth	r3, r3
 8001772:	1ad3      	subs	r3, r2, r3
 8001774:	b298      	uxth	r0, r3
 8001776:	68bb      	ldr	r3, [r7, #8]
 8001778:	b29a      	uxth	r2, r3
 800177a:	683b      	ldr	r3, [r7, #0]
 800177c:	b29b      	uxth	r3, r3
 800177e:	4413      	add	r3, r2
 8001780:	b29b      	uxth	r3, r3
 8001782:	8b3a      	ldrh	r2, [r7, #24]
 8001784:	4619      	mov	r1, r3
 8001786:	f7ff fcb3 	bl	80010f0 <lcd_draw_point>

	lcd_draw_point(xc + x, yc - y, c);
 800178a:	68fb      	ldr	r3, [r7, #12]
 800178c:	b29a      	uxth	r2, r3
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	b29b      	uxth	r3, r3
 8001792:	4413      	add	r3, r2
 8001794:	b298      	uxth	r0, r3
 8001796:	68bb      	ldr	r3, [r7, #8]
 8001798:	b29a      	uxth	r2, r3
 800179a:	683b      	ldr	r3, [r7, #0]
 800179c:	b29b      	uxth	r3, r3
 800179e:	1ad3      	subs	r3, r2, r3
 80017a0:	b29b      	uxth	r3, r3
 80017a2:	8b3a      	ldrh	r2, [r7, #24]
 80017a4:	4619      	mov	r1, r3
 80017a6:	f7ff fca3 	bl	80010f0 <lcd_draw_point>

	lcd_draw_point(xc - x, yc - y, c);
 80017aa:	68fb      	ldr	r3, [r7, #12]
 80017ac:	b29a      	uxth	r2, r3
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	b29b      	uxth	r3, r3
 80017b2:	1ad3      	subs	r3, r2, r3
 80017b4:	b298      	uxth	r0, r3
 80017b6:	68bb      	ldr	r3, [r7, #8]
 80017b8:	b29a      	uxth	r2, r3
 80017ba:	683b      	ldr	r3, [r7, #0]
 80017bc:	b29b      	uxth	r3, r3
 80017be:	1ad3      	subs	r3, r2, r3
 80017c0:	b29b      	uxth	r3, r3
 80017c2:	8b3a      	ldrh	r2, [r7, #24]
 80017c4:	4619      	mov	r1, r3
 80017c6:	f7ff fc93 	bl	80010f0 <lcd_draw_point>

	lcd_draw_point(xc + y, yc + x, c);
 80017ca:	68fb      	ldr	r3, [r7, #12]
 80017cc:	b29a      	uxth	r2, r3
 80017ce:	683b      	ldr	r3, [r7, #0]
 80017d0:	b29b      	uxth	r3, r3
 80017d2:	4413      	add	r3, r2
 80017d4:	b298      	uxth	r0, r3
 80017d6:	68bb      	ldr	r3, [r7, #8]
 80017d8:	b29a      	uxth	r2, r3
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	b29b      	uxth	r3, r3
 80017de:	4413      	add	r3, r2
 80017e0:	b29b      	uxth	r3, r3
 80017e2:	8b3a      	ldrh	r2, [r7, #24]
 80017e4:	4619      	mov	r1, r3
 80017e6:	f7ff fc83 	bl	80010f0 <lcd_draw_point>

	lcd_draw_point(xc - y, yc + x, c);
 80017ea:	68fb      	ldr	r3, [r7, #12]
 80017ec:	b29a      	uxth	r2, r3
 80017ee:	683b      	ldr	r3, [r7, #0]
 80017f0:	b29b      	uxth	r3, r3
 80017f2:	1ad3      	subs	r3, r2, r3
 80017f4:	b298      	uxth	r0, r3
 80017f6:	68bb      	ldr	r3, [r7, #8]
 80017f8:	b29a      	uxth	r2, r3
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	b29b      	uxth	r3, r3
 80017fe:	4413      	add	r3, r2
 8001800:	b29b      	uxth	r3, r3
 8001802:	8b3a      	ldrh	r2, [r7, #24]
 8001804:	4619      	mov	r1, r3
 8001806:	f7ff fc73 	bl	80010f0 <lcd_draw_point>

	lcd_draw_point(xc + y, yc - x, c);
 800180a:	68fb      	ldr	r3, [r7, #12]
 800180c:	b29a      	uxth	r2, r3
 800180e:	683b      	ldr	r3, [r7, #0]
 8001810:	b29b      	uxth	r3, r3
 8001812:	4413      	add	r3, r2
 8001814:	b298      	uxth	r0, r3
 8001816:	68bb      	ldr	r3, [r7, #8]
 8001818:	b29a      	uxth	r2, r3
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	b29b      	uxth	r3, r3
 800181e:	1ad3      	subs	r3, r2, r3
 8001820:	b29b      	uxth	r3, r3
 8001822:	8b3a      	ldrh	r2, [r7, #24]
 8001824:	4619      	mov	r1, r3
 8001826:	f7ff fc63 	bl	80010f0 <lcd_draw_point>

	lcd_draw_point(xc - y, yc - x, c);
 800182a:	68fb      	ldr	r3, [r7, #12]
 800182c:	b29a      	uxth	r2, r3
 800182e:	683b      	ldr	r3, [r7, #0]
 8001830:	b29b      	uxth	r3, r3
 8001832:	1ad3      	subs	r3, r2, r3
 8001834:	b298      	uxth	r0, r3
 8001836:	68bb      	ldr	r3, [r7, #8]
 8001838:	b29a      	uxth	r2, r3
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	b29b      	uxth	r3, r3
 800183e:	1ad3      	subs	r3, r2, r3
 8001840:	b29b      	uxth	r3, r3
 8001842:	8b3a      	ldrh	r2, [r7, #24]
 8001844:	4619      	mov	r1, r3
 8001846:	f7ff fc53 	bl	80010f0 <lcd_draw_point>
}
 800184a:	bf00      	nop
 800184c:	3710      	adds	r7, #16
 800184e:	46bd      	mov	sp, r7
 8001850:	bd80      	pop	{r7, pc}

08001852 <lcd_draw_circle>:

void lcd_draw_circle(int xc, int yc, uint16_t c, int r, int fill)
{
 8001852:	b580      	push	{r7, lr}
 8001854:	b08a      	sub	sp, #40	; 0x28
 8001856:	af02      	add	r7, sp, #8
 8001858:	60f8      	str	r0, [r7, #12]
 800185a:	60b9      	str	r1, [r7, #8]
 800185c:	603b      	str	r3, [r7, #0]
 800185e:	4613      	mov	r3, r2
 8001860:	80fb      	strh	r3, [r7, #6]
	int x = 0, y = r, yi, d;
 8001862:	2300      	movs	r3, #0
 8001864:	61fb      	str	r3, [r7, #28]
 8001866:	683b      	ldr	r3, [r7, #0]
 8001868:	61bb      	str	r3, [r7, #24]

	d = 3 - 2 * r;
 800186a:	683b      	ldr	r3, [r7, #0]
 800186c:	005b      	lsls	r3, r3, #1
 800186e:	f1c3 0303 	rsb	r3, r3, #3
 8001872:	613b      	str	r3, [r7, #16]

	if (fill) {
 8001874:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001876:	2b00      	cmp	r3, #0
 8001878:	d04f      	beq.n	800191a <lcd_draw_circle+0xc8>
		while (x <= y) {
 800187a:	e029      	b.n	80018d0 <lcd_draw_circle+0x7e>
			for (yi = x; yi <= y; yi++)
 800187c:	69fb      	ldr	r3, [r7, #28]
 800187e:	617b      	str	r3, [r7, #20]
 8001880:	e00a      	b.n	8001898 <lcd_draw_circle+0x46>
				_draw_circle_8(xc, yc, x, yi, c);
 8001882:	88fb      	ldrh	r3, [r7, #6]
 8001884:	9300      	str	r3, [sp, #0]
 8001886:	697b      	ldr	r3, [r7, #20]
 8001888:	69fa      	ldr	r2, [r7, #28]
 800188a:	68b9      	ldr	r1, [r7, #8]
 800188c:	68f8      	ldr	r0, [r7, #12]
 800188e:	f7ff ff55 	bl	800173c <_draw_circle_8>
			for (yi = x; yi <= y; yi++)
 8001892:	697b      	ldr	r3, [r7, #20]
 8001894:	3301      	adds	r3, #1
 8001896:	617b      	str	r3, [r7, #20]
 8001898:	697a      	ldr	r2, [r7, #20]
 800189a:	69bb      	ldr	r3, [r7, #24]
 800189c:	429a      	cmp	r2, r3
 800189e:	ddf0      	ble.n	8001882 <lcd_draw_circle+0x30>

			if (d < 0) {
 80018a0:	693b      	ldr	r3, [r7, #16]
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	da06      	bge.n	80018b4 <lcd_draw_circle+0x62>
				d = d + 4 * x + 6;
 80018a6:	69fb      	ldr	r3, [r7, #28]
 80018a8:	009a      	lsls	r2, r3, #2
 80018aa:	693b      	ldr	r3, [r7, #16]
 80018ac:	4413      	add	r3, r2
 80018ae:	3306      	adds	r3, #6
 80018b0:	613b      	str	r3, [r7, #16]
 80018b2:	e00a      	b.n	80018ca <lcd_draw_circle+0x78>
			} else {
				d = d + 4 * (x - y) + 10;
 80018b4:	69fa      	ldr	r2, [r7, #28]
 80018b6:	69bb      	ldr	r3, [r7, #24]
 80018b8:	1ad3      	subs	r3, r2, r3
 80018ba:	009a      	lsls	r2, r3, #2
 80018bc:	693b      	ldr	r3, [r7, #16]
 80018be:	4413      	add	r3, r2
 80018c0:	330a      	adds	r3, #10
 80018c2:	613b      	str	r3, [r7, #16]
				y--;
 80018c4:	69bb      	ldr	r3, [r7, #24]
 80018c6:	3b01      	subs	r3, #1
 80018c8:	61bb      	str	r3, [r7, #24]
			}
			x++;
 80018ca:	69fb      	ldr	r3, [r7, #28]
 80018cc:	3301      	adds	r3, #1
 80018ce:	61fb      	str	r3, [r7, #28]
		while (x <= y) {
 80018d0:	69fa      	ldr	r2, [r7, #28]
 80018d2:	69bb      	ldr	r3, [r7, #24]
 80018d4:	429a      	cmp	r2, r3
 80018d6:	ddd1      	ble.n	800187c <lcd_draw_circle+0x2a>
				y--;
			}
			x++;
		}
	}
}
 80018d8:	e023      	b.n	8001922 <lcd_draw_circle+0xd0>
			_draw_circle_8(xc, yc, x, y, c);
 80018da:	88fb      	ldrh	r3, [r7, #6]
 80018dc:	9300      	str	r3, [sp, #0]
 80018de:	69bb      	ldr	r3, [r7, #24]
 80018e0:	69fa      	ldr	r2, [r7, #28]
 80018e2:	68b9      	ldr	r1, [r7, #8]
 80018e4:	68f8      	ldr	r0, [r7, #12]
 80018e6:	f7ff ff29 	bl	800173c <_draw_circle_8>
			if (d < 0) {
 80018ea:	693b      	ldr	r3, [r7, #16]
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	da06      	bge.n	80018fe <lcd_draw_circle+0xac>
				d = d + 4 * x + 6;
 80018f0:	69fb      	ldr	r3, [r7, #28]
 80018f2:	009a      	lsls	r2, r3, #2
 80018f4:	693b      	ldr	r3, [r7, #16]
 80018f6:	4413      	add	r3, r2
 80018f8:	3306      	adds	r3, #6
 80018fa:	613b      	str	r3, [r7, #16]
 80018fc:	e00a      	b.n	8001914 <lcd_draw_circle+0xc2>
				d = d + 4 * (x - y) + 10;
 80018fe:	69fa      	ldr	r2, [r7, #28]
 8001900:	69bb      	ldr	r3, [r7, #24]
 8001902:	1ad3      	subs	r3, r2, r3
 8001904:	009a      	lsls	r2, r3, #2
 8001906:	693b      	ldr	r3, [r7, #16]
 8001908:	4413      	add	r3, r2
 800190a:	330a      	adds	r3, #10
 800190c:	613b      	str	r3, [r7, #16]
				y--;
 800190e:	69bb      	ldr	r3, [r7, #24]
 8001910:	3b01      	subs	r3, #1
 8001912:	61bb      	str	r3, [r7, #24]
			x++;
 8001914:	69fb      	ldr	r3, [r7, #28]
 8001916:	3301      	adds	r3, #1
 8001918:	61fb      	str	r3, [r7, #28]
		while (x <= y) {
 800191a:	69fa      	ldr	r2, [r7, #28]
 800191c:	69bb      	ldr	r3, [r7, #24]
 800191e:	429a      	cmp	r2, r3
 8001920:	dddb      	ble.n	80018da <lcd_draw_circle+0x88>
}
 8001922:	bf00      	nop
 8001924:	3720      	adds	r7, #32
 8001926:	46bd      	mov	sp, r7
 8001928:	bd80      	pop	{r7, pc}
	...

0800192c <lcd_show_string>:

void lcd_show_string(uint16_t x, uint16_t y, char *str, uint16_t fc, uint16_t bc,
		uint8_t sizey, uint8_t mode) {
 800192c:	b590      	push	{r4, r7, lr}
 800192e:	b08b      	sub	sp, #44	; 0x2c
 8001930:	af04      	add	r7, sp, #16
 8001932:	60ba      	str	r2, [r7, #8]
 8001934:	461a      	mov	r2, r3
 8001936:	4603      	mov	r3, r0
 8001938:	81fb      	strh	r3, [r7, #14]
 800193a:	460b      	mov	r3, r1
 800193c:	81bb      	strh	r3, [r7, #12]
 800193e:	4613      	mov	r3, r2
 8001940:	80fb      	strh	r3, [r7, #6]
	uint16_t x0 = x;
 8001942:	89fb      	ldrh	r3, [r7, #14]
 8001944:	82bb      	strh	r3, [r7, #20]
	uint8_t bHz = 0;
 8001946:	2300      	movs	r3, #0
 8001948:	75fb      	strb	r3, [r7, #23]
	while (*str != 0) {
 800194a:	e048      	b.n	80019de <lcd_show_string+0xb2>
		if (!bHz) {
 800194c:	7dfb      	ldrb	r3, [r7, #23]
 800194e:	2b00      	cmp	r3, #0
 8001950:	d145      	bne.n	80019de <lcd_show_string+0xb2>
			if (x > (lcddev.width - sizey / 2) || y > (lcddev.height - sizey))
 8001952:	89fa      	ldrh	r2, [r7, #14]
 8001954:	4b26      	ldr	r3, [pc, #152]	; (80019f0 <lcd_show_string+0xc4>)
 8001956:	881b      	ldrh	r3, [r3, #0]
 8001958:	4619      	mov	r1, r3
 800195a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800195e:	085b      	lsrs	r3, r3, #1
 8001960:	b2db      	uxtb	r3, r3
 8001962:	1acb      	subs	r3, r1, r3
 8001964:	429a      	cmp	r2, r3
 8001966:	dc3f      	bgt.n	80019e8 <lcd_show_string+0xbc>
 8001968:	89ba      	ldrh	r2, [r7, #12]
 800196a:	4b21      	ldr	r3, [pc, #132]	; (80019f0 <lcd_show_string+0xc4>)
 800196c:	885b      	ldrh	r3, [r3, #2]
 800196e:	4619      	mov	r1, r3
 8001970:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001974:	1acb      	subs	r3, r1, r3
 8001976:	429a      	cmp	r2, r3
 8001978:	dc36      	bgt.n	80019e8 <lcd_show_string+0xbc>
				return;
			if (*str > 0x80)
 800197a:	68bb      	ldr	r3, [r7, #8]
 800197c:	781b      	ldrb	r3, [r3, #0]
 800197e:	2b80      	cmp	r3, #128	; 0x80
 8001980:	d902      	bls.n	8001988 <lcd_show_string+0x5c>
				bHz = 1;
 8001982:	2301      	movs	r3, #1
 8001984:	75fb      	strb	r3, [r7, #23]
 8001986:	e02a      	b.n	80019de <lcd_show_string+0xb2>
			else {
				if (*str == 0x0D) {
 8001988:	68bb      	ldr	r3, [r7, #8]
 800198a:	781b      	ldrb	r3, [r3, #0]
 800198c:	2b0d      	cmp	r3, #13
 800198e:	d10b      	bne.n	80019a8 <lcd_show_string+0x7c>
					y += sizey;
 8001990:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001994:	b29a      	uxth	r2, r3
 8001996:	89bb      	ldrh	r3, [r7, #12]
 8001998:	4413      	add	r3, r2
 800199a:	81bb      	strh	r3, [r7, #12]
					x = x0;
 800199c:	8abb      	ldrh	r3, [r7, #20]
 800199e:	81fb      	strh	r3, [r7, #14]
					str++;
 80019a0:	68bb      	ldr	r3, [r7, #8]
 80019a2:	3301      	adds	r3, #1
 80019a4:	60bb      	str	r3, [r7, #8]
 80019a6:	e017      	b.n	80019d8 <lcd_show_string+0xac>
				} else {
					lcd_show_char(x, y, *str, fc, bc, sizey, mode);
 80019a8:	68bb      	ldr	r3, [r7, #8]
 80019aa:	781a      	ldrb	r2, [r3, #0]
 80019ac:	88fc      	ldrh	r4, [r7, #6]
 80019ae:	89b9      	ldrh	r1, [r7, #12]
 80019b0:	89f8      	ldrh	r0, [r7, #14]
 80019b2:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80019b6:	9302      	str	r3, [sp, #8]
 80019b8:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80019bc:	9301      	str	r3, [sp, #4]
 80019be:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80019c0:	9300      	str	r3, [sp, #0]
 80019c2:	4623      	mov	r3, r4
 80019c4:	f7ff fc66 	bl	8001294 <lcd_show_char>
					x += sizey / 2;
 80019c8:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80019cc:	085b      	lsrs	r3, r3, #1
 80019ce:	b2db      	uxtb	r3, r3
 80019d0:	b29a      	uxth	r2, r3
 80019d2:	89fb      	ldrh	r3, [r7, #14]
 80019d4:	4413      	add	r3, r2
 80019d6:	81fb      	strh	r3, [r7, #14]
				}
				str++;
 80019d8:	68bb      	ldr	r3, [r7, #8]
 80019da:	3301      	adds	r3, #1
 80019dc:	60bb      	str	r3, [r7, #8]
	while (*str != 0) {
 80019de:	68bb      	ldr	r3, [r7, #8]
 80019e0:	781b      	ldrb	r3, [r3, #0]
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d1b2      	bne.n	800194c <lcd_show_string+0x20>
 80019e6:	e000      	b.n	80019ea <lcd_show_string+0xbe>
				return;
 80019e8:	bf00      	nop
			}
		}
	}
}
 80019ea:	371c      	adds	r7, #28
 80019ec:	46bd      	mov	sp, r7
 80019ee:	bd90      	pop	{r4, r7, pc}
 80019f0:	20000158 	.word	0x20000158

080019f4 <lcd_show_string_center>:

void lcd_show_string_center(uint16_t x, uint16_t y, char *str, uint16_t fc, uint16_t bc,
		uint8_t sizey, uint8_t mode) {
 80019f4:	b580      	push	{r7, lr}
 80019f6:	b08a      	sub	sp, #40	; 0x28
 80019f8:	af04      	add	r7, sp, #16
 80019fa:	60ba      	str	r2, [r7, #8]
 80019fc:	461a      	mov	r2, r3
 80019fe:	4603      	mov	r3, r0
 8001a00:	81fb      	strh	r3, [r7, #14]
 8001a02:	460b      	mov	r3, r1
 8001a04:	81bb      	strh	r3, [r7, #12]
 8001a06:	4613      	mov	r3, r2
 8001a08:	80fb      	strh	r3, [r7, #6]
	uint16_t len = strlen((const char*) str);
 8001a0a:	68b8      	ldr	r0, [r7, #8]
 8001a0c:	f7fe fbe0 	bl	80001d0 <strlen>
 8001a10:	4603      	mov	r3, r0
 8001a12:	82fb      	strh	r3, [r7, #22]
	uint16_t x1 = (lcddev.width - len * 8) / 2;
 8001a14:	4b0f      	ldr	r3, [pc, #60]	; (8001a54 <lcd_show_string_center+0x60>)
 8001a16:	881b      	ldrh	r3, [r3, #0]
 8001a18:	461a      	mov	r2, r3
 8001a1a:	8afb      	ldrh	r3, [r7, #22]
 8001a1c:	00db      	lsls	r3, r3, #3
 8001a1e:	1ad3      	subs	r3, r2, r3
 8001a20:	0fda      	lsrs	r2, r3, #31
 8001a22:	4413      	add	r3, r2
 8001a24:	105b      	asrs	r3, r3, #1
 8001a26:	82bb      	strh	r3, [r7, #20]
	lcd_show_string(x + x1, y, str, fc, bc, sizey, mode);
 8001a28:	89fa      	ldrh	r2, [r7, #14]
 8001a2a:	8abb      	ldrh	r3, [r7, #20]
 8001a2c:	4413      	add	r3, r2
 8001a2e:	b298      	uxth	r0, r3
 8001a30:	88fa      	ldrh	r2, [r7, #6]
 8001a32:	89b9      	ldrh	r1, [r7, #12]
 8001a34:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001a38:	9302      	str	r3, [sp, #8]
 8001a3a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001a3e:	9301      	str	r3, [sp, #4]
 8001a40:	8c3b      	ldrh	r3, [r7, #32]
 8001a42:	9300      	str	r3, [sp, #0]
 8001a44:	4613      	mov	r3, r2
 8001a46:	68ba      	ldr	r2, [r7, #8]
 8001a48:	f7ff ff70 	bl	800192c <lcd_show_string>
}
 8001a4c:	bf00      	nop
 8001a4e:	3718      	adds	r7, #24
 8001a50:	46bd      	mov	sp, r7
 8001a52:	bd80      	pop	{r7, pc}
 8001a54:	20000158 	.word	0x20000158

08001a58 <led_7seg_init>:
/**
 * @brief  	Init led 7 segment
 * @param  	None
 * @retval 	None
 */
void led_7seg_init() {
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 1);
 8001a5c:	2201      	movs	r2, #1
 8001a5e:	2140      	movs	r1, #64	; 0x40
 8001a60:	4802      	ldr	r0, [pc, #8]	; (8001a6c <led_7seg_init+0x14>)
 8001a62:	f000 ffd7 	bl	8002a14 <HAL_GPIO_WritePin>
}
 8001a66:	bf00      	nop
 8001a68:	bd80      	pop	{r7, pc}
 8001a6a:	bf00      	nop
 8001a6c:	40021800 	.word	0x40021800

08001a70 <led_7seg_display>:
 * @brief	Scan led 7 segment
 * @param	None
 * @note	Call in 1ms interrupt (Be called in default in Timer 4 callback function)
 * @retval 	None
 */
void led_7seg_display() {
 8001a70:	b580      	push	{r7, lr}
 8001a72:	af00      	add	r7, sp, #0
	spi_buffer &= 0x00ff;
 8001a74:	4b3f      	ldr	r3, [pc, #252]	; (8001b74 <led_7seg_display+0x104>)
 8001a76:	881b      	ldrh	r3, [r3, #0]
 8001a78:	b2db      	uxtb	r3, r3
 8001a7a:	b29a      	uxth	r2, r3
 8001a7c:	4b3d      	ldr	r3, [pc, #244]	; (8001b74 <led_7seg_display+0x104>)
 8001a7e:	801a      	strh	r2, [r3, #0]
	spi_buffer |= led_7seg[led_7seg_index] << 8;
 8001a80:	4b3d      	ldr	r3, [pc, #244]	; (8001b78 <led_7seg_display+0x108>)
 8001a82:	881b      	ldrh	r3, [r3, #0]
 8001a84:	461a      	mov	r2, r3
 8001a86:	4b3d      	ldr	r3, [pc, #244]	; (8001b7c <led_7seg_display+0x10c>)
 8001a88:	5c9b      	ldrb	r3, [r3, r2]
 8001a8a:	021b      	lsls	r3, r3, #8
 8001a8c:	b21a      	sxth	r2, r3
 8001a8e:	4b39      	ldr	r3, [pc, #228]	; (8001b74 <led_7seg_display+0x104>)
 8001a90:	881b      	ldrh	r3, [r3, #0]
 8001a92:	b21b      	sxth	r3, r3
 8001a94:	4313      	orrs	r3, r2
 8001a96:	b21b      	sxth	r3, r3
 8001a98:	b29a      	uxth	r2, r3
 8001a9a:	4b36      	ldr	r3, [pc, #216]	; (8001b74 <led_7seg_display+0x104>)
 8001a9c:	801a      	strh	r2, [r3, #0]

	switch (led_7seg_index) {
 8001a9e:	4b36      	ldr	r3, [pc, #216]	; (8001b78 <led_7seg_display+0x108>)
 8001aa0:	881b      	ldrh	r3, [r3, #0]
 8001aa2:	2b03      	cmp	r3, #3
 8001aa4:	d846      	bhi.n	8001b34 <led_7seg_display+0xc4>
 8001aa6:	a201      	add	r2, pc, #4	; (adr r2, 8001aac <led_7seg_display+0x3c>)
 8001aa8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001aac:	08001abd 	.word	0x08001abd
 8001ab0:	08001adb 	.word	0x08001adb
 8001ab4:	08001af9 	.word	0x08001af9
 8001ab8:	08001b17 	.word	0x08001b17
	case 0:
		spi_buffer |= 0x00b0;
 8001abc:	4b2d      	ldr	r3, [pc, #180]	; (8001b74 <led_7seg_display+0x104>)
 8001abe:	881b      	ldrh	r3, [r3, #0]
 8001ac0:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8001ac4:	b29a      	uxth	r2, r3
 8001ac6:	4b2b      	ldr	r3, [pc, #172]	; (8001b74 <led_7seg_display+0x104>)
 8001ac8:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffbf;
 8001aca:	4b2a      	ldr	r3, [pc, #168]	; (8001b74 <led_7seg_display+0x104>)
 8001acc:	881b      	ldrh	r3, [r3, #0]
 8001ace:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001ad2:	b29a      	uxth	r2, r3
 8001ad4:	4b27      	ldr	r3, [pc, #156]	; (8001b74 <led_7seg_display+0x104>)
 8001ad6:	801a      	strh	r2, [r3, #0]
		break;
 8001ad8:	e02d      	b.n	8001b36 <led_7seg_display+0xc6>
	case 1:
		spi_buffer |= 0x00d0;
 8001ada:	4b26      	ldr	r3, [pc, #152]	; (8001b74 <led_7seg_display+0x104>)
 8001adc:	881b      	ldrh	r3, [r3, #0]
 8001ade:	f043 03d0 	orr.w	r3, r3, #208	; 0xd0
 8001ae2:	b29a      	uxth	r2, r3
 8001ae4:	4b23      	ldr	r3, [pc, #140]	; (8001b74 <led_7seg_display+0x104>)
 8001ae6:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffdf;
 8001ae8:	4b22      	ldr	r3, [pc, #136]	; (8001b74 <led_7seg_display+0x104>)
 8001aea:	881b      	ldrh	r3, [r3, #0]
 8001aec:	f023 0320 	bic.w	r3, r3, #32
 8001af0:	b29a      	uxth	r2, r3
 8001af2:	4b20      	ldr	r3, [pc, #128]	; (8001b74 <led_7seg_display+0x104>)
 8001af4:	801a      	strh	r2, [r3, #0]
		break;
 8001af6:	e01e      	b.n	8001b36 <led_7seg_display+0xc6>
	case 2:
		spi_buffer |= 0x00e0;
 8001af8:	4b1e      	ldr	r3, [pc, #120]	; (8001b74 <led_7seg_display+0x104>)
 8001afa:	881b      	ldrh	r3, [r3, #0]
 8001afc:	f043 03e0 	orr.w	r3, r3, #224	; 0xe0
 8001b00:	b29a      	uxth	r2, r3
 8001b02:	4b1c      	ldr	r3, [pc, #112]	; (8001b74 <led_7seg_display+0x104>)
 8001b04:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffef;
 8001b06:	4b1b      	ldr	r3, [pc, #108]	; (8001b74 <led_7seg_display+0x104>)
 8001b08:	881b      	ldrh	r3, [r3, #0]
 8001b0a:	f023 0310 	bic.w	r3, r3, #16
 8001b0e:	b29a      	uxth	r2, r3
 8001b10:	4b18      	ldr	r3, [pc, #96]	; (8001b74 <led_7seg_display+0x104>)
 8001b12:	801a      	strh	r2, [r3, #0]
		break;
 8001b14:	e00f      	b.n	8001b36 <led_7seg_display+0xc6>
	case 3:
		spi_buffer |= 0x0070;
 8001b16:	4b17      	ldr	r3, [pc, #92]	; (8001b74 <led_7seg_display+0x104>)
 8001b18:	881b      	ldrh	r3, [r3, #0]
 8001b1a:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 8001b1e:	b29a      	uxth	r2, r3
 8001b20:	4b14      	ldr	r3, [pc, #80]	; (8001b74 <led_7seg_display+0x104>)
 8001b22:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xff7f;
 8001b24:	4b13      	ldr	r3, [pc, #76]	; (8001b74 <led_7seg_display+0x104>)
 8001b26:	881b      	ldrh	r3, [r3, #0]
 8001b28:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001b2c:	b29a      	uxth	r2, r3
 8001b2e:	4b11      	ldr	r3, [pc, #68]	; (8001b74 <led_7seg_display+0x104>)
 8001b30:	801a      	strh	r2, [r3, #0]
		break;
 8001b32:	e000      	b.n	8001b36 <led_7seg_display+0xc6>
	default:
		break;
 8001b34:	bf00      	nop
	}

	led_7seg_index = (led_7seg_index + 1) % 4;
 8001b36:	4b10      	ldr	r3, [pc, #64]	; (8001b78 <led_7seg_display+0x108>)
 8001b38:	881b      	ldrh	r3, [r3, #0]
 8001b3a:	3301      	adds	r3, #1
 8001b3c:	425a      	negs	r2, r3
 8001b3e:	f003 0303 	and.w	r3, r3, #3
 8001b42:	f002 0203 	and.w	r2, r2, #3
 8001b46:	bf58      	it	pl
 8001b48:	4253      	negpl	r3, r2
 8001b4a:	b29a      	uxth	r2, r3
 8001b4c:	4b0a      	ldr	r3, [pc, #40]	; (8001b78 <led_7seg_display+0x108>)
 8001b4e:	801a      	strh	r2, [r3, #0]

	HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 0);
 8001b50:	2200      	movs	r2, #0
 8001b52:	2140      	movs	r1, #64	; 0x40
 8001b54:	480a      	ldr	r0, [pc, #40]	; (8001b80 <led_7seg_display+0x110>)
 8001b56:	f000 ff5d 	bl	8002a14 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (void*) &spi_buffer, 2, 1);
 8001b5a:	2301      	movs	r3, #1
 8001b5c:	2202      	movs	r2, #2
 8001b5e:	4905      	ldr	r1, [pc, #20]	; (8001b74 <led_7seg_display+0x104>)
 8001b60:	4808      	ldr	r0, [pc, #32]	; (8001b84 <led_7seg_display+0x114>)
 8001b62:	f001 fc3a 	bl	80033da <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 1);
 8001b66:	2201      	movs	r2, #1
 8001b68:	2140      	movs	r1, #64	; 0x40
 8001b6a:	4805      	ldr	r0, [pc, #20]	; (8001b80 <led_7seg_display+0x110>)
 8001b6c:	f000 ff52 	bl	8002a14 <HAL_GPIO_WritePin>
}
 8001b70:	bf00      	nop
 8001b72:	bd80      	pop	{r7, pc}
 8001b74:	20000004 	.word	0x20000004
 8001b78:	200000c8 	.word	0x200000c8
 8001b7c:	20000000 	.word	0x20000000
 8001b80:	40021800 	.word	0x40021800
 8001b84:	200001dc 	.word	0x200001dc

08001b88 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001b8c:	f000 fbfe 	bl	800238c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001b90:	f000 f81a 	bl	8001bc8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001b94:	f7ff f8ce 	bl	8000d34 <MX_GPIO_Init>
  MX_FSMC_Init();
 8001b98:	f7fe fffc 	bl	8000b94 <MX_FSMC_Init>
  MX_SPI1_Init();
 8001b9c:	f000 f932 	bl	8001e04 <MX_SPI1_Init>
  MX_TIM2_Init();
 8001ba0:	f000 faec 	bl	800217c <MX_TIM2_Init>
  MX_TIM4_Init();
 8001ba4:	f000 fb36 	bl	8002214 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  init_system();
 8001ba8:	f000 f878 	bl	8001c9c <init_system>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  if (timer2_flag) {
 8001bac:	4b05      	ldr	r3, [pc, #20]	; (8001bc4 <main+0x3c>)
 8001bae:	781b      	ldrb	r3, [r3, #0]
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d0fb      	beq.n	8001bac <main+0x24>
		  timer2_flag = 0;
 8001bb4:	4b03      	ldr	r3, [pc, #12]	; (8001bc4 <main+0x3c>)
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	701a      	strb	r2, [r3, #0]
		  button_scan();
 8001bba:	f7fe ff7f 	bl	8000abc <button_scan>

		  game_process();
 8001bbe:	f7fe fd6b 	bl	8000698 <game_process>
	  if (timer2_flag) {
 8001bc2:	e7f3      	b.n	8001bac <main+0x24>
 8001bc4:	200000ca 	.word	0x200000ca

08001bc8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b094      	sub	sp, #80	; 0x50
 8001bcc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001bce:	f107 0320 	add.w	r3, r7, #32
 8001bd2:	2230      	movs	r2, #48	; 0x30
 8001bd4:	2100      	movs	r1, #0
 8001bd6:	4618      	mov	r0, r3
 8001bd8:	f002 fede 	bl	8004998 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001bdc:	f107 030c 	add.w	r3, r7, #12
 8001be0:	2200      	movs	r2, #0
 8001be2:	601a      	str	r2, [r3, #0]
 8001be4:	605a      	str	r2, [r3, #4]
 8001be6:	609a      	str	r2, [r3, #8]
 8001be8:	60da      	str	r2, [r3, #12]
 8001bea:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001bec:	2300      	movs	r3, #0
 8001bee:	60bb      	str	r3, [r7, #8]
 8001bf0:	4b28      	ldr	r3, [pc, #160]	; (8001c94 <SystemClock_Config+0xcc>)
 8001bf2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bf4:	4a27      	ldr	r2, [pc, #156]	; (8001c94 <SystemClock_Config+0xcc>)
 8001bf6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001bfa:	6413      	str	r3, [r2, #64]	; 0x40
 8001bfc:	4b25      	ldr	r3, [pc, #148]	; (8001c94 <SystemClock_Config+0xcc>)
 8001bfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c00:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c04:	60bb      	str	r3, [r7, #8]
 8001c06:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001c08:	2300      	movs	r3, #0
 8001c0a:	607b      	str	r3, [r7, #4]
 8001c0c:	4b22      	ldr	r3, [pc, #136]	; (8001c98 <SystemClock_Config+0xd0>)
 8001c0e:	681b      	ldr	r3, [r3, #0]
 8001c10:	4a21      	ldr	r2, [pc, #132]	; (8001c98 <SystemClock_Config+0xd0>)
 8001c12:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001c16:	6013      	str	r3, [r2, #0]
 8001c18:	4b1f      	ldr	r3, [pc, #124]	; (8001c98 <SystemClock_Config+0xd0>)
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001c20:	607b      	str	r3, [r7, #4]
 8001c22:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001c24:	2302      	movs	r3, #2
 8001c26:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001c28:	2301      	movs	r3, #1
 8001c2a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001c2c:	2310      	movs	r3, #16
 8001c2e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001c30:	2302      	movs	r3, #2
 8001c32:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001c34:	2300      	movs	r3, #0
 8001c36:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001c38:	2308      	movs	r3, #8
 8001c3a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001c3c:	23a8      	movs	r3, #168	; 0xa8
 8001c3e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001c40:	2302      	movs	r3, #2
 8001c42:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001c44:	2304      	movs	r3, #4
 8001c46:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001c48:	f107 0320 	add.w	r3, r7, #32
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	f000 fefb 	bl	8002a48 <HAL_RCC_OscConfig>
 8001c52:	4603      	mov	r3, r0
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d001      	beq.n	8001c5c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001c58:	f000 f836 	bl	8001cc8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001c5c:	230f      	movs	r3, #15
 8001c5e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001c60:	2302      	movs	r3, #2
 8001c62:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001c64:	2300      	movs	r3, #0
 8001c66:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001c68:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001c6c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8001c6e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001c72:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001c74:	f107 030c 	add.w	r3, r7, #12
 8001c78:	2105      	movs	r1, #5
 8001c7a:	4618      	mov	r0, r3
 8001c7c:	f001 f95c 	bl	8002f38 <HAL_RCC_ClockConfig>
 8001c80:	4603      	mov	r3, r0
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d001      	beq.n	8001c8a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001c86:	f000 f81f 	bl	8001cc8 <Error_Handler>
  }
}
 8001c8a:	bf00      	nop
 8001c8c:	3750      	adds	r7, #80	; 0x50
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	bd80      	pop	{r7, pc}
 8001c92:	bf00      	nop
 8001c94:	40023800 	.word	0x40023800
 8001c98:	40007000 	.word	0x40007000

08001c9c <init_system>:
////
//  /* USER CODE END FSMC_Init 2 */
//}

/* USER CODE BEGIN 4 */
void init_system() {
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	af00      	add	r7, sp, #0
	button_init();
 8001ca0:	f7fe ff00 	bl	8000aa4 <button_init>
	led_7seg_init();
 8001ca4:	f7ff fed8 	bl	8001a58 <led_7seg_init>
	lcd_init();
 8001ca8:	f7ff fbe8 	bl	800147c <lcd_init>

	timer2_init();
 8001cac:	f000 f812 	bl	8001cd4 <timer2_init>
	timer2_set(50);
 8001cb0:	2032      	movs	r0, #50	; 0x32
 8001cb2:	f000 f823 	bl	8001cfc <timer2_set>

	timer4_init();
 8001cb6:	f000 f817 	bl	8001ce8 <timer4_init>
	timer4_set(1);
 8001cba:	2001      	movs	r0, #1
 8001cbc:	f000 f83a 	bl	8001d34 <timer4_set>

	game_init();
 8001cc0:	f7fe fc5a 	bl	8000578 <game_init>
}
 8001cc4:	bf00      	nop
 8001cc6:	bd80      	pop	{r7, pc}

08001cc8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001cc8:	b480      	push	{r7}
 8001cca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ccc:	b672      	cpsid	i
}
 8001cce:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001cd0:	e7fe      	b.n	8001cd0 <Error_Handler+0x8>
	...

08001cd4 <timer2_init>:
/**
 * @brief  	Init timer interrupt
 * @param  	None
 * @retval 	None
 */
void timer2_init(void) {
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim2);
 8001cd8:	4802      	ldr	r0, [pc, #8]	; (8001ce4 <timer2_init+0x10>)
 8001cda:	f002 f931 	bl	8003f40 <HAL_TIM_Base_Start_IT>
}
 8001cde:	bf00      	nop
 8001ce0:	bd80      	pop	{r7, pc}
 8001ce2:	bf00      	nop
 8001ce4:	20000234 	.word	0x20000234

08001ce8 <timer4_init>:

void timer4_init(void) {
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim4);
 8001cec:	4802      	ldr	r0, [pc, #8]	; (8001cf8 <timer4_init+0x10>)
 8001cee:	f002 f927 	bl	8003f40 <HAL_TIM_Base_Start_IT>
}
 8001cf2:	bf00      	nop
 8001cf4:	bd80      	pop	{r7, pc}
 8001cf6:	bf00      	nop
 8001cf8:	20000194 	.word	0x20000194

08001cfc <timer2_set>:
/**
 * @brief	Set duration of software timer interrupt
 * @param	duration Duration of software timer interrupt
 * @retval 	None
 */
void timer2_set(int ms) {
 8001cfc:	b480      	push	{r7}
 8001cfe:	b083      	sub	sp, #12
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]
	timer2_mul = ms / TIMER_CYCLE_2;
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	b29a      	uxth	r2, r3
 8001d08:	4b07      	ldr	r3, [pc, #28]	; (8001d28 <timer2_set+0x2c>)
 8001d0a:	801a      	strh	r2, [r3, #0]
	timer2_counter = timer2_mul;
 8001d0c:	4b06      	ldr	r3, [pc, #24]	; (8001d28 <timer2_set+0x2c>)
 8001d0e:	881a      	ldrh	r2, [r3, #0]
 8001d10:	4b06      	ldr	r3, [pc, #24]	; (8001d2c <timer2_set+0x30>)
 8001d12:	801a      	strh	r2, [r3, #0]
	timer2_flag = 0;
 8001d14:	4b06      	ldr	r3, [pc, #24]	; (8001d30 <timer2_set+0x34>)
 8001d16:	2200      	movs	r2, #0
 8001d18:	701a      	strb	r2, [r3, #0]
}
 8001d1a:	bf00      	nop
 8001d1c:	370c      	adds	r7, #12
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d24:	4770      	bx	lr
 8001d26:	bf00      	nop
 8001d28:	200000ce 	.word	0x200000ce
 8001d2c:	200000cc 	.word	0x200000cc
 8001d30:	200000ca 	.word	0x200000ca

08001d34 <timer4_set>:

void timer4_set(int ms) {
 8001d34:	b480      	push	{r7}
 8001d36:	b083      	sub	sp, #12
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	6078      	str	r0, [r7, #4]
	timer4_mul = ms / TIMER_CYCLE_4;
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	b29a      	uxth	r2, r3
 8001d40:	4b07      	ldr	r3, [pc, #28]	; (8001d60 <timer4_set+0x2c>)
 8001d42:	801a      	strh	r2, [r3, #0]
	timer4_counter = timer4_mul;
 8001d44:	4b06      	ldr	r3, [pc, #24]	; (8001d60 <timer4_set+0x2c>)
 8001d46:	881a      	ldrh	r2, [r3, #0]
 8001d48:	4b06      	ldr	r3, [pc, #24]	; (8001d64 <timer4_set+0x30>)
 8001d4a:	801a      	strh	r2, [r3, #0]
	timer4_flag = 0;
 8001d4c:	4b06      	ldr	r3, [pc, #24]	; (8001d68 <timer4_set+0x34>)
 8001d4e:	2200      	movs	r2, #0
 8001d50:	701a      	strb	r2, [r3, #0]
}
 8001d52:	bf00      	nop
 8001d54:	370c      	adds	r7, #12
 8001d56:	46bd      	mov	sp, r7
 8001d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5c:	4770      	bx	lr
 8001d5e:	bf00      	nop
 8001d60:	200000d4 	.word	0x200000d4
 8001d64:	200000d2 	.word	0x200000d2
 8001d68:	200000d0 	.word	0x200000d0

08001d6c <HAL_TIM_PeriodElapsedCallback>:
 * @brief  	Timer interrupt routine
 * @param  	htim TIM Base handle
 * @note	This callback function is called by system
 * @retval 	None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b082      	sub	sp, #8
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM2) {
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001d7c:	d114      	bne.n	8001da8 <HAL_TIM_PeriodElapsedCallback+0x3c>
		if (timer2_counter > 0) {
 8001d7e:	4b1a      	ldr	r3, [pc, #104]	; (8001de8 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8001d80:	881b      	ldrh	r3, [r3, #0]
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d010      	beq.n	8001da8 <HAL_TIM_PeriodElapsedCallback+0x3c>
			timer2_counter--;
 8001d86:	4b18      	ldr	r3, [pc, #96]	; (8001de8 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8001d88:	881b      	ldrh	r3, [r3, #0]
 8001d8a:	3b01      	subs	r3, #1
 8001d8c:	b29a      	uxth	r2, r3
 8001d8e:	4b16      	ldr	r3, [pc, #88]	; (8001de8 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8001d90:	801a      	strh	r2, [r3, #0]
			if (timer2_counter == 0) {
 8001d92:	4b15      	ldr	r3, [pc, #84]	; (8001de8 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8001d94:	881b      	ldrh	r3, [r3, #0]
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d106      	bne.n	8001da8 <HAL_TIM_PeriodElapsedCallback+0x3c>
				timer2_flag = 1;
 8001d9a:	4b14      	ldr	r3, [pc, #80]	; (8001dec <HAL_TIM_PeriodElapsedCallback+0x80>)
 8001d9c:	2201      	movs	r2, #1
 8001d9e:	701a      	strb	r2, [r3, #0]
				timer2_counter = timer2_mul;
 8001da0:	4b13      	ldr	r3, [pc, #76]	; (8001df0 <HAL_TIM_PeriodElapsedCallback+0x84>)
 8001da2:	881a      	ldrh	r2, [r3, #0]
 8001da4:	4b10      	ldr	r3, [pc, #64]	; (8001de8 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 8001da6:	801a      	strh	r2, [r3, #0]
			}
		}
	}

	if (htim->Instance == TIM4) {
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	4a11      	ldr	r2, [pc, #68]	; (8001df4 <HAL_TIM_PeriodElapsedCallback+0x88>)
 8001dae:	4293      	cmp	r3, r2
 8001db0:	d116      	bne.n	8001de0 <HAL_TIM_PeriodElapsedCallback+0x74>
		if (timer4_counter > 0) {
 8001db2:	4b11      	ldr	r3, [pc, #68]	; (8001df8 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8001db4:	881b      	ldrh	r3, [r3, #0]
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d010      	beq.n	8001ddc <HAL_TIM_PeriodElapsedCallback+0x70>
			timer4_counter--;
 8001dba:	4b0f      	ldr	r3, [pc, #60]	; (8001df8 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8001dbc:	881b      	ldrh	r3, [r3, #0]
 8001dbe:	3b01      	subs	r3, #1
 8001dc0:	b29a      	uxth	r2, r3
 8001dc2:	4b0d      	ldr	r3, [pc, #52]	; (8001df8 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8001dc4:	801a      	strh	r2, [r3, #0]
			if (timer4_counter == 0) {
 8001dc6:	4b0c      	ldr	r3, [pc, #48]	; (8001df8 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8001dc8:	881b      	ldrh	r3, [r3, #0]
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d106      	bne.n	8001ddc <HAL_TIM_PeriodElapsedCallback+0x70>
				timer4_flag = 1;
 8001dce:	4b0b      	ldr	r3, [pc, #44]	; (8001dfc <HAL_TIM_PeriodElapsedCallback+0x90>)
 8001dd0:	2201      	movs	r2, #1
 8001dd2:	701a      	strb	r2, [r3, #0]
				timer4_counter = timer4_mul;
 8001dd4:	4b0a      	ldr	r3, [pc, #40]	; (8001e00 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8001dd6:	881a      	ldrh	r2, [r3, #0]
 8001dd8:	4b07      	ldr	r3, [pc, #28]	; (8001df8 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8001dda:	801a      	strh	r2, [r3, #0]
			}
		}

		led_7seg_display();
 8001ddc:	f7ff fe48 	bl	8001a70 <led_7seg_display>
	}
}
 8001de0:	bf00      	nop
 8001de2:	3708      	adds	r7, #8
 8001de4:	46bd      	mov	sp, r7
 8001de6:	bd80      	pop	{r7, pc}
 8001de8:	200000cc 	.word	0x200000cc
 8001dec:	200000ca 	.word	0x200000ca
 8001df0:	200000ce 	.word	0x200000ce
 8001df4:	40000800 	.word	0x40000800
 8001df8:	200000d2 	.word	0x200000d2
 8001dfc:	200000d0 	.word	0x200000d0
 8001e00:	200000d4 	.word	0x200000d4

08001e04 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8001e08:	4b17      	ldr	r3, [pc, #92]	; (8001e68 <MX_SPI1_Init+0x64>)
 8001e0a:	4a18      	ldr	r2, [pc, #96]	; (8001e6c <MX_SPI1_Init+0x68>)
 8001e0c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001e0e:	4b16      	ldr	r3, [pc, #88]	; (8001e68 <MX_SPI1_Init+0x64>)
 8001e10:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001e14:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001e16:	4b14      	ldr	r3, [pc, #80]	; (8001e68 <MX_SPI1_Init+0x64>)
 8001e18:	2200      	movs	r2, #0
 8001e1a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001e1c:	4b12      	ldr	r3, [pc, #72]	; (8001e68 <MX_SPI1_Init+0x64>)
 8001e1e:	2200      	movs	r2, #0
 8001e20:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001e22:	4b11      	ldr	r3, [pc, #68]	; (8001e68 <MX_SPI1_Init+0x64>)
 8001e24:	2200      	movs	r2, #0
 8001e26:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001e28:	4b0f      	ldr	r3, [pc, #60]	; (8001e68 <MX_SPI1_Init+0x64>)
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001e2e:	4b0e      	ldr	r3, [pc, #56]	; (8001e68 <MX_SPI1_Init+0x64>)
 8001e30:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001e34:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001e36:	4b0c      	ldr	r3, [pc, #48]	; (8001e68 <MX_SPI1_Init+0x64>)
 8001e38:	2200      	movs	r2, #0
 8001e3a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001e3c:	4b0a      	ldr	r3, [pc, #40]	; (8001e68 <MX_SPI1_Init+0x64>)
 8001e3e:	2200      	movs	r2, #0
 8001e40:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001e42:	4b09      	ldr	r3, [pc, #36]	; (8001e68 <MX_SPI1_Init+0x64>)
 8001e44:	2200      	movs	r2, #0
 8001e46:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001e48:	4b07      	ldr	r3, [pc, #28]	; (8001e68 <MX_SPI1_Init+0x64>)
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001e4e:	4b06      	ldr	r3, [pc, #24]	; (8001e68 <MX_SPI1_Init+0x64>)
 8001e50:	220a      	movs	r2, #10
 8001e52:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001e54:	4804      	ldr	r0, [pc, #16]	; (8001e68 <MX_SPI1_Init+0x64>)
 8001e56:	f001 fa37 	bl	80032c8 <HAL_SPI_Init>
 8001e5a:	4603      	mov	r3, r0
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d001      	beq.n	8001e64 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001e60:	f7ff ff32 	bl	8001cc8 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001e64:	bf00      	nop
 8001e66:	bd80      	pop	{r7, pc}
 8001e68:	200001dc 	.word	0x200001dc
 8001e6c:	40013000 	.word	0x40013000

08001e70 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	b08a      	sub	sp, #40	; 0x28
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e78:	f107 0314 	add.w	r3, r7, #20
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	601a      	str	r2, [r3, #0]
 8001e80:	605a      	str	r2, [r3, #4]
 8001e82:	609a      	str	r2, [r3, #8]
 8001e84:	60da      	str	r2, [r3, #12]
 8001e86:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	4a19      	ldr	r2, [pc, #100]	; (8001ef4 <HAL_SPI_MspInit+0x84>)
 8001e8e:	4293      	cmp	r3, r2
 8001e90:	d12b      	bne.n	8001eea <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001e92:	2300      	movs	r3, #0
 8001e94:	613b      	str	r3, [r7, #16]
 8001e96:	4b18      	ldr	r3, [pc, #96]	; (8001ef8 <HAL_SPI_MspInit+0x88>)
 8001e98:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001e9a:	4a17      	ldr	r2, [pc, #92]	; (8001ef8 <HAL_SPI_MspInit+0x88>)
 8001e9c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001ea0:	6453      	str	r3, [r2, #68]	; 0x44
 8001ea2:	4b15      	ldr	r3, [pc, #84]	; (8001ef8 <HAL_SPI_MspInit+0x88>)
 8001ea4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ea6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001eaa:	613b      	str	r3, [r7, #16]
 8001eac:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001eae:	2300      	movs	r3, #0
 8001eb0:	60fb      	str	r3, [r7, #12]
 8001eb2:	4b11      	ldr	r3, [pc, #68]	; (8001ef8 <HAL_SPI_MspInit+0x88>)
 8001eb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001eb6:	4a10      	ldr	r2, [pc, #64]	; (8001ef8 <HAL_SPI_MspInit+0x88>)
 8001eb8:	f043 0302 	orr.w	r3, r3, #2
 8001ebc:	6313      	str	r3, [r2, #48]	; 0x30
 8001ebe:	4b0e      	ldr	r3, [pc, #56]	; (8001ef8 <HAL_SPI_MspInit+0x88>)
 8001ec0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ec2:	f003 0302 	and.w	r3, r3, #2
 8001ec6:	60fb      	str	r3, [r7, #12]
 8001ec8:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8001eca:	2338      	movs	r3, #56	; 0x38
 8001ecc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ece:	2302      	movs	r3, #2
 8001ed0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ed6:	2303      	movs	r3, #3
 8001ed8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001eda:	2305      	movs	r3, #5
 8001edc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ede:	f107 0314 	add.w	r3, r7, #20
 8001ee2:	4619      	mov	r1, r3
 8001ee4:	4805      	ldr	r0, [pc, #20]	; (8001efc <HAL_SPI_MspInit+0x8c>)
 8001ee6:	f000 fbf9 	bl	80026dc <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8001eea:	bf00      	nop
 8001eec:	3728      	adds	r7, #40	; 0x28
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	bd80      	pop	{r7, pc}
 8001ef2:	bf00      	nop
 8001ef4:	40013000 	.word	0x40013000
 8001ef8:	40023800 	.word	0x40023800
 8001efc:	40020400 	.word	0x40020400

08001f00 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f00:	b480      	push	{r7}
 8001f02:	b083      	sub	sp, #12
 8001f04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f06:	2300      	movs	r3, #0
 8001f08:	607b      	str	r3, [r7, #4]
 8001f0a:	4b10      	ldr	r3, [pc, #64]	; (8001f4c <HAL_MspInit+0x4c>)
 8001f0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f0e:	4a0f      	ldr	r2, [pc, #60]	; (8001f4c <HAL_MspInit+0x4c>)
 8001f10:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001f14:	6453      	str	r3, [r2, #68]	; 0x44
 8001f16:	4b0d      	ldr	r3, [pc, #52]	; (8001f4c <HAL_MspInit+0x4c>)
 8001f18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001f1a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001f1e:	607b      	str	r3, [r7, #4]
 8001f20:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f22:	2300      	movs	r3, #0
 8001f24:	603b      	str	r3, [r7, #0]
 8001f26:	4b09      	ldr	r3, [pc, #36]	; (8001f4c <HAL_MspInit+0x4c>)
 8001f28:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f2a:	4a08      	ldr	r2, [pc, #32]	; (8001f4c <HAL_MspInit+0x4c>)
 8001f2c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f30:	6413      	str	r3, [r2, #64]	; 0x40
 8001f32:	4b06      	ldr	r3, [pc, #24]	; (8001f4c <HAL_MspInit+0x4c>)
 8001f34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f36:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f3a:	603b      	str	r3, [r7, #0]
 8001f3c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f3e:	bf00      	nop
 8001f40:	370c      	adds	r7, #12
 8001f42:	46bd      	mov	sp, r7
 8001f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f48:	4770      	bx	lr
 8001f4a:	bf00      	nop
 8001f4c:	40023800 	.word	0x40023800

08001f50 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f50:	b480      	push	{r7}
 8001f52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001f54:	e7fe      	b.n	8001f54 <NMI_Handler+0x4>

08001f56 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f56:	b480      	push	{r7}
 8001f58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f5a:	e7fe      	b.n	8001f5a <HardFault_Handler+0x4>

08001f5c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f5c:	b480      	push	{r7}
 8001f5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f60:	e7fe      	b.n	8001f60 <MemManage_Handler+0x4>

08001f62 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f62:	b480      	push	{r7}
 8001f64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f66:	e7fe      	b.n	8001f66 <BusFault_Handler+0x4>

08001f68 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f68:	b480      	push	{r7}
 8001f6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f6c:	e7fe      	b.n	8001f6c <UsageFault_Handler+0x4>

08001f6e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001f6e:	b480      	push	{r7}
 8001f70:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001f72:	bf00      	nop
 8001f74:	46bd      	mov	sp, r7
 8001f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f7a:	4770      	bx	lr

08001f7c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f7c:	b480      	push	{r7}
 8001f7e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f80:	bf00      	nop
 8001f82:	46bd      	mov	sp, r7
 8001f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f88:	4770      	bx	lr

08001f8a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001f8a:	b480      	push	{r7}
 8001f8c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001f8e:	bf00      	nop
 8001f90:	46bd      	mov	sp, r7
 8001f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f96:	4770      	bx	lr

08001f98 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001f9c:	f000 fa48 	bl	8002430 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001fa0:	bf00      	nop
 8001fa2:	bd80      	pop	{r7, pc}

08001fa4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001fa8:	4802      	ldr	r0, [pc, #8]	; (8001fb4 <TIM2_IRQHandler+0x10>)
 8001faa:	f002 f839 	bl	8004020 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001fae:	bf00      	nop
 8001fb0:	bd80      	pop	{r7, pc}
 8001fb2:	bf00      	nop
 8001fb4:	20000234 	.word	0x20000234

08001fb8 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8001fbc:	4802      	ldr	r0, [pc, #8]	; (8001fc8 <TIM4_IRQHandler+0x10>)
 8001fbe:	f002 f82f 	bl	8004020 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8001fc2:	bf00      	nop
 8001fc4:	bd80      	pop	{r7, pc}
 8001fc6:	bf00      	nop
 8001fc8:	20000194 	.word	0x20000194

08001fcc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001fcc:	b480      	push	{r7}
 8001fce:	af00      	add	r7, sp, #0
	return 1;
 8001fd0:	2301      	movs	r3, #1
}
 8001fd2:	4618      	mov	r0, r3
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fda:	4770      	bx	lr

08001fdc <_kill>:

int _kill(int pid, int sig)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	b082      	sub	sp, #8
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	6078      	str	r0, [r7, #4]
 8001fe4:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001fe6:	f002 fcad 	bl	8004944 <__errno>
 8001fea:	4603      	mov	r3, r0
 8001fec:	2216      	movs	r2, #22
 8001fee:	601a      	str	r2, [r3, #0]
	return -1;
 8001ff0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	3708      	adds	r7, #8
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	bd80      	pop	{r7, pc}

08001ffc <_exit>:

void _exit (int status)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	b082      	sub	sp, #8
 8002000:	af00      	add	r7, sp, #0
 8002002:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002004:	f04f 31ff 	mov.w	r1, #4294967295
 8002008:	6878      	ldr	r0, [r7, #4]
 800200a:	f7ff ffe7 	bl	8001fdc <_kill>
	while (1) {}		/* Make sure we hang here */
 800200e:	e7fe      	b.n	800200e <_exit+0x12>

08002010 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	b086      	sub	sp, #24
 8002014:	af00      	add	r7, sp, #0
 8002016:	60f8      	str	r0, [r7, #12]
 8002018:	60b9      	str	r1, [r7, #8]
 800201a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800201c:	2300      	movs	r3, #0
 800201e:	617b      	str	r3, [r7, #20]
 8002020:	e00a      	b.n	8002038 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002022:	f3af 8000 	nop.w
 8002026:	4601      	mov	r1, r0
 8002028:	68bb      	ldr	r3, [r7, #8]
 800202a:	1c5a      	adds	r2, r3, #1
 800202c:	60ba      	str	r2, [r7, #8]
 800202e:	b2ca      	uxtb	r2, r1
 8002030:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002032:	697b      	ldr	r3, [r7, #20]
 8002034:	3301      	adds	r3, #1
 8002036:	617b      	str	r3, [r7, #20]
 8002038:	697a      	ldr	r2, [r7, #20]
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	429a      	cmp	r2, r3
 800203e:	dbf0      	blt.n	8002022 <_read+0x12>
	}

return len;
 8002040:	687b      	ldr	r3, [r7, #4]
}
 8002042:	4618      	mov	r0, r3
 8002044:	3718      	adds	r7, #24
 8002046:	46bd      	mov	sp, r7
 8002048:	bd80      	pop	{r7, pc}

0800204a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800204a:	b580      	push	{r7, lr}
 800204c:	b086      	sub	sp, #24
 800204e:	af00      	add	r7, sp, #0
 8002050:	60f8      	str	r0, [r7, #12]
 8002052:	60b9      	str	r1, [r7, #8]
 8002054:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002056:	2300      	movs	r3, #0
 8002058:	617b      	str	r3, [r7, #20]
 800205a:	e009      	b.n	8002070 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800205c:	68bb      	ldr	r3, [r7, #8]
 800205e:	1c5a      	adds	r2, r3, #1
 8002060:	60ba      	str	r2, [r7, #8]
 8002062:	781b      	ldrb	r3, [r3, #0]
 8002064:	4618      	mov	r0, r3
 8002066:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800206a:	697b      	ldr	r3, [r7, #20]
 800206c:	3301      	adds	r3, #1
 800206e:	617b      	str	r3, [r7, #20]
 8002070:	697a      	ldr	r2, [r7, #20]
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	429a      	cmp	r2, r3
 8002076:	dbf1      	blt.n	800205c <_write+0x12>
	}
	return len;
 8002078:	687b      	ldr	r3, [r7, #4]
}
 800207a:	4618      	mov	r0, r3
 800207c:	3718      	adds	r7, #24
 800207e:	46bd      	mov	sp, r7
 8002080:	bd80      	pop	{r7, pc}

08002082 <_close>:

int _close(int file)
{
 8002082:	b480      	push	{r7}
 8002084:	b083      	sub	sp, #12
 8002086:	af00      	add	r7, sp, #0
 8002088:	6078      	str	r0, [r7, #4]
	return -1;
 800208a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800208e:	4618      	mov	r0, r3
 8002090:	370c      	adds	r7, #12
 8002092:	46bd      	mov	sp, r7
 8002094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002098:	4770      	bx	lr

0800209a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800209a:	b480      	push	{r7}
 800209c:	b083      	sub	sp, #12
 800209e:	af00      	add	r7, sp, #0
 80020a0:	6078      	str	r0, [r7, #4]
 80020a2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80020a4:	683b      	ldr	r3, [r7, #0]
 80020a6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80020aa:	605a      	str	r2, [r3, #4]
	return 0;
 80020ac:	2300      	movs	r3, #0
}
 80020ae:	4618      	mov	r0, r3
 80020b0:	370c      	adds	r7, #12
 80020b2:	46bd      	mov	sp, r7
 80020b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b8:	4770      	bx	lr

080020ba <_isatty>:

int _isatty(int file)
{
 80020ba:	b480      	push	{r7}
 80020bc:	b083      	sub	sp, #12
 80020be:	af00      	add	r7, sp, #0
 80020c0:	6078      	str	r0, [r7, #4]
	return 1;
 80020c2:	2301      	movs	r3, #1
}
 80020c4:	4618      	mov	r0, r3
 80020c6:	370c      	adds	r7, #12
 80020c8:	46bd      	mov	sp, r7
 80020ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ce:	4770      	bx	lr

080020d0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80020d0:	b480      	push	{r7}
 80020d2:	b085      	sub	sp, #20
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	60f8      	str	r0, [r7, #12]
 80020d8:	60b9      	str	r1, [r7, #8]
 80020da:	607a      	str	r2, [r7, #4]
	return 0;
 80020dc:	2300      	movs	r3, #0
}
 80020de:	4618      	mov	r0, r3
 80020e0:	3714      	adds	r7, #20
 80020e2:	46bd      	mov	sp, r7
 80020e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e8:	4770      	bx	lr
	...

080020ec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	b086      	sub	sp, #24
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80020f4:	4a14      	ldr	r2, [pc, #80]	; (8002148 <_sbrk+0x5c>)
 80020f6:	4b15      	ldr	r3, [pc, #84]	; (800214c <_sbrk+0x60>)
 80020f8:	1ad3      	subs	r3, r2, r3
 80020fa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80020fc:	697b      	ldr	r3, [r7, #20]
 80020fe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002100:	4b13      	ldr	r3, [pc, #76]	; (8002150 <_sbrk+0x64>)
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	2b00      	cmp	r3, #0
 8002106:	d102      	bne.n	800210e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002108:	4b11      	ldr	r3, [pc, #68]	; (8002150 <_sbrk+0x64>)
 800210a:	4a12      	ldr	r2, [pc, #72]	; (8002154 <_sbrk+0x68>)
 800210c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800210e:	4b10      	ldr	r3, [pc, #64]	; (8002150 <_sbrk+0x64>)
 8002110:	681a      	ldr	r2, [r3, #0]
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	4413      	add	r3, r2
 8002116:	693a      	ldr	r2, [r7, #16]
 8002118:	429a      	cmp	r2, r3
 800211a:	d207      	bcs.n	800212c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800211c:	f002 fc12 	bl	8004944 <__errno>
 8002120:	4603      	mov	r3, r0
 8002122:	220c      	movs	r2, #12
 8002124:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002126:	f04f 33ff 	mov.w	r3, #4294967295
 800212a:	e009      	b.n	8002140 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800212c:	4b08      	ldr	r3, [pc, #32]	; (8002150 <_sbrk+0x64>)
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002132:	4b07      	ldr	r3, [pc, #28]	; (8002150 <_sbrk+0x64>)
 8002134:	681a      	ldr	r2, [r3, #0]
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	4413      	add	r3, r2
 800213a:	4a05      	ldr	r2, [pc, #20]	; (8002150 <_sbrk+0x64>)
 800213c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800213e:	68fb      	ldr	r3, [r7, #12]
}
 8002140:	4618      	mov	r0, r3
 8002142:	3718      	adds	r7, #24
 8002144:	46bd      	mov	sp, r7
 8002146:	bd80      	pop	{r7, pc}
 8002148:	20020000 	.word	0x20020000
 800214c:	00000400 	.word	0x00000400
 8002150:	200000d8 	.word	0x200000d8
 8002154:	20000290 	.word	0x20000290

08002158 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002158:	b480      	push	{r7}
 800215a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800215c:	4b06      	ldr	r3, [pc, #24]	; (8002178 <SystemInit+0x20>)
 800215e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002162:	4a05      	ldr	r2, [pc, #20]	; (8002178 <SystemInit+0x20>)
 8002164:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002168:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800216c:	bf00      	nop
 800216e:	46bd      	mov	sp, r7
 8002170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002174:	4770      	bx	lr
 8002176:	bf00      	nop
 8002178:	e000ed00 	.word	0xe000ed00

0800217c <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim4;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800217c:	b580      	push	{r7, lr}
 800217e:	b086      	sub	sp, #24
 8002180:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002182:	f107 0308 	add.w	r3, r7, #8
 8002186:	2200      	movs	r2, #0
 8002188:	601a      	str	r2, [r3, #0]
 800218a:	605a      	str	r2, [r3, #4]
 800218c:	609a      	str	r2, [r3, #8]
 800218e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002190:	463b      	mov	r3, r7
 8002192:	2200      	movs	r2, #0
 8002194:	601a      	str	r2, [r3, #0]
 8002196:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002198:	4b1d      	ldr	r3, [pc, #116]	; (8002210 <MX_TIM2_Init+0x94>)
 800219a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800219e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 840-1;
 80021a0:	4b1b      	ldr	r3, [pc, #108]	; (8002210 <MX_TIM2_Init+0x94>)
 80021a2:	f240 3247 	movw	r2, #839	; 0x347
 80021a6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80021a8:	4b19      	ldr	r3, [pc, #100]	; (8002210 <MX_TIM2_Init+0x94>)
 80021aa:	2200      	movs	r2, #0
 80021ac:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 80021ae:	4b18      	ldr	r3, [pc, #96]	; (8002210 <MX_TIM2_Init+0x94>)
 80021b0:	2263      	movs	r2, #99	; 0x63
 80021b2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80021b4:	4b16      	ldr	r3, [pc, #88]	; (8002210 <MX_TIM2_Init+0x94>)
 80021b6:	2200      	movs	r2, #0
 80021b8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80021ba:	4b15      	ldr	r3, [pc, #84]	; (8002210 <MX_TIM2_Init+0x94>)
 80021bc:	2200      	movs	r2, #0
 80021be:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80021c0:	4813      	ldr	r0, [pc, #76]	; (8002210 <MX_TIM2_Init+0x94>)
 80021c2:	f001 fe6d 	bl	8003ea0 <HAL_TIM_Base_Init>
 80021c6:	4603      	mov	r3, r0
 80021c8:	2b00      	cmp	r3, #0
 80021ca:	d001      	beq.n	80021d0 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80021cc:	f7ff fd7c 	bl	8001cc8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80021d0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80021d4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80021d6:	f107 0308 	add.w	r3, r7, #8
 80021da:	4619      	mov	r1, r3
 80021dc:	480c      	ldr	r0, [pc, #48]	; (8002210 <MX_TIM2_Init+0x94>)
 80021de:	f002 f827 	bl	8004230 <HAL_TIM_ConfigClockSource>
 80021e2:	4603      	mov	r3, r0
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d001      	beq.n	80021ec <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80021e8:	f7ff fd6e 	bl	8001cc8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80021ec:	2300      	movs	r3, #0
 80021ee:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80021f0:	2300      	movs	r3, #0
 80021f2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80021f4:	463b      	mov	r3, r7
 80021f6:	4619      	mov	r1, r3
 80021f8:	4805      	ldr	r0, [pc, #20]	; (8002210 <MX_TIM2_Init+0x94>)
 80021fa:	f002 fa43 	bl	8004684 <HAL_TIMEx_MasterConfigSynchronization>
 80021fe:	4603      	mov	r3, r0
 8002200:	2b00      	cmp	r3, #0
 8002202:	d001      	beq.n	8002208 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8002204:	f7ff fd60 	bl	8001cc8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002208:	bf00      	nop
 800220a:	3718      	adds	r7, #24
 800220c:	46bd      	mov	sp, r7
 800220e:	bd80      	pop	{r7, pc}
 8002210:	20000234 	.word	0x20000234

08002214 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	b086      	sub	sp, #24
 8002218:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800221a:	f107 0308 	add.w	r3, r7, #8
 800221e:	2200      	movs	r2, #0
 8002220:	601a      	str	r2, [r3, #0]
 8002222:	605a      	str	r2, [r3, #4]
 8002224:	609a      	str	r2, [r3, #8]
 8002226:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002228:	463b      	mov	r3, r7
 800222a:	2200      	movs	r2, #0
 800222c:	601a      	str	r2, [r3, #0]
 800222e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002230:	4b1d      	ldr	r3, [pc, #116]	; (80022a8 <MX_TIM4_Init+0x94>)
 8002232:	4a1e      	ldr	r2, [pc, #120]	; (80022ac <MX_TIM4_Init+0x98>)
 8002234:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 840-1;
 8002236:	4b1c      	ldr	r3, [pc, #112]	; (80022a8 <MX_TIM4_Init+0x94>)
 8002238:	f240 3247 	movw	r2, #839	; 0x347
 800223c:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800223e:	4b1a      	ldr	r3, [pc, #104]	; (80022a8 <MX_TIM4_Init+0x94>)
 8002240:	2200      	movs	r2, #0
 8002242:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 100-1;
 8002244:	4b18      	ldr	r3, [pc, #96]	; (80022a8 <MX_TIM4_Init+0x94>)
 8002246:	2263      	movs	r2, #99	; 0x63
 8002248:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800224a:	4b17      	ldr	r3, [pc, #92]	; (80022a8 <MX_TIM4_Init+0x94>)
 800224c:	2200      	movs	r2, #0
 800224e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002250:	4b15      	ldr	r3, [pc, #84]	; (80022a8 <MX_TIM4_Init+0x94>)
 8002252:	2200      	movs	r2, #0
 8002254:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002256:	4814      	ldr	r0, [pc, #80]	; (80022a8 <MX_TIM4_Init+0x94>)
 8002258:	f001 fe22 	bl	8003ea0 <HAL_TIM_Base_Init>
 800225c:	4603      	mov	r3, r0
 800225e:	2b00      	cmp	r3, #0
 8002260:	d001      	beq.n	8002266 <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 8002262:	f7ff fd31 	bl	8001cc8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002266:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800226a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800226c:	f107 0308 	add.w	r3, r7, #8
 8002270:	4619      	mov	r1, r3
 8002272:	480d      	ldr	r0, [pc, #52]	; (80022a8 <MX_TIM4_Init+0x94>)
 8002274:	f001 ffdc 	bl	8004230 <HAL_TIM_ConfigClockSource>
 8002278:	4603      	mov	r3, r0
 800227a:	2b00      	cmp	r3, #0
 800227c:	d001      	beq.n	8002282 <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 800227e:	f7ff fd23 	bl	8001cc8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002282:	2300      	movs	r3, #0
 8002284:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002286:	2300      	movs	r3, #0
 8002288:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800228a:	463b      	mov	r3, r7
 800228c:	4619      	mov	r1, r3
 800228e:	4806      	ldr	r0, [pc, #24]	; (80022a8 <MX_TIM4_Init+0x94>)
 8002290:	f002 f9f8 	bl	8004684 <HAL_TIMEx_MasterConfigSynchronization>
 8002294:	4603      	mov	r3, r0
 8002296:	2b00      	cmp	r3, #0
 8002298:	d001      	beq.n	800229e <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 800229a:	f7ff fd15 	bl	8001cc8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800229e:	bf00      	nop
 80022a0:	3718      	adds	r7, #24
 80022a2:	46bd      	mov	sp, r7
 80022a4:	bd80      	pop	{r7, pc}
 80022a6:	bf00      	nop
 80022a8:	20000194 	.word	0x20000194
 80022ac:	40000800 	.word	0x40000800

080022b0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	b084      	sub	sp, #16
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80022c0:	d116      	bne.n	80022f0 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80022c2:	2300      	movs	r3, #0
 80022c4:	60fb      	str	r3, [r7, #12]
 80022c6:	4b1a      	ldr	r3, [pc, #104]	; (8002330 <HAL_TIM_Base_MspInit+0x80>)
 80022c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022ca:	4a19      	ldr	r2, [pc, #100]	; (8002330 <HAL_TIM_Base_MspInit+0x80>)
 80022cc:	f043 0301 	orr.w	r3, r3, #1
 80022d0:	6413      	str	r3, [r2, #64]	; 0x40
 80022d2:	4b17      	ldr	r3, [pc, #92]	; (8002330 <HAL_TIM_Base_MspInit+0x80>)
 80022d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022d6:	f003 0301 	and.w	r3, r3, #1
 80022da:	60fb      	str	r3, [r7, #12]
 80022dc:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80022de:	2200      	movs	r2, #0
 80022e0:	2100      	movs	r1, #0
 80022e2:	201c      	movs	r0, #28
 80022e4:	f000 f9c3 	bl	800266e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80022e8:	201c      	movs	r0, #28
 80022ea:	f000 f9dc 	bl	80026a6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 80022ee:	e01a      	b.n	8002326 <HAL_TIM_Base_MspInit+0x76>
  else if(tim_baseHandle->Instance==TIM4)
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	4a0f      	ldr	r2, [pc, #60]	; (8002334 <HAL_TIM_Base_MspInit+0x84>)
 80022f6:	4293      	cmp	r3, r2
 80022f8:	d115      	bne.n	8002326 <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80022fa:	2300      	movs	r3, #0
 80022fc:	60bb      	str	r3, [r7, #8]
 80022fe:	4b0c      	ldr	r3, [pc, #48]	; (8002330 <HAL_TIM_Base_MspInit+0x80>)
 8002300:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002302:	4a0b      	ldr	r2, [pc, #44]	; (8002330 <HAL_TIM_Base_MspInit+0x80>)
 8002304:	f043 0304 	orr.w	r3, r3, #4
 8002308:	6413      	str	r3, [r2, #64]	; 0x40
 800230a:	4b09      	ldr	r3, [pc, #36]	; (8002330 <HAL_TIM_Base_MspInit+0x80>)
 800230c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800230e:	f003 0304 	and.w	r3, r3, #4
 8002312:	60bb      	str	r3, [r7, #8]
 8002314:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8002316:	2200      	movs	r2, #0
 8002318:	2100      	movs	r1, #0
 800231a:	201e      	movs	r0, #30
 800231c:	f000 f9a7 	bl	800266e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002320:	201e      	movs	r0, #30
 8002322:	f000 f9c0 	bl	80026a6 <HAL_NVIC_EnableIRQ>
}
 8002326:	bf00      	nop
 8002328:	3710      	adds	r7, #16
 800232a:	46bd      	mov	sp, r7
 800232c:	bd80      	pop	{r7, pc}
 800232e:	bf00      	nop
 8002330:	40023800 	.word	0x40023800
 8002334:	40000800 	.word	0x40000800

08002338 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002338:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002370 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 800233c:	480d      	ldr	r0, [pc, #52]	; (8002374 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 800233e:	490e      	ldr	r1, [pc, #56]	; (8002378 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002340:	4a0e      	ldr	r2, [pc, #56]	; (800237c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002342:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002344:	e002      	b.n	800234c <LoopCopyDataInit>

08002346 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002346:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002348:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800234a:	3304      	adds	r3, #4

0800234c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800234c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800234e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002350:	d3f9      	bcc.n	8002346 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002352:	4a0b      	ldr	r2, [pc, #44]	; (8002380 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002354:	4c0b      	ldr	r4, [pc, #44]	; (8002384 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002356:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002358:	e001      	b.n	800235e <LoopFillZerobss>

0800235a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800235a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800235c:	3204      	adds	r2, #4

0800235e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800235e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002360:	d3fb      	bcc.n	800235a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002362:	f7ff fef9 	bl	8002158 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002366:	f002 faf3 	bl	8004950 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800236a:	f7ff fc0d 	bl	8001b88 <main>
  bx  lr    
 800236e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002370:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002374:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002378:	20000078 	.word	0x20000078
  ldr r2, =_sidata
 800237c:	08008b00 	.word	0x08008b00
  ldr r2, =_sbss
 8002380:	20000078 	.word	0x20000078
  ldr r4, =_ebss
 8002384:	20000290 	.word	0x20000290

08002388 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002388:	e7fe      	b.n	8002388 <ADC_IRQHandler>
	...

0800238c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800238c:	b580      	push	{r7, lr}
 800238e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002390:	4b0e      	ldr	r3, [pc, #56]	; (80023cc <HAL_Init+0x40>)
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	4a0d      	ldr	r2, [pc, #52]	; (80023cc <HAL_Init+0x40>)
 8002396:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800239a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800239c:	4b0b      	ldr	r3, [pc, #44]	; (80023cc <HAL_Init+0x40>)
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	4a0a      	ldr	r2, [pc, #40]	; (80023cc <HAL_Init+0x40>)
 80023a2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80023a6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80023a8:	4b08      	ldr	r3, [pc, #32]	; (80023cc <HAL_Init+0x40>)
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	4a07      	ldr	r2, [pc, #28]	; (80023cc <HAL_Init+0x40>)
 80023ae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80023b2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80023b4:	2003      	movs	r0, #3
 80023b6:	f000 f94f 	bl	8002658 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80023ba:	200f      	movs	r0, #15
 80023bc:	f000 f808 	bl	80023d0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80023c0:	f7ff fd9e 	bl	8001f00 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80023c4:	2300      	movs	r3, #0
}
 80023c6:	4618      	mov	r0, r3
 80023c8:	bd80      	pop	{r7, pc}
 80023ca:	bf00      	nop
 80023cc:	40023c00 	.word	0x40023c00

080023d0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80023d0:	b580      	push	{r7, lr}
 80023d2:	b082      	sub	sp, #8
 80023d4:	af00      	add	r7, sp, #0
 80023d6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80023d8:	4b12      	ldr	r3, [pc, #72]	; (8002424 <HAL_InitTick+0x54>)
 80023da:	681a      	ldr	r2, [r3, #0]
 80023dc:	4b12      	ldr	r3, [pc, #72]	; (8002428 <HAL_InitTick+0x58>)
 80023de:	781b      	ldrb	r3, [r3, #0]
 80023e0:	4619      	mov	r1, r3
 80023e2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80023e6:	fbb3 f3f1 	udiv	r3, r3, r1
 80023ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80023ee:	4618      	mov	r0, r3
 80023f0:	f000 f967 	bl	80026c2 <HAL_SYSTICK_Config>
 80023f4:	4603      	mov	r3, r0
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d001      	beq.n	80023fe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80023fa:	2301      	movs	r3, #1
 80023fc:	e00e      	b.n	800241c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	2b0f      	cmp	r3, #15
 8002402:	d80a      	bhi.n	800241a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002404:	2200      	movs	r2, #0
 8002406:	6879      	ldr	r1, [r7, #4]
 8002408:	f04f 30ff 	mov.w	r0, #4294967295
 800240c:	f000 f92f 	bl	800266e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002410:	4a06      	ldr	r2, [pc, #24]	; (800242c <HAL_InitTick+0x5c>)
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002416:	2300      	movs	r3, #0
 8002418:	e000      	b.n	800241c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800241a:	2301      	movs	r3, #1
}
 800241c:	4618      	mov	r0, r3
 800241e:	3708      	adds	r7, #8
 8002420:	46bd      	mov	sp, r7
 8002422:	bd80      	pop	{r7, pc}
 8002424:	20000008 	.word	0x20000008
 8002428:	20000010 	.word	0x20000010
 800242c:	2000000c 	.word	0x2000000c

08002430 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002430:	b480      	push	{r7}
 8002432:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002434:	4b06      	ldr	r3, [pc, #24]	; (8002450 <HAL_IncTick+0x20>)
 8002436:	781b      	ldrb	r3, [r3, #0]
 8002438:	461a      	mov	r2, r3
 800243a:	4b06      	ldr	r3, [pc, #24]	; (8002454 <HAL_IncTick+0x24>)
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	4413      	add	r3, r2
 8002440:	4a04      	ldr	r2, [pc, #16]	; (8002454 <HAL_IncTick+0x24>)
 8002442:	6013      	str	r3, [r2, #0]
}
 8002444:	bf00      	nop
 8002446:	46bd      	mov	sp, r7
 8002448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244c:	4770      	bx	lr
 800244e:	bf00      	nop
 8002450:	20000010 	.word	0x20000010
 8002454:	2000027c 	.word	0x2000027c

08002458 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002458:	b480      	push	{r7}
 800245a:	af00      	add	r7, sp, #0
  return uwTick;
 800245c:	4b03      	ldr	r3, [pc, #12]	; (800246c <HAL_GetTick+0x14>)
 800245e:	681b      	ldr	r3, [r3, #0]
}
 8002460:	4618      	mov	r0, r3
 8002462:	46bd      	mov	sp, r7
 8002464:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002468:	4770      	bx	lr
 800246a:	bf00      	nop
 800246c:	2000027c 	.word	0x2000027c

08002470 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002470:	b580      	push	{r7, lr}
 8002472:	b084      	sub	sp, #16
 8002474:	af00      	add	r7, sp, #0
 8002476:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002478:	f7ff ffee 	bl	8002458 <HAL_GetTick>
 800247c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002488:	d005      	beq.n	8002496 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800248a:	4b0a      	ldr	r3, [pc, #40]	; (80024b4 <HAL_Delay+0x44>)
 800248c:	781b      	ldrb	r3, [r3, #0]
 800248e:	461a      	mov	r2, r3
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	4413      	add	r3, r2
 8002494:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002496:	bf00      	nop
 8002498:	f7ff ffde 	bl	8002458 <HAL_GetTick>
 800249c:	4602      	mov	r2, r0
 800249e:	68bb      	ldr	r3, [r7, #8]
 80024a0:	1ad3      	subs	r3, r2, r3
 80024a2:	68fa      	ldr	r2, [r7, #12]
 80024a4:	429a      	cmp	r2, r3
 80024a6:	d8f7      	bhi.n	8002498 <HAL_Delay+0x28>
  {
  }
}
 80024a8:	bf00      	nop
 80024aa:	bf00      	nop
 80024ac:	3710      	adds	r7, #16
 80024ae:	46bd      	mov	sp, r7
 80024b0:	bd80      	pop	{r7, pc}
 80024b2:	bf00      	nop
 80024b4:	20000010 	.word	0x20000010

080024b8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024b8:	b480      	push	{r7}
 80024ba:	b085      	sub	sp, #20
 80024bc:	af00      	add	r7, sp, #0
 80024be:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	f003 0307 	and.w	r3, r3, #7
 80024c6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80024c8:	4b0c      	ldr	r3, [pc, #48]	; (80024fc <__NVIC_SetPriorityGrouping+0x44>)
 80024ca:	68db      	ldr	r3, [r3, #12]
 80024cc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80024ce:	68ba      	ldr	r2, [r7, #8]
 80024d0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80024d4:	4013      	ands	r3, r2
 80024d6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80024dc:	68bb      	ldr	r3, [r7, #8]
 80024de:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80024e0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80024e4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80024e8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80024ea:	4a04      	ldr	r2, [pc, #16]	; (80024fc <__NVIC_SetPriorityGrouping+0x44>)
 80024ec:	68bb      	ldr	r3, [r7, #8]
 80024ee:	60d3      	str	r3, [r2, #12]
}
 80024f0:	bf00      	nop
 80024f2:	3714      	adds	r7, #20
 80024f4:	46bd      	mov	sp, r7
 80024f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fa:	4770      	bx	lr
 80024fc:	e000ed00 	.word	0xe000ed00

08002500 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002500:	b480      	push	{r7}
 8002502:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002504:	4b04      	ldr	r3, [pc, #16]	; (8002518 <__NVIC_GetPriorityGrouping+0x18>)
 8002506:	68db      	ldr	r3, [r3, #12]
 8002508:	0a1b      	lsrs	r3, r3, #8
 800250a:	f003 0307 	and.w	r3, r3, #7
}
 800250e:	4618      	mov	r0, r3
 8002510:	46bd      	mov	sp, r7
 8002512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002516:	4770      	bx	lr
 8002518:	e000ed00 	.word	0xe000ed00

0800251c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800251c:	b480      	push	{r7}
 800251e:	b083      	sub	sp, #12
 8002520:	af00      	add	r7, sp, #0
 8002522:	4603      	mov	r3, r0
 8002524:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002526:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800252a:	2b00      	cmp	r3, #0
 800252c:	db0b      	blt.n	8002546 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800252e:	79fb      	ldrb	r3, [r7, #7]
 8002530:	f003 021f 	and.w	r2, r3, #31
 8002534:	4907      	ldr	r1, [pc, #28]	; (8002554 <__NVIC_EnableIRQ+0x38>)
 8002536:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800253a:	095b      	lsrs	r3, r3, #5
 800253c:	2001      	movs	r0, #1
 800253e:	fa00 f202 	lsl.w	r2, r0, r2
 8002542:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002546:	bf00      	nop
 8002548:	370c      	adds	r7, #12
 800254a:	46bd      	mov	sp, r7
 800254c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002550:	4770      	bx	lr
 8002552:	bf00      	nop
 8002554:	e000e100 	.word	0xe000e100

08002558 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002558:	b480      	push	{r7}
 800255a:	b083      	sub	sp, #12
 800255c:	af00      	add	r7, sp, #0
 800255e:	4603      	mov	r3, r0
 8002560:	6039      	str	r1, [r7, #0]
 8002562:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002564:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002568:	2b00      	cmp	r3, #0
 800256a:	db0a      	blt.n	8002582 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800256c:	683b      	ldr	r3, [r7, #0]
 800256e:	b2da      	uxtb	r2, r3
 8002570:	490c      	ldr	r1, [pc, #48]	; (80025a4 <__NVIC_SetPriority+0x4c>)
 8002572:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002576:	0112      	lsls	r2, r2, #4
 8002578:	b2d2      	uxtb	r2, r2
 800257a:	440b      	add	r3, r1
 800257c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002580:	e00a      	b.n	8002598 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002582:	683b      	ldr	r3, [r7, #0]
 8002584:	b2da      	uxtb	r2, r3
 8002586:	4908      	ldr	r1, [pc, #32]	; (80025a8 <__NVIC_SetPriority+0x50>)
 8002588:	79fb      	ldrb	r3, [r7, #7]
 800258a:	f003 030f 	and.w	r3, r3, #15
 800258e:	3b04      	subs	r3, #4
 8002590:	0112      	lsls	r2, r2, #4
 8002592:	b2d2      	uxtb	r2, r2
 8002594:	440b      	add	r3, r1
 8002596:	761a      	strb	r2, [r3, #24]
}
 8002598:	bf00      	nop
 800259a:	370c      	adds	r7, #12
 800259c:	46bd      	mov	sp, r7
 800259e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a2:	4770      	bx	lr
 80025a4:	e000e100 	.word	0xe000e100
 80025a8:	e000ed00 	.word	0xe000ed00

080025ac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80025ac:	b480      	push	{r7}
 80025ae:	b089      	sub	sp, #36	; 0x24
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	60f8      	str	r0, [r7, #12]
 80025b4:	60b9      	str	r1, [r7, #8]
 80025b6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	f003 0307 	and.w	r3, r3, #7
 80025be:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80025c0:	69fb      	ldr	r3, [r7, #28]
 80025c2:	f1c3 0307 	rsb	r3, r3, #7
 80025c6:	2b04      	cmp	r3, #4
 80025c8:	bf28      	it	cs
 80025ca:	2304      	movcs	r3, #4
 80025cc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80025ce:	69fb      	ldr	r3, [r7, #28]
 80025d0:	3304      	adds	r3, #4
 80025d2:	2b06      	cmp	r3, #6
 80025d4:	d902      	bls.n	80025dc <NVIC_EncodePriority+0x30>
 80025d6:	69fb      	ldr	r3, [r7, #28]
 80025d8:	3b03      	subs	r3, #3
 80025da:	e000      	b.n	80025de <NVIC_EncodePriority+0x32>
 80025dc:	2300      	movs	r3, #0
 80025de:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025e0:	f04f 32ff 	mov.w	r2, #4294967295
 80025e4:	69bb      	ldr	r3, [r7, #24]
 80025e6:	fa02 f303 	lsl.w	r3, r2, r3
 80025ea:	43da      	mvns	r2, r3
 80025ec:	68bb      	ldr	r3, [r7, #8]
 80025ee:	401a      	ands	r2, r3
 80025f0:	697b      	ldr	r3, [r7, #20]
 80025f2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80025f4:	f04f 31ff 	mov.w	r1, #4294967295
 80025f8:	697b      	ldr	r3, [r7, #20]
 80025fa:	fa01 f303 	lsl.w	r3, r1, r3
 80025fe:	43d9      	mvns	r1, r3
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002604:	4313      	orrs	r3, r2
         );
}
 8002606:	4618      	mov	r0, r3
 8002608:	3724      	adds	r7, #36	; 0x24
 800260a:	46bd      	mov	sp, r7
 800260c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002610:	4770      	bx	lr
	...

08002614 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002614:	b580      	push	{r7, lr}
 8002616:	b082      	sub	sp, #8
 8002618:	af00      	add	r7, sp, #0
 800261a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	3b01      	subs	r3, #1
 8002620:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002624:	d301      	bcc.n	800262a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002626:	2301      	movs	r3, #1
 8002628:	e00f      	b.n	800264a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800262a:	4a0a      	ldr	r2, [pc, #40]	; (8002654 <SysTick_Config+0x40>)
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	3b01      	subs	r3, #1
 8002630:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002632:	210f      	movs	r1, #15
 8002634:	f04f 30ff 	mov.w	r0, #4294967295
 8002638:	f7ff ff8e 	bl	8002558 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800263c:	4b05      	ldr	r3, [pc, #20]	; (8002654 <SysTick_Config+0x40>)
 800263e:	2200      	movs	r2, #0
 8002640:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002642:	4b04      	ldr	r3, [pc, #16]	; (8002654 <SysTick_Config+0x40>)
 8002644:	2207      	movs	r2, #7
 8002646:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002648:	2300      	movs	r3, #0
}
 800264a:	4618      	mov	r0, r3
 800264c:	3708      	adds	r7, #8
 800264e:	46bd      	mov	sp, r7
 8002650:	bd80      	pop	{r7, pc}
 8002652:	bf00      	nop
 8002654:	e000e010 	.word	0xe000e010

08002658 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002658:	b580      	push	{r7, lr}
 800265a:	b082      	sub	sp, #8
 800265c:	af00      	add	r7, sp, #0
 800265e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002660:	6878      	ldr	r0, [r7, #4]
 8002662:	f7ff ff29 	bl	80024b8 <__NVIC_SetPriorityGrouping>
}
 8002666:	bf00      	nop
 8002668:	3708      	adds	r7, #8
 800266a:	46bd      	mov	sp, r7
 800266c:	bd80      	pop	{r7, pc}

0800266e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800266e:	b580      	push	{r7, lr}
 8002670:	b086      	sub	sp, #24
 8002672:	af00      	add	r7, sp, #0
 8002674:	4603      	mov	r3, r0
 8002676:	60b9      	str	r1, [r7, #8]
 8002678:	607a      	str	r2, [r7, #4]
 800267a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800267c:	2300      	movs	r3, #0
 800267e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002680:	f7ff ff3e 	bl	8002500 <__NVIC_GetPriorityGrouping>
 8002684:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002686:	687a      	ldr	r2, [r7, #4]
 8002688:	68b9      	ldr	r1, [r7, #8]
 800268a:	6978      	ldr	r0, [r7, #20]
 800268c:	f7ff ff8e 	bl	80025ac <NVIC_EncodePriority>
 8002690:	4602      	mov	r2, r0
 8002692:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002696:	4611      	mov	r1, r2
 8002698:	4618      	mov	r0, r3
 800269a:	f7ff ff5d 	bl	8002558 <__NVIC_SetPriority>
}
 800269e:	bf00      	nop
 80026a0:	3718      	adds	r7, #24
 80026a2:	46bd      	mov	sp, r7
 80026a4:	bd80      	pop	{r7, pc}

080026a6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026a6:	b580      	push	{r7, lr}
 80026a8:	b082      	sub	sp, #8
 80026aa:	af00      	add	r7, sp, #0
 80026ac:	4603      	mov	r3, r0
 80026ae:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80026b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026b4:	4618      	mov	r0, r3
 80026b6:	f7ff ff31 	bl	800251c <__NVIC_EnableIRQ>
}
 80026ba:	bf00      	nop
 80026bc:	3708      	adds	r7, #8
 80026be:	46bd      	mov	sp, r7
 80026c0:	bd80      	pop	{r7, pc}

080026c2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80026c2:	b580      	push	{r7, lr}
 80026c4:	b082      	sub	sp, #8
 80026c6:	af00      	add	r7, sp, #0
 80026c8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80026ca:	6878      	ldr	r0, [r7, #4]
 80026cc:	f7ff ffa2 	bl	8002614 <SysTick_Config>
 80026d0:	4603      	mov	r3, r0
}
 80026d2:	4618      	mov	r0, r3
 80026d4:	3708      	adds	r7, #8
 80026d6:	46bd      	mov	sp, r7
 80026d8:	bd80      	pop	{r7, pc}
	...

080026dc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80026dc:	b480      	push	{r7}
 80026de:	b089      	sub	sp, #36	; 0x24
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	6078      	str	r0, [r7, #4]
 80026e4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80026e6:	2300      	movs	r3, #0
 80026e8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80026ea:	2300      	movs	r3, #0
 80026ec:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80026ee:	2300      	movs	r3, #0
 80026f0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80026f2:	2300      	movs	r3, #0
 80026f4:	61fb      	str	r3, [r7, #28]
 80026f6:	e16b      	b.n	80029d0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80026f8:	2201      	movs	r2, #1
 80026fa:	69fb      	ldr	r3, [r7, #28]
 80026fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002700:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002702:	683b      	ldr	r3, [r7, #0]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	697a      	ldr	r2, [r7, #20]
 8002708:	4013      	ands	r3, r2
 800270a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800270c:	693a      	ldr	r2, [r7, #16]
 800270e:	697b      	ldr	r3, [r7, #20]
 8002710:	429a      	cmp	r2, r3
 8002712:	f040 815a 	bne.w	80029ca <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002716:	683b      	ldr	r3, [r7, #0]
 8002718:	685b      	ldr	r3, [r3, #4]
 800271a:	f003 0303 	and.w	r3, r3, #3
 800271e:	2b01      	cmp	r3, #1
 8002720:	d005      	beq.n	800272e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002722:	683b      	ldr	r3, [r7, #0]
 8002724:	685b      	ldr	r3, [r3, #4]
 8002726:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800272a:	2b02      	cmp	r3, #2
 800272c:	d130      	bne.n	8002790 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	689b      	ldr	r3, [r3, #8]
 8002732:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002734:	69fb      	ldr	r3, [r7, #28]
 8002736:	005b      	lsls	r3, r3, #1
 8002738:	2203      	movs	r2, #3
 800273a:	fa02 f303 	lsl.w	r3, r2, r3
 800273e:	43db      	mvns	r3, r3
 8002740:	69ba      	ldr	r2, [r7, #24]
 8002742:	4013      	ands	r3, r2
 8002744:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002746:	683b      	ldr	r3, [r7, #0]
 8002748:	68da      	ldr	r2, [r3, #12]
 800274a:	69fb      	ldr	r3, [r7, #28]
 800274c:	005b      	lsls	r3, r3, #1
 800274e:	fa02 f303 	lsl.w	r3, r2, r3
 8002752:	69ba      	ldr	r2, [r7, #24]
 8002754:	4313      	orrs	r3, r2
 8002756:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	69ba      	ldr	r2, [r7, #24]
 800275c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	685b      	ldr	r3, [r3, #4]
 8002762:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002764:	2201      	movs	r2, #1
 8002766:	69fb      	ldr	r3, [r7, #28]
 8002768:	fa02 f303 	lsl.w	r3, r2, r3
 800276c:	43db      	mvns	r3, r3
 800276e:	69ba      	ldr	r2, [r7, #24]
 8002770:	4013      	ands	r3, r2
 8002772:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002774:	683b      	ldr	r3, [r7, #0]
 8002776:	685b      	ldr	r3, [r3, #4]
 8002778:	091b      	lsrs	r3, r3, #4
 800277a:	f003 0201 	and.w	r2, r3, #1
 800277e:	69fb      	ldr	r3, [r7, #28]
 8002780:	fa02 f303 	lsl.w	r3, r2, r3
 8002784:	69ba      	ldr	r2, [r7, #24]
 8002786:	4313      	orrs	r3, r2
 8002788:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	69ba      	ldr	r2, [r7, #24]
 800278e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002790:	683b      	ldr	r3, [r7, #0]
 8002792:	685b      	ldr	r3, [r3, #4]
 8002794:	f003 0303 	and.w	r3, r3, #3
 8002798:	2b03      	cmp	r3, #3
 800279a:	d017      	beq.n	80027cc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	68db      	ldr	r3, [r3, #12]
 80027a0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80027a2:	69fb      	ldr	r3, [r7, #28]
 80027a4:	005b      	lsls	r3, r3, #1
 80027a6:	2203      	movs	r2, #3
 80027a8:	fa02 f303 	lsl.w	r3, r2, r3
 80027ac:	43db      	mvns	r3, r3
 80027ae:	69ba      	ldr	r2, [r7, #24]
 80027b0:	4013      	ands	r3, r2
 80027b2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80027b4:	683b      	ldr	r3, [r7, #0]
 80027b6:	689a      	ldr	r2, [r3, #8]
 80027b8:	69fb      	ldr	r3, [r7, #28]
 80027ba:	005b      	lsls	r3, r3, #1
 80027bc:	fa02 f303 	lsl.w	r3, r2, r3
 80027c0:	69ba      	ldr	r2, [r7, #24]
 80027c2:	4313      	orrs	r3, r2
 80027c4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	69ba      	ldr	r2, [r7, #24]
 80027ca:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80027cc:	683b      	ldr	r3, [r7, #0]
 80027ce:	685b      	ldr	r3, [r3, #4]
 80027d0:	f003 0303 	and.w	r3, r3, #3
 80027d4:	2b02      	cmp	r3, #2
 80027d6:	d123      	bne.n	8002820 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80027d8:	69fb      	ldr	r3, [r7, #28]
 80027da:	08da      	lsrs	r2, r3, #3
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	3208      	adds	r2, #8
 80027e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80027e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80027e6:	69fb      	ldr	r3, [r7, #28]
 80027e8:	f003 0307 	and.w	r3, r3, #7
 80027ec:	009b      	lsls	r3, r3, #2
 80027ee:	220f      	movs	r2, #15
 80027f0:	fa02 f303 	lsl.w	r3, r2, r3
 80027f4:	43db      	mvns	r3, r3
 80027f6:	69ba      	ldr	r2, [r7, #24]
 80027f8:	4013      	ands	r3, r2
 80027fa:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80027fc:	683b      	ldr	r3, [r7, #0]
 80027fe:	691a      	ldr	r2, [r3, #16]
 8002800:	69fb      	ldr	r3, [r7, #28]
 8002802:	f003 0307 	and.w	r3, r3, #7
 8002806:	009b      	lsls	r3, r3, #2
 8002808:	fa02 f303 	lsl.w	r3, r2, r3
 800280c:	69ba      	ldr	r2, [r7, #24]
 800280e:	4313      	orrs	r3, r2
 8002810:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002812:	69fb      	ldr	r3, [r7, #28]
 8002814:	08da      	lsrs	r2, r3, #3
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	3208      	adds	r2, #8
 800281a:	69b9      	ldr	r1, [r7, #24]
 800281c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002826:	69fb      	ldr	r3, [r7, #28]
 8002828:	005b      	lsls	r3, r3, #1
 800282a:	2203      	movs	r2, #3
 800282c:	fa02 f303 	lsl.w	r3, r2, r3
 8002830:	43db      	mvns	r3, r3
 8002832:	69ba      	ldr	r2, [r7, #24]
 8002834:	4013      	ands	r3, r2
 8002836:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002838:	683b      	ldr	r3, [r7, #0]
 800283a:	685b      	ldr	r3, [r3, #4]
 800283c:	f003 0203 	and.w	r2, r3, #3
 8002840:	69fb      	ldr	r3, [r7, #28]
 8002842:	005b      	lsls	r3, r3, #1
 8002844:	fa02 f303 	lsl.w	r3, r2, r3
 8002848:	69ba      	ldr	r2, [r7, #24]
 800284a:	4313      	orrs	r3, r2
 800284c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	69ba      	ldr	r2, [r7, #24]
 8002852:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002854:	683b      	ldr	r3, [r7, #0]
 8002856:	685b      	ldr	r3, [r3, #4]
 8002858:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800285c:	2b00      	cmp	r3, #0
 800285e:	f000 80b4 	beq.w	80029ca <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002862:	2300      	movs	r3, #0
 8002864:	60fb      	str	r3, [r7, #12]
 8002866:	4b60      	ldr	r3, [pc, #384]	; (80029e8 <HAL_GPIO_Init+0x30c>)
 8002868:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800286a:	4a5f      	ldr	r2, [pc, #380]	; (80029e8 <HAL_GPIO_Init+0x30c>)
 800286c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002870:	6453      	str	r3, [r2, #68]	; 0x44
 8002872:	4b5d      	ldr	r3, [pc, #372]	; (80029e8 <HAL_GPIO_Init+0x30c>)
 8002874:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002876:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800287a:	60fb      	str	r3, [r7, #12]
 800287c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800287e:	4a5b      	ldr	r2, [pc, #364]	; (80029ec <HAL_GPIO_Init+0x310>)
 8002880:	69fb      	ldr	r3, [r7, #28]
 8002882:	089b      	lsrs	r3, r3, #2
 8002884:	3302      	adds	r3, #2
 8002886:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800288a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800288c:	69fb      	ldr	r3, [r7, #28]
 800288e:	f003 0303 	and.w	r3, r3, #3
 8002892:	009b      	lsls	r3, r3, #2
 8002894:	220f      	movs	r2, #15
 8002896:	fa02 f303 	lsl.w	r3, r2, r3
 800289a:	43db      	mvns	r3, r3
 800289c:	69ba      	ldr	r2, [r7, #24]
 800289e:	4013      	ands	r3, r2
 80028a0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	4a52      	ldr	r2, [pc, #328]	; (80029f0 <HAL_GPIO_Init+0x314>)
 80028a6:	4293      	cmp	r3, r2
 80028a8:	d02b      	beq.n	8002902 <HAL_GPIO_Init+0x226>
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	4a51      	ldr	r2, [pc, #324]	; (80029f4 <HAL_GPIO_Init+0x318>)
 80028ae:	4293      	cmp	r3, r2
 80028b0:	d025      	beq.n	80028fe <HAL_GPIO_Init+0x222>
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	4a50      	ldr	r2, [pc, #320]	; (80029f8 <HAL_GPIO_Init+0x31c>)
 80028b6:	4293      	cmp	r3, r2
 80028b8:	d01f      	beq.n	80028fa <HAL_GPIO_Init+0x21e>
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	4a4f      	ldr	r2, [pc, #316]	; (80029fc <HAL_GPIO_Init+0x320>)
 80028be:	4293      	cmp	r3, r2
 80028c0:	d019      	beq.n	80028f6 <HAL_GPIO_Init+0x21a>
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	4a4e      	ldr	r2, [pc, #312]	; (8002a00 <HAL_GPIO_Init+0x324>)
 80028c6:	4293      	cmp	r3, r2
 80028c8:	d013      	beq.n	80028f2 <HAL_GPIO_Init+0x216>
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	4a4d      	ldr	r2, [pc, #308]	; (8002a04 <HAL_GPIO_Init+0x328>)
 80028ce:	4293      	cmp	r3, r2
 80028d0:	d00d      	beq.n	80028ee <HAL_GPIO_Init+0x212>
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	4a4c      	ldr	r2, [pc, #304]	; (8002a08 <HAL_GPIO_Init+0x32c>)
 80028d6:	4293      	cmp	r3, r2
 80028d8:	d007      	beq.n	80028ea <HAL_GPIO_Init+0x20e>
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	4a4b      	ldr	r2, [pc, #300]	; (8002a0c <HAL_GPIO_Init+0x330>)
 80028de:	4293      	cmp	r3, r2
 80028e0:	d101      	bne.n	80028e6 <HAL_GPIO_Init+0x20a>
 80028e2:	2307      	movs	r3, #7
 80028e4:	e00e      	b.n	8002904 <HAL_GPIO_Init+0x228>
 80028e6:	2308      	movs	r3, #8
 80028e8:	e00c      	b.n	8002904 <HAL_GPIO_Init+0x228>
 80028ea:	2306      	movs	r3, #6
 80028ec:	e00a      	b.n	8002904 <HAL_GPIO_Init+0x228>
 80028ee:	2305      	movs	r3, #5
 80028f0:	e008      	b.n	8002904 <HAL_GPIO_Init+0x228>
 80028f2:	2304      	movs	r3, #4
 80028f4:	e006      	b.n	8002904 <HAL_GPIO_Init+0x228>
 80028f6:	2303      	movs	r3, #3
 80028f8:	e004      	b.n	8002904 <HAL_GPIO_Init+0x228>
 80028fa:	2302      	movs	r3, #2
 80028fc:	e002      	b.n	8002904 <HAL_GPIO_Init+0x228>
 80028fe:	2301      	movs	r3, #1
 8002900:	e000      	b.n	8002904 <HAL_GPIO_Init+0x228>
 8002902:	2300      	movs	r3, #0
 8002904:	69fa      	ldr	r2, [r7, #28]
 8002906:	f002 0203 	and.w	r2, r2, #3
 800290a:	0092      	lsls	r2, r2, #2
 800290c:	4093      	lsls	r3, r2
 800290e:	69ba      	ldr	r2, [r7, #24]
 8002910:	4313      	orrs	r3, r2
 8002912:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002914:	4935      	ldr	r1, [pc, #212]	; (80029ec <HAL_GPIO_Init+0x310>)
 8002916:	69fb      	ldr	r3, [r7, #28]
 8002918:	089b      	lsrs	r3, r3, #2
 800291a:	3302      	adds	r3, #2
 800291c:	69ba      	ldr	r2, [r7, #24]
 800291e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002922:	4b3b      	ldr	r3, [pc, #236]	; (8002a10 <HAL_GPIO_Init+0x334>)
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002928:	693b      	ldr	r3, [r7, #16]
 800292a:	43db      	mvns	r3, r3
 800292c:	69ba      	ldr	r2, [r7, #24]
 800292e:	4013      	ands	r3, r2
 8002930:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002932:	683b      	ldr	r3, [r7, #0]
 8002934:	685b      	ldr	r3, [r3, #4]
 8002936:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800293a:	2b00      	cmp	r3, #0
 800293c:	d003      	beq.n	8002946 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800293e:	69ba      	ldr	r2, [r7, #24]
 8002940:	693b      	ldr	r3, [r7, #16]
 8002942:	4313      	orrs	r3, r2
 8002944:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002946:	4a32      	ldr	r2, [pc, #200]	; (8002a10 <HAL_GPIO_Init+0x334>)
 8002948:	69bb      	ldr	r3, [r7, #24]
 800294a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800294c:	4b30      	ldr	r3, [pc, #192]	; (8002a10 <HAL_GPIO_Init+0x334>)
 800294e:	685b      	ldr	r3, [r3, #4]
 8002950:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002952:	693b      	ldr	r3, [r7, #16]
 8002954:	43db      	mvns	r3, r3
 8002956:	69ba      	ldr	r2, [r7, #24]
 8002958:	4013      	ands	r3, r2
 800295a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800295c:	683b      	ldr	r3, [r7, #0]
 800295e:	685b      	ldr	r3, [r3, #4]
 8002960:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002964:	2b00      	cmp	r3, #0
 8002966:	d003      	beq.n	8002970 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002968:	69ba      	ldr	r2, [r7, #24]
 800296a:	693b      	ldr	r3, [r7, #16]
 800296c:	4313      	orrs	r3, r2
 800296e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002970:	4a27      	ldr	r2, [pc, #156]	; (8002a10 <HAL_GPIO_Init+0x334>)
 8002972:	69bb      	ldr	r3, [r7, #24]
 8002974:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002976:	4b26      	ldr	r3, [pc, #152]	; (8002a10 <HAL_GPIO_Init+0x334>)
 8002978:	689b      	ldr	r3, [r3, #8]
 800297a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800297c:	693b      	ldr	r3, [r7, #16]
 800297e:	43db      	mvns	r3, r3
 8002980:	69ba      	ldr	r2, [r7, #24]
 8002982:	4013      	ands	r3, r2
 8002984:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002986:	683b      	ldr	r3, [r7, #0]
 8002988:	685b      	ldr	r3, [r3, #4]
 800298a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800298e:	2b00      	cmp	r3, #0
 8002990:	d003      	beq.n	800299a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002992:	69ba      	ldr	r2, [r7, #24]
 8002994:	693b      	ldr	r3, [r7, #16]
 8002996:	4313      	orrs	r3, r2
 8002998:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800299a:	4a1d      	ldr	r2, [pc, #116]	; (8002a10 <HAL_GPIO_Init+0x334>)
 800299c:	69bb      	ldr	r3, [r7, #24]
 800299e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80029a0:	4b1b      	ldr	r3, [pc, #108]	; (8002a10 <HAL_GPIO_Init+0x334>)
 80029a2:	68db      	ldr	r3, [r3, #12]
 80029a4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80029a6:	693b      	ldr	r3, [r7, #16]
 80029a8:	43db      	mvns	r3, r3
 80029aa:	69ba      	ldr	r2, [r7, #24]
 80029ac:	4013      	ands	r3, r2
 80029ae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80029b0:	683b      	ldr	r3, [r7, #0]
 80029b2:	685b      	ldr	r3, [r3, #4]
 80029b4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d003      	beq.n	80029c4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80029bc:	69ba      	ldr	r2, [r7, #24]
 80029be:	693b      	ldr	r3, [r7, #16]
 80029c0:	4313      	orrs	r3, r2
 80029c2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80029c4:	4a12      	ldr	r2, [pc, #72]	; (8002a10 <HAL_GPIO_Init+0x334>)
 80029c6:	69bb      	ldr	r3, [r7, #24]
 80029c8:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80029ca:	69fb      	ldr	r3, [r7, #28]
 80029cc:	3301      	adds	r3, #1
 80029ce:	61fb      	str	r3, [r7, #28]
 80029d0:	69fb      	ldr	r3, [r7, #28]
 80029d2:	2b0f      	cmp	r3, #15
 80029d4:	f67f ae90 	bls.w	80026f8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80029d8:	bf00      	nop
 80029da:	bf00      	nop
 80029dc:	3724      	adds	r7, #36	; 0x24
 80029de:	46bd      	mov	sp, r7
 80029e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e4:	4770      	bx	lr
 80029e6:	bf00      	nop
 80029e8:	40023800 	.word	0x40023800
 80029ec:	40013800 	.word	0x40013800
 80029f0:	40020000 	.word	0x40020000
 80029f4:	40020400 	.word	0x40020400
 80029f8:	40020800 	.word	0x40020800
 80029fc:	40020c00 	.word	0x40020c00
 8002a00:	40021000 	.word	0x40021000
 8002a04:	40021400 	.word	0x40021400
 8002a08:	40021800 	.word	0x40021800
 8002a0c:	40021c00 	.word	0x40021c00
 8002a10:	40013c00 	.word	0x40013c00

08002a14 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002a14:	b480      	push	{r7}
 8002a16:	b083      	sub	sp, #12
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	6078      	str	r0, [r7, #4]
 8002a1c:	460b      	mov	r3, r1
 8002a1e:	807b      	strh	r3, [r7, #2]
 8002a20:	4613      	mov	r3, r2
 8002a22:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002a24:	787b      	ldrb	r3, [r7, #1]
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d003      	beq.n	8002a32 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002a2a:	887a      	ldrh	r2, [r7, #2]
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002a30:	e003      	b.n	8002a3a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002a32:	887b      	ldrh	r3, [r7, #2]
 8002a34:	041a      	lsls	r2, r3, #16
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	619a      	str	r2, [r3, #24]
}
 8002a3a:	bf00      	nop
 8002a3c:	370c      	adds	r7, #12
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a44:	4770      	bx	lr
	...

08002a48 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002a48:	b580      	push	{r7, lr}
 8002a4a:	b086      	sub	sp, #24
 8002a4c:	af00      	add	r7, sp, #0
 8002a4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d101      	bne.n	8002a5a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002a56:	2301      	movs	r3, #1
 8002a58:	e264      	b.n	8002f24 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	f003 0301 	and.w	r3, r3, #1
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d075      	beq.n	8002b52 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002a66:	4ba3      	ldr	r3, [pc, #652]	; (8002cf4 <HAL_RCC_OscConfig+0x2ac>)
 8002a68:	689b      	ldr	r3, [r3, #8]
 8002a6a:	f003 030c 	and.w	r3, r3, #12
 8002a6e:	2b04      	cmp	r3, #4
 8002a70:	d00c      	beq.n	8002a8c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002a72:	4ba0      	ldr	r3, [pc, #640]	; (8002cf4 <HAL_RCC_OscConfig+0x2ac>)
 8002a74:	689b      	ldr	r3, [r3, #8]
 8002a76:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002a7a:	2b08      	cmp	r3, #8
 8002a7c:	d112      	bne.n	8002aa4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002a7e:	4b9d      	ldr	r3, [pc, #628]	; (8002cf4 <HAL_RCC_OscConfig+0x2ac>)
 8002a80:	685b      	ldr	r3, [r3, #4]
 8002a82:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002a86:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002a8a:	d10b      	bne.n	8002aa4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a8c:	4b99      	ldr	r3, [pc, #612]	; (8002cf4 <HAL_RCC_OscConfig+0x2ac>)
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002a94:	2b00      	cmp	r3, #0
 8002a96:	d05b      	beq.n	8002b50 <HAL_RCC_OscConfig+0x108>
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	685b      	ldr	r3, [r3, #4]
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d157      	bne.n	8002b50 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002aa0:	2301      	movs	r3, #1
 8002aa2:	e23f      	b.n	8002f24 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	685b      	ldr	r3, [r3, #4]
 8002aa8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002aac:	d106      	bne.n	8002abc <HAL_RCC_OscConfig+0x74>
 8002aae:	4b91      	ldr	r3, [pc, #580]	; (8002cf4 <HAL_RCC_OscConfig+0x2ac>)
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	4a90      	ldr	r2, [pc, #576]	; (8002cf4 <HAL_RCC_OscConfig+0x2ac>)
 8002ab4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002ab8:	6013      	str	r3, [r2, #0]
 8002aba:	e01d      	b.n	8002af8 <HAL_RCC_OscConfig+0xb0>
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	685b      	ldr	r3, [r3, #4]
 8002ac0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002ac4:	d10c      	bne.n	8002ae0 <HAL_RCC_OscConfig+0x98>
 8002ac6:	4b8b      	ldr	r3, [pc, #556]	; (8002cf4 <HAL_RCC_OscConfig+0x2ac>)
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	4a8a      	ldr	r2, [pc, #552]	; (8002cf4 <HAL_RCC_OscConfig+0x2ac>)
 8002acc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002ad0:	6013      	str	r3, [r2, #0]
 8002ad2:	4b88      	ldr	r3, [pc, #544]	; (8002cf4 <HAL_RCC_OscConfig+0x2ac>)
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	4a87      	ldr	r2, [pc, #540]	; (8002cf4 <HAL_RCC_OscConfig+0x2ac>)
 8002ad8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002adc:	6013      	str	r3, [r2, #0]
 8002ade:	e00b      	b.n	8002af8 <HAL_RCC_OscConfig+0xb0>
 8002ae0:	4b84      	ldr	r3, [pc, #528]	; (8002cf4 <HAL_RCC_OscConfig+0x2ac>)
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	4a83      	ldr	r2, [pc, #524]	; (8002cf4 <HAL_RCC_OscConfig+0x2ac>)
 8002ae6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002aea:	6013      	str	r3, [r2, #0]
 8002aec:	4b81      	ldr	r3, [pc, #516]	; (8002cf4 <HAL_RCC_OscConfig+0x2ac>)
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	4a80      	ldr	r2, [pc, #512]	; (8002cf4 <HAL_RCC_OscConfig+0x2ac>)
 8002af2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002af6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	685b      	ldr	r3, [r3, #4]
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d013      	beq.n	8002b28 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b00:	f7ff fcaa 	bl	8002458 <HAL_GetTick>
 8002b04:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b06:	e008      	b.n	8002b1a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002b08:	f7ff fca6 	bl	8002458 <HAL_GetTick>
 8002b0c:	4602      	mov	r2, r0
 8002b0e:	693b      	ldr	r3, [r7, #16]
 8002b10:	1ad3      	subs	r3, r2, r3
 8002b12:	2b64      	cmp	r3, #100	; 0x64
 8002b14:	d901      	bls.n	8002b1a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002b16:	2303      	movs	r3, #3
 8002b18:	e204      	b.n	8002f24 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b1a:	4b76      	ldr	r3, [pc, #472]	; (8002cf4 <HAL_RCC_OscConfig+0x2ac>)
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d0f0      	beq.n	8002b08 <HAL_RCC_OscConfig+0xc0>
 8002b26:	e014      	b.n	8002b52 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b28:	f7ff fc96 	bl	8002458 <HAL_GetTick>
 8002b2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b2e:	e008      	b.n	8002b42 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002b30:	f7ff fc92 	bl	8002458 <HAL_GetTick>
 8002b34:	4602      	mov	r2, r0
 8002b36:	693b      	ldr	r3, [r7, #16]
 8002b38:	1ad3      	subs	r3, r2, r3
 8002b3a:	2b64      	cmp	r3, #100	; 0x64
 8002b3c:	d901      	bls.n	8002b42 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002b3e:	2303      	movs	r3, #3
 8002b40:	e1f0      	b.n	8002f24 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b42:	4b6c      	ldr	r3, [pc, #432]	; (8002cf4 <HAL_RCC_OscConfig+0x2ac>)
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d1f0      	bne.n	8002b30 <HAL_RCC_OscConfig+0xe8>
 8002b4e:	e000      	b.n	8002b52 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b50:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	f003 0302 	and.w	r3, r3, #2
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d063      	beq.n	8002c26 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002b5e:	4b65      	ldr	r3, [pc, #404]	; (8002cf4 <HAL_RCC_OscConfig+0x2ac>)
 8002b60:	689b      	ldr	r3, [r3, #8]
 8002b62:	f003 030c 	and.w	r3, r3, #12
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d00b      	beq.n	8002b82 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002b6a:	4b62      	ldr	r3, [pc, #392]	; (8002cf4 <HAL_RCC_OscConfig+0x2ac>)
 8002b6c:	689b      	ldr	r3, [r3, #8]
 8002b6e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002b72:	2b08      	cmp	r3, #8
 8002b74:	d11c      	bne.n	8002bb0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002b76:	4b5f      	ldr	r3, [pc, #380]	; (8002cf4 <HAL_RCC_OscConfig+0x2ac>)
 8002b78:	685b      	ldr	r3, [r3, #4]
 8002b7a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d116      	bne.n	8002bb0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002b82:	4b5c      	ldr	r3, [pc, #368]	; (8002cf4 <HAL_RCC_OscConfig+0x2ac>)
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	f003 0302 	and.w	r3, r3, #2
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d005      	beq.n	8002b9a <HAL_RCC_OscConfig+0x152>
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	68db      	ldr	r3, [r3, #12]
 8002b92:	2b01      	cmp	r3, #1
 8002b94:	d001      	beq.n	8002b9a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002b96:	2301      	movs	r3, #1
 8002b98:	e1c4      	b.n	8002f24 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b9a:	4b56      	ldr	r3, [pc, #344]	; (8002cf4 <HAL_RCC_OscConfig+0x2ac>)
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	691b      	ldr	r3, [r3, #16]
 8002ba6:	00db      	lsls	r3, r3, #3
 8002ba8:	4952      	ldr	r1, [pc, #328]	; (8002cf4 <HAL_RCC_OscConfig+0x2ac>)
 8002baa:	4313      	orrs	r3, r2
 8002bac:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002bae:	e03a      	b.n	8002c26 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	68db      	ldr	r3, [r3, #12]
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d020      	beq.n	8002bfa <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002bb8:	4b4f      	ldr	r3, [pc, #316]	; (8002cf8 <HAL_RCC_OscConfig+0x2b0>)
 8002bba:	2201      	movs	r2, #1
 8002bbc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bbe:	f7ff fc4b 	bl	8002458 <HAL_GetTick>
 8002bc2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002bc4:	e008      	b.n	8002bd8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002bc6:	f7ff fc47 	bl	8002458 <HAL_GetTick>
 8002bca:	4602      	mov	r2, r0
 8002bcc:	693b      	ldr	r3, [r7, #16]
 8002bce:	1ad3      	subs	r3, r2, r3
 8002bd0:	2b02      	cmp	r3, #2
 8002bd2:	d901      	bls.n	8002bd8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002bd4:	2303      	movs	r3, #3
 8002bd6:	e1a5      	b.n	8002f24 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002bd8:	4b46      	ldr	r3, [pc, #280]	; (8002cf4 <HAL_RCC_OscConfig+0x2ac>)
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	f003 0302 	and.w	r3, r3, #2
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d0f0      	beq.n	8002bc6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002be4:	4b43      	ldr	r3, [pc, #268]	; (8002cf4 <HAL_RCC_OscConfig+0x2ac>)
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	691b      	ldr	r3, [r3, #16]
 8002bf0:	00db      	lsls	r3, r3, #3
 8002bf2:	4940      	ldr	r1, [pc, #256]	; (8002cf4 <HAL_RCC_OscConfig+0x2ac>)
 8002bf4:	4313      	orrs	r3, r2
 8002bf6:	600b      	str	r3, [r1, #0]
 8002bf8:	e015      	b.n	8002c26 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002bfa:	4b3f      	ldr	r3, [pc, #252]	; (8002cf8 <HAL_RCC_OscConfig+0x2b0>)
 8002bfc:	2200      	movs	r2, #0
 8002bfe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c00:	f7ff fc2a 	bl	8002458 <HAL_GetTick>
 8002c04:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c06:	e008      	b.n	8002c1a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002c08:	f7ff fc26 	bl	8002458 <HAL_GetTick>
 8002c0c:	4602      	mov	r2, r0
 8002c0e:	693b      	ldr	r3, [r7, #16]
 8002c10:	1ad3      	subs	r3, r2, r3
 8002c12:	2b02      	cmp	r3, #2
 8002c14:	d901      	bls.n	8002c1a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002c16:	2303      	movs	r3, #3
 8002c18:	e184      	b.n	8002f24 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c1a:	4b36      	ldr	r3, [pc, #216]	; (8002cf4 <HAL_RCC_OscConfig+0x2ac>)
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	f003 0302 	and.w	r3, r3, #2
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d1f0      	bne.n	8002c08 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	f003 0308 	and.w	r3, r3, #8
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d030      	beq.n	8002c94 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	695b      	ldr	r3, [r3, #20]
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d016      	beq.n	8002c68 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002c3a:	4b30      	ldr	r3, [pc, #192]	; (8002cfc <HAL_RCC_OscConfig+0x2b4>)
 8002c3c:	2201      	movs	r2, #1
 8002c3e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002c40:	f7ff fc0a 	bl	8002458 <HAL_GetTick>
 8002c44:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c46:	e008      	b.n	8002c5a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002c48:	f7ff fc06 	bl	8002458 <HAL_GetTick>
 8002c4c:	4602      	mov	r2, r0
 8002c4e:	693b      	ldr	r3, [r7, #16]
 8002c50:	1ad3      	subs	r3, r2, r3
 8002c52:	2b02      	cmp	r3, #2
 8002c54:	d901      	bls.n	8002c5a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002c56:	2303      	movs	r3, #3
 8002c58:	e164      	b.n	8002f24 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002c5a:	4b26      	ldr	r3, [pc, #152]	; (8002cf4 <HAL_RCC_OscConfig+0x2ac>)
 8002c5c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002c5e:	f003 0302 	and.w	r3, r3, #2
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d0f0      	beq.n	8002c48 <HAL_RCC_OscConfig+0x200>
 8002c66:	e015      	b.n	8002c94 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002c68:	4b24      	ldr	r3, [pc, #144]	; (8002cfc <HAL_RCC_OscConfig+0x2b4>)
 8002c6a:	2200      	movs	r2, #0
 8002c6c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c6e:	f7ff fbf3 	bl	8002458 <HAL_GetTick>
 8002c72:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c74:	e008      	b.n	8002c88 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002c76:	f7ff fbef 	bl	8002458 <HAL_GetTick>
 8002c7a:	4602      	mov	r2, r0
 8002c7c:	693b      	ldr	r3, [r7, #16]
 8002c7e:	1ad3      	subs	r3, r2, r3
 8002c80:	2b02      	cmp	r3, #2
 8002c82:	d901      	bls.n	8002c88 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002c84:	2303      	movs	r3, #3
 8002c86:	e14d      	b.n	8002f24 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002c88:	4b1a      	ldr	r3, [pc, #104]	; (8002cf4 <HAL_RCC_OscConfig+0x2ac>)
 8002c8a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002c8c:	f003 0302 	and.w	r3, r3, #2
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d1f0      	bne.n	8002c76 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	f003 0304 	and.w	r3, r3, #4
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	f000 80a0 	beq.w	8002de2 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002ca2:	2300      	movs	r3, #0
 8002ca4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002ca6:	4b13      	ldr	r3, [pc, #76]	; (8002cf4 <HAL_RCC_OscConfig+0x2ac>)
 8002ca8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002caa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d10f      	bne.n	8002cd2 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002cb2:	2300      	movs	r3, #0
 8002cb4:	60bb      	str	r3, [r7, #8]
 8002cb6:	4b0f      	ldr	r3, [pc, #60]	; (8002cf4 <HAL_RCC_OscConfig+0x2ac>)
 8002cb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cba:	4a0e      	ldr	r2, [pc, #56]	; (8002cf4 <HAL_RCC_OscConfig+0x2ac>)
 8002cbc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002cc0:	6413      	str	r3, [r2, #64]	; 0x40
 8002cc2:	4b0c      	ldr	r3, [pc, #48]	; (8002cf4 <HAL_RCC_OscConfig+0x2ac>)
 8002cc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cc6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002cca:	60bb      	str	r3, [r7, #8]
 8002ccc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002cce:	2301      	movs	r3, #1
 8002cd0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002cd2:	4b0b      	ldr	r3, [pc, #44]	; (8002d00 <HAL_RCC_OscConfig+0x2b8>)
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d121      	bne.n	8002d22 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002cde:	4b08      	ldr	r3, [pc, #32]	; (8002d00 <HAL_RCC_OscConfig+0x2b8>)
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	4a07      	ldr	r2, [pc, #28]	; (8002d00 <HAL_RCC_OscConfig+0x2b8>)
 8002ce4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ce8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002cea:	f7ff fbb5 	bl	8002458 <HAL_GetTick>
 8002cee:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002cf0:	e011      	b.n	8002d16 <HAL_RCC_OscConfig+0x2ce>
 8002cf2:	bf00      	nop
 8002cf4:	40023800 	.word	0x40023800
 8002cf8:	42470000 	.word	0x42470000
 8002cfc:	42470e80 	.word	0x42470e80
 8002d00:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d04:	f7ff fba8 	bl	8002458 <HAL_GetTick>
 8002d08:	4602      	mov	r2, r0
 8002d0a:	693b      	ldr	r3, [r7, #16]
 8002d0c:	1ad3      	subs	r3, r2, r3
 8002d0e:	2b02      	cmp	r3, #2
 8002d10:	d901      	bls.n	8002d16 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8002d12:	2303      	movs	r3, #3
 8002d14:	e106      	b.n	8002f24 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d16:	4b85      	ldr	r3, [pc, #532]	; (8002f2c <HAL_RCC_OscConfig+0x4e4>)
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d0f0      	beq.n	8002d04 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	689b      	ldr	r3, [r3, #8]
 8002d26:	2b01      	cmp	r3, #1
 8002d28:	d106      	bne.n	8002d38 <HAL_RCC_OscConfig+0x2f0>
 8002d2a:	4b81      	ldr	r3, [pc, #516]	; (8002f30 <HAL_RCC_OscConfig+0x4e8>)
 8002d2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d2e:	4a80      	ldr	r2, [pc, #512]	; (8002f30 <HAL_RCC_OscConfig+0x4e8>)
 8002d30:	f043 0301 	orr.w	r3, r3, #1
 8002d34:	6713      	str	r3, [r2, #112]	; 0x70
 8002d36:	e01c      	b.n	8002d72 <HAL_RCC_OscConfig+0x32a>
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	689b      	ldr	r3, [r3, #8]
 8002d3c:	2b05      	cmp	r3, #5
 8002d3e:	d10c      	bne.n	8002d5a <HAL_RCC_OscConfig+0x312>
 8002d40:	4b7b      	ldr	r3, [pc, #492]	; (8002f30 <HAL_RCC_OscConfig+0x4e8>)
 8002d42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d44:	4a7a      	ldr	r2, [pc, #488]	; (8002f30 <HAL_RCC_OscConfig+0x4e8>)
 8002d46:	f043 0304 	orr.w	r3, r3, #4
 8002d4a:	6713      	str	r3, [r2, #112]	; 0x70
 8002d4c:	4b78      	ldr	r3, [pc, #480]	; (8002f30 <HAL_RCC_OscConfig+0x4e8>)
 8002d4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d50:	4a77      	ldr	r2, [pc, #476]	; (8002f30 <HAL_RCC_OscConfig+0x4e8>)
 8002d52:	f043 0301 	orr.w	r3, r3, #1
 8002d56:	6713      	str	r3, [r2, #112]	; 0x70
 8002d58:	e00b      	b.n	8002d72 <HAL_RCC_OscConfig+0x32a>
 8002d5a:	4b75      	ldr	r3, [pc, #468]	; (8002f30 <HAL_RCC_OscConfig+0x4e8>)
 8002d5c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d5e:	4a74      	ldr	r2, [pc, #464]	; (8002f30 <HAL_RCC_OscConfig+0x4e8>)
 8002d60:	f023 0301 	bic.w	r3, r3, #1
 8002d64:	6713      	str	r3, [r2, #112]	; 0x70
 8002d66:	4b72      	ldr	r3, [pc, #456]	; (8002f30 <HAL_RCC_OscConfig+0x4e8>)
 8002d68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d6a:	4a71      	ldr	r2, [pc, #452]	; (8002f30 <HAL_RCC_OscConfig+0x4e8>)
 8002d6c:	f023 0304 	bic.w	r3, r3, #4
 8002d70:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	689b      	ldr	r3, [r3, #8]
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d015      	beq.n	8002da6 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d7a:	f7ff fb6d 	bl	8002458 <HAL_GetTick>
 8002d7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d80:	e00a      	b.n	8002d98 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002d82:	f7ff fb69 	bl	8002458 <HAL_GetTick>
 8002d86:	4602      	mov	r2, r0
 8002d88:	693b      	ldr	r3, [r7, #16]
 8002d8a:	1ad3      	subs	r3, r2, r3
 8002d8c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d90:	4293      	cmp	r3, r2
 8002d92:	d901      	bls.n	8002d98 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8002d94:	2303      	movs	r3, #3
 8002d96:	e0c5      	b.n	8002f24 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d98:	4b65      	ldr	r3, [pc, #404]	; (8002f30 <HAL_RCC_OscConfig+0x4e8>)
 8002d9a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002d9c:	f003 0302 	and.w	r3, r3, #2
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d0ee      	beq.n	8002d82 <HAL_RCC_OscConfig+0x33a>
 8002da4:	e014      	b.n	8002dd0 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002da6:	f7ff fb57 	bl	8002458 <HAL_GetTick>
 8002daa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002dac:	e00a      	b.n	8002dc4 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002dae:	f7ff fb53 	bl	8002458 <HAL_GetTick>
 8002db2:	4602      	mov	r2, r0
 8002db4:	693b      	ldr	r3, [r7, #16]
 8002db6:	1ad3      	subs	r3, r2, r3
 8002db8:	f241 3288 	movw	r2, #5000	; 0x1388
 8002dbc:	4293      	cmp	r3, r2
 8002dbe:	d901      	bls.n	8002dc4 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8002dc0:	2303      	movs	r3, #3
 8002dc2:	e0af      	b.n	8002f24 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002dc4:	4b5a      	ldr	r3, [pc, #360]	; (8002f30 <HAL_RCC_OscConfig+0x4e8>)
 8002dc6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002dc8:	f003 0302 	and.w	r3, r3, #2
 8002dcc:	2b00      	cmp	r3, #0
 8002dce:	d1ee      	bne.n	8002dae <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002dd0:	7dfb      	ldrb	r3, [r7, #23]
 8002dd2:	2b01      	cmp	r3, #1
 8002dd4:	d105      	bne.n	8002de2 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002dd6:	4b56      	ldr	r3, [pc, #344]	; (8002f30 <HAL_RCC_OscConfig+0x4e8>)
 8002dd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002dda:	4a55      	ldr	r2, [pc, #340]	; (8002f30 <HAL_RCC_OscConfig+0x4e8>)
 8002ddc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002de0:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	699b      	ldr	r3, [r3, #24]
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	f000 809b 	beq.w	8002f22 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002dec:	4b50      	ldr	r3, [pc, #320]	; (8002f30 <HAL_RCC_OscConfig+0x4e8>)
 8002dee:	689b      	ldr	r3, [r3, #8]
 8002df0:	f003 030c 	and.w	r3, r3, #12
 8002df4:	2b08      	cmp	r3, #8
 8002df6:	d05c      	beq.n	8002eb2 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	699b      	ldr	r3, [r3, #24]
 8002dfc:	2b02      	cmp	r3, #2
 8002dfe:	d141      	bne.n	8002e84 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e00:	4b4c      	ldr	r3, [pc, #304]	; (8002f34 <HAL_RCC_OscConfig+0x4ec>)
 8002e02:	2200      	movs	r2, #0
 8002e04:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e06:	f7ff fb27 	bl	8002458 <HAL_GetTick>
 8002e0a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e0c:	e008      	b.n	8002e20 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002e0e:	f7ff fb23 	bl	8002458 <HAL_GetTick>
 8002e12:	4602      	mov	r2, r0
 8002e14:	693b      	ldr	r3, [r7, #16]
 8002e16:	1ad3      	subs	r3, r2, r3
 8002e18:	2b02      	cmp	r3, #2
 8002e1a:	d901      	bls.n	8002e20 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8002e1c:	2303      	movs	r3, #3
 8002e1e:	e081      	b.n	8002f24 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e20:	4b43      	ldr	r3, [pc, #268]	; (8002f30 <HAL_RCC_OscConfig+0x4e8>)
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d1f0      	bne.n	8002e0e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	69da      	ldr	r2, [r3, #28]
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	6a1b      	ldr	r3, [r3, #32]
 8002e34:	431a      	orrs	r2, r3
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e3a:	019b      	lsls	r3, r3, #6
 8002e3c:	431a      	orrs	r2, r3
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e42:	085b      	lsrs	r3, r3, #1
 8002e44:	3b01      	subs	r3, #1
 8002e46:	041b      	lsls	r3, r3, #16
 8002e48:	431a      	orrs	r2, r3
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e4e:	061b      	lsls	r3, r3, #24
 8002e50:	4937      	ldr	r1, [pc, #220]	; (8002f30 <HAL_RCC_OscConfig+0x4e8>)
 8002e52:	4313      	orrs	r3, r2
 8002e54:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002e56:	4b37      	ldr	r3, [pc, #220]	; (8002f34 <HAL_RCC_OscConfig+0x4ec>)
 8002e58:	2201      	movs	r2, #1
 8002e5a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e5c:	f7ff fafc 	bl	8002458 <HAL_GetTick>
 8002e60:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e62:	e008      	b.n	8002e76 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002e64:	f7ff faf8 	bl	8002458 <HAL_GetTick>
 8002e68:	4602      	mov	r2, r0
 8002e6a:	693b      	ldr	r3, [r7, #16]
 8002e6c:	1ad3      	subs	r3, r2, r3
 8002e6e:	2b02      	cmp	r3, #2
 8002e70:	d901      	bls.n	8002e76 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8002e72:	2303      	movs	r3, #3
 8002e74:	e056      	b.n	8002f24 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002e76:	4b2e      	ldr	r3, [pc, #184]	; (8002f30 <HAL_RCC_OscConfig+0x4e8>)
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d0f0      	beq.n	8002e64 <HAL_RCC_OscConfig+0x41c>
 8002e82:	e04e      	b.n	8002f22 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e84:	4b2b      	ldr	r3, [pc, #172]	; (8002f34 <HAL_RCC_OscConfig+0x4ec>)
 8002e86:	2200      	movs	r2, #0
 8002e88:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e8a:	f7ff fae5 	bl	8002458 <HAL_GetTick>
 8002e8e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e90:	e008      	b.n	8002ea4 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002e92:	f7ff fae1 	bl	8002458 <HAL_GetTick>
 8002e96:	4602      	mov	r2, r0
 8002e98:	693b      	ldr	r3, [r7, #16]
 8002e9a:	1ad3      	subs	r3, r2, r3
 8002e9c:	2b02      	cmp	r3, #2
 8002e9e:	d901      	bls.n	8002ea4 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8002ea0:	2303      	movs	r3, #3
 8002ea2:	e03f      	b.n	8002f24 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002ea4:	4b22      	ldr	r3, [pc, #136]	; (8002f30 <HAL_RCC_OscConfig+0x4e8>)
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d1f0      	bne.n	8002e92 <HAL_RCC_OscConfig+0x44a>
 8002eb0:	e037      	b.n	8002f22 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	699b      	ldr	r3, [r3, #24]
 8002eb6:	2b01      	cmp	r3, #1
 8002eb8:	d101      	bne.n	8002ebe <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8002eba:	2301      	movs	r3, #1
 8002ebc:	e032      	b.n	8002f24 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002ebe:	4b1c      	ldr	r3, [pc, #112]	; (8002f30 <HAL_RCC_OscConfig+0x4e8>)
 8002ec0:	685b      	ldr	r3, [r3, #4]
 8002ec2:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	699b      	ldr	r3, [r3, #24]
 8002ec8:	2b01      	cmp	r3, #1
 8002eca:	d028      	beq.n	8002f1e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002ed6:	429a      	cmp	r2, r3
 8002ed8:	d121      	bne.n	8002f1e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002eda:	68fb      	ldr	r3, [r7, #12]
 8002edc:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ee4:	429a      	cmp	r2, r3
 8002ee6:	d11a      	bne.n	8002f1e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002ee8:	68fa      	ldr	r2, [r7, #12]
 8002eea:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8002eee:	4013      	ands	r3, r2
 8002ef0:	687a      	ldr	r2, [r7, #4]
 8002ef2:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002ef4:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002ef6:	4293      	cmp	r3, r2
 8002ef8:	d111      	bne.n	8002f1e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f04:	085b      	lsrs	r3, r3, #1
 8002f06:	3b01      	subs	r3, #1
 8002f08:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002f0a:	429a      	cmp	r2, r3
 8002f0c:	d107      	bne.n	8002f1e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f18:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002f1a:	429a      	cmp	r2, r3
 8002f1c:	d001      	beq.n	8002f22 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8002f1e:	2301      	movs	r3, #1
 8002f20:	e000      	b.n	8002f24 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8002f22:	2300      	movs	r3, #0
}
 8002f24:	4618      	mov	r0, r3
 8002f26:	3718      	adds	r7, #24
 8002f28:	46bd      	mov	sp, r7
 8002f2a:	bd80      	pop	{r7, pc}
 8002f2c:	40007000 	.word	0x40007000
 8002f30:	40023800 	.word	0x40023800
 8002f34:	42470060 	.word	0x42470060

08002f38 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002f38:	b580      	push	{r7, lr}
 8002f3a:	b084      	sub	sp, #16
 8002f3c:	af00      	add	r7, sp, #0
 8002f3e:	6078      	str	r0, [r7, #4]
 8002f40:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	2b00      	cmp	r3, #0
 8002f46:	d101      	bne.n	8002f4c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002f48:	2301      	movs	r3, #1
 8002f4a:	e0cc      	b.n	80030e6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002f4c:	4b68      	ldr	r3, [pc, #416]	; (80030f0 <HAL_RCC_ClockConfig+0x1b8>)
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	f003 0307 	and.w	r3, r3, #7
 8002f54:	683a      	ldr	r2, [r7, #0]
 8002f56:	429a      	cmp	r2, r3
 8002f58:	d90c      	bls.n	8002f74 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f5a:	4b65      	ldr	r3, [pc, #404]	; (80030f0 <HAL_RCC_ClockConfig+0x1b8>)
 8002f5c:	683a      	ldr	r2, [r7, #0]
 8002f5e:	b2d2      	uxtb	r2, r2
 8002f60:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f62:	4b63      	ldr	r3, [pc, #396]	; (80030f0 <HAL_RCC_ClockConfig+0x1b8>)
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	f003 0307 	and.w	r3, r3, #7
 8002f6a:	683a      	ldr	r2, [r7, #0]
 8002f6c:	429a      	cmp	r2, r3
 8002f6e:	d001      	beq.n	8002f74 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002f70:	2301      	movs	r3, #1
 8002f72:	e0b8      	b.n	80030e6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f003 0302 	and.w	r3, r3, #2
 8002f7c:	2b00      	cmp	r3, #0
 8002f7e:	d020      	beq.n	8002fc2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	f003 0304 	and.w	r3, r3, #4
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d005      	beq.n	8002f98 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002f8c:	4b59      	ldr	r3, [pc, #356]	; (80030f4 <HAL_RCC_ClockConfig+0x1bc>)
 8002f8e:	689b      	ldr	r3, [r3, #8]
 8002f90:	4a58      	ldr	r2, [pc, #352]	; (80030f4 <HAL_RCC_ClockConfig+0x1bc>)
 8002f92:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8002f96:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	681b      	ldr	r3, [r3, #0]
 8002f9c:	f003 0308 	and.w	r3, r3, #8
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d005      	beq.n	8002fb0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002fa4:	4b53      	ldr	r3, [pc, #332]	; (80030f4 <HAL_RCC_ClockConfig+0x1bc>)
 8002fa6:	689b      	ldr	r3, [r3, #8]
 8002fa8:	4a52      	ldr	r2, [pc, #328]	; (80030f4 <HAL_RCC_ClockConfig+0x1bc>)
 8002faa:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002fae:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002fb0:	4b50      	ldr	r3, [pc, #320]	; (80030f4 <HAL_RCC_ClockConfig+0x1bc>)
 8002fb2:	689b      	ldr	r3, [r3, #8]
 8002fb4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	689b      	ldr	r3, [r3, #8]
 8002fbc:	494d      	ldr	r1, [pc, #308]	; (80030f4 <HAL_RCC_ClockConfig+0x1bc>)
 8002fbe:	4313      	orrs	r3, r2
 8002fc0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f003 0301 	and.w	r3, r3, #1
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d044      	beq.n	8003058 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	685b      	ldr	r3, [r3, #4]
 8002fd2:	2b01      	cmp	r3, #1
 8002fd4:	d107      	bne.n	8002fe6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002fd6:	4b47      	ldr	r3, [pc, #284]	; (80030f4 <HAL_RCC_ClockConfig+0x1bc>)
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d119      	bne.n	8003016 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002fe2:	2301      	movs	r3, #1
 8002fe4:	e07f      	b.n	80030e6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	685b      	ldr	r3, [r3, #4]
 8002fea:	2b02      	cmp	r3, #2
 8002fec:	d003      	beq.n	8002ff6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002ff2:	2b03      	cmp	r3, #3
 8002ff4:	d107      	bne.n	8003006 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ff6:	4b3f      	ldr	r3, [pc, #252]	; (80030f4 <HAL_RCC_ClockConfig+0x1bc>)
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002ffe:	2b00      	cmp	r3, #0
 8003000:	d109      	bne.n	8003016 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003002:	2301      	movs	r3, #1
 8003004:	e06f      	b.n	80030e6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003006:	4b3b      	ldr	r3, [pc, #236]	; (80030f4 <HAL_RCC_ClockConfig+0x1bc>)
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	f003 0302 	and.w	r3, r3, #2
 800300e:	2b00      	cmp	r3, #0
 8003010:	d101      	bne.n	8003016 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003012:	2301      	movs	r3, #1
 8003014:	e067      	b.n	80030e6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003016:	4b37      	ldr	r3, [pc, #220]	; (80030f4 <HAL_RCC_ClockConfig+0x1bc>)
 8003018:	689b      	ldr	r3, [r3, #8]
 800301a:	f023 0203 	bic.w	r2, r3, #3
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	685b      	ldr	r3, [r3, #4]
 8003022:	4934      	ldr	r1, [pc, #208]	; (80030f4 <HAL_RCC_ClockConfig+0x1bc>)
 8003024:	4313      	orrs	r3, r2
 8003026:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003028:	f7ff fa16 	bl	8002458 <HAL_GetTick>
 800302c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800302e:	e00a      	b.n	8003046 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003030:	f7ff fa12 	bl	8002458 <HAL_GetTick>
 8003034:	4602      	mov	r2, r0
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	1ad3      	subs	r3, r2, r3
 800303a:	f241 3288 	movw	r2, #5000	; 0x1388
 800303e:	4293      	cmp	r3, r2
 8003040:	d901      	bls.n	8003046 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003042:	2303      	movs	r3, #3
 8003044:	e04f      	b.n	80030e6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003046:	4b2b      	ldr	r3, [pc, #172]	; (80030f4 <HAL_RCC_ClockConfig+0x1bc>)
 8003048:	689b      	ldr	r3, [r3, #8]
 800304a:	f003 020c 	and.w	r2, r3, #12
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	685b      	ldr	r3, [r3, #4]
 8003052:	009b      	lsls	r3, r3, #2
 8003054:	429a      	cmp	r2, r3
 8003056:	d1eb      	bne.n	8003030 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003058:	4b25      	ldr	r3, [pc, #148]	; (80030f0 <HAL_RCC_ClockConfig+0x1b8>)
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f003 0307 	and.w	r3, r3, #7
 8003060:	683a      	ldr	r2, [r7, #0]
 8003062:	429a      	cmp	r2, r3
 8003064:	d20c      	bcs.n	8003080 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003066:	4b22      	ldr	r3, [pc, #136]	; (80030f0 <HAL_RCC_ClockConfig+0x1b8>)
 8003068:	683a      	ldr	r2, [r7, #0]
 800306a:	b2d2      	uxtb	r2, r2
 800306c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800306e:	4b20      	ldr	r3, [pc, #128]	; (80030f0 <HAL_RCC_ClockConfig+0x1b8>)
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	f003 0307 	and.w	r3, r3, #7
 8003076:	683a      	ldr	r2, [r7, #0]
 8003078:	429a      	cmp	r2, r3
 800307a:	d001      	beq.n	8003080 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800307c:	2301      	movs	r3, #1
 800307e:	e032      	b.n	80030e6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	f003 0304 	and.w	r3, r3, #4
 8003088:	2b00      	cmp	r3, #0
 800308a:	d008      	beq.n	800309e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800308c:	4b19      	ldr	r3, [pc, #100]	; (80030f4 <HAL_RCC_ClockConfig+0x1bc>)
 800308e:	689b      	ldr	r3, [r3, #8]
 8003090:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	68db      	ldr	r3, [r3, #12]
 8003098:	4916      	ldr	r1, [pc, #88]	; (80030f4 <HAL_RCC_ClockConfig+0x1bc>)
 800309a:	4313      	orrs	r3, r2
 800309c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	f003 0308 	and.w	r3, r3, #8
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d009      	beq.n	80030be <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80030aa:	4b12      	ldr	r3, [pc, #72]	; (80030f4 <HAL_RCC_ClockConfig+0x1bc>)
 80030ac:	689b      	ldr	r3, [r3, #8]
 80030ae:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	691b      	ldr	r3, [r3, #16]
 80030b6:	00db      	lsls	r3, r3, #3
 80030b8:	490e      	ldr	r1, [pc, #56]	; (80030f4 <HAL_RCC_ClockConfig+0x1bc>)
 80030ba:	4313      	orrs	r3, r2
 80030bc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80030be:	f000 f821 	bl	8003104 <HAL_RCC_GetSysClockFreq>
 80030c2:	4602      	mov	r2, r0
 80030c4:	4b0b      	ldr	r3, [pc, #44]	; (80030f4 <HAL_RCC_ClockConfig+0x1bc>)
 80030c6:	689b      	ldr	r3, [r3, #8]
 80030c8:	091b      	lsrs	r3, r3, #4
 80030ca:	f003 030f 	and.w	r3, r3, #15
 80030ce:	490a      	ldr	r1, [pc, #40]	; (80030f8 <HAL_RCC_ClockConfig+0x1c0>)
 80030d0:	5ccb      	ldrb	r3, [r1, r3]
 80030d2:	fa22 f303 	lsr.w	r3, r2, r3
 80030d6:	4a09      	ldr	r2, [pc, #36]	; (80030fc <HAL_RCC_ClockConfig+0x1c4>)
 80030d8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80030da:	4b09      	ldr	r3, [pc, #36]	; (8003100 <HAL_RCC_ClockConfig+0x1c8>)
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	4618      	mov	r0, r3
 80030e0:	f7ff f976 	bl	80023d0 <HAL_InitTick>

  return HAL_OK;
 80030e4:	2300      	movs	r3, #0
}
 80030e6:	4618      	mov	r0, r3
 80030e8:	3710      	adds	r7, #16
 80030ea:	46bd      	mov	sp, r7
 80030ec:	bd80      	pop	{r7, pc}
 80030ee:	bf00      	nop
 80030f0:	40023c00 	.word	0x40023c00
 80030f4:	40023800 	.word	0x40023800
 80030f8:	08008994 	.word	0x08008994
 80030fc:	20000008 	.word	0x20000008
 8003100:	2000000c 	.word	0x2000000c

08003104 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003104:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003108:	b084      	sub	sp, #16
 800310a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800310c:	2300      	movs	r3, #0
 800310e:	607b      	str	r3, [r7, #4]
 8003110:	2300      	movs	r3, #0
 8003112:	60fb      	str	r3, [r7, #12]
 8003114:	2300      	movs	r3, #0
 8003116:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8003118:	2300      	movs	r3, #0
 800311a:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800311c:	4b67      	ldr	r3, [pc, #412]	; (80032bc <HAL_RCC_GetSysClockFreq+0x1b8>)
 800311e:	689b      	ldr	r3, [r3, #8]
 8003120:	f003 030c 	and.w	r3, r3, #12
 8003124:	2b08      	cmp	r3, #8
 8003126:	d00d      	beq.n	8003144 <HAL_RCC_GetSysClockFreq+0x40>
 8003128:	2b08      	cmp	r3, #8
 800312a:	f200 80bd 	bhi.w	80032a8 <HAL_RCC_GetSysClockFreq+0x1a4>
 800312e:	2b00      	cmp	r3, #0
 8003130:	d002      	beq.n	8003138 <HAL_RCC_GetSysClockFreq+0x34>
 8003132:	2b04      	cmp	r3, #4
 8003134:	d003      	beq.n	800313e <HAL_RCC_GetSysClockFreq+0x3a>
 8003136:	e0b7      	b.n	80032a8 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003138:	4b61      	ldr	r3, [pc, #388]	; (80032c0 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800313a:	60bb      	str	r3, [r7, #8]
       break;
 800313c:	e0b7      	b.n	80032ae <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800313e:	4b61      	ldr	r3, [pc, #388]	; (80032c4 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8003140:	60bb      	str	r3, [r7, #8]
      break;
 8003142:	e0b4      	b.n	80032ae <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003144:	4b5d      	ldr	r3, [pc, #372]	; (80032bc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003146:	685b      	ldr	r3, [r3, #4]
 8003148:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800314c:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800314e:	4b5b      	ldr	r3, [pc, #364]	; (80032bc <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003150:	685b      	ldr	r3, [r3, #4]
 8003152:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003156:	2b00      	cmp	r3, #0
 8003158:	d04d      	beq.n	80031f6 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800315a:	4b58      	ldr	r3, [pc, #352]	; (80032bc <HAL_RCC_GetSysClockFreq+0x1b8>)
 800315c:	685b      	ldr	r3, [r3, #4]
 800315e:	099b      	lsrs	r3, r3, #6
 8003160:	461a      	mov	r2, r3
 8003162:	f04f 0300 	mov.w	r3, #0
 8003166:	f240 10ff 	movw	r0, #511	; 0x1ff
 800316a:	f04f 0100 	mov.w	r1, #0
 800316e:	ea02 0800 	and.w	r8, r2, r0
 8003172:	ea03 0901 	and.w	r9, r3, r1
 8003176:	4640      	mov	r0, r8
 8003178:	4649      	mov	r1, r9
 800317a:	f04f 0200 	mov.w	r2, #0
 800317e:	f04f 0300 	mov.w	r3, #0
 8003182:	014b      	lsls	r3, r1, #5
 8003184:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003188:	0142      	lsls	r2, r0, #5
 800318a:	4610      	mov	r0, r2
 800318c:	4619      	mov	r1, r3
 800318e:	ebb0 0008 	subs.w	r0, r0, r8
 8003192:	eb61 0109 	sbc.w	r1, r1, r9
 8003196:	f04f 0200 	mov.w	r2, #0
 800319a:	f04f 0300 	mov.w	r3, #0
 800319e:	018b      	lsls	r3, r1, #6
 80031a0:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80031a4:	0182      	lsls	r2, r0, #6
 80031a6:	1a12      	subs	r2, r2, r0
 80031a8:	eb63 0301 	sbc.w	r3, r3, r1
 80031ac:	f04f 0000 	mov.w	r0, #0
 80031b0:	f04f 0100 	mov.w	r1, #0
 80031b4:	00d9      	lsls	r1, r3, #3
 80031b6:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80031ba:	00d0      	lsls	r0, r2, #3
 80031bc:	4602      	mov	r2, r0
 80031be:	460b      	mov	r3, r1
 80031c0:	eb12 0208 	adds.w	r2, r2, r8
 80031c4:	eb43 0309 	adc.w	r3, r3, r9
 80031c8:	f04f 0000 	mov.w	r0, #0
 80031cc:	f04f 0100 	mov.w	r1, #0
 80031d0:	0259      	lsls	r1, r3, #9
 80031d2:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 80031d6:	0250      	lsls	r0, r2, #9
 80031d8:	4602      	mov	r2, r0
 80031da:	460b      	mov	r3, r1
 80031dc:	4610      	mov	r0, r2
 80031de:	4619      	mov	r1, r3
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	461a      	mov	r2, r3
 80031e4:	f04f 0300 	mov.w	r3, #0
 80031e8:	f7fd f84a 	bl	8000280 <__aeabi_uldivmod>
 80031ec:	4602      	mov	r2, r0
 80031ee:	460b      	mov	r3, r1
 80031f0:	4613      	mov	r3, r2
 80031f2:	60fb      	str	r3, [r7, #12]
 80031f4:	e04a      	b.n	800328c <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80031f6:	4b31      	ldr	r3, [pc, #196]	; (80032bc <HAL_RCC_GetSysClockFreq+0x1b8>)
 80031f8:	685b      	ldr	r3, [r3, #4]
 80031fa:	099b      	lsrs	r3, r3, #6
 80031fc:	461a      	mov	r2, r3
 80031fe:	f04f 0300 	mov.w	r3, #0
 8003202:	f240 10ff 	movw	r0, #511	; 0x1ff
 8003206:	f04f 0100 	mov.w	r1, #0
 800320a:	ea02 0400 	and.w	r4, r2, r0
 800320e:	ea03 0501 	and.w	r5, r3, r1
 8003212:	4620      	mov	r0, r4
 8003214:	4629      	mov	r1, r5
 8003216:	f04f 0200 	mov.w	r2, #0
 800321a:	f04f 0300 	mov.w	r3, #0
 800321e:	014b      	lsls	r3, r1, #5
 8003220:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003224:	0142      	lsls	r2, r0, #5
 8003226:	4610      	mov	r0, r2
 8003228:	4619      	mov	r1, r3
 800322a:	1b00      	subs	r0, r0, r4
 800322c:	eb61 0105 	sbc.w	r1, r1, r5
 8003230:	f04f 0200 	mov.w	r2, #0
 8003234:	f04f 0300 	mov.w	r3, #0
 8003238:	018b      	lsls	r3, r1, #6
 800323a:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800323e:	0182      	lsls	r2, r0, #6
 8003240:	1a12      	subs	r2, r2, r0
 8003242:	eb63 0301 	sbc.w	r3, r3, r1
 8003246:	f04f 0000 	mov.w	r0, #0
 800324a:	f04f 0100 	mov.w	r1, #0
 800324e:	00d9      	lsls	r1, r3, #3
 8003250:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003254:	00d0      	lsls	r0, r2, #3
 8003256:	4602      	mov	r2, r0
 8003258:	460b      	mov	r3, r1
 800325a:	1912      	adds	r2, r2, r4
 800325c:	eb45 0303 	adc.w	r3, r5, r3
 8003260:	f04f 0000 	mov.w	r0, #0
 8003264:	f04f 0100 	mov.w	r1, #0
 8003268:	0299      	lsls	r1, r3, #10
 800326a:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800326e:	0290      	lsls	r0, r2, #10
 8003270:	4602      	mov	r2, r0
 8003272:	460b      	mov	r3, r1
 8003274:	4610      	mov	r0, r2
 8003276:	4619      	mov	r1, r3
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	461a      	mov	r2, r3
 800327c:	f04f 0300 	mov.w	r3, #0
 8003280:	f7fc fffe 	bl	8000280 <__aeabi_uldivmod>
 8003284:	4602      	mov	r2, r0
 8003286:	460b      	mov	r3, r1
 8003288:	4613      	mov	r3, r2
 800328a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800328c:	4b0b      	ldr	r3, [pc, #44]	; (80032bc <HAL_RCC_GetSysClockFreq+0x1b8>)
 800328e:	685b      	ldr	r3, [r3, #4]
 8003290:	0c1b      	lsrs	r3, r3, #16
 8003292:	f003 0303 	and.w	r3, r3, #3
 8003296:	3301      	adds	r3, #1
 8003298:	005b      	lsls	r3, r3, #1
 800329a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800329c:	68fa      	ldr	r2, [r7, #12]
 800329e:	683b      	ldr	r3, [r7, #0]
 80032a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80032a4:	60bb      	str	r3, [r7, #8]
      break;
 80032a6:	e002      	b.n	80032ae <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80032a8:	4b05      	ldr	r3, [pc, #20]	; (80032c0 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80032aa:	60bb      	str	r3, [r7, #8]
      break;
 80032ac:	bf00      	nop
    }
  }
  return sysclockfreq;
 80032ae:	68bb      	ldr	r3, [r7, #8]
}
 80032b0:	4618      	mov	r0, r3
 80032b2:	3710      	adds	r7, #16
 80032b4:	46bd      	mov	sp, r7
 80032b6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80032ba:	bf00      	nop
 80032bc:	40023800 	.word	0x40023800
 80032c0:	00f42400 	.word	0x00f42400
 80032c4:	007a1200 	.word	0x007a1200

080032c8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80032c8:	b580      	push	{r7, lr}
 80032ca:	b082      	sub	sp, #8
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	2b00      	cmp	r3, #0
 80032d4:	d101      	bne.n	80032da <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80032d6:	2301      	movs	r3, #1
 80032d8:	e07b      	b.n	80033d2 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032de:	2b00      	cmp	r3, #0
 80032e0:	d108      	bne.n	80032f4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	685b      	ldr	r3, [r3, #4]
 80032e6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80032ea:	d009      	beq.n	8003300 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	2200      	movs	r2, #0
 80032f0:	61da      	str	r2, [r3, #28]
 80032f2:	e005      	b.n	8003300 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	2200      	movs	r2, #0
 80032f8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	2200      	movs	r2, #0
 80032fe:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	2200      	movs	r2, #0
 8003304:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800330c:	b2db      	uxtb	r3, r3
 800330e:	2b00      	cmp	r3, #0
 8003310:	d106      	bne.n	8003320 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	2200      	movs	r2, #0
 8003316:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800331a:	6878      	ldr	r0, [r7, #4]
 800331c:	f7fe fda8 	bl	8001e70 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	2202      	movs	r2, #2
 8003324:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	681a      	ldr	r2, [r3, #0]
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003336:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	685b      	ldr	r3, [r3, #4]
 800333c:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	689b      	ldr	r3, [r3, #8]
 8003344:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003348:	431a      	orrs	r2, r3
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	68db      	ldr	r3, [r3, #12]
 800334e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003352:	431a      	orrs	r2, r3
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	691b      	ldr	r3, [r3, #16]
 8003358:	f003 0302 	and.w	r3, r3, #2
 800335c:	431a      	orrs	r2, r3
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	695b      	ldr	r3, [r3, #20]
 8003362:	f003 0301 	and.w	r3, r3, #1
 8003366:	431a      	orrs	r2, r3
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	699b      	ldr	r3, [r3, #24]
 800336c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003370:	431a      	orrs	r2, r3
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	69db      	ldr	r3, [r3, #28]
 8003376:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800337a:	431a      	orrs	r2, r3
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	6a1b      	ldr	r3, [r3, #32]
 8003380:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003384:	ea42 0103 	orr.w	r1, r2, r3
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800338c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	430a      	orrs	r2, r1
 8003396:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	699b      	ldr	r3, [r3, #24]
 800339c:	0c1b      	lsrs	r3, r3, #16
 800339e:	f003 0104 	and.w	r1, r3, #4
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033a6:	f003 0210 	and.w	r2, r3, #16
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	430a      	orrs	r2, r1
 80033b0:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	69da      	ldr	r2, [r3, #28]
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80033c0:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	2200      	movs	r2, #0
 80033c6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	2201      	movs	r2, #1
 80033cc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80033d0:	2300      	movs	r3, #0
}
 80033d2:	4618      	mov	r0, r3
 80033d4:	3708      	adds	r7, #8
 80033d6:	46bd      	mov	sp, r7
 80033d8:	bd80      	pop	{r7, pc}

080033da <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80033da:	b580      	push	{r7, lr}
 80033dc:	b088      	sub	sp, #32
 80033de:	af00      	add	r7, sp, #0
 80033e0:	60f8      	str	r0, [r7, #12]
 80033e2:	60b9      	str	r1, [r7, #8]
 80033e4:	603b      	str	r3, [r7, #0]
 80033e6:	4613      	mov	r3, r2
 80033e8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80033ea:	2300      	movs	r3, #0
 80033ec:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80033f4:	2b01      	cmp	r3, #1
 80033f6:	d101      	bne.n	80033fc <HAL_SPI_Transmit+0x22>
 80033f8:	2302      	movs	r3, #2
 80033fa:	e126      	b.n	800364a <HAL_SPI_Transmit+0x270>
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	2201      	movs	r2, #1
 8003400:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003404:	f7ff f828 	bl	8002458 <HAL_GetTick>
 8003408:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800340a:	88fb      	ldrh	r3, [r7, #6]
 800340c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800340e:	68fb      	ldr	r3, [r7, #12]
 8003410:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003414:	b2db      	uxtb	r3, r3
 8003416:	2b01      	cmp	r3, #1
 8003418:	d002      	beq.n	8003420 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800341a:	2302      	movs	r3, #2
 800341c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800341e:	e10b      	b.n	8003638 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8003420:	68bb      	ldr	r3, [r7, #8]
 8003422:	2b00      	cmp	r3, #0
 8003424:	d002      	beq.n	800342c <HAL_SPI_Transmit+0x52>
 8003426:	88fb      	ldrh	r3, [r7, #6]
 8003428:	2b00      	cmp	r3, #0
 800342a:	d102      	bne.n	8003432 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800342c:	2301      	movs	r3, #1
 800342e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003430:	e102      	b.n	8003638 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	2203      	movs	r2, #3
 8003436:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	2200      	movs	r2, #0
 800343e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	68ba      	ldr	r2, [r7, #8]
 8003444:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	88fa      	ldrh	r2, [r7, #6]
 800344a:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800344c:	68fb      	ldr	r3, [r7, #12]
 800344e:	88fa      	ldrh	r2, [r7, #6]
 8003450:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	2200      	movs	r2, #0
 8003456:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	2200      	movs	r2, #0
 800345c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	2200      	movs	r2, #0
 8003462:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	2200      	movs	r2, #0
 8003468:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	2200      	movs	r2, #0
 800346e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	689b      	ldr	r3, [r3, #8]
 8003474:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003478:	d10f      	bne.n	800349a <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	681a      	ldr	r2, [r3, #0]
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003488:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	681a      	ldr	r2, [r3, #0]
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003498:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80034a4:	2b40      	cmp	r3, #64	; 0x40
 80034a6:	d007      	beq.n	80034b8 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	681a      	ldr	r2, [r3, #0]
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80034b6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80034b8:	68fb      	ldr	r3, [r7, #12]
 80034ba:	68db      	ldr	r3, [r3, #12]
 80034bc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80034c0:	d14b      	bne.n	800355a <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	685b      	ldr	r3, [r3, #4]
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d002      	beq.n	80034d0 <HAL_SPI_Transmit+0xf6>
 80034ca:	8afb      	ldrh	r3, [r7, #22]
 80034cc:	2b01      	cmp	r3, #1
 80034ce:	d13e      	bne.n	800354e <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80034d0:	68fb      	ldr	r3, [r7, #12]
 80034d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034d4:	881a      	ldrh	r2, [r3, #0]
 80034d6:	68fb      	ldr	r3, [r7, #12]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034e0:	1c9a      	adds	r2, r3, #2
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80034e6:	68fb      	ldr	r3, [r7, #12]
 80034e8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80034ea:	b29b      	uxth	r3, r3
 80034ec:	3b01      	subs	r3, #1
 80034ee:	b29a      	uxth	r2, r3
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80034f4:	e02b      	b.n	800354e <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	689b      	ldr	r3, [r3, #8]
 80034fc:	f003 0302 	and.w	r3, r3, #2
 8003500:	2b02      	cmp	r3, #2
 8003502:	d112      	bne.n	800352a <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003508:	881a      	ldrh	r2, [r3, #0]
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003514:	1c9a      	adds	r2, r3, #2
 8003516:	68fb      	ldr	r3, [r7, #12]
 8003518:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800351e:	b29b      	uxth	r3, r3
 8003520:	3b01      	subs	r3, #1
 8003522:	b29a      	uxth	r2, r3
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	86da      	strh	r2, [r3, #54]	; 0x36
 8003528:	e011      	b.n	800354e <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800352a:	f7fe ff95 	bl	8002458 <HAL_GetTick>
 800352e:	4602      	mov	r2, r0
 8003530:	69bb      	ldr	r3, [r7, #24]
 8003532:	1ad3      	subs	r3, r2, r3
 8003534:	683a      	ldr	r2, [r7, #0]
 8003536:	429a      	cmp	r2, r3
 8003538:	d803      	bhi.n	8003542 <HAL_SPI_Transmit+0x168>
 800353a:	683b      	ldr	r3, [r7, #0]
 800353c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003540:	d102      	bne.n	8003548 <HAL_SPI_Transmit+0x16e>
 8003542:	683b      	ldr	r3, [r7, #0]
 8003544:	2b00      	cmp	r3, #0
 8003546:	d102      	bne.n	800354e <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8003548:	2303      	movs	r3, #3
 800354a:	77fb      	strb	r3, [r7, #31]
          goto error;
 800354c:	e074      	b.n	8003638 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003552:	b29b      	uxth	r3, r3
 8003554:	2b00      	cmp	r3, #0
 8003556:	d1ce      	bne.n	80034f6 <HAL_SPI_Transmit+0x11c>
 8003558:	e04c      	b.n	80035f4 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	685b      	ldr	r3, [r3, #4]
 800355e:	2b00      	cmp	r3, #0
 8003560:	d002      	beq.n	8003568 <HAL_SPI_Transmit+0x18e>
 8003562:	8afb      	ldrh	r3, [r7, #22]
 8003564:	2b01      	cmp	r3, #1
 8003566:	d140      	bne.n	80035ea <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	330c      	adds	r3, #12
 8003572:	7812      	ldrb	r2, [r2, #0]
 8003574:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800357a:	1c5a      	adds	r2, r3, #1
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003584:	b29b      	uxth	r3, r3
 8003586:	3b01      	subs	r3, #1
 8003588:	b29a      	uxth	r2, r3
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800358e:	e02c      	b.n	80035ea <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	689b      	ldr	r3, [r3, #8]
 8003596:	f003 0302 	and.w	r3, r3, #2
 800359a:	2b02      	cmp	r3, #2
 800359c:	d113      	bne.n	80035c6 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	330c      	adds	r3, #12
 80035a8:	7812      	ldrb	r2, [r2, #0]
 80035aa:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80035ac:	68fb      	ldr	r3, [r7, #12]
 80035ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035b0:	1c5a      	adds	r2, r3, #1
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80035ba:	b29b      	uxth	r3, r3
 80035bc:	3b01      	subs	r3, #1
 80035be:	b29a      	uxth	r2, r3
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	86da      	strh	r2, [r3, #54]	; 0x36
 80035c4:	e011      	b.n	80035ea <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80035c6:	f7fe ff47 	bl	8002458 <HAL_GetTick>
 80035ca:	4602      	mov	r2, r0
 80035cc:	69bb      	ldr	r3, [r7, #24]
 80035ce:	1ad3      	subs	r3, r2, r3
 80035d0:	683a      	ldr	r2, [r7, #0]
 80035d2:	429a      	cmp	r2, r3
 80035d4:	d803      	bhi.n	80035de <HAL_SPI_Transmit+0x204>
 80035d6:	683b      	ldr	r3, [r7, #0]
 80035d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035dc:	d102      	bne.n	80035e4 <HAL_SPI_Transmit+0x20a>
 80035de:	683b      	ldr	r3, [r7, #0]
 80035e0:	2b00      	cmp	r3, #0
 80035e2:	d102      	bne.n	80035ea <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 80035e4:	2303      	movs	r3, #3
 80035e6:	77fb      	strb	r3, [r7, #31]
          goto error;
 80035e8:	e026      	b.n	8003638 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80035ee:	b29b      	uxth	r3, r3
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d1cd      	bne.n	8003590 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80035f4:	69ba      	ldr	r2, [r7, #24]
 80035f6:	6839      	ldr	r1, [r7, #0]
 80035f8:	68f8      	ldr	r0, [r7, #12]
 80035fa:	f000 fbcb 	bl	8003d94 <SPI_EndRxTxTransaction>
 80035fe:	4603      	mov	r3, r0
 8003600:	2b00      	cmp	r3, #0
 8003602:	d002      	beq.n	800360a <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	2220      	movs	r2, #32
 8003608:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	689b      	ldr	r3, [r3, #8]
 800360e:	2b00      	cmp	r3, #0
 8003610:	d10a      	bne.n	8003628 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003612:	2300      	movs	r3, #0
 8003614:	613b      	str	r3, [r7, #16]
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	68db      	ldr	r3, [r3, #12]
 800361c:	613b      	str	r3, [r7, #16]
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	689b      	ldr	r3, [r3, #8]
 8003624:	613b      	str	r3, [r7, #16]
 8003626:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003628:	68fb      	ldr	r3, [r7, #12]
 800362a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800362c:	2b00      	cmp	r3, #0
 800362e:	d002      	beq.n	8003636 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8003630:	2301      	movs	r3, #1
 8003632:	77fb      	strb	r3, [r7, #31]
 8003634:	e000      	b.n	8003638 <HAL_SPI_Transmit+0x25e>
  }

error:
 8003636:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	2201      	movs	r2, #1
 800363c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	2200      	movs	r2, #0
 8003644:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003648:	7ffb      	ldrb	r3, [r7, #31]
}
 800364a:	4618      	mov	r0, r3
 800364c:	3720      	adds	r7, #32
 800364e:	46bd      	mov	sp, r7
 8003650:	bd80      	pop	{r7, pc}

08003652 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003652:	b580      	push	{r7, lr}
 8003654:	b088      	sub	sp, #32
 8003656:	af02      	add	r7, sp, #8
 8003658:	60f8      	str	r0, [r7, #12]
 800365a:	60b9      	str	r1, [r7, #8]
 800365c:	603b      	str	r3, [r7, #0]
 800365e:	4613      	mov	r3, r2
 8003660:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8003662:	2300      	movs	r3, #0
 8003664:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	685b      	ldr	r3, [r3, #4]
 800366a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800366e:	d112      	bne.n	8003696 <HAL_SPI_Receive+0x44>
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	689b      	ldr	r3, [r3, #8]
 8003674:	2b00      	cmp	r3, #0
 8003676:	d10e      	bne.n	8003696 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	2204      	movs	r2, #4
 800367c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8003680:	88fa      	ldrh	r2, [r7, #6]
 8003682:	683b      	ldr	r3, [r7, #0]
 8003684:	9300      	str	r3, [sp, #0]
 8003686:	4613      	mov	r3, r2
 8003688:	68ba      	ldr	r2, [r7, #8]
 800368a:	68b9      	ldr	r1, [r7, #8]
 800368c:	68f8      	ldr	r0, [r7, #12]
 800368e:	f000 f8f1 	bl	8003874 <HAL_SPI_TransmitReceive>
 8003692:	4603      	mov	r3, r0
 8003694:	e0ea      	b.n	800386c <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800369c:	2b01      	cmp	r3, #1
 800369e:	d101      	bne.n	80036a4 <HAL_SPI_Receive+0x52>
 80036a0:	2302      	movs	r3, #2
 80036a2:	e0e3      	b.n	800386c <HAL_SPI_Receive+0x21a>
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	2201      	movs	r2, #1
 80036a8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80036ac:	f7fe fed4 	bl	8002458 <HAL_GetTick>
 80036b0:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80036b8:	b2db      	uxtb	r3, r3
 80036ba:	2b01      	cmp	r3, #1
 80036bc:	d002      	beq.n	80036c4 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 80036be:	2302      	movs	r3, #2
 80036c0:	75fb      	strb	r3, [r7, #23]
    goto error;
 80036c2:	e0ca      	b.n	800385a <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 80036c4:	68bb      	ldr	r3, [r7, #8]
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	d002      	beq.n	80036d0 <HAL_SPI_Receive+0x7e>
 80036ca:	88fb      	ldrh	r3, [r7, #6]
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d102      	bne.n	80036d6 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 80036d0:	2301      	movs	r3, #1
 80036d2:	75fb      	strb	r3, [r7, #23]
    goto error;
 80036d4:	e0c1      	b.n	800385a <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80036d6:	68fb      	ldr	r3, [r7, #12]
 80036d8:	2204      	movs	r2, #4
 80036da:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	2200      	movs	r2, #0
 80036e2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	68ba      	ldr	r2, [r7, #8]
 80036e8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	88fa      	ldrh	r2, [r7, #6]
 80036ee:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	88fa      	ldrh	r2, [r7, #6]
 80036f4:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	2200      	movs	r2, #0
 80036fa:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	2200      	movs	r2, #0
 8003700:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	2200      	movs	r2, #0
 8003706:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	2200      	movs	r2, #0
 800370c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800370e:	68fb      	ldr	r3, [r7, #12]
 8003710:	2200      	movs	r2, #0
 8003712:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	689b      	ldr	r3, [r3, #8]
 8003718:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800371c:	d10f      	bne.n	800373e <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	681a      	ldr	r2, [r3, #0]
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800372c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800372e:	68fb      	ldr	r3, [r7, #12]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	681a      	ldr	r2, [r3, #0]
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800373c:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800373e:	68fb      	ldr	r3, [r7, #12]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003748:	2b40      	cmp	r3, #64	; 0x40
 800374a:	d007      	beq.n	800375c <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	681a      	ldr	r2, [r3, #0]
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800375a:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	68db      	ldr	r3, [r3, #12]
 8003760:	2b00      	cmp	r3, #0
 8003762:	d162      	bne.n	800382a <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8003764:	e02e      	b.n	80037c4 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	689b      	ldr	r3, [r3, #8]
 800376c:	f003 0301 	and.w	r3, r3, #1
 8003770:	2b01      	cmp	r3, #1
 8003772:	d115      	bne.n	80037a0 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	f103 020c 	add.w	r2, r3, #12
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003780:	7812      	ldrb	r2, [r2, #0]
 8003782:	b2d2      	uxtb	r2, r2
 8003784:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800378a:	1c5a      	adds	r2, r3, #1
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003794:	b29b      	uxth	r3, r3
 8003796:	3b01      	subs	r3, #1
 8003798:	b29a      	uxth	r2, r3
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800379e:	e011      	b.n	80037c4 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80037a0:	f7fe fe5a 	bl	8002458 <HAL_GetTick>
 80037a4:	4602      	mov	r2, r0
 80037a6:	693b      	ldr	r3, [r7, #16]
 80037a8:	1ad3      	subs	r3, r2, r3
 80037aa:	683a      	ldr	r2, [r7, #0]
 80037ac:	429a      	cmp	r2, r3
 80037ae:	d803      	bhi.n	80037b8 <HAL_SPI_Receive+0x166>
 80037b0:	683b      	ldr	r3, [r7, #0]
 80037b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037b6:	d102      	bne.n	80037be <HAL_SPI_Receive+0x16c>
 80037b8:	683b      	ldr	r3, [r7, #0]
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d102      	bne.n	80037c4 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 80037be:	2303      	movs	r3, #3
 80037c0:	75fb      	strb	r3, [r7, #23]
          goto error;
 80037c2:	e04a      	b.n	800385a <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80037c8:	b29b      	uxth	r3, r3
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d1cb      	bne.n	8003766 <HAL_SPI_Receive+0x114>
 80037ce:	e031      	b.n	8003834 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	689b      	ldr	r3, [r3, #8]
 80037d6:	f003 0301 	and.w	r3, r3, #1
 80037da:	2b01      	cmp	r3, #1
 80037dc:	d113      	bne.n	8003806 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	68da      	ldr	r2, [r3, #12]
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037e8:	b292      	uxth	r2, r2
 80037ea:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80037f0:	1c9a      	adds	r2, r3, #2
 80037f2:	68fb      	ldr	r3, [r7, #12]
 80037f4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80037fa:	b29b      	uxth	r3, r3
 80037fc:	3b01      	subs	r3, #1
 80037fe:	b29a      	uxth	r2, r3
 8003800:	68fb      	ldr	r3, [r7, #12]
 8003802:	87da      	strh	r2, [r3, #62]	; 0x3e
 8003804:	e011      	b.n	800382a <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003806:	f7fe fe27 	bl	8002458 <HAL_GetTick>
 800380a:	4602      	mov	r2, r0
 800380c:	693b      	ldr	r3, [r7, #16]
 800380e:	1ad3      	subs	r3, r2, r3
 8003810:	683a      	ldr	r2, [r7, #0]
 8003812:	429a      	cmp	r2, r3
 8003814:	d803      	bhi.n	800381e <HAL_SPI_Receive+0x1cc>
 8003816:	683b      	ldr	r3, [r7, #0]
 8003818:	f1b3 3fff 	cmp.w	r3, #4294967295
 800381c:	d102      	bne.n	8003824 <HAL_SPI_Receive+0x1d2>
 800381e:	683b      	ldr	r3, [r7, #0]
 8003820:	2b00      	cmp	r3, #0
 8003822:	d102      	bne.n	800382a <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8003824:	2303      	movs	r3, #3
 8003826:	75fb      	strb	r3, [r7, #23]
          goto error;
 8003828:	e017      	b.n	800385a <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800382e:	b29b      	uxth	r3, r3
 8003830:	2b00      	cmp	r3, #0
 8003832:	d1cd      	bne.n	80037d0 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003834:	693a      	ldr	r2, [r7, #16]
 8003836:	6839      	ldr	r1, [r7, #0]
 8003838:	68f8      	ldr	r0, [r7, #12]
 800383a:	f000 fa45 	bl	8003cc8 <SPI_EndRxTransaction>
 800383e:	4603      	mov	r3, r0
 8003840:	2b00      	cmp	r3, #0
 8003842:	d002      	beq.n	800384a <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	2220      	movs	r2, #32
 8003848:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800384e:	2b00      	cmp	r3, #0
 8003850:	d002      	beq.n	8003858 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8003852:	2301      	movs	r3, #1
 8003854:	75fb      	strb	r3, [r7, #23]
 8003856:	e000      	b.n	800385a <HAL_SPI_Receive+0x208>
  }

error :
 8003858:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	2201      	movs	r2, #1
 800385e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	2200      	movs	r2, #0
 8003866:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800386a:	7dfb      	ldrb	r3, [r7, #23]
}
 800386c:	4618      	mov	r0, r3
 800386e:	3718      	adds	r7, #24
 8003870:	46bd      	mov	sp, r7
 8003872:	bd80      	pop	{r7, pc}

08003874 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8003874:	b580      	push	{r7, lr}
 8003876:	b08c      	sub	sp, #48	; 0x30
 8003878:	af00      	add	r7, sp, #0
 800387a:	60f8      	str	r0, [r7, #12]
 800387c:	60b9      	str	r1, [r7, #8]
 800387e:	607a      	str	r2, [r7, #4]
 8003880:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003882:	2301      	movs	r3, #1
 8003884:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8003886:	2300      	movs	r3, #0
 8003888:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003892:	2b01      	cmp	r3, #1
 8003894:	d101      	bne.n	800389a <HAL_SPI_TransmitReceive+0x26>
 8003896:	2302      	movs	r3, #2
 8003898:	e18a      	b.n	8003bb0 <HAL_SPI_TransmitReceive+0x33c>
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	2201      	movs	r2, #1
 800389e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80038a2:	f7fe fdd9 	bl	8002458 <HAL_GetTick>
 80038a6:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80038ae:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	685b      	ldr	r3, [r3, #4]
 80038b6:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80038b8:	887b      	ldrh	r3, [r7, #2]
 80038ba:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80038bc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80038c0:	2b01      	cmp	r3, #1
 80038c2:	d00f      	beq.n	80038e4 <HAL_SPI_TransmitReceive+0x70>
 80038c4:	69fb      	ldr	r3, [r7, #28]
 80038c6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80038ca:	d107      	bne.n	80038dc <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	689b      	ldr	r3, [r3, #8]
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d103      	bne.n	80038dc <HAL_SPI_TransmitReceive+0x68>
 80038d4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80038d8:	2b04      	cmp	r3, #4
 80038da:	d003      	beq.n	80038e4 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80038dc:	2302      	movs	r3, #2
 80038de:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80038e2:	e15b      	b.n	8003b9c <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80038e4:	68bb      	ldr	r3, [r7, #8]
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d005      	beq.n	80038f6 <HAL_SPI_TransmitReceive+0x82>
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d002      	beq.n	80038f6 <HAL_SPI_TransmitReceive+0x82>
 80038f0:	887b      	ldrh	r3, [r7, #2]
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	d103      	bne.n	80038fe <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80038f6:	2301      	movs	r3, #1
 80038f8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80038fc:	e14e      	b.n	8003b9c <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003904:	b2db      	uxtb	r3, r3
 8003906:	2b04      	cmp	r3, #4
 8003908:	d003      	beq.n	8003912 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	2205      	movs	r2, #5
 800390e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	2200      	movs	r2, #0
 8003916:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	687a      	ldr	r2, [r7, #4]
 800391c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	887a      	ldrh	r2, [r7, #2]
 8003922:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	887a      	ldrh	r2, [r7, #2]
 8003928:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	68ba      	ldr	r2, [r7, #8]
 800392e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	887a      	ldrh	r2, [r7, #2]
 8003934:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	887a      	ldrh	r2, [r7, #2]
 800393a:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	2200      	movs	r2, #0
 8003940:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	2200      	movs	r2, #0
 8003946:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003952:	2b40      	cmp	r3, #64	; 0x40
 8003954:	d007      	beq.n	8003966 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	681a      	ldr	r2, [r3, #0]
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003964:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	68db      	ldr	r3, [r3, #12]
 800396a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800396e:	d178      	bne.n	8003a62 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	685b      	ldr	r3, [r3, #4]
 8003974:	2b00      	cmp	r3, #0
 8003976:	d002      	beq.n	800397e <HAL_SPI_TransmitReceive+0x10a>
 8003978:	8b7b      	ldrh	r3, [r7, #26]
 800397a:	2b01      	cmp	r3, #1
 800397c:	d166      	bne.n	8003a4c <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003982:	881a      	ldrh	r2, [r3, #0]
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800398e:	1c9a      	adds	r2, r3, #2
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003994:	68fb      	ldr	r3, [r7, #12]
 8003996:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003998:	b29b      	uxth	r3, r3
 800399a:	3b01      	subs	r3, #1
 800399c:	b29a      	uxth	r2, r3
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80039a2:	e053      	b.n	8003a4c <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	689b      	ldr	r3, [r3, #8]
 80039aa:	f003 0302 	and.w	r3, r3, #2
 80039ae:	2b02      	cmp	r3, #2
 80039b0:	d11b      	bne.n	80039ea <HAL_SPI_TransmitReceive+0x176>
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80039b6:	b29b      	uxth	r3, r3
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d016      	beq.n	80039ea <HAL_SPI_TransmitReceive+0x176>
 80039bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80039be:	2b01      	cmp	r3, #1
 80039c0:	d113      	bne.n	80039ea <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039c6:	881a      	ldrh	r2, [r3, #0]
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039d2:	1c9a      	adds	r2, r3, #2
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80039dc:	b29b      	uxth	r3, r3
 80039de:	3b01      	subs	r3, #1
 80039e0:	b29a      	uxth	r2, r3
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80039e6:	2300      	movs	r3, #0
 80039e8:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	689b      	ldr	r3, [r3, #8]
 80039f0:	f003 0301 	and.w	r3, r3, #1
 80039f4:	2b01      	cmp	r3, #1
 80039f6:	d119      	bne.n	8003a2c <HAL_SPI_TransmitReceive+0x1b8>
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80039fc:	b29b      	uxth	r3, r3
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d014      	beq.n	8003a2c <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	68da      	ldr	r2, [r3, #12]
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a0c:	b292      	uxth	r2, r2
 8003a0e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a14:	1c9a      	adds	r2, r3, #2
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003a1e:	b29b      	uxth	r3, r3
 8003a20:	3b01      	subs	r3, #1
 8003a22:	b29a      	uxth	r2, r3
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003a28:	2301      	movs	r3, #1
 8003a2a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003a2c:	f7fe fd14 	bl	8002458 <HAL_GetTick>
 8003a30:	4602      	mov	r2, r0
 8003a32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a34:	1ad3      	subs	r3, r2, r3
 8003a36:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003a38:	429a      	cmp	r2, r3
 8003a3a:	d807      	bhi.n	8003a4c <HAL_SPI_TransmitReceive+0x1d8>
 8003a3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a42:	d003      	beq.n	8003a4c <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8003a44:	2303      	movs	r3, #3
 8003a46:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8003a4a:	e0a7      	b.n	8003b9c <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003a50:	b29b      	uxth	r3, r3
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d1a6      	bne.n	80039a4 <HAL_SPI_TransmitReceive+0x130>
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003a5a:	b29b      	uxth	r3, r3
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d1a1      	bne.n	80039a4 <HAL_SPI_TransmitReceive+0x130>
 8003a60:	e07c      	b.n	8003b5c <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	685b      	ldr	r3, [r3, #4]
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d002      	beq.n	8003a70 <HAL_SPI_TransmitReceive+0x1fc>
 8003a6a:	8b7b      	ldrh	r3, [r7, #26]
 8003a6c:	2b01      	cmp	r3, #1
 8003a6e:	d16b      	bne.n	8003b48 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	330c      	adds	r3, #12
 8003a7a:	7812      	ldrb	r2, [r2, #0]
 8003a7c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a82:	1c5a      	adds	r2, r3, #1
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003a8c:	b29b      	uxth	r3, r3
 8003a8e:	3b01      	subs	r3, #1
 8003a90:	b29a      	uxth	r2, r3
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003a96:	e057      	b.n	8003b48 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	689b      	ldr	r3, [r3, #8]
 8003a9e:	f003 0302 	and.w	r3, r3, #2
 8003aa2:	2b02      	cmp	r3, #2
 8003aa4:	d11c      	bne.n	8003ae0 <HAL_SPI_TransmitReceive+0x26c>
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003aaa:	b29b      	uxth	r3, r3
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d017      	beq.n	8003ae0 <HAL_SPI_TransmitReceive+0x26c>
 8003ab0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003ab2:	2b01      	cmp	r3, #1
 8003ab4:	d114      	bne.n	8003ae0 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	330c      	adds	r3, #12
 8003ac0:	7812      	ldrb	r2, [r2, #0]
 8003ac2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ac8:	1c5a      	adds	r2, r3, #1
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003ad2:	b29b      	uxth	r3, r3
 8003ad4:	3b01      	subs	r3, #1
 8003ad6:	b29a      	uxth	r2, r3
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003adc:	2300      	movs	r3, #0
 8003ade:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	689b      	ldr	r3, [r3, #8]
 8003ae6:	f003 0301 	and.w	r3, r3, #1
 8003aea:	2b01      	cmp	r3, #1
 8003aec:	d119      	bne.n	8003b22 <HAL_SPI_TransmitReceive+0x2ae>
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003af2:	b29b      	uxth	r3, r3
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d014      	beq.n	8003b22 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	68da      	ldr	r2, [r3, #12]
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b02:	b2d2      	uxtb	r2, r2
 8003b04:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b0a:	1c5a      	adds	r2, r3, #1
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003b14:	b29b      	uxth	r3, r3
 8003b16:	3b01      	subs	r3, #1
 8003b18:	b29a      	uxth	r2, r3
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003b1e:	2301      	movs	r3, #1
 8003b20:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003b22:	f7fe fc99 	bl	8002458 <HAL_GetTick>
 8003b26:	4602      	mov	r2, r0
 8003b28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b2a:	1ad3      	subs	r3, r2, r3
 8003b2c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003b2e:	429a      	cmp	r2, r3
 8003b30:	d803      	bhi.n	8003b3a <HAL_SPI_TransmitReceive+0x2c6>
 8003b32:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b38:	d102      	bne.n	8003b40 <HAL_SPI_TransmitReceive+0x2cc>
 8003b3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d103      	bne.n	8003b48 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8003b40:	2303      	movs	r3, #3
 8003b42:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8003b46:	e029      	b.n	8003b9c <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003b4c:	b29b      	uxth	r3, r3
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d1a2      	bne.n	8003a98 <HAL_SPI_TransmitReceive+0x224>
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003b56:	b29b      	uxth	r3, r3
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d19d      	bne.n	8003a98 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003b5c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003b5e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003b60:	68f8      	ldr	r0, [r7, #12]
 8003b62:	f000 f917 	bl	8003d94 <SPI_EndRxTxTransaction>
 8003b66:	4603      	mov	r3, r0
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d006      	beq.n	8003b7a <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8003b6c:	2301      	movs	r3, #1
 8003b6e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	2220      	movs	r2, #32
 8003b76:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8003b78:	e010      	b.n	8003b9c <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	689b      	ldr	r3, [r3, #8]
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d10b      	bne.n	8003b9a <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003b82:	2300      	movs	r3, #0
 8003b84:	617b      	str	r3, [r7, #20]
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	68db      	ldr	r3, [r3, #12]
 8003b8c:	617b      	str	r3, [r7, #20]
 8003b8e:	68fb      	ldr	r3, [r7, #12]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	689b      	ldr	r3, [r3, #8]
 8003b94:	617b      	str	r3, [r7, #20]
 8003b96:	697b      	ldr	r3, [r7, #20]
 8003b98:	e000      	b.n	8003b9c <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8003b9a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	2201      	movs	r2, #1
 8003ba0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	2200      	movs	r2, #0
 8003ba8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003bac:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8003bb0:	4618      	mov	r0, r3
 8003bb2:	3730      	adds	r7, #48	; 0x30
 8003bb4:	46bd      	mov	sp, r7
 8003bb6:	bd80      	pop	{r7, pc}

08003bb8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003bb8:	b580      	push	{r7, lr}
 8003bba:	b088      	sub	sp, #32
 8003bbc:	af00      	add	r7, sp, #0
 8003bbe:	60f8      	str	r0, [r7, #12]
 8003bc0:	60b9      	str	r1, [r7, #8]
 8003bc2:	603b      	str	r3, [r7, #0]
 8003bc4:	4613      	mov	r3, r2
 8003bc6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003bc8:	f7fe fc46 	bl	8002458 <HAL_GetTick>
 8003bcc:	4602      	mov	r2, r0
 8003bce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003bd0:	1a9b      	subs	r3, r3, r2
 8003bd2:	683a      	ldr	r2, [r7, #0]
 8003bd4:	4413      	add	r3, r2
 8003bd6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003bd8:	f7fe fc3e 	bl	8002458 <HAL_GetTick>
 8003bdc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003bde:	4b39      	ldr	r3, [pc, #228]	; (8003cc4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	015b      	lsls	r3, r3, #5
 8003be4:	0d1b      	lsrs	r3, r3, #20
 8003be6:	69fa      	ldr	r2, [r7, #28]
 8003be8:	fb02 f303 	mul.w	r3, r2, r3
 8003bec:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003bee:	e054      	b.n	8003c9a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003bf0:	683b      	ldr	r3, [r7, #0]
 8003bf2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003bf6:	d050      	beq.n	8003c9a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003bf8:	f7fe fc2e 	bl	8002458 <HAL_GetTick>
 8003bfc:	4602      	mov	r2, r0
 8003bfe:	69bb      	ldr	r3, [r7, #24]
 8003c00:	1ad3      	subs	r3, r2, r3
 8003c02:	69fa      	ldr	r2, [r7, #28]
 8003c04:	429a      	cmp	r2, r3
 8003c06:	d902      	bls.n	8003c0e <SPI_WaitFlagStateUntilTimeout+0x56>
 8003c08:	69fb      	ldr	r3, [r7, #28]
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d13d      	bne.n	8003c8a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	685a      	ldr	r2, [r3, #4]
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003c1c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003c1e:	68fb      	ldr	r3, [r7, #12]
 8003c20:	685b      	ldr	r3, [r3, #4]
 8003c22:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003c26:	d111      	bne.n	8003c4c <SPI_WaitFlagStateUntilTimeout+0x94>
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	689b      	ldr	r3, [r3, #8]
 8003c2c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003c30:	d004      	beq.n	8003c3c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	689b      	ldr	r3, [r3, #8]
 8003c36:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003c3a:	d107      	bne.n	8003c4c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	681a      	ldr	r2, [r3, #0]
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003c4a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c50:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003c54:	d10f      	bne.n	8003c76 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	681a      	ldr	r2, [r3, #0]
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	681b      	ldr	r3, [r3, #0]
 8003c60:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003c64:	601a      	str	r2, [r3, #0]
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	681a      	ldr	r2, [r3, #0]
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003c74:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	2201      	movs	r2, #1
 8003c7a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	2200      	movs	r2, #0
 8003c82:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8003c86:	2303      	movs	r3, #3
 8003c88:	e017      	b.n	8003cba <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8003c8a:	697b      	ldr	r3, [r7, #20]
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d101      	bne.n	8003c94 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003c90:	2300      	movs	r3, #0
 8003c92:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003c94:	697b      	ldr	r3, [r7, #20]
 8003c96:	3b01      	subs	r3, #1
 8003c98:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	689a      	ldr	r2, [r3, #8]
 8003ca0:	68bb      	ldr	r3, [r7, #8]
 8003ca2:	4013      	ands	r3, r2
 8003ca4:	68ba      	ldr	r2, [r7, #8]
 8003ca6:	429a      	cmp	r2, r3
 8003ca8:	bf0c      	ite	eq
 8003caa:	2301      	moveq	r3, #1
 8003cac:	2300      	movne	r3, #0
 8003cae:	b2db      	uxtb	r3, r3
 8003cb0:	461a      	mov	r2, r3
 8003cb2:	79fb      	ldrb	r3, [r7, #7]
 8003cb4:	429a      	cmp	r2, r3
 8003cb6:	d19b      	bne.n	8003bf0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003cb8:	2300      	movs	r3, #0
}
 8003cba:	4618      	mov	r0, r3
 8003cbc:	3720      	adds	r7, #32
 8003cbe:	46bd      	mov	sp, r7
 8003cc0:	bd80      	pop	{r7, pc}
 8003cc2:	bf00      	nop
 8003cc4:	20000008 	.word	0x20000008

08003cc8 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8003cc8:	b580      	push	{r7, lr}
 8003cca:	b086      	sub	sp, #24
 8003ccc:	af02      	add	r7, sp, #8
 8003cce:	60f8      	str	r0, [r7, #12]
 8003cd0:	60b9      	str	r1, [r7, #8]
 8003cd2:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	685b      	ldr	r3, [r3, #4]
 8003cd8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003cdc:	d111      	bne.n	8003d02 <SPI_EndRxTransaction+0x3a>
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	689b      	ldr	r3, [r3, #8]
 8003ce2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003ce6:	d004      	beq.n	8003cf2 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	689b      	ldr	r3, [r3, #8]
 8003cec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003cf0:	d107      	bne.n	8003d02 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	681a      	ldr	r2, [r3, #0]
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003d00:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	685b      	ldr	r3, [r3, #4]
 8003d06:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003d0a:	d12a      	bne.n	8003d62 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	689b      	ldr	r3, [r3, #8]
 8003d10:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003d14:	d012      	beq.n	8003d3c <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	9300      	str	r3, [sp, #0]
 8003d1a:	68bb      	ldr	r3, [r7, #8]
 8003d1c:	2200      	movs	r2, #0
 8003d1e:	2180      	movs	r1, #128	; 0x80
 8003d20:	68f8      	ldr	r0, [r7, #12]
 8003d22:	f7ff ff49 	bl	8003bb8 <SPI_WaitFlagStateUntilTimeout>
 8003d26:	4603      	mov	r3, r0
 8003d28:	2b00      	cmp	r3, #0
 8003d2a:	d02d      	beq.n	8003d88 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d30:	f043 0220 	orr.w	r2, r3, #32
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8003d38:	2303      	movs	r3, #3
 8003d3a:	e026      	b.n	8003d8a <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	9300      	str	r3, [sp, #0]
 8003d40:	68bb      	ldr	r3, [r7, #8]
 8003d42:	2200      	movs	r2, #0
 8003d44:	2101      	movs	r1, #1
 8003d46:	68f8      	ldr	r0, [r7, #12]
 8003d48:	f7ff ff36 	bl	8003bb8 <SPI_WaitFlagStateUntilTimeout>
 8003d4c:	4603      	mov	r3, r0
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d01a      	beq.n	8003d88 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d56:	f043 0220 	orr.w	r2, r3, #32
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8003d5e:	2303      	movs	r3, #3
 8003d60:	e013      	b.n	8003d8a <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	9300      	str	r3, [sp, #0]
 8003d66:	68bb      	ldr	r3, [r7, #8]
 8003d68:	2200      	movs	r2, #0
 8003d6a:	2101      	movs	r1, #1
 8003d6c:	68f8      	ldr	r0, [r7, #12]
 8003d6e:	f7ff ff23 	bl	8003bb8 <SPI_WaitFlagStateUntilTimeout>
 8003d72:	4603      	mov	r3, r0
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d007      	beq.n	8003d88 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d7c:	f043 0220 	orr.w	r2, r3, #32
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8003d84:	2303      	movs	r3, #3
 8003d86:	e000      	b.n	8003d8a <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8003d88:	2300      	movs	r3, #0
}
 8003d8a:	4618      	mov	r0, r3
 8003d8c:	3710      	adds	r7, #16
 8003d8e:	46bd      	mov	sp, r7
 8003d90:	bd80      	pop	{r7, pc}
	...

08003d94 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003d94:	b580      	push	{r7, lr}
 8003d96:	b088      	sub	sp, #32
 8003d98:	af02      	add	r7, sp, #8
 8003d9a:	60f8      	str	r0, [r7, #12]
 8003d9c:	60b9      	str	r1, [r7, #8]
 8003d9e:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8003da0:	4b1b      	ldr	r3, [pc, #108]	; (8003e10 <SPI_EndRxTxTransaction+0x7c>)
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	4a1b      	ldr	r2, [pc, #108]	; (8003e14 <SPI_EndRxTxTransaction+0x80>)
 8003da6:	fba2 2303 	umull	r2, r3, r2, r3
 8003daa:	0d5b      	lsrs	r3, r3, #21
 8003dac:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003db0:	fb02 f303 	mul.w	r3, r2, r3
 8003db4:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	685b      	ldr	r3, [r3, #4]
 8003dba:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003dbe:	d112      	bne.n	8003de6 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	9300      	str	r3, [sp, #0]
 8003dc4:	68bb      	ldr	r3, [r7, #8]
 8003dc6:	2200      	movs	r2, #0
 8003dc8:	2180      	movs	r1, #128	; 0x80
 8003dca:	68f8      	ldr	r0, [r7, #12]
 8003dcc:	f7ff fef4 	bl	8003bb8 <SPI_WaitFlagStateUntilTimeout>
 8003dd0:	4603      	mov	r3, r0
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d016      	beq.n	8003e04 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003dda:	f043 0220 	orr.w	r2, r3, #32
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8003de2:	2303      	movs	r3, #3
 8003de4:	e00f      	b.n	8003e06 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8003de6:	697b      	ldr	r3, [r7, #20]
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d00a      	beq.n	8003e02 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8003dec:	697b      	ldr	r3, [r7, #20]
 8003dee:	3b01      	subs	r3, #1
 8003df0:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	689b      	ldr	r3, [r3, #8]
 8003df8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003dfc:	2b80      	cmp	r3, #128	; 0x80
 8003dfe:	d0f2      	beq.n	8003de6 <SPI_EndRxTxTransaction+0x52>
 8003e00:	e000      	b.n	8003e04 <SPI_EndRxTxTransaction+0x70>
        break;
 8003e02:	bf00      	nop
  }

  return HAL_OK;
 8003e04:	2300      	movs	r3, #0
}
 8003e06:	4618      	mov	r0, r3
 8003e08:	3718      	adds	r7, #24
 8003e0a:	46bd      	mov	sp, r7
 8003e0c:	bd80      	pop	{r7, pc}
 8003e0e:	bf00      	nop
 8003e10:	20000008 	.word	0x20000008
 8003e14:	165e9f81 	.word	0x165e9f81

08003e18 <HAL_SRAM_Init>:
  * @param  Timing Pointer to SRAM control timing structure 
  * @param  ExtTiming Pointer to SRAM extended mode timing structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)
{ 
 8003e18:	b580      	push	{r7, lr}
 8003e1a:	b084      	sub	sp, #16
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	60f8      	str	r0, [r7, #12]
 8003e20:	60b9      	str	r1, [r7, #8]
 8003e22:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if(hsram == NULL)
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d101      	bne.n	8003e2e <HAL_SRAM_Init+0x16>
  {
     return HAL_ERROR;
 8003e2a:	2301      	movs	r3, #1
 8003e2c:	e034      	b.n	8003e98 <HAL_SRAM_Init+0x80>
  }
  
  if(hsram->State == HAL_SRAM_STATE_RESET)
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8003e34:	b2db      	uxtb	r3, r3
 8003e36:	2b00      	cmp	r3, #0
 8003e38:	d106      	bne.n	8003e48 <HAL_SRAM_Init+0x30>
  {  
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	2200      	movs	r2, #0
 8003e3e:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8003e42:	68f8      	ldr	r0, [r7, #12]
 8003e44:	f7fc ff6c 	bl	8000d20 <HAL_SRAM_MspInit>
#endif
  }
  
  /* Initialize SRAM control Interface */
  FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	681a      	ldr	r2, [r3, #0]
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	3308      	adds	r3, #8
 8003e50:	4619      	mov	r1, r3
 8003e52:	4610      	mov	r0, r2
 8003e54:	f000 fca6 	bl	80047a4 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank); 
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	6818      	ldr	r0, [r3, #0]
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	689b      	ldr	r3, [r3, #8]
 8003e60:	461a      	mov	r2, r3
 8003e62:	68b9      	ldr	r1, [r7, #8]
 8003e64:	f000 fcf0 	bl	8004848 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,  hsram->Init.ExtendedMode);  
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	6858      	ldr	r0, [r3, #4]
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	689a      	ldr	r2, [r3, #8]
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e74:	6879      	ldr	r1, [r7, #4]
 8003e76:	f000 fd25 	bl	80048c4 <FSMC_NORSRAM_Extended_Timing_Init>
  
  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank); 
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	68fa      	ldr	r2, [r7, #12]
 8003e80:	6892      	ldr	r2, [r2, #8]
 8003e82:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	68fa      	ldr	r2, [r7, #12]
 8003e8c:	6892      	ldr	r2, [r2, #8]
 8003e8e:	f041 0101 	orr.w	r1, r1, #1
 8003e92:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  return HAL_OK;
 8003e96:	2300      	movs	r3, #0
}
 8003e98:	4618      	mov	r0, r3
 8003e9a:	3710      	adds	r7, #16
 8003e9c:	46bd      	mov	sp, r7
 8003e9e:	bd80      	pop	{r7, pc}

08003ea0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003ea0:	b580      	push	{r7, lr}
 8003ea2:	b082      	sub	sp, #8
 8003ea4:	af00      	add	r7, sp, #0
 8003ea6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d101      	bne.n	8003eb2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003eae:	2301      	movs	r3, #1
 8003eb0:	e041      	b.n	8003f36 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003eb8:	b2db      	uxtb	r3, r3
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d106      	bne.n	8003ecc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	2200      	movs	r2, #0
 8003ec2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003ec6:	6878      	ldr	r0, [r7, #4]
 8003ec8:	f7fe f9f2 	bl	80022b0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	2202      	movs	r2, #2
 8003ed0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	681a      	ldr	r2, [r3, #0]
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	3304      	adds	r3, #4
 8003edc:	4619      	mov	r1, r3
 8003ede:	4610      	mov	r0, r2
 8003ee0:	f000 fa96 	bl	8004410 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	2201      	movs	r2, #1
 8003ee8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	2201      	movs	r2, #1
 8003ef0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	2201      	movs	r2, #1
 8003ef8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	2201      	movs	r2, #1
 8003f00:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	2201      	movs	r2, #1
 8003f08:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	2201      	movs	r2, #1
 8003f10:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	2201      	movs	r2, #1
 8003f18:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	2201      	movs	r2, #1
 8003f20:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	2201      	movs	r2, #1
 8003f28:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	2201      	movs	r2, #1
 8003f30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003f34:	2300      	movs	r3, #0
}
 8003f36:	4618      	mov	r0, r3
 8003f38:	3708      	adds	r7, #8
 8003f3a:	46bd      	mov	sp, r7
 8003f3c:	bd80      	pop	{r7, pc}
	...

08003f40 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003f40:	b480      	push	{r7}
 8003f42:	b085      	sub	sp, #20
 8003f44:	af00      	add	r7, sp, #0
 8003f46:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f4e:	b2db      	uxtb	r3, r3
 8003f50:	2b01      	cmp	r3, #1
 8003f52:	d001      	beq.n	8003f58 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003f54:	2301      	movs	r3, #1
 8003f56:	e04e      	b.n	8003ff6 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	2202      	movs	r2, #2
 8003f5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	68da      	ldr	r2, [r3, #12]
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	f042 0201 	orr.w	r2, r2, #1
 8003f6e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	4a23      	ldr	r2, [pc, #140]	; (8004004 <HAL_TIM_Base_Start_IT+0xc4>)
 8003f76:	4293      	cmp	r3, r2
 8003f78:	d022      	beq.n	8003fc0 <HAL_TIM_Base_Start_IT+0x80>
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003f82:	d01d      	beq.n	8003fc0 <HAL_TIM_Base_Start_IT+0x80>
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	4a1f      	ldr	r2, [pc, #124]	; (8004008 <HAL_TIM_Base_Start_IT+0xc8>)
 8003f8a:	4293      	cmp	r3, r2
 8003f8c:	d018      	beq.n	8003fc0 <HAL_TIM_Base_Start_IT+0x80>
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	4a1e      	ldr	r2, [pc, #120]	; (800400c <HAL_TIM_Base_Start_IT+0xcc>)
 8003f94:	4293      	cmp	r3, r2
 8003f96:	d013      	beq.n	8003fc0 <HAL_TIM_Base_Start_IT+0x80>
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	4a1c      	ldr	r2, [pc, #112]	; (8004010 <HAL_TIM_Base_Start_IT+0xd0>)
 8003f9e:	4293      	cmp	r3, r2
 8003fa0:	d00e      	beq.n	8003fc0 <HAL_TIM_Base_Start_IT+0x80>
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	681b      	ldr	r3, [r3, #0]
 8003fa6:	4a1b      	ldr	r2, [pc, #108]	; (8004014 <HAL_TIM_Base_Start_IT+0xd4>)
 8003fa8:	4293      	cmp	r3, r2
 8003faa:	d009      	beq.n	8003fc0 <HAL_TIM_Base_Start_IT+0x80>
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	4a19      	ldr	r2, [pc, #100]	; (8004018 <HAL_TIM_Base_Start_IT+0xd8>)
 8003fb2:	4293      	cmp	r3, r2
 8003fb4:	d004      	beq.n	8003fc0 <HAL_TIM_Base_Start_IT+0x80>
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	4a18      	ldr	r2, [pc, #96]	; (800401c <HAL_TIM_Base_Start_IT+0xdc>)
 8003fbc:	4293      	cmp	r3, r2
 8003fbe:	d111      	bne.n	8003fe4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	689b      	ldr	r3, [r3, #8]
 8003fc6:	f003 0307 	and.w	r3, r3, #7
 8003fca:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003fcc:	68fb      	ldr	r3, [r7, #12]
 8003fce:	2b06      	cmp	r3, #6
 8003fd0:	d010      	beq.n	8003ff4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	681a      	ldr	r2, [r3, #0]
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	f042 0201 	orr.w	r2, r2, #1
 8003fe0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003fe2:	e007      	b.n	8003ff4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	681a      	ldr	r2, [r3, #0]
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	f042 0201 	orr.w	r2, r2, #1
 8003ff2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003ff4:	2300      	movs	r3, #0
}
 8003ff6:	4618      	mov	r0, r3
 8003ff8:	3714      	adds	r7, #20
 8003ffa:	46bd      	mov	sp, r7
 8003ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004000:	4770      	bx	lr
 8004002:	bf00      	nop
 8004004:	40010000 	.word	0x40010000
 8004008:	40000400 	.word	0x40000400
 800400c:	40000800 	.word	0x40000800
 8004010:	40000c00 	.word	0x40000c00
 8004014:	40010400 	.word	0x40010400
 8004018:	40014000 	.word	0x40014000
 800401c:	40001800 	.word	0x40001800

08004020 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004020:	b580      	push	{r7, lr}
 8004022:	b082      	sub	sp, #8
 8004024:	af00      	add	r7, sp, #0
 8004026:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	691b      	ldr	r3, [r3, #16]
 800402e:	f003 0302 	and.w	r3, r3, #2
 8004032:	2b02      	cmp	r3, #2
 8004034:	d122      	bne.n	800407c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	68db      	ldr	r3, [r3, #12]
 800403c:	f003 0302 	and.w	r3, r3, #2
 8004040:	2b02      	cmp	r3, #2
 8004042:	d11b      	bne.n	800407c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	f06f 0202 	mvn.w	r2, #2
 800404c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	2201      	movs	r2, #1
 8004052:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	699b      	ldr	r3, [r3, #24]
 800405a:	f003 0303 	and.w	r3, r3, #3
 800405e:	2b00      	cmp	r3, #0
 8004060:	d003      	beq.n	800406a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004062:	6878      	ldr	r0, [r7, #4]
 8004064:	f000 f9b5 	bl	80043d2 <HAL_TIM_IC_CaptureCallback>
 8004068:	e005      	b.n	8004076 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800406a:	6878      	ldr	r0, [r7, #4]
 800406c:	f000 f9a7 	bl	80043be <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004070:	6878      	ldr	r0, [r7, #4]
 8004072:	f000 f9b8 	bl	80043e6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	2200      	movs	r2, #0
 800407a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	691b      	ldr	r3, [r3, #16]
 8004082:	f003 0304 	and.w	r3, r3, #4
 8004086:	2b04      	cmp	r3, #4
 8004088:	d122      	bne.n	80040d0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	68db      	ldr	r3, [r3, #12]
 8004090:	f003 0304 	and.w	r3, r3, #4
 8004094:	2b04      	cmp	r3, #4
 8004096:	d11b      	bne.n	80040d0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	f06f 0204 	mvn.w	r2, #4
 80040a0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	2202      	movs	r2, #2
 80040a6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	699b      	ldr	r3, [r3, #24]
 80040ae:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d003      	beq.n	80040be <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80040b6:	6878      	ldr	r0, [r7, #4]
 80040b8:	f000 f98b 	bl	80043d2 <HAL_TIM_IC_CaptureCallback>
 80040bc:	e005      	b.n	80040ca <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80040be:	6878      	ldr	r0, [r7, #4]
 80040c0:	f000 f97d 	bl	80043be <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80040c4:	6878      	ldr	r0, [r7, #4]
 80040c6:	f000 f98e 	bl	80043e6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	2200      	movs	r2, #0
 80040ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	691b      	ldr	r3, [r3, #16]
 80040d6:	f003 0308 	and.w	r3, r3, #8
 80040da:	2b08      	cmp	r3, #8
 80040dc:	d122      	bne.n	8004124 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	68db      	ldr	r3, [r3, #12]
 80040e4:	f003 0308 	and.w	r3, r3, #8
 80040e8:	2b08      	cmp	r3, #8
 80040ea:	d11b      	bne.n	8004124 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	f06f 0208 	mvn.w	r2, #8
 80040f4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	2204      	movs	r2, #4
 80040fa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	69db      	ldr	r3, [r3, #28]
 8004102:	f003 0303 	and.w	r3, r3, #3
 8004106:	2b00      	cmp	r3, #0
 8004108:	d003      	beq.n	8004112 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800410a:	6878      	ldr	r0, [r7, #4]
 800410c:	f000 f961 	bl	80043d2 <HAL_TIM_IC_CaptureCallback>
 8004110:	e005      	b.n	800411e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004112:	6878      	ldr	r0, [r7, #4]
 8004114:	f000 f953 	bl	80043be <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004118:	6878      	ldr	r0, [r7, #4]
 800411a:	f000 f964 	bl	80043e6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	2200      	movs	r2, #0
 8004122:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	691b      	ldr	r3, [r3, #16]
 800412a:	f003 0310 	and.w	r3, r3, #16
 800412e:	2b10      	cmp	r3, #16
 8004130:	d122      	bne.n	8004178 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	68db      	ldr	r3, [r3, #12]
 8004138:	f003 0310 	and.w	r3, r3, #16
 800413c:	2b10      	cmp	r3, #16
 800413e:	d11b      	bne.n	8004178 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	f06f 0210 	mvn.w	r2, #16
 8004148:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	2208      	movs	r2, #8
 800414e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	69db      	ldr	r3, [r3, #28]
 8004156:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800415a:	2b00      	cmp	r3, #0
 800415c:	d003      	beq.n	8004166 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800415e:	6878      	ldr	r0, [r7, #4]
 8004160:	f000 f937 	bl	80043d2 <HAL_TIM_IC_CaptureCallback>
 8004164:	e005      	b.n	8004172 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004166:	6878      	ldr	r0, [r7, #4]
 8004168:	f000 f929 	bl	80043be <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800416c:	6878      	ldr	r0, [r7, #4]
 800416e:	f000 f93a 	bl	80043e6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	2200      	movs	r2, #0
 8004176:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	691b      	ldr	r3, [r3, #16]
 800417e:	f003 0301 	and.w	r3, r3, #1
 8004182:	2b01      	cmp	r3, #1
 8004184:	d10e      	bne.n	80041a4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	68db      	ldr	r3, [r3, #12]
 800418c:	f003 0301 	and.w	r3, r3, #1
 8004190:	2b01      	cmp	r3, #1
 8004192:	d107      	bne.n	80041a4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	f06f 0201 	mvn.w	r2, #1
 800419c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800419e:	6878      	ldr	r0, [r7, #4]
 80041a0:	f7fd fde4 	bl	8001d6c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	691b      	ldr	r3, [r3, #16]
 80041aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80041ae:	2b80      	cmp	r3, #128	; 0x80
 80041b0:	d10e      	bne.n	80041d0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	68db      	ldr	r3, [r3, #12]
 80041b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80041bc:	2b80      	cmp	r3, #128	; 0x80
 80041be:	d107      	bne.n	80041d0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80041c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80041ca:	6878      	ldr	r0, [r7, #4]
 80041cc:	f000 fae0 	bl	8004790 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	691b      	ldr	r3, [r3, #16]
 80041d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041da:	2b40      	cmp	r3, #64	; 0x40
 80041dc:	d10e      	bne.n	80041fc <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	68db      	ldr	r3, [r3, #12]
 80041e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041e8:	2b40      	cmp	r3, #64	; 0x40
 80041ea:	d107      	bne.n	80041fc <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80041f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80041f6:	6878      	ldr	r0, [r7, #4]
 80041f8:	f000 f8ff 	bl	80043fa <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80041fc:	687b      	ldr	r3, [r7, #4]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	691b      	ldr	r3, [r3, #16]
 8004202:	f003 0320 	and.w	r3, r3, #32
 8004206:	2b20      	cmp	r3, #32
 8004208:	d10e      	bne.n	8004228 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	68db      	ldr	r3, [r3, #12]
 8004210:	f003 0320 	and.w	r3, r3, #32
 8004214:	2b20      	cmp	r3, #32
 8004216:	d107      	bne.n	8004228 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004218:	687b      	ldr	r3, [r7, #4]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	f06f 0220 	mvn.w	r2, #32
 8004220:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004222:	6878      	ldr	r0, [r7, #4]
 8004224:	f000 faaa 	bl	800477c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004228:	bf00      	nop
 800422a:	3708      	adds	r7, #8
 800422c:	46bd      	mov	sp, r7
 800422e:	bd80      	pop	{r7, pc}

08004230 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004230:	b580      	push	{r7, lr}
 8004232:	b084      	sub	sp, #16
 8004234:	af00      	add	r7, sp, #0
 8004236:	6078      	str	r0, [r7, #4]
 8004238:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800423a:	2300      	movs	r3, #0
 800423c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004244:	2b01      	cmp	r3, #1
 8004246:	d101      	bne.n	800424c <HAL_TIM_ConfigClockSource+0x1c>
 8004248:	2302      	movs	r3, #2
 800424a:	e0b4      	b.n	80043b6 <HAL_TIM_ConfigClockSource+0x186>
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	2201      	movs	r2, #1
 8004250:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	2202      	movs	r2, #2
 8004258:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	689b      	ldr	r3, [r3, #8]
 8004262:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004264:	68bb      	ldr	r3, [r7, #8]
 8004266:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800426a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800426c:	68bb      	ldr	r3, [r7, #8]
 800426e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004272:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	68ba      	ldr	r2, [r7, #8]
 800427a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800427c:	683b      	ldr	r3, [r7, #0]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004284:	d03e      	beq.n	8004304 <HAL_TIM_ConfigClockSource+0xd4>
 8004286:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800428a:	f200 8087 	bhi.w	800439c <HAL_TIM_ConfigClockSource+0x16c>
 800428e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004292:	f000 8086 	beq.w	80043a2 <HAL_TIM_ConfigClockSource+0x172>
 8004296:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800429a:	d87f      	bhi.n	800439c <HAL_TIM_ConfigClockSource+0x16c>
 800429c:	2b70      	cmp	r3, #112	; 0x70
 800429e:	d01a      	beq.n	80042d6 <HAL_TIM_ConfigClockSource+0xa6>
 80042a0:	2b70      	cmp	r3, #112	; 0x70
 80042a2:	d87b      	bhi.n	800439c <HAL_TIM_ConfigClockSource+0x16c>
 80042a4:	2b60      	cmp	r3, #96	; 0x60
 80042a6:	d050      	beq.n	800434a <HAL_TIM_ConfigClockSource+0x11a>
 80042a8:	2b60      	cmp	r3, #96	; 0x60
 80042aa:	d877      	bhi.n	800439c <HAL_TIM_ConfigClockSource+0x16c>
 80042ac:	2b50      	cmp	r3, #80	; 0x50
 80042ae:	d03c      	beq.n	800432a <HAL_TIM_ConfigClockSource+0xfa>
 80042b0:	2b50      	cmp	r3, #80	; 0x50
 80042b2:	d873      	bhi.n	800439c <HAL_TIM_ConfigClockSource+0x16c>
 80042b4:	2b40      	cmp	r3, #64	; 0x40
 80042b6:	d058      	beq.n	800436a <HAL_TIM_ConfigClockSource+0x13a>
 80042b8:	2b40      	cmp	r3, #64	; 0x40
 80042ba:	d86f      	bhi.n	800439c <HAL_TIM_ConfigClockSource+0x16c>
 80042bc:	2b30      	cmp	r3, #48	; 0x30
 80042be:	d064      	beq.n	800438a <HAL_TIM_ConfigClockSource+0x15a>
 80042c0:	2b30      	cmp	r3, #48	; 0x30
 80042c2:	d86b      	bhi.n	800439c <HAL_TIM_ConfigClockSource+0x16c>
 80042c4:	2b20      	cmp	r3, #32
 80042c6:	d060      	beq.n	800438a <HAL_TIM_ConfigClockSource+0x15a>
 80042c8:	2b20      	cmp	r3, #32
 80042ca:	d867      	bhi.n	800439c <HAL_TIM_ConfigClockSource+0x16c>
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d05c      	beq.n	800438a <HAL_TIM_ConfigClockSource+0x15a>
 80042d0:	2b10      	cmp	r3, #16
 80042d2:	d05a      	beq.n	800438a <HAL_TIM_ConfigClockSource+0x15a>
 80042d4:	e062      	b.n	800439c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	6818      	ldr	r0, [r3, #0]
 80042da:	683b      	ldr	r3, [r7, #0]
 80042dc:	6899      	ldr	r1, [r3, #8]
 80042de:	683b      	ldr	r3, [r7, #0]
 80042e0:	685a      	ldr	r2, [r3, #4]
 80042e2:	683b      	ldr	r3, [r7, #0]
 80042e4:	68db      	ldr	r3, [r3, #12]
 80042e6:	f000 f9ad 	bl	8004644 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	689b      	ldr	r3, [r3, #8]
 80042f0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80042f2:	68bb      	ldr	r3, [r7, #8]
 80042f4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80042f8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	68ba      	ldr	r2, [r7, #8]
 8004300:	609a      	str	r2, [r3, #8]
      break;
 8004302:	e04f      	b.n	80043a4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	6818      	ldr	r0, [r3, #0]
 8004308:	683b      	ldr	r3, [r7, #0]
 800430a:	6899      	ldr	r1, [r3, #8]
 800430c:	683b      	ldr	r3, [r7, #0]
 800430e:	685a      	ldr	r2, [r3, #4]
 8004310:	683b      	ldr	r3, [r7, #0]
 8004312:	68db      	ldr	r3, [r3, #12]
 8004314:	f000 f996 	bl	8004644 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	689a      	ldr	r2, [r3, #8]
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004326:	609a      	str	r2, [r3, #8]
      break;
 8004328:	e03c      	b.n	80043a4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	6818      	ldr	r0, [r3, #0]
 800432e:	683b      	ldr	r3, [r7, #0]
 8004330:	6859      	ldr	r1, [r3, #4]
 8004332:	683b      	ldr	r3, [r7, #0]
 8004334:	68db      	ldr	r3, [r3, #12]
 8004336:	461a      	mov	r2, r3
 8004338:	f000 f90a 	bl	8004550 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	2150      	movs	r1, #80	; 0x50
 8004342:	4618      	mov	r0, r3
 8004344:	f000 f963 	bl	800460e <TIM_ITRx_SetConfig>
      break;
 8004348:	e02c      	b.n	80043a4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	6818      	ldr	r0, [r3, #0]
 800434e:	683b      	ldr	r3, [r7, #0]
 8004350:	6859      	ldr	r1, [r3, #4]
 8004352:	683b      	ldr	r3, [r7, #0]
 8004354:	68db      	ldr	r3, [r3, #12]
 8004356:	461a      	mov	r2, r3
 8004358:	f000 f929 	bl	80045ae <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	2160      	movs	r1, #96	; 0x60
 8004362:	4618      	mov	r0, r3
 8004364:	f000 f953 	bl	800460e <TIM_ITRx_SetConfig>
      break;
 8004368:	e01c      	b.n	80043a4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	6818      	ldr	r0, [r3, #0]
 800436e:	683b      	ldr	r3, [r7, #0]
 8004370:	6859      	ldr	r1, [r3, #4]
 8004372:	683b      	ldr	r3, [r7, #0]
 8004374:	68db      	ldr	r3, [r3, #12]
 8004376:	461a      	mov	r2, r3
 8004378:	f000 f8ea 	bl	8004550 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	2140      	movs	r1, #64	; 0x40
 8004382:	4618      	mov	r0, r3
 8004384:	f000 f943 	bl	800460e <TIM_ITRx_SetConfig>
      break;
 8004388:	e00c      	b.n	80043a4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681a      	ldr	r2, [r3, #0]
 800438e:	683b      	ldr	r3, [r7, #0]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	4619      	mov	r1, r3
 8004394:	4610      	mov	r0, r2
 8004396:	f000 f93a 	bl	800460e <TIM_ITRx_SetConfig>
      break;
 800439a:	e003      	b.n	80043a4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800439c:	2301      	movs	r3, #1
 800439e:	73fb      	strb	r3, [r7, #15]
      break;
 80043a0:	e000      	b.n	80043a4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80043a2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	2201      	movs	r2, #1
 80043a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	2200      	movs	r2, #0
 80043b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80043b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80043b6:	4618      	mov	r0, r3
 80043b8:	3710      	adds	r7, #16
 80043ba:	46bd      	mov	sp, r7
 80043bc:	bd80      	pop	{r7, pc}

080043be <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80043be:	b480      	push	{r7}
 80043c0:	b083      	sub	sp, #12
 80043c2:	af00      	add	r7, sp, #0
 80043c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80043c6:	bf00      	nop
 80043c8:	370c      	adds	r7, #12
 80043ca:	46bd      	mov	sp, r7
 80043cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d0:	4770      	bx	lr

080043d2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80043d2:	b480      	push	{r7}
 80043d4:	b083      	sub	sp, #12
 80043d6:	af00      	add	r7, sp, #0
 80043d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80043da:	bf00      	nop
 80043dc:	370c      	adds	r7, #12
 80043de:	46bd      	mov	sp, r7
 80043e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e4:	4770      	bx	lr

080043e6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80043e6:	b480      	push	{r7}
 80043e8:	b083      	sub	sp, #12
 80043ea:	af00      	add	r7, sp, #0
 80043ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80043ee:	bf00      	nop
 80043f0:	370c      	adds	r7, #12
 80043f2:	46bd      	mov	sp, r7
 80043f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043f8:	4770      	bx	lr

080043fa <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80043fa:	b480      	push	{r7}
 80043fc:	b083      	sub	sp, #12
 80043fe:	af00      	add	r7, sp, #0
 8004400:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004402:	bf00      	nop
 8004404:	370c      	adds	r7, #12
 8004406:	46bd      	mov	sp, r7
 8004408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800440c:	4770      	bx	lr
	...

08004410 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004410:	b480      	push	{r7}
 8004412:	b085      	sub	sp, #20
 8004414:	af00      	add	r7, sp, #0
 8004416:	6078      	str	r0, [r7, #4]
 8004418:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	4a40      	ldr	r2, [pc, #256]	; (8004524 <TIM_Base_SetConfig+0x114>)
 8004424:	4293      	cmp	r3, r2
 8004426:	d013      	beq.n	8004450 <TIM_Base_SetConfig+0x40>
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800442e:	d00f      	beq.n	8004450 <TIM_Base_SetConfig+0x40>
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	4a3d      	ldr	r2, [pc, #244]	; (8004528 <TIM_Base_SetConfig+0x118>)
 8004434:	4293      	cmp	r3, r2
 8004436:	d00b      	beq.n	8004450 <TIM_Base_SetConfig+0x40>
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	4a3c      	ldr	r2, [pc, #240]	; (800452c <TIM_Base_SetConfig+0x11c>)
 800443c:	4293      	cmp	r3, r2
 800443e:	d007      	beq.n	8004450 <TIM_Base_SetConfig+0x40>
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	4a3b      	ldr	r2, [pc, #236]	; (8004530 <TIM_Base_SetConfig+0x120>)
 8004444:	4293      	cmp	r3, r2
 8004446:	d003      	beq.n	8004450 <TIM_Base_SetConfig+0x40>
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	4a3a      	ldr	r2, [pc, #232]	; (8004534 <TIM_Base_SetConfig+0x124>)
 800444c:	4293      	cmp	r3, r2
 800444e:	d108      	bne.n	8004462 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004456:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004458:	683b      	ldr	r3, [r7, #0]
 800445a:	685b      	ldr	r3, [r3, #4]
 800445c:	68fa      	ldr	r2, [r7, #12]
 800445e:	4313      	orrs	r3, r2
 8004460:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	4a2f      	ldr	r2, [pc, #188]	; (8004524 <TIM_Base_SetConfig+0x114>)
 8004466:	4293      	cmp	r3, r2
 8004468:	d02b      	beq.n	80044c2 <TIM_Base_SetConfig+0xb2>
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004470:	d027      	beq.n	80044c2 <TIM_Base_SetConfig+0xb2>
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	4a2c      	ldr	r2, [pc, #176]	; (8004528 <TIM_Base_SetConfig+0x118>)
 8004476:	4293      	cmp	r3, r2
 8004478:	d023      	beq.n	80044c2 <TIM_Base_SetConfig+0xb2>
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	4a2b      	ldr	r2, [pc, #172]	; (800452c <TIM_Base_SetConfig+0x11c>)
 800447e:	4293      	cmp	r3, r2
 8004480:	d01f      	beq.n	80044c2 <TIM_Base_SetConfig+0xb2>
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	4a2a      	ldr	r2, [pc, #168]	; (8004530 <TIM_Base_SetConfig+0x120>)
 8004486:	4293      	cmp	r3, r2
 8004488:	d01b      	beq.n	80044c2 <TIM_Base_SetConfig+0xb2>
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	4a29      	ldr	r2, [pc, #164]	; (8004534 <TIM_Base_SetConfig+0x124>)
 800448e:	4293      	cmp	r3, r2
 8004490:	d017      	beq.n	80044c2 <TIM_Base_SetConfig+0xb2>
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	4a28      	ldr	r2, [pc, #160]	; (8004538 <TIM_Base_SetConfig+0x128>)
 8004496:	4293      	cmp	r3, r2
 8004498:	d013      	beq.n	80044c2 <TIM_Base_SetConfig+0xb2>
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	4a27      	ldr	r2, [pc, #156]	; (800453c <TIM_Base_SetConfig+0x12c>)
 800449e:	4293      	cmp	r3, r2
 80044a0:	d00f      	beq.n	80044c2 <TIM_Base_SetConfig+0xb2>
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	4a26      	ldr	r2, [pc, #152]	; (8004540 <TIM_Base_SetConfig+0x130>)
 80044a6:	4293      	cmp	r3, r2
 80044a8:	d00b      	beq.n	80044c2 <TIM_Base_SetConfig+0xb2>
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	4a25      	ldr	r2, [pc, #148]	; (8004544 <TIM_Base_SetConfig+0x134>)
 80044ae:	4293      	cmp	r3, r2
 80044b0:	d007      	beq.n	80044c2 <TIM_Base_SetConfig+0xb2>
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	4a24      	ldr	r2, [pc, #144]	; (8004548 <TIM_Base_SetConfig+0x138>)
 80044b6:	4293      	cmp	r3, r2
 80044b8:	d003      	beq.n	80044c2 <TIM_Base_SetConfig+0xb2>
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	4a23      	ldr	r2, [pc, #140]	; (800454c <TIM_Base_SetConfig+0x13c>)
 80044be:	4293      	cmp	r3, r2
 80044c0:	d108      	bne.n	80044d4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80044c8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80044ca:	683b      	ldr	r3, [r7, #0]
 80044cc:	68db      	ldr	r3, [r3, #12]
 80044ce:	68fa      	ldr	r2, [r7, #12]
 80044d0:	4313      	orrs	r3, r2
 80044d2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80044da:	683b      	ldr	r3, [r7, #0]
 80044dc:	695b      	ldr	r3, [r3, #20]
 80044de:	4313      	orrs	r3, r2
 80044e0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	68fa      	ldr	r2, [r7, #12]
 80044e6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80044e8:	683b      	ldr	r3, [r7, #0]
 80044ea:	689a      	ldr	r2, [r3, #8]
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80044f0:	683b      	ldr	r3, [r7, #0]
 80044f2:	681a      	ldr	r2, [r3, #0]
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	4a0a      	ldr	r2, [pc, #40]	; (8004524 <TIM_Base_SetConfig+0x114>)
 80044fc:	4293      	cmp	r3, r2
 80044fe:	d003      	beq.n	8004508 <TIM_Base_SetConfig+0xf8>
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	4a0c      	ldr	r2, [pc, #48]	; (8004534 <TIM_Base_SetConfig+0x124>)
 8004504:	4293      	cmp	r3, r2
 8004506:	d103      	bne.n	8004510 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004508:	683b      	ldr	r3, [r7, #0]
 800450a:	691a      	ldr	r2, [r3, #16]
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	2201      	movs	r2, #1
 8004514:	615a      	str	r2, [r3, #20]
}
 8004516:	bf00      	nop
 8004518:	3714      	adds	r7, #20
 800451a:	46bd      	mov	sp, r7
 800451c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004520:	4770      	bx	lr
 8004522:	bf00      	nop
 8004524:	40010000 	.word	0x40010000
 8004528:	40000400 	.word	0x40000400
 800452c:	40000800 	.word	0x40000800
 8004530:	40000c00 	.word	0x40000c00
 8004534:	40010400 	.word	0x40010400
 8004538:	40014000 	.word	0x40014000
 800453c:	40014400 	.word	0x40014400
 8004540:	40014800 	.word	0x40014800
 8004544:	40001800 	.word	0x40001800
 8004548:	40001c00 	.word	0x40001c00
 800454c:	40002000 	.word	0x40002000

08004550 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004550:	b480      	push	{r7}
 8004552:	b087      	sub	sp, #28
 8004554:	af00      	add	r7, sp, #0
 8004556:	60f8      	str	r0, [r7, #12]
 8004558:	60b9      	str	r1, [r7, #8]
 800455a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	6a1b      	ldr	r3, [r3, #32]
 8004560:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	6a1b      	ldr	r3, [r3, #32]
 8004566:	f023 0201 	bic.w	r2, r3, #1
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	699b      	ldr	r3, [r3, #24]
 8004572:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004574:	693b      	ldr	r3, [r7, #16]
 8004576:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800457a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	011b      	lsls	r3, r3, #4
 8004580:	693a      	ldr	r2, [r7, #16]
 8004582:	4313      	orrs	r3, r2
 8004584:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004586:	697b      	ldr	r3, [r7, #20]
 8004588:	f023 030a 	bic.w	r3, r3, #10
 800458c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800458e:	697a      	ldr	r2, [r7, #20]
 8004590:	68bb      	ldr	r3, [r7, #8]
 8004592:	4313      	orrs	r3, r2
 8004594:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	693a      	ldr	r2, [r7, #16]
 800459a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	697a      	ldr	r2, [r7, #20]
 80045a0:	621a      	str	r2, [r3, #32]
}
 80045a2:	bf00      	nop
 80045a4:	371c      	adds	r7, #28
 80045a6:	46bd      	mov	sp, r7
 80045a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ac:	4770      	bx	lr

080045ae <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80045ae:	b480      	push	{r7}
 80045b0:	b087      	sub	sp, #28
 80045b2:	af00      	add	r7, sp, #0
 80045b4:	60f8      	str	r0, [r7, #12]
 80045b6:	60b9      	str	r1, [r7, #8]
 80045b8:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	6a1b      	ldr	r3, [r3, #32]
 80045be:	f023 0210 	bic.w	r2, r3, #16
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	699b      	ldr	r3, [r3, #24]
 80045ca:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80045cc:	68fb      	ldr	r3, [r7, #12]
 80045ce:	6a1b      	ldr	r3, [r3, #32]
 80045d0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80045d2:	697b      	ldr	r3, [r7, #20]
 80045d4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80045d8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	031b      	lsls	r3, r3, #12
 80045de:	697a      	ldr	r2, [r7, #20]
 80045e0:	4313      	orrs	r3, r2
 80045e2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80045e4:	693b      	ldr	r3, [r7, #16]
 80045e6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80045ea:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80045ec:	68bb      	ldr	r3, [r7, #8]
 80045ee:	011b      	lsls	r3, r3, #4
 80045f0:	693a      	ldr	r2, [r7, #16]
 80045f2:	4313      	orrs	r3, r2
 80045f4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	697a      	ldr	r2, [r7, #20]
 80045fa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	693a      	ldr	r2, [r7, #16]
 8004600:	621a      	str	r2, [r3, #32]
}
 8004602:	bf00      	nop
 8004604:	371c      	adds	r7, #28
 8004606:	46bd      	mov	sp, r7
 8004608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800460c:	4770      	bx	lr

0800460e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800460e:	b480      	push	{r7}
 8004610:	b085      	sub	sp, #20
 8004612:	af00      	add	r7, sp, #0
 8004614:	6078      	str	r0, [r7, #4]
 8004616:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	689b      	ldr	r3, [r3, #8]
 800461c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800461e:	68fb      	ldr	r3, [r7, #12]
 8004620:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004624:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004626:	683a      	ldr	r2, [r7, #0]
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	4313      	orrs	r3, r2
 800462c:	f043 0307 	orr.w	r3, r3, #7
 8004630:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	68fa      	ldr	r2, [r7, #12]
 8004636:	609a      	str	r2, [r3, #8]
}
 8004638:	bf00      	nop
 800463a:	3714      	adds	r7, #20
 800463c:	46bd      	mov	sp, r7
 800463e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004642:	4770      	bx	lr

08004644 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004644:	b480      	push	{r7}
 8004646:	b087      	sub	sp, #28
 8004648:	af00      	add	r7, sp, #0
 800464a:	60f8      	str	r0, [r7, #12]
 800464c:	60b9      	str	r1, [r7, #8]
 800464e:	607a      	str	r2, [r7, #4]
 8004650:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	689b      	ldr	r3, [r3, #8]
 8004656:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004658:	697b      	ldr	r3, [r7, #20]
 800465a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800465e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004660:	683b      	ldr	r3, [r7, #0]
 8004662:	021a      	lsls	r2, r3, #8
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	431a      	orrs	r2, r3
 8004668:	68bb      	ldr	r3, [r7, #8]
 800466a:	4313      	orrs	r3, r2
 800466c:	697a      	ldr	r2, [r7, #20]
 800466e:	4313      	orrs	r3, r2
 8004670:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	697a      	ldr	r2, [r7, #20]
 8004676:	609a      	str	r2, [r3, #8]
}
 8004678:	bf00      	nop
 800467a:	371c      	adds	r7, #28
 800467c:	46bd      	mov	sp, r7
 800467e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004682:	4770      	bx	lr

08004684 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004684:	b480      	push	{r7}
 8004686:	b085      	sub	sp, #20
 8004688:	af00      	add	r7, sp, #0
 800468a:	6078      	str	r0, [r7, #4]
 800468c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004694:	2b01      	cmp	r3, #1
 8004696:	d101      	bne.n	800469c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004698:	2302      	movs	r3, #2
 800469a:	e05a      	b.n	8004752 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	2201      	movs	r2, #1
 80046a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	2202      	movs	r2, #2
 80046a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	685b      	ldr	r3, [r3, #4]
 80046b2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	689b      	ldr	r3, [r3, #8]
 80046ba:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80046c2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80046c4:	683b      	ldr	r3, [r7, #0]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	68fa      	ldr	r2, [r7, #12]
 80046ca:	4313      	orrs	r3, r2
 80046cc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	68fa      	ldr	r2, [r7, #12]
 80046d4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	4a21      	ldr	r2, [pc, #132]	; (8004760 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 80046dc:	4293      	cmp	r3, r2
 80046de:	d022      	beq.n	8004726 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80046e8:	d01d      	beq.n	8004726 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	4a1d      	ldr	r2, [pc, #116]	; (8004764 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 80046f0:	4293      	cmp	r3, r2
 80046f2:	d018      	beq.n	8004726 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	4a1b      	ldr	r2, [pc, #108]	; (8004768 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 80046fa:	4293      	cmp	r3, r2
 80046fc:	d013      	beq.n	8004726 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	4a1a      	ldr	r2, [pc, #104]	; (800476c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004704:	4293      	cmp	r3, r2
 8004706:	d00e      	beq.n	8004726 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	4a18      	ldr	r2, [pc, #96]	; (8004770 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800470e:	4293      	cmp	r3, r2
 8004710:	d009      	beq.n	8004726 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004712:	687b      	ldr	r3, [r7, #4]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	4a17      	ldr	r2, [pc, #92]	; (8004774 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004718:	4293      	cmp	r3, r2
 800471a:	d004      	beq.n	8004726 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	4a15      	ldr	r2, [pc, #84]	; (8004778 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004722:	4293      	cmp	r3, r2
 8004724:	d10c      	bne.n	8004740 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004726:	68bb      	ldr	r3, [r7, #8]
 8004728:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800472c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800472e:	683b      	ldr	r3, [r7, #0]
 8004730:	685b      	ldr	r3, [r3, #4]
 8004732:	68ba      	ldr	r2, [r7, #8]
 8004734:	4313      	orrs	r3, r2
 8004736:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	68ba      	ldr	r2, [r7, #8]
 800473e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	2201      	movs	r2, #1
 8004744:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	2200      	movs	r2, #0
 800474c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004750:	2300      	movs	r3, #0
}
 8004752:	4618      	mov	r0, r3
 8004754:	3714      	adds	r7, #20
 8004756:	46bd      	mov	sp, r7
 8004758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800475c:	4770      	bx	lr
 800475e:	bf00      	nop
 8004760:	40010000 	.word	0x40010000
 8004764:	40000400 	.word	0x40000400
 8004768:	40000800 	.word	0x40000800
 800476c:	40000c00 	.word	0x40000c00
 8004770:	40010400 	.word	0x40010400
 8004774:	40014000 	.word	0x40014000
 8004778:	40001800 	.word	0x40001800

0800477c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800477c:	b480      	push	{r7}
 800477e:	b083      	sub	sp, #12
 8004780:	af00      	add	r7, sp, #0
 8004782:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004784:	bf00      	nop
 8004786:	370c      	adds	r7, #12
 8004788:	46bd      	mov	sp, r7
 800478a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800478e:	4770      	bx	lr

08004790 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004790:	b480      	push	{r7}
 8004792:	b083      	sub	sp, #12
 8004794:	af00      	add	r7, sp, #0
 8004796:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004798:	bf00      	nop
 800479a:	370c      	adds	r7, #12
 800479c:	46bd      	mov	sp, r7
 800479e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a2:	4770      	bx	lr

080047a4 <FSMC_NORSRAM_Init>:
  * @param  Device Pointer to NORSRAM device instance
  * @param  Init Pointer to NORSRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_InitTypeDef* Init)
{ 
 80047a4:	b480      	push	{r7}
 80047a6:	b085      	sub	sp, #20
 80047a8:	af00      	add	r7, sp, #0
 80047aa:	6078      	str	r0, [r7, #4]
 80047ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpr = 0U;
 80047ae:	2300      	movs	r3, #0
 80047b0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
  assert_param(IS_FSMC_CONTINOUS_CLOCK(Init->ContinuousClock));
#endif /* STM32F412Zx || STM32F412Vx || STM32F413xx || STM32F423xx */
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Init->NSBank];
 80047b2:	683b      	ldr	r3, [r7, #0]
 80047b4:	681a      	ldr	r2, [r3, #0]
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80047bc:	60fb      	str	r3, [r7, #12]

#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
  /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WRAPMOD, WAITCFG, WREN,
           WAITEN, EXTMOD, ASYNCWAIT, CPSIZE and CBURSTRW bits */
  tmpr &= ((uint32_t)~(FSMC_BCR1_MBKEN     | FSMC_BCR1_MUXEN    | FSMC_BCR1_MTYP     | \
 80047be:	68fa      	ldr	r2, [r7, #12]
 80047c0:	4b20      	ldr	r3, [pc, #128]	; (8004844 <FSMC_NORSRAM_Init+0xa0>)
 80047c2:	4013      	ands	r3, r2
 80047c4:	60fb      	str	r3, [r7, #12]
                       FSMC_BCR1_MWID      | FSMC_BCR1_FACCEN   | FSMC_BCR1_BURSTEN  | \
                       FSMC_BCR1_WAITPOL   | FSMC_BCR1_WRAPMOD  | FSMC_BCR1_WAITCFG  | \
                       FSMC_BCR1_WREN      | FSMC_BCR1_WAITEN   | FSMC_BCR1_EXTMOD   | \
                       FSMC_BCR1_ASYNCWAIT | FSMC_BCR1_CPSIZE   | FSMC_BCR1_CBURSTRW));
  /* Set NORSRAM device control parameters */
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 80047c6:	683b      	ldr	r3, [r7, #0]
 80047c8:	685a      	ldr	r2, [r3, #4]
                     Init->MemoryType           |\
 80047ca:	683b      	ldr	r3, [r7, #0]
 80047cc:	689b      	ldr	r3, [r3, #8]
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 80047ce:	431a      	orrs	r2, r3
                     Init->MemoryDataWidth      |\
 80047d0:	683b      	ldr	r3, [r7, #0]
 80047d2:	68db      	ldr	r3, [r3, #12]
                     Init->MemoryType           |\
 80047d4:	431a      	orrs	r2, r3
                     Init->BurstAccessMode      |\
 80047d6:	683b      	ldr	r3, [r7, #0]
 80047d8:	691b      	ldr	r3, [r3, #16]
                     Init->MemoryDataWidth      |\
 80047da:	431a      	orrs	r2, r3
                     Init->WaitSignalPolarity   |\
 80047dc:	683b      	ldr	r3, [r7, #0]
 80047de:	695b      	ldr	r3, [r3, #20]
                     Init->BurstAccessMode      |\
 80047e0:	431a      	orrs	r2, r3
                     Init->WrapMode             |\
 80047e2:	683b      	ldr	r3, [r7, #0]
 80047e4:	699b      	ldr	r3, [r3, #24]
                     Init->WaitSignalPolarity   |\
 80047e6:	431a      	orrs	r2, r3
                     Init->WaitSignalActive     |\
 80047e8:	683b      	ldr	r3, [r7, #0]
 80047ea:	69db      	ldr	r3, [r3, #28]
                     Init->WrapMode             |\
 80047ec:	431a      	orrs	r2, r3
                     Init->WriteOperation       |\
 80047ee:	683b      	ldr	r3, [r7, #0]
 80047f0:	6a1b      	ldr	r3, [r3, #32]
                     Init->WaitSignalActive     |\
 80047f2:	431a      	orrs	r2, r3
                     Init->WaitSignal           |\
 80047f4:	683b      	ldr	r3, [r7, #0]
 80047f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                     Init->WriteOperation       |\
 80047f8:	431a      	orrs	r2, r3
                     Init->ExtendedMode         |\
 80047fa:	683b      	ldr	r3, [r7, #0]
 80047fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                     Init->WaitSignal           |\
 80047fe:	431a      	orrs	r2, r3
                     Init->AsynchronousWait     |\
 8004800:	683b      	ldr	r3, [r7, #0]
 8004802:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                     Init->ExtendedMode         |\
 8004804:	431a      	orrs	r2, r3
                     Init->PageSize             |\
 8004806:	683b      	ldr	r3, [r7, #0]
 8004808:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                     Init->AsynchronousWait     |\
 800480a:	431a      	orrs	r2, r3
                     Init->WriteBurst
 800480c:	683b      	ldr	r3, [r7, #0]
 800480e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                     Init->PageSize             |\
 8004810:	4313      	orrs	r3, r2
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8004812:	68fa      	ldr	r2, [r7, #12]
 8004814:	4313      	orrs	r3, r2
 8004816:	60fb      	str	r3, [r7, #12]
                     Init->ContinuousClock      |\
                     Init->PageSize             |\
                     Init->WriteFifo);
#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */ 
            
  if(Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 8004818:	683b      	ldr	r3, [r7, #0]
 800481a:	689b      	ldr	r3, [r3, #8]
 800481c:	2b08      	cmp	r3, #8
 800481e:	d103      	bne.n	8004828 <FSMC_NORSRAM_Init+0x84>
  {
    tmpr |= (uint32_t)FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 8004820:	68fb      	ldr	r3, [r7, #12]
 8004822:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004826:	60fb      	str	r3, [r7, #12]
  }

  Device->BTCR[Init->NSBank] = tmpr;
 8004828:	683b      	ldr	r3, [r7, #0]
 800482a:	681a      	ldr	r2, [r3, #0]
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	68f9      	ldr	r1, [r7, #12]
 8004830:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  {
    Device->BTCR[FSMC_NORSRAM_BANK1] |= (uint32_t)(Init->WriteFifo);
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 8004834:	2300      	movs	r3, #0
}
 8004836:	4618      	mov	r0, r3
 8004838:	3714      	adds	r7, #20
 800483a:	46bd      	mov	sp, r7
 800483c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004840:	4770      	bx	lr
 8004842:	bf00      	nop
 8004844:	fff00080 	.word	0xfff00080

08004848 <FSMC_NORSRAM_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8004848:	b480      	push	{r7}
 800484a:	b087      	sub	sp, #28
 800484c:	af00      	add	r7, sp, #0
 800484e:	60f8      	str	r0, [r7, #12]
 8004850:	60b9      	str	r1, [r7, #8]
 8004852:	607a      	str	r2, [r7, #4]
  uint32_t tmpr = 0U;
 8004854:	2300      	movs	r3, #0
 8004856:	617b      	str	r3, [r7, #20]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Bank + 1U];
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	1c5a      	adds	r2, r3, #1
 800485c:	68fb      	ldr	r3, [r7, #12]
 800485e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004862:	617b      	str	r3, [r7, #20]

  /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
  tmpr &= ((uint32_t)~(FSMC_BTR1_ADDSET  | FSMC_BTR1_ADDHLD | FSMC_BTR1_DATAST | \
 8004864:	697b      	ldr	r3, [r7, #20]
 8004866:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 800486a:	617b      	str	r3, [r7, #20]
                       FSMC_BTR1_BUSTURN | FSMC_BTR1_CLKDIV | FSMC_BTR1_DATLAT | \
                       FSMC_BTR1_ACCMOD));
  
  /* Set FSMC_NORSRAM device timing parameters */  
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800486c:	68bb      	ldr	r3, [r7, #8]
 800486e:	681a      	ldr	r2, [r3, #0]
                    ((Timing->AddressHoldTime) << 4U)          |\
 8004870:	68bb      	ldr	r3, [r7, #8]
 8004872:	685b      	ldr	r3, [r3, #4]
 8004874:	011b      	lsls	r3, r3, #4
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8004876:	431a      	orrs	r2, r3
                    ((Timing->DataSetupTime) << 8U)            |\
 8004878:	68bb      	ldr	r3, [r7, #8]
 800487a:	689b      	ldr	r3, [r3, #8]
 800487c:	021b      	lsls	r3, r3, #8
                    ((Timing->AddressHoldTime) << 4U)          |\
 800487e:	431a      	orrs	r2, r3
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 8004880:	68bb      	ldr	r3, [r7, #8]
 8004882:	68db      	ldr	r3, [r3, #12]
 8004884:	041b      	lsls	r3, r3, #16
                    ((Timing->DataSetupTime) << 8U)            |\
 8004886:	431a      	orrs	r2, r3
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 8004888:	68bb      	ldr	r3, [r7, #8]
 800488a:	691b      	ldr	r3, [r3, #16]
 800488c:	3b01      	subs	r3, #1
 800488e:	051b      	lsls	r3, r3, #20
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 8004890:	431a      	orrs	r2, r3
                    (((Timing->DataLatency)-2U) << 24U)        |\
 8004892:	68bb      	ldr	r3, [r7, #8]
 8004894:	695b      	ldr	r3, [r3, #20]
 8004896:	3b02      	subs	r3, #2
 8004898:	061b      	lsls	r3, r3, #24
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 800489a:	431a      	orrs	r2, r3
                    (Timing->AccessMode));
 800489c:	68bb      	ldr	r3, [r7, #8]
 800489e:	699b      	ldr	r3, [r3, #24]
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 80048a0:	4313      	orrs	r3, r2
 80048a2:	697a      	ldr	r2, [r7, #20]
 80048a4:	4313      	orrs	r3, r2
 80048a6:	617b      	str	r3, [r7, #20]
  
  Device->BTCR[Bank + 1] = tmpr; 
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	1c5a      	adds	r2, r3, #1
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	6979      	ldr	r1, [r7, #20]
 80048b0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    tmpr |= (uint32_t)(((Timing->CLKDivision)-1U) << 20U);
    Device->BTCR[FSMC_NORSRAM_BANK1 + 1U] = tmpr;
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 80048b4:	2300      	movs	r3, #0
}
 80048b6:	4618      	mov	r0, r3
 80048b8:	371c      	adds	r7, #28
 80048ba:	46bd      	mov	sp, r7
 80048bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c0:	4770      	bx	lr
	...

080048c4 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{
 80048c4:	b480      	push	{r7}
 80048c6:	b087      	sub	sp, #28
 80048c8:	af00      	add	r7, sp, #0
 80048ca:	60f8      	str	r0, [r7, #12]
 80048cc:	60b9      	str	r1, [r7, #8]
 80048ce:	607a      	str	r2, [r7, #4]
 80048d0:	603b      	str	r3, [r7, #0]
  uint32_t tmpr = 0U;
 80048d2:	2300      	movs	r3, #0
 80048d4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if(ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 80048d6:	683b      	ldr	r3, [r7, #0]
 80048d8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80048dc:	d122      	bne.n	8004924 <FSMC_NORSRAM_Extended_Timing_Init+0x60>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
    /* Get the BWTR register value */
    tmpr = Device->BWTR[Bank];
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	687a      	ldr	r2, [r7, #4]
 80048e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80048e6:	617b      	str	r3, [r7, #20]
    
    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN and ACCMOD bits */
    tmpr &= ((uint32_t)~(FSMC_BWTR1_ADDSET  | FSMC_BWTR1_ADDHLD | FSMC_BWTR1_DATAST | \
 80048e8:	697a      	ldr	r2, [r7, #20]
 80048ea:	4b15      	ldr	r3, [pc, #84]	; (8004940 <FSMC_NORSRAM_Extended_Timing_Init+0x7c>)
 80048ec:	4013      	ands	r3, r2
 80048ee:	617b      	str	r3, [r7, #20]
                         FSMC_BWTR1_BUSTURN | FSMC_BWTR1_ACCMOD));

    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 80048f0:	68bb      	ldr	r3, [r7, #8]
 80048f2:	681a      	ldr	r2, [r3, #0]
                      ((Timing->AddressHoldTime) << 4U)          |\
 80048f4:	68bb      	ldr	r3, [r7, #8]
 80048f6:	685b      	ldr	r3, [r3, #4]
 80048f8:	011b      	lsls	r3, r3, #4
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 80048fa:	431a      	orrs	r2, r3
                      ((Timing->DataSetupTime) << 8U)            |\
 80048fc:	68bb      	ldr	r3, [r7, #8]
 80048fe:	689b      	ldr	r3, [r3, #8]
 8004900:	021b      	lsls	r3, r3, #8
                      ((Timing->AddressHoldTime) << 4U)          |\
 8004902:	431a      	orrs	r2, r3
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 8004904:	68bb      	ldr	r3, [r7, #8]
 8004906:	68db      	ldr	r3, [r3, #12]
 8004908:	041b      	lsls	r3, r3, #16
                      ((Timing->DataSetupTime) << 8U)            |\
 800490a:	431a      	orrs	r2, r3
                      (Timing->AccessMode));
 800490c:	68bb      	ldr	r3, [r7, #8]
 800490e:	699b      	ldr	r3, [r3, #24]
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 8004910:	4313      	orrs	r3, r2
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8004912:	697a      	ldr	r2, [r7, #20]
 8004914:	4313      	orrs	r3, r2
 8004916:	617b      	str	r3, [r7, #20]
    
    Device->BWTR[Bank] = tmpr;
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	687a      	ldr	r2, [r7, #4]
 800491c:	6979      	ldr	r1, [r7, #20]
 800491e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8004922:	e005      	b.n	8004930 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>
  }
  else                                        
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	687a      	ldr	r2, [r7, #4]
 8004928:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 800492c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }   
  
  return HAL_OK;  
 8004930:	2300      	movs	r3, #0
}
 8004932:	4618      	mov	r0, r3
 8004934:	371c      	adds	r7, #28
 8004936:	46bd      	mov	sp, r7
 8004938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800493c:	4770      	bx	lr
 800493e:	bf00      	nop
 8004940:	cff00000 	.word	0xcff00000

08004944 <__errno>:
 8004944:	4b01      	ldr	r3, [pc, #4]	; (800494c <__errno+0x8>)
 8004946:	6818      	ldr	r0, [r3, #0]
 8004948:	4770      	bx	lr
 800494a:	bf00      	nop
 800494c:	20000014 	.word	0x20000014

08004950 <__libc_init_array>:
 8004950:	b570      	push	{r4, r5, r6, lr}
 8004952:	4d0d      	ldr	r5, [pc, #52]	; (8004988 <__libc_init_array+0x38>)
 8004954:	4c0d      	ldr	r4, [pc, #52]	; (800498c <__libc_init_array+0x3c>)
 8004956:	1b64      	subs	r4, r4, r5
 8004958:	10a4      	asrs	r4, r4, #2
 800495a:	2600      	movs	r6, #0
 800495c:	42a6      	cmp	r6, r4
 800495e:	d109      	bne.n	8004974 <__libc_init_array+0x24>
 8004960:	4d0b      	ldr	r5, [pc, #44]	; (8004990 <__libc_init_array+0x40>)
 8004962:	4c0c      	ldr	r4, [pc, #48]	; (8004994 <__libc_init_array+0x44>)
 8004964:	f001 f822 	bl	80059ac <_init>
 8004968:	1b64      	subs	r4, r4, r5
 800496a:	10a4      	asrs	r4, r4, #2
 800496c:	2600      	movs	r6, #0
 800496e:	42a6      	cmp	r6, r4
 8004970:	d105      	bne.n	800497e <__libc_init_array+0x2e>
 8004972:	bd70      	pop	{r4, r5, r6, pc}
 8004974:	f855 3b04 	ldr.w	r3, [r5], #4
 8004978:	4798      	blx	r3
 800497a:	3601      	adds	r6, #1
 800497c:	e7ee      	b.n	800495c <__libc_init_array+0xc>
 800497e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004982:	4798      	blx	r3
 8004984:	3601      	adds	r6, #1
 8004986:	e7f2      	b.n	800496e <__libc_init_array+0x1e>
 8004988:	08008af8 	.word	0x08008af8
 800498c:	08008af8 	.word	0x08008af8
 8004990:	08008af8 	.word	0x08008af8
 8004994:	08008afc 	.word	0x08008afc

08004998 <memset>:
 8004998:	4402      	add	r2, r0
 800499a:	4603      	mov	r3, r0
 800499c:	4293      	cmp	r3, r2
 800499e:	d100      	bne.n	80049a2 <memset+0xa>
 80049a0:	4770      	bx	lr
 80049a2:	f803 1b01 	strb.w	r1, [r3], #1
 80049a6:	e7f9      	b.n	800499c <memset+0x4>

080049a8 <rand>:
 80049a8:	4b17      	ldr	r3, [pc, #92]	; (8004a08 <rand+0x60>)
 80049aa:	b510      	push	{r4, lr}
 80049ac:	681c      	ldr	r4, [r3, #0]
 80049ae:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80049b0:	b9b3      	cbnz	r3, 80049e0 <rand+0x38>
 80049b2:	2018      	movs	r0, #24
 80049b4:	f000 f868 	bl	8004a88 <malloc>
 80049b8:	63a0      	str	r0, [r4, #56]	; 0x38
 80049ba:	b928      	cbnz	r0, 80049c8 <rand+0x20>
 80049bc:	4602      	mov	r2, r0
 80049be:	4b13      	ldr	r3, [pc, #76]	; (8004a0c <rand+0x64>)
 80049c0:	4813      	ldr	r0, [pc, #76]	; (8004a10 <rand+0x68>)
 80049c2:	214e      	movs	r1, #78	; 0x4e
 80049c4:	f000 f830 	bl	8004a28 <__assert_func>
 80049c8:	4a12      	ldr	r2, [pc, #72]	; (8004a14 <rand+0x6c>)
 80049ca:	4b13      	ldr	r3, [pc, #76]	; (8004a18 <rand+0x70>)
 80049cc:	e9c0 2300 	strd	r2, r3, [r0]
 80049d0:	4b12      	ldr	r3, [pc, #72]	; (8004a1c <rand+0x74>)
 80049d2:	6083      	str	r3, [r0, #8]
 80049d4:	230b      	movs	r3, #11
 80049d6:	8183      	strh	r3, [r0, #12]
 80049d8:	2201      	movs	r2, #1
 80049da:	2300      	movs	r3, #0
 80049dc:	e9c0 2304 	strd	r2, r3, [r0, #16]
 80049e0:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80049e2:	480f      	ldr	r0, [pc, #60]	; (8004a20 <rand+0x78>)
 80049e4:	690a      	ldr	r2, [r1, #16]
 80049e6:	694b      	ldr	r3, [r1, #20]
 80049e8:	4c0e      	ldr	r4, [pc, #56]	; (8004a24 <rand+0x7c>)
 80049ea:	4350      	muls	r0, r2
 80049ec:	fb04 0003 	mla	r0, r4, r3, r0
 80049f0:	fba2 3404 	umull	r3, r4, r2, r4
 80049f4:	1c5a      	adds	r2, r3, #1
 80049f6:	4404      	add	r4, r0
 80049f8:	f144 0000 	adc.w	r0, r4, #0
 80049fc:	e9c1 2004 	strd	r2, r0, [r1, #16]
 8004a00:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8004a04:	bd10      	pop	{r4, pc}
 8004a06:	bf00      	nop
 8004a08:	20000014 	.word	0x20000014
 8004a0c:	080089a8 	.word	0x080089a8
 8004a10:	080089bf 	.word	0x080089bf
 8004a14:	abcd330e 	.word	0xabcd330e
 8004a18:	e66d1234 	.word	0xe66d1234
 8004a1c:	0005deec 	.word	0x0005deec
 8004a20:	5851f42d 	.word	0x5851f42d
 8004a24:	4c957f2d 	.word	0x4c957f2d

08004a28 <__assert_func>:
 8004a28:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8004a2a:	4614      	mov	r4, r2
 8004a2c:	461a      	mov	r2, r3
 8004a2e:	4b09      	ldr	r3, [pc, #36]	; (8004a54 <__assert_func+0x2c>)
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	4605      	mov	r5, r0
 8004a34:	68d8      	ldr	r0, [r3, #12]
 8004a36:	b14c      	cbz	r4, 8004a4c <__assert_func+0x24>
 8004a38:	4b07      	ldr	r3, [pc, #28]	; (8004a58 <__assert_func+0x30>)
 8004a3a:	9100      	str	r1, [sp, #0]
 8004a3c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8004a40:	4906      	ldr	r1, [pc, #24]	; (8004a5c <__assert_func+0x34>)
 8004a42:	462b      	mov	r3, r5
 8004a44:	f000 f80e 	bl	8004a64 <fiprintf>
 8004a48:	f000 fc8e 	bl	8005368 <abort>
 8004a4c:	4b04      	ldr	r3, [pc, #16]	; (8004a60 <__assert_func+0x38>)
 8004a4e:	461c      	mov	r4, r3
 8004a50:	e7f3      	b.n	8004a3a <__assert_func+0x12>
 8004a52:	bf00      	nop
 8004a54:	20000014 	.word	0x20000014
 8004a58:	08008a1e 	.word	0x08008a1e
 8004a5c:	08008a2b 	.word	0x08008a2b
 8004a60:	08008a59 	.word	0x08008a59

08004a64 <fiprintf>:
 8004a64:	b40e      	push	{r1, r2, r3}
 8004a66:	b503      	push	{r0, r1, lr}
 8004a68:	4601      	mov	r1, r0
 8004a6a:	ab03      	add	r3, sp, #12
 8004a6c:	4805      	ldr	r0, [pc, #20]	; (8004a84 <fiprintf+0x20>)
 8004a6e:	f853 2b04 	ldr.w	r2, [r3], #4
 8004a72:	6800      	ldr	r0, [r0, #0]
 8004a74:	9301      	str	r3, [sp, #4]
 8004a76:	f000 f8e3 	bl	8004c40 <_vfiprintf_r>
 8004a7a:	b002      	add	sp, #8
 8004a7c:	f85d eb04 	ldr.w	lr, [sp], #4
 8004a80:	b003      	add	sp, #12
 8004a82:	4770      	bx	lr
 8004a84:	20000014 	.word	0x20000014

08004a88 <malloc>:
 8004a88:	4b02      	ldr	r3, [pc, #8]	; (8004a94 <malloc+0xc>)
 8004a8a:	4601      	mov	r1, r0
 8004a8c:	6818      	ldr	r0, [r3, #0]
 8004a8e:	f000 b853 	b.w	8004b38 <_malloc_r>
 8004a92:	bf00      	nop
 8004a94:	20000014 	.word	0x20000014

08004a98 <_free_r>:
 8004a98:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004a9a:	2900      	cmp	r1, #0
 8004a9c:	d048      	beq.n	8004b30 <_free_r+0x98>
 8004a9e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004aa2:	9001      	str	r0, [sp, #4]
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	f1a1 0404 	sub.w	r4, r1, #4
 8004aaa:	bfb8      	it	lt
 8004aac:	18e4      	addlt	r4, r4, r3
 8004aae:	f000 fe81 	bl	80057b4 <__malloc_lock>
 8004ab2:	4a20      	ldr	r2, [pc, #128]	; (8004b34 <_free_r+0x9c>)
 8004ab4:	9801      	ldr	r0, [sp, #4]
 8004ab6:	6813      	ldr	r3, [r2, #0]
 8004ab8:	4615      	mov	r5, r2
 8004aba:	b933      	cbnz	r3, 8004aca <_free_r+0x32>
 8004abc:	6063      	str	r3, [r4, #4]
 8004abe:	6014      	str	r4, [r2, #0]
 8004ac0:	b003      	add	sp, #12
 8004ac2:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004ac6:	f000 be7b 	b.w	80057c0 <__malloc_unlock>
 8004aca:	42a3      	cmp	r3, r4
 8004acc:	d90b      	bls.n	8004ae6 <_free_r+0x4e>
 8004ace:	6821      	ldr	r1, [r4, #0]
 8004ad0:	1862      	adds	r2, r4, r1
 8004ad2:	4293      	cmp	r3, r2
 8004ad4:	bf04      	itt	eq
 8004ad6:	681a      	ldreq	r2, [r3, #0]
 8004ad8:	685b      	ldreq	r3, [r3, #4]
 8004ada:	6063      	str	r3, [r4, #4]
 8004adc:	bf04      	itt	eq
 8004ade:	1852      	addeq	r2, r2, r1
 8004ae0:	6022      	streq	r2, [r4, #0]
 8004ae2:	602c      	str	r4, [r5, #0]
 8004ae4:	e7ec      	b.n	8004ac0 <_free_r+0x28>
 8004ae6:	461a      	mov	r2, r3
 8004ae8:	685b      	ldr	r3, [r3, #4]
 8004aea:	b10b      	cbz	r3, 8004af0 <_free_r+0x58>
 8004aec:	42a3      	cmp	r3, r4
 8004aee:	d9fa      	bls.n	8004ae6 <_free_r+0x4e>
 8004af0:	6811      	ldr	r1, [r2, #0]
 8004af2:	1855      	adds	r5, r2, r1
 8004af4:	42a5      	cmp	r5, r4
 8004af6:	d10b      	bne.n	8004b10 <_free_r+0x78>
 8004af8:	6824      	ldr	r4, [r4, #0]
 8004afa:	4421      	add	r1, r4
 8004afc:	1854      	adds	r4, r2, r1
 8004afe:	42a3      	cmp	r3, r4
 8004b00:	6011      	str	r1, [r2, #0]
 8004b02:	d1dd      	bne.n	8004ac0 <_free_r+0x28>
 8004b04:	681c      	ldr	r4, [r3, #0]
 8004b06:	685b      	ldr	r3, [r3, #4]
 8004b08:	6053      	str	r3, [r2, #4]
 8004b0a:	4421      	add	r1, r4
 8004b0c:	6011      	str	r1, [r2, #0]
 8004b0e:	e7d7      	b.n	8004ac0 <_free_r+0x28>
 8004b10:	d902      	bls.n	8004b18 <_free_r+0x80>
 8004b12:	230c      	movs	r3, #12
 8004b14:	6003      	str	r3, [r0, #0]
 8004b16:	e7d3      	b.n	8004ac0 <_free_r+0x28>
 8004b18:	6825      	ldr	r5, [r4, #0]
 8004b1a:	1961      	adds	r1, r4, r5
 8004b1c:	428b      	cmp	r3, r1
 8004b1e:	bf04      	itt	eq
 8004b20:	6819      	ldreq	r1, [r3, #0]
 8004b22:	685b      	ldreq	r3, [r3, #4]
 8004b24:	6063      	str	r3, [r4, #4]
 8004b26:	bf04      	itt	eq
 8004b28:	1949      	addeq	r1, r1, r5
 8004b2a:	6021      	streq	r1, [r4, #0]
 8004b2c:	6054      	str	r4, [r2, #4]
 8004b2e:	e7c7      	b.n	8004ac0 <_free_r+0x28>
 8004b30:	b003      	add	sp, #12
 8004b32:	bd30      	pop	{r4, r5, pc}
 8004b34:	200000dc 	.word	0x200000dc

08004b38 <_malloc_r>:
 8004b38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b3a:	1ccd      	adds	r5, r1, #3
 8004b3c:	f025 0503 	bic.w	r5, r5, #3
 8004b40:	3508      	adds	r5, #8
 8004b42:	2d0c      	cmp	r5, #12
 8004b44:	bf38      	it	cc
 8004b46:	250c      	movcc	r5, #12
 8004b48:	2d00      	cmp	r5, #0
 8004b4a:	4606      	mov	r6, r0
 8004b4c:	db01      	blt.n	8004b52 <_malloc_r+0x1a>
 8004b4e:	42a9      	cmp	r1, r5
 8004b50:	d903      	bls.n	8004b5a <_malloc_r+0x22>
 8004b52:	230c      	movs	r3, #12
 8004b54:	6033      	str	r3, [r6, #0]
 8004b56:	2000      	movs	r0, #0
 8004b58:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004b5a:	f000 fe2b 	bl	80057b4 <__malloc_lock>
 8004b5e:	4921      	ldr	r1, [pc, #132]	; (8004be4 <_malloc_r+0xac>)
 8004b60:	680a      	ldr	r2, [r1, #0]
 8004b62:	4614      	mov	r4, r2
 8004b64:	b99c      	cbnz	r4, 8004b8e <_malloc_r+0x56>
 8004b66:	4f20      	ldr	r7, [pc, #128]	; (8004be8 <_malloc_r+0xb0>)
 8004b68:	683b      	ldr	r3, [r7, #0]
 8004b6a:	b923      	cbnz	r3, 8004b76 <_malloc_r+0x3e>
 8004b6c:	4621      	mov	r1, r4
 8004b6e:	4630      	mov	r0, r6
 8004b70:	f000 fb2a 	bl	80051c8 <_sbrk_r>
 8004b74:	6038      	str	r0, [r7, #0]
 8004b76:	4629      	mov	r1, r5
 8004b78:	4630      	mov	r0, r6
 8004b7a:	f000 fb25 	bl	80051c8 <_sbrk_r>
 8004b7e:	1c43      	adds	r3, r0, #1
 8004b80:	d123      	bne.n	8004bca <_malloc_r+0x92>
 8004b82:	230c      	movs	r3, #12
 8004b84:	6033      	str	r3, [r6, #0]
 8004b86:	4630      	mov	r0, r6
 8004b88:	f000 fe1a 	bl	80057c0 <__malloc_unlock>
 8004b8c:	e7e3      	b.n	8004b56 <_malloc_r+0x1e>
 8004b8e:	6823      	ldr	r3, [r4, #0]
 8004b90:	1b5b      	subs	r3, r3, r5
 8004b92:	d417      	bmi.n	8004bc4 <_malloc_r+0x8c>
 8004b94:	2b0b      	cmp	r3, #11
 8004b96:	d903      	bls.n	8004ba0 <_malloc_r+0x68>
 8004b98:	6023      	str	r3, [r4, #0]
 8004b9a:	441c      	add	r4, r3
 8004b9c:	6025      	str	r5, [r4, #0]
 8004b9e:	e004      	b.n	8004baa <_malloc_r+0x72>
 8004ba0:	6863      	ldr	r3, [r4, #4]
 8004ba2:	42a2      	cmp	r2, r4
 8004ba4:	bf0c      	ite	eq
 8004ba6:	600b      	streq	r3, [r1, #0]
 8004ba8:	6053      	strne	r3, [r2, #4]
 8004baa:	4630      	mov	r0, r6
 8004bac:	f000 fe08 	bl	80057c0 <__malloc_unlock>
 8004bb0:	f104 000b 	add.w	r0, r4, #11
 8004bb4:	1d23      	adds	r3, r4, #4
 8004bb6:	f020 0007 	bic.w	r0, r0, #7
 8004bba:	1ac2      	subs	r2, r0, r3
 8004bbc:	d0cc      	beq.n	8004b58 <_malloc_r+0x20>
 8004bbe:	1a1b      	subs	r3, r3, r0
 8004bc0:	50a3      	str	r3, [r4, r2]
 8004bc2:	e7c9      	b.n	8004b58 <_malloc_r+0x20>
 8004bc4:	4622      	mov	r2, r4
 8004bc6:	6864      	ldr	r4, [r4, #4]
 8004bc8:	e7cc      	b.n	8004b64 <_malloc_r+0x2c>
 8004bca:	1cc4      	adds	r4, r0, #3
 8004bcc:	f024 0403 	bic.w	r4, r4, #3
 8004bd0:	42a0      	cmp	r0, r4
 8004bd2:	d0e3      	beq.n	8004b9c <_malloc_r+0x64>
 8004bd4:	1a21      	subs	r1, r4, r0
 8004bd6:	4630      	mov	r0, r6
 8004bd8:	f000 faf6 	bl	80051c8 <_sbrk_r>
 8004bdc:	3001      	adds	r0, #1
 8004bde:	d1dd      	bne.n	8004b9c <_malloc_r+0x64>
 8004be0:	e7cf      	b.n	8004b82 <_malloc_r+0x4a>
 8004be2:	bf00      	nop
 8004be4:	200000dc 	.word	0x200000dc
 8004be8:	200000e0 	.word	0x200000e0

08004bec <__sfputc_r>:
 8004bec:	6893      	ldr	r3, [r2, #8]
 8004bee:	3b01      	subs	r3, #1
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	b410      	push	{r4}
 8004bf4:	6093      	str	r3, [r2, #8]
 8004bf6:	da08      	bge.n	8004c0a <__sfputc_r+0x1e>
 8004bf8:	6994      	ldr	r4, [r2, #24]
 8004bfa:	42a3      	cmp	r3, r4
 8004bfc:	db01      	blt.n	8004c02 <__sfputc_r+0x16>
 8004bfe:	290a      	cmp	r1, #10
 8004c00:	d103      	bne.n	8004c0a <__sfputc_r+0x1e>
 8004c02:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004c06:	f000 baef 	b.w	80051e8 <__swbuf_r>
 8004c0a:	6813      	ldr	r3, [r2, #0]
 8004c0c:	1c58      	adds	r0, r3, #1
 8004c0e:	6010      	str	r0, [r2, #0]
 8004c10:	7019      	strb	r1, [r3, #0]
 8004c12:	4608      	mov	r0, r1
 8004c14:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004c18:	4770      	bx	lr

08004c1a <__sfputs_r>:
 8004c1a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c1c:	4606      	mov	r6, r0
 8004c1e:	460f      	mov	r7, r1
 8004c20:	4614      	mov	r4, r2
 8004c22:	18d5      	adds	r5, r2, r3
 8004c24:	42ac      	cmp	r4, r5
 8004c26:	d101      	bne.n	8004c2c <__sfputs_r+0x12>
 8004c28:	2000      	movs	r0, #0
 8004c2a:	e007      	b.n	8004c3c <__sfputs_r+0x22>
 8004c2c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004c30:	463a      	mov	r2, r7
 8004c32:	4630      	mov	r0, r6
 8004c34:	f7ff ffda 	bl	8004bec <__sfputc_r>
 8004c38:	1c43      	adds	r3, r0, #1
 8004c3a:	d1f3      	bne.n	8004c24 <__sfputs_r+0xa>
 8004c3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004c40 <_vfiprintf_r>:
 8004c40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004c44:	460d      	mov	r5, r1
 8004c46:	b09d      	sub	sp, #116	; 0x74
 8004c48:	4614      	mov	r4, r2
 8004c4a:	4698      	mov	r8, r3
 8004c4c:	4606      	mov	r6, r0
 8004c4e:	b118      	cbz	r0, 8004c58 <_vfiprintf_r+0x18>
 8004c50:	6983      	ldr	r3, [r0, #24]
 8004c52:	b90b      	cbnz	r3, 8004c58 <_vfiprintf_r+0x18>
 8004c54:	f000 fcaa 	bl	80055ac <__sinit>
 8004c58:	4b89      	ldr	r3, [pc, #548]	; (8004e80 <_vfiprintf_r+0x240>)
 8004c5a:	429d      	cmp	r5, r3
 8004c5c:	d11b      	bne.n	8004c96 <_vfiprintf_r+0x56>
 8004c5e:	6875      	ldr	r5, [r6, #4]
 8004c60:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004c62:	07d9      	lsls	r1, r3, #31
 8004c64:	d405      	bmi.n	8004c72 <_vfiprintf_r+0x32>
 8004c66:	89ab      	ldrh	r3, [r5, #12]
 8004c68:	059a      	lsls	r2, r3, #22
 8004c6a:	d402      	bmi.n	8004c72 <_vfiprintf_r+0x32>
 8004c6c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004c6e:	f000 fd3b 	bl	80056e8 <__retarget_lock_acquire_recursive>
 8004c72:	89ab      	ldrh	r3, [r5, #12]
 8004c74:	071b      	lsls	r3, r3, #28
 8004c76:	d501      	bpl.n	8004c7c <_vfiprintf_r+0x3c>
 8004c78:	692b      	ldr	r3, [r5, #16]
 8004c7a:	b9eb      	cbnz	r3, 8004cb8 <_vfiprintf_r+0x78>
 8004c7c:	4629      	mov	r1, r5
 8004c7e:	4630      	mov	r0, r6
 8004c80:	f000 fb04 	bl	800528c <__swsetup_r>
 8004c84:	b1c0      	cbz	r0, 8004cb8 <_vfiprintf_r+0x78>
 8004c86:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004c88:	07dc      	lsls	r4, r3, #31
 8004c8a:	d50e      	bpl.n	8004caa <_vfiprintf_r+0x6a>
 8004c8c:	f04f 30ff 	mov.w	r0, #4294967295
 8004c90:	b01d      	add	sp, #116	; 0x74
 8004c92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004c96:	4b7b      	ldr	r3, [pc, #492]	; (8004e84 <_vfiprintf_r+0x244>)
 8004c98:	429d      	cmp	r5, r3
 8004c9a:	d101      	bne.n	8004ca0 <_vfiprintf_r+0x60>
 8004c9c:	68b5      	ldr	r5, [r6, #8]
 8004c9e:	e7df      	b.n	8004c60 <_vfiprintf_r+0x20>
 8004ca0:	4b79      	ldr	r3, [pc, #484]	; (8004e88 <_vfiprintf_r+0x248>)
 8004ca2:	429d      	cmp	r5, r3
 8004ca4:	bf08      	it	eq
 8004ca6:	68f5      	ldreq	r5, [r6, #12]
 8004ca8:	e7da      	b.n	8004c60 <_vfiprintf_r+0x20>
 8004caa:	89ab      	ldrh	r3, [r5, #12]
 8004cac:	0598      	lsls	r0, r3, #22
 8004cae:	d4ed      	bmi.n	8004c8c <_vfiprintf_r+0x4c>
 8004cb0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004cb2:	f000 fd1a 	bl	80056ea <__retarget_lock_release_recursive>
 8004cb6:	e7e9      	b.n	8004c8c <_vfiprintf_r+0x4c>
 8004cb8:	2300      	movs	r3, #0
 8004cba:	9309      	str	r3, [sp, #36]	; 0x24
 8004cbc:	2320      	movs	r3, #32
 8004cbe:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004cc2:	f8cd 800c 	str.w	r8, [sp, #12]
 8004cc6:	2330      	movs	r3, #48	; 0x30
 8004cc8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8004e8c <_vfiprintf_r+0x24c>
 8004ccc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004cd0:	f04f 0901 	mov.w	r9, #1
 8004cd4:	4623      	mov	r3, r4
 8004cd6:	469a      	mov	sl, r3
 8004cd8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004cdc:	b10a      	cbz	r2, 8004ce2 <_vfiprintf_r+0xa2>
 8004cde:	2a25      	cmp	r2, #37	; 0x25
 8004ce0:	d1f9      	bne.n	8004cd6 <_vfiprintf_r+0x96>
 8004ce2:	ebba 0b04 	subs.w	fp, sl, r4
 8004ce6:	d00b      	beq.n	8004d00 <_vfiprintf_r+0xc0>
 8004ce8:	465b      	mov	r3, fp
 8004cea:	4622      	mov	r2, r4
 8004cec:	4629      	mov	r1, r5
 8004cee:	4630      	mov	r0, r6
 8004cf0:	f7ff ff93 	bl	8004c1a <__sfputs_r>
 8004cf4:	3001      	adds	r0, #1
 8004cf6:	f000 80aa 	beq.w	8004e4e <_vfiprintf_r+0x20e>
 8004cfa:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004cfc:	445a      	add	r2, fp
 8004cfe:	9209      	str	r2, [sp, #36]	; 0x24
 8004d00:	f89a 3000 	ldrb.w	r3, [sl]
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	f000 80a2 	beq.w	8004e4e <_vfiprintf_r+0x20e>
 8004d0a:	2300      	movs	r3, #0
 8004d0c:	f04f 32ff 	mov.w	r2, #4294967295
 8004d10:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004d14:	f10a 0a01 	add.w	sl, sl, #1
 8004d18:	9304      	str	r3, [sp, #16]
 8004d1a:	9307      	str	r3, [sp, #28]
 8004d1c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004d20:	931a      	str	r3, [sp, #104]	; 0x68
 8004d22:	4654      	mov	r4, sl
 8004d24:	2205      	movs	r2, #5
 8004d26:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004d2a:	4858      	ldr	r0, [pc, #352]	; (8004e8c <_vfiprintf_r+0x24c>)
 8004d2c:	f7fb fa58 	bl	80001e0 <memchr>
 8004d30:	9a04      	ldr	r2, [sp, #16]
 8004d32:	b9d8      	cbnz	r0, 8004d6c <_vfiprintf_r+0x12c>
 8004d34:	06d1      	lsls	r1, r2, #27
 8004d36:	bf44      	itt	mi
 8004d38:	2320      	movmi	r3, #32
 8004d3a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004d3e:	0713      	lsls	r3, r2, #28
 8004d40:	bf44      	itt	mi
 8004d42:	232b      	movmi	r3, #43	; 0x2b
 8004d44:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004d48:	f89a 3000 	ldrb.w	r3, [sl]
 8004d4c:	2b2a      	cmp	r3, #42	; 0x2a
 8004d4e:	d015      	beq.n	8004d7c <_vfiprintf_r+0x13c>
 8004d50:	9a07      	ldr	r2, [sp, #28]
 8004d52:	4654      	mov	r4, sl
 8004d54:	2000      	movs	r0, #0
 8004d56:	f04f 0c0a 	mov.w	ip, #10
 8004d5a:	4621      	mov	r1, r4
 8004d5c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004d60:	3b30      	subs	r3, #48	; 0x30
 8004d62:	2b09      	cmp	r3, #9
 8004d64:	d94e      	bls.n	8004e04 <_vfiprintf_r+0x1c4>
 8004d66:	b1b0      	cbz	r0, 8004d96 <_vfiprintf_r+0x156>
 8004d68:	9207      	str	r2, [sp, #28]
 8004d6a:	e014      	b.n	8004d96 <_vfiprintf_r+0x156>
 8004d6c:	eba0 0308 	sub.w	r3, r0, r8
 8004d70:	fa09 f303 	lsl.w	r3, r9, r3
 8004d74:	4313      	orrs	r3, r2
 8004d76:	9304      	str	r3, [sp, #16]
 8004d78:	46a2      	mov	sl, r4
 8004d7a:	e7d2      	b.n	8004d22 <_vfiprintf_r+0xe2>
 8004d7c:	9b03      	ldr	r3, [sp, #12]
 8004d7e:	1d19      	adds	r1, r3, #4
 8004d80:	681b      	ldr	r3, [r3, #0]
 8004d82:	9103      	str	r1, [sp, #12]
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	bfbb      	ittet	lt
 8004d88:	425b      	neglt	r3, r3
 8004d8a:	f042 0202 	orrlt.w	r2, r2, #2
 8004d8e:	9307      	strge	r3, [sp, #28]
 8004d90:	9307      	strlt	r3, [sp, #28]
 8004d92:	bfb8      	it	lt
 8004d94:	9204      	strlt	r2, [sp, #16]
 8004d96:	7823      	ldrb	r3, [r4, #0]
 8004d98:	2b2e      	cmp	r3, #46	; 0x2e
 8004d9a:	d10c      	bne.n	8004db6 <_vfiprintf_r+0x176>
 8004d9c:	7863      	ldrb	r3, [r4, #1]
 8004d9e:	2b2a      	cmp	r3, #42	; 0x2a
 8004da0:	d135      	bne.n	8004e0e <_vfiprintf_r+0x1ce>
 8004da2:	9b03      	ldr	r3, [sp, #12]
 8004da4:	1d1a      	adds	r2, r3, #4
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	9203      	str	r2, [sp, #12]
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	bfb8      	it	lt
 8004dae:	f04f 33ff 	movlt.w	r3, #4294967295
 8004db2:	3402      	adds	r4, #2
 8004db4:	9305      	str	r3, [sp, #20]
 8004db6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8004e9c <_vfiprintf_r+0x25c>
 8004dba:	7821      	ldrb	r1, [r4, #0]
 8004dbc:	2203      	movs	r2, #3
 8004dbe:	4650      	mov	r0, sl
 8004dc0:	f7fb fa0e 	bl	80001e0 <memchr>
 8004dc4:	b140      	cbz	r0, 8004dd8 <_vfiprintf_r+0x198>
 8004dc6:	2340      	movs	r3, #64	; 0x40
 8004dc8:	eba0 000a 	sub.w	r0, r0, sl
 8004dcc:	fa03 f000 	lsl.w	r0, r3, r0
 8004dd0:	9b04      	ldr	r3, [sp, #16]
 8004dd2:	4303      	orrs	r3, r0
 8004dd4:	3401      	adds	r4, #1
 8004dd6:	9304      	str	r3, [sp, #16]
 8004dd8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004ddc:	482c      	ldr	r0, [pc, #176]	; (8004e90 <_vfiprintf_r+0x250>)
 8004dde:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004de2:	2206      	movs	r2, #6
 8004de4:	f7fb f9fc 	bl	80001e0 <memchr>
 8004de8:	2800      	cmp	r0, #0
 8004dea:	d03f      	beq.n	8004e6c <_vfiprintf_r+0x22c>
 8004dec:	4b29      	ldr	r3, [pc, #164]	; (8004e94 <_vfiprintf_r+0x254>)
 8004dee:	bb1b      	cbnz	r3, 8004e38 <_vfiprintf_r+0x1f8>
 8004df0:	9b03      	ldr	r3, [sp, #12]
 8004df2:	3307      	adds	r3, #7
 8004df4:	f023 0307 	bic.w	r3, r3, #7
 8004df8:	3308      	adds	r3, #8
 8004dfa:	9303      	str	r3, [sp, #12]
 8004dfc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004dfe:	443b      	add	r3, r7
 8004e00:	9309      	str	r3, [sp, #36]	; 0x24
 8004e02:	e767      	b.n	8004cd4 <_vfiprintf_r+0x94>
 8004e04:	fb0c 3202 	mla	r2, ip, r2, r3
 8004e08:	460c      	mov	r4, r1
 8004e0a:	2001      	movs	r0, #1
 8004e0c:	e7a5      	b.n	8004d5a <_vfiprintf_r+0x11a>
 8004e0e:	2300      	movs	r3, #0
 8004e10:	3401      	adds	r4, #1
 8004e12:	9305      	str	r3, [sp, #20]
 8004e14:	4619      	mov	r1, r3
 8004e16:	f04f 0c0a 	mov.w	ip, #10
 8004e1a:	4620      	mov	r0, r4
 8004e1c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004e20:	3a30      	subs	r2, #48	; 0x30
 8004e22:	2a09      	cmp	r2, #9
 8004e24:	d903      	bls.n	8004e2e <_vfiprintf_r+0x1ee>
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d0c5      	beq.n	8004db6 <_vfiprintf_r+0x176>
 8004e2a:	9105      	str	r1, [sp, #20]
 8004e2c:	e7c3      	b.n	8004db6 <_vfiprintf_r+0x176>
 8004e2e:	fb0c 2101 	mla	r1, ip, r1, r2
 8004e32:	4604      	mov	r4, r0
 8004e34:	2301      	movs	r3, #1
 8004e36:	e7f0      	b.n	8004e1a <_vfiprintf_r+0x1da>
 8004e38:	ab03      	add	r3, sp, #12
 8004e3a:	9300      	str	r3, [sp, #0]
 8004e3c:	462a      	mov	r2, r5
 8004e3e:	4b16      	ldr	r3, [pc, #88]	; (8004e98 <_vfiprintf_r+0x258>)
 8004e40:	a904      	add	r1, sp, #16
 8004e42:	4630      	mov	r0, r6
 8004e44:	f3af 8000 	nop.w
 8004e48:	4607      	mov	r7, r0
 8004e4a:	1c78      	adds	r0, r7, #1
 8004e4c:	d1d6      	bne.n	8004dfc <_vfiprintf_r+0x1bc>
 8004e4e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8004e50:	07d9      	lsls	r1, r3, #31
 8004e52:	d405      	bmi.n	8004e60 <_vfiprintf_r+0x220>
 8004e54:	89ab      	ldrh	r3, [r5, #12]
 8004e56:	059a      	lsls	r2, r3, #22
 8004e58:	d402      	bmi.n	8004e60 <_vfiprintf_r+0x220>
 8004e5a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8004e5c:	f000 fc45 	bl	80056ea <__retarget_lock_release_recursive>
 8004e60:	89ab      	ldrh	r3, [r5, #12]
 8004e62:	065b      	lsls	r3, r3, #25
 8004e64:	f53f af12 	bmi.w	8004c8c <_vfiprintf_r+0x4c>
 8004e68:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004e6a:	e711      	b.n	8004c90 <_vfiprintf_r+0x50>
 8004e6c:	ab03      	add	r3, sp, #12
 8004e6e:	9300      	str	r3, [sp, #0]
 8004e70:	462a      	mov	r2, r5
 8004e72:	4b09      	ldr	r3, [pc, #36]	; (8004e98 <_vfiprintf_r+0x258>)
 8004e74:	a904      	add	r1, sp, #16
 8004e76:	4630      	mov	r0, r6
 8004e78:	f000 f880 	bl	8004f7c <_printf_i>
 8004e7c:	e7e4      	b.n	8004e48 <_vfiprintf_r+0x208>
 8004e7e:	bf00      	nop
 8004e80:	08008ab0 	.word	0x08008ab0
 8004e84:	08008ad0 	.word	0x08008ad0
 8004e88:	08008a90 	.word	0x08008a90
 8004e8c:	08008a5a 	.word	0x08008a5a
 8004e90:	08008a64 	.word	0x08008a64
 8004e94:	00000000 	.word	0x00000000
 8004e98:	08004c1b 	.word	0x08004c1b
 8004e9c:	08008a60 	.word	0x08008a60

08004ea0 <_printf_common>:
 8004ea0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004ea4:	4616      	mov	r6, r2
 8004ea6:	4699      	mov	r9, r3
 8004ea8:	688a      	ldr	r2, [r1, #8]
 8004eaa:	690b      	ldr	r3, [r1, #16]
 8004eac:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004eb0:	4293      	cmp	r3, r2
 8004eb2:	bfb8      	it	lt
 8004eb4:	4613      	movlt	r3, r2
 8004eb6:	6033      	str	r3, [r6, #0]
 8004eb8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004ebc:	4607      	mov	r7, r0
 8004ebe:	460c      	mov	r4, r1
 8004ec0:	b10a      	cbz	r2, 8004ec6 <_printf_common+0x26>
 8004ec2:	3301      	adds	r3, #1
 8004ec4:	6033      	str	r3, [r6, #0]
 8004ec6:	6823      	ldr	r3, [r4, #0]
 8004ec8:	0699      	lsls	r1, r3, #26
 8004eca:	bf42      	ittt	mi
 8004ecc:	6833      	ldrmi	r3, [r6, #0]
 8004ece:	3302      	addmi	r3, #2
 8004ed0:	6033      	strmi	r3, [r6, #0]
 8004ed2:	6825      	ldr	r5, [r4, #0]
 8004ed4:	f015 0506 	ands.w	r5, r5, #6
 8004ed8:	d106      	bne.n	8004ee8 <_printf_common+0x48>
 8004eda:	f104 0a19 	add.w	sl, r4, #25
 8004ede:	68e3      	ldr	r3, [r4, #12]
 8004ee0:	6832      	ldr	r2, [r6, #0]
 8004ee2:	1a9b      	subs	r3, r3, r2
 8004ee4:	42ab      	cmp	r3, r5
 8004ee6:	dc26      	bgt.n	8004f36 <_printf_common+0x96>
 8004ee8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004eec:	1e13      	subs	r3, r2, #0
 8004eee:	6822      	ldr	r2, [r4, #0]
 8004ef0:	bf18      	it	ne
 8004ef2:	2301      	movne	r3, #1
 8004ef4:	0692      	lsls	r2, r2, #26
 8004ef6:	d42b      	bmi.n	8004f50 <_printf_common+0xb0>
 8004ef8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004efc:	4649      	mov	r1, r9
 8004efe:	4638      	mov	r0, r7
 8004f00:	47c0      	blx	r8
 8004f02:	3001      	adds	r0, #1
 8004f04:	d01e      	beq.n	8004f44 <_printf_common+0xa4>
 8004f06:	6823      	ldr	r3, [r4, #0]
 8004f08:	68e5      	ldr	r5, [r4, #12]
 8004f0a:	6832      	ldr	r2, [r6, #0]
 8004f0c:	f003 0306 	and.w	r3, r3, #6
 8004f10:	2b04      	cmp	r3, #4
 8004f12:	bf08      	it	eq
 8004f14:	1aad      	subeq	r5, r5, r2
 8004f16:	68a3      	ldr	r3, [r4, #8]
 8004f18:	6922      	ldr	r2, [r4, #16]
 8004f1a:	bf0c      	ite	eq
 8004f1c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004f20:	2500      	movne	r5, #0
 8004f22:	4293      	cmp	r3, r2
 8004f24:	bfc4      	itt	gt
 8004f26:	1a9b      	subgt	r3, r3, r2
 8004f28:	18ed      	addgt	r5, r5, r3
 8004f2a:	2600      	movs	r6, #0
 8004f2c:	341a      	adds	r4, #26
 8004f2e:	42b5      	cmp	r5, r6
 8004f30:	d11a      	bne.n	8004f68 <_printf_common+0xc8>
 8004f32:	2000      	movs	r0, #0
 8004f34:	e008      	b.n	8004f48 <_printf_common+0xa8>
 8004f36:	2301      	movs	r3, #1
 8004f38:	4652      	mov	r2, sl
 8004f3a:	4649      	mov	r1, r9
 8004f3c:	4638      	mov	r0, r7
 8004f3e:	47c0      	blx	r8
 8004f40:	3001      	adds	r0, #1
 8004f42:	d103      	bne.n	8004f4c <_printf_common+0xac>
 8004f44:	f04f 30ff 	mov.w	r0, #4294967295
 8004f48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004f4c:	3501      	adds	r5, #1
 8004f4e:	e7c6      	b.n	8004ede <_printf_common+0x3e>
 8004f50:	18e1      	adds	r1, r4, r3
 8004f52:	1c5a      	adds	r2, r3, #1
 8004f54:	2030      	movs	r0, #48	; 0x30
 8004f56:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004f5a:	4422      	add	r2, r4
 8004f5c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004f60:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004f64:	3302      	adds	r3, #2
 8004f66:	e7c7      	b.n	8004ef8 <_printf_common+0x58>
 8004f68:	2301      	movs	r3, #1
 8004f6a:	4622      	mov	r2, r4
 8004f6c:	4649      	mov	r1, r9
 8004f6e:	4638      	mov	r0, r7
 8004f70:	47c0      	blx	r8
 8004f72:	3001      	adds	r0, #1
 8004f74:	d0e6      	beq.n	8004f44 <_printf_common+0xa4>
 8004f76:	3601      	adds	r6, #1
 8004f78:	e7d9      	b.n	8004f2e <_printf_common+0x8e>
	...

08004f7c <_printf_i>:
 8004f7c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004f80:	460c      	mov	r4, r1
 8004f82:	4691      	mov	r9, r2
 8004f84:	7e27      	ldrb	r7, [r4, #24]
 8004f86:	990c      	ldr	r1, [sp, #48]	; 0x30
 8004f88:	2f78      	cmp	r7, #120	; 0x78
 8004f8a:	4680      	mov	r8, r0
 8004f8c:	469a      	mov	sl, r3
 8004f8e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004f92:	d807      	bhi.n	8004fa4 <_printf_i+0x28>
 8004f94:	2f62      	cmp	r7, #98	; 0x62
 8004f96:	d80a      	bhi.n	8004fae <_printf_i+0x32>
 8004f98:	2f00      	cmp	r7, #0
 8004f9a:	f000 80d8 	beq.w	800514e <_printf_i+0x1d2>
 8004f9e:	2f58      	cmp	r7, #88	; 0x58
 8004fa0:	f000 80a3 	beq.w	80050ea <_printf_i+0x16e>
 8004fa4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8004fa8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004fac:	e03a      	b.n	8005024 <_printf_i+0xa8>
 8004fae:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004fb2:	2b15      	cmp	r3, #21
 8004fb4:	d8f6      	bhi.n	8004fa4 <_printf_i+0x28>
 8004fb6:	a001      	add	r0, pc, #4	; (adr r0, 8004fbc <_printf_i+0x40>)
 8004fb8:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8004fbc:	08005015 	.word	0x08005015
 8004fc0:	08005029 	.word	0x08005029
 8004fc4:	08004fa5 	.word	0x08004fa5
 8004fc8:	08004fa5 	.word	0x08004fa5
 8004fcc:	08004fa5 	.word	0x08004fa5
 8004fd0:	08004fa5 	.word	0x08004fa5
 8004fd4:	08005029 	.word	0x08005029
 8004fd8:	08004fa5 	.word	0x08004fa5
 8004fdc:	08004fa5 	.word	0x08004fa5
 8004fe0:	08004fa5 	.word	0x08004fa5
 8004fe4:	08004fa5 	.word	0x08004fa5
 8004fe8:	08005135 	.word	0x08005135
 8004fec:	08005059 	.word	0x08005059
 8004ff0:	08005117 	.word	0x08005117
 8004ff4:	08004fa5 	.word	0x08004fa5
 8004ff8:	08004fa5 	.word	0x08004fa5
 8004ffc:	08005157 	.word	0x08005157
 8005000:	08004fa5 	.word	0x08004fa5
 8005004:	08005059 	.word	0x08005059
 8005008:	08004fa5 	.word	0x08004fa5
 800500c:	08004fa5 	.word	0x08004fa5
 8005010:	0800511f 	.word	0x0800511f
 8005014:	680b      	ldr	r3, [r1, #0]
 8005016:	1d1a      	adds	r2, r3, #4
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	600a      	str	r2, [r1, #0]
 800501c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005020:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005024:	2301      	movs	r3, #1
 8005026:	e0a3      	b.n	8005170 <_printf_i+0x1f4>
 8005028:	6825      	ldr	r5, [r4, #0]
 800502a:	6808      	ldr	r0, [r1, #0]
 800502c:	062e      	lsls	r6, r5, #24
 800502e:	f100 0304 	add.w	r3, r0, #4
 8005032:	d50a      	bpl.n	800504a <_printf_i+0xce>
 8005034:	6805      	ldr	r5, [r0, #0]
 8005036:	600b      	str	r3, [r1, #0]
 8005038:	2d00      	cmp	r5, #0
 800503a:	da03      	bge.n	8005044 <_printf_i+0xc8>
 800503c:	232d      	movs	r3, #45	; 0x2d
 800503e:	426d      	negs	r5, r5
 8005040:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005044:	485e      	ldr	r0, [pc, #376]	; (80051c0 <_printf_i+0x244>)
 8005046:	230a      	movs	r3, #10
 8005048:	e019      	b.n	800507e <_printf_i+0x102>
 800504a:	f015 0f40 	tst.w	r5, #64	; 0x40
 800504e:	6805      	ldr	r5, [r0, #0]
 8005050:	600b      	str	r3, [r1, #0]
 8005052:	bf18      	it	ne
 8005054:	b22d      	sxthne	r5, r5
 8005056:	e7ef      	b.n	8005038 <_printf_i+0xbc>
 8005058:	680b      	ldr	r3, [r1, #0]
 800505a:	6825      	ldr	r5, [r4, #0]
 800505c:	1d18      	adds	r0, r3, #4
 800505e:	6008      	str	r0, [r1, #0]
 8005060:	0628      	lsls	r0, r5, #24
 8005062:	d501      	bpl.n	8005068 <_printf_i+0xec>
 8005064:	681d      	ldr	r5, [r3, #0]
 8005066:	e002      	b.n	800506e <_printf_i+0xf2>
 8005068:	0669      	lsls	r1, r5, #25
 800506a:	d5fb      	bpl.n	8005064 <_printf_i+0xe8>
 800506c:	881d      	ldrh	r5, [r3, #0]
 800506e:	4854      	ldr	r0, [pc, #336]	; (80051c0 <_printf_i+0x244>)
 8005070:	2f6f      	cmp	r7, #111	; 0x6f
 8005072:	bf0c      	ite	eq
 8005074:	2308      	moveq	r3, #8
 8005076:	230a      	movne	r3, #10
 8005078:	2100      	movs	r1, #0
 800507a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800507e:	6866      	ldr	r6, [r4, #4]
 8005080:	60a6      	str	r6, [r4, #8]
 8005082:	2e00      	cmp	r6, #0
 8005084:	bfa2      	ittt	ge
 8005086:	6821      	ldrge	r1, [r4, #0]
 8005088:	f021 0104 	bicge.w	r1, r1, #4
 800508c:	6021      	strge	r1, [r4, #0]
 800508e:	b90d      	cbnz	r5, 8005094 <_printf_i+0x118>
 8005090:	2e00      	cmp	r6, #0
 8005092:	d04d      	beq.n	8005130 <_printf_i+0x1b4>
 8005094:	4616      	mov	r6, r2
 8005096:	fbb5 f1f3 	udiv	r1, r5, r3
 800509a:	fb03 5711 	mls	r7, r3, r1, r5
 800509e:	5dc7      	ldrb	r7, [r0, r7]
 80050a0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80050a4:	462f      	mov	r7, r5
 80050a6:	42bb      	cmp	r3, r7
 80050a8:	460d      	mov	r5, r1
 80050aa:	d9f4      	bls.n	8005096 <_printf_i+0x11a>
 80050ac:	2b08      	cmp	r3, #8
 80050ae:	d10b      	bne.n	80050c8 <_printf_i+0x14c>
 80050b0:	6823      	ldr	r3, [r4, #0]
 80050b2:	07df      	lsls	r7, r3, #31
 80050b4:	d508      	bpl.n	80050c8 <_printf_i+0x14c>
 80050b6:	6923      	ldr	r3, [r4, #16]
 80050b8:	6861      	ldr	r1, [r4, #4]
 80050ba:	4299      	cmp	r1, r3
 80050bc:	bfde      	ittt	le
 80050be:	2330      	movle	r3, #48	; 0x30
 80050c0:	f806 3c01 	strble.w	r3, [r6, #-1]
 80050c4:	f106 36ff 	addle.w	r6, r6, #4294967295
 80050c8:	1b92      	subs	r2, r2, r6
 80050ca:	6122      	str	r2, [r4, #16]
 80050cc:	f8cd a000 	str.w	sl, [sp]
 80050d0:	464b      	mov	r3, r9
 80050d2:	aa03      	add	r2, sp, #12
 80050d4:	4621      	mov	r1, r4
 80050d6:	4640      	mov	r0, r8
 80050d8:	f7ff fee2 	bl	8004ea0 <_printf_common>
 80050dc:	3001      	adds	r0, #1
 80050de:	d14c      	bne.n	800517a <_printf_i+0x1fe>
 80050e0:	f04f 30ff 	mov.w	r0, #4294967295
 80050e4:	b004      	add	sp, #16
 80050e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80050ea:	4835      	ldr	r0, [pc, #212]	; (80051c0 <_printf_i+0x244>)
 80050ec:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80050f0:	6823      	ldr	r3, [r4, #0]
 80050f2:	680e      	ldr	r6, [r1, #0]
 80050f4:	061f      	lsls	r7, r3, #24
 80050f6:	f856 5b04 	ldr.w	r5, [r6], #4
 80050fa:	600e      	str	r6, [r1, #0]
 80050fc:	d514      	bpl.n	8005128 <_printf_i+0x1ac>
 80050fe:	07d9      	lsls	r1, r3, #31
 8005100:	bf44      	itt	mi
 8005102:	f043 0320 	orrmi.w	r3, r3, #32
 8005106:	6023      	strmi	r3, [r4, #0]
 8005108:	b91d      	cbnz	r5, 8005112 <_printf_i+0x196>
 800510a:	6823      	ldr	r3, [r4, #0]
 800510c:	f023 0320 	bic.w	r3, r3, #32
 8005110:	6023      	str	r3, [r4, #0]
 8005112:	2310      	movs	r3, #16
 8005114:	e7b0      	b.n	8005078 <_printf_i+0xfc>
 8005116:	6823      	ldr	r3, [r4, #0]
 8005118:	f043 0320 	orr.w	r3, r3, #32
 800511c:	6023      	str	r3, [r4, #0]
 800511e:	2378      	movs	r3, #120	; 0x78
 8005120:	4828      	ldr	r0, [pc, #160]	; (80051c4 <_printf_i+0x248>)
 8005122:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005126:	e7e3      	b.n	80050f0 <_printf_i+0x174>
 8005128:	065e      	lsls	r6, r3, #25
 800512a:	bf48      	it	mi
 800512c:	b2ad      	uxthmi	r5, r5
 800512e:	e7e6      	b.n	80050fe <_printf_i+0x182>
 8005130:	4616      	mov	r6, r2
 8005132:	e7bb      	b.n	80050ac <_printf_i+0x130>
 8005134:	680b      	ldr	r3, [r1, #0]
 8005136:	6826      	ldr	r6, [r4, #0]
 8005138:	6960      	ldr	r0, [r4, #20]
 800513a:	1d1d      	adds	r5, r3, #4
 800513c:	600d      	str	r5, [r1, #0]
 800513e:	0635      	lsls	r5, r6, #24
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	d501      	bpl.n	8005148 <_printf_i+0x1cc>
 8005144:	6018      	str	r0, [r3, #0]
 8005146:	e002      	b.n	800514e <_printf_i+0x1d2>
 8005148:	0671      	lsls	r1, r6, #25
 800514a:	d5fb      	bpl.n	8005144 <_printf_i+0x1c8>
 800514c:	8018      	strh	r0, [r3, #0]
 800514e:	2300      	movs	r3, #0
 8005150:	6123      	str	r3, [r4, #16]
 8005152:	4616      	mov	r6, r2
 8005154:	e7ba      	b.n	80050cc <_printf_i+0x150>
 8005156:	680b      	ldr	r3, [r1, #0]
 8005158:	1d1a      	adds	r2, r3, #4
 800515a:	600a      	str	r2, [r1, #0]
 800515c:	681e      	ldr	r6, [r3, #0]
 800515e:	6862      	ldr	r2, [r4, #4]
 8005160:	2100      	movs	r1, #0
 8005162:	4630      	mov	r0, r6
 8005164:	f7fb f83c 	bl	80001e0 <memchr>
 8005168:	b108      	cbz	r0, 800516e <_printf_i+0x1f2>
 800516a:	1b80      	subs	r0, r0, r6
 800516c:	6060      	str	r0, [r4, #4]
 800516e:	6863      	ldr	r3, [r4, #4]
 8005170:	6123      	str	r3, [r4, #16]
 8005172:	2300      	movs	r3, #0
 8005174:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005178:	e7a8      	b.n	80050cc <_printf_i+0x150>
 800517a:	6923      	ldr	r3, [r4, #16]
 800517c:	4632      	mov	r2, r6
 800517e:	4649      	mov	r1, r9
 8005180:	4640      	mov	r0, r8
 8005182:	47d0      	blx	sl
 8005184:	3001      	adds	r0, #1
 8005186:	d0ab      	beq.n	80050e0 <_printf_i+0x164>
 8005188:	6823      	ldr	r3, [r4, #0]
 800518a:	079b      	lsls	r3, r3, #30
 800518c:	d413      	bmi.n	80051b6 <_printf_i+0x23a>
 800518e:	68e0      	ldr	r0, [r4, #12]
 8005190:	9b03      	ldr	r3, [sp, #12]
 8005192:	4298      	cmp	r0, r3
 8005194:	bfb8      	it	lt
 8005196:	4618      	movlt	r0, r3
 8005198:	e7a4      	b.n	80050e4 <_printf_i+0x168>
 800519a:	2301      	movs	r3, #1
 800519c:	4632      	mov	r2, r6
 800519e:	4649      	mov	r1, r9
 80051a0:	4640      	mov	r0, r8
 80051a2:	47d0      	blx	sl
 80051a4:	3001      	adds	r0, #1
 80051a6:	d09b      	beq.n	80050e0 <_printf_i+0x164>
 80051a8:	3501      	adds	r5, #1
 80051aa:	68e3      	ldr	r3, [r4, #12]
 80051ac:	9903      	ldr	r1, [sp, #12]
 80051ae:	1a5b      	subs	r3, r3, r1
 80051b0:	42ab      	cmp	r3, r5
 80051b2:	dcf2      	bgt.n	800519a <_printf_i+0x21e>
 80051b4:	e7eb      	b.n	800518e <_printf_i+0x212>
 80051b6:	2500      	movs	r5, #0
 80051b8:	f104 0619 	add.w	r6, r4, #25
 80051bc:	e7f5      	b.n	80051aa <_printf_i+0x22e>
 80051be:	bf00      	nop
 80051c0:	08008a6b 	.word	0x08008a6b
 80051c4:	08008a7c 	.word	0x08008a7c

080051c8 <_sbrk_r>:
 80051c8:	b538      	push	{r3, r4, r5, lr}
 80051ca:	4d06      	ldr	r5, [pc, #24]	; (80051e4 <_sbrk_r+0x1c>)
 80051cc:	2300      	movs	r3, #0
 80051ce:	4604      	mov	r4, r0
 80051d0:	4608      	mov	r0, r1
 80051d2:	602b      	str	r3, [r5, #0]
 80051d4:	f7fc ff8a 	bl	80020ec <_sbrk>
 80051d8:	1c43      	adds	r3, r0, #1
 80051da:	d102      	bne.n	80051e2 <_sbrk_r+0x1a>
 80051dc:	682b      	ldr	r3, [r5, #0]
 80051de:	b103      	cbz	r3, 80051e2 <_sbrk_r+0x1a>
 80051e0:	6023      	str	r3, [r4, #0]
 80051e2:	bd38      	pop	{r3, r4, r5, pc}
 80051e4:	2000028c 	.word	0x2000028c

080051e8 <__swbuf_r>:
 80051e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80051ea:	460e      	mov	r6, r1
 80051ec:	4614      	mov	r4, r2
 80051ee:	4605      	mov	r5, r0
 80051f0:	b118      	cbz	r0, 80051fa <__swbuf_r+0x12>
 80051f2:	6983      	ldr	r3, [r0, #24]
 80051f4:	b90b      	cbnz	r3, 80051fa <__swbuf_r+0x12>
 80051f6:	f000 f9d9 	bl	80055ac <__sinit>
 80051fa:	4b21      	ldr	r3, [pc, #132]	; (8005280 <__swbuf_r+0x98>)
 80051fc:	429c      	cmp	r4, r3
 80051fe:	d12b      	bne.n	8005258 <__swbuf_r+0x70>
 8005200:	686c      	ldr	r4, [r5, #4]
 8005202:	69a3      	ldr	r3, [r4, #24]
 8005204:	60a3      	str	r3, [r4, #8]
 8005206:	89a3      	ldrh	r3, [r4, #12]
 8005208:	071a      	lsls	r2, r3, #28
 800520a:	d52f      	bpl.n	800526c <__swbuf_r+0x84>
 800520c:	6923      	ldr	r3, [r4, #16]
 800520e:	b36b      	cbz	r3, 800526c <__swbuf_r+0x84>
 8005210:	6923      	ldr	r3, [r4, #16]
 8005212:	6820      	ldr	r0, [r4, #0]
 8005214:	1ac0      	subs	r0, r0, r3
 8005216:	6963      	ldr	r3, [r4, #20]
 8005218:	b2f6      	uxtb	r6, r6
 800521a:	4283      	cmp	r3, r0
 800521c:	4637      	mov	r7, r6
 800521e:	dc04      	bgt.n	800522a <__swbuf_r+0x42>
 8005220:	4621      	mov	r1, r4
 8005222:	4628      	mov	r0, r5
 8005224:	f000 f92e 	bl	8005484 <_fflush_r>
 8005228:	bb30      	cbnz	r0, 8005278 <__swbuf_r+0x90>
 800522a:	68a3      	ldr	r3, [r4, #8]
 800522c:	3b01      	subs	r3, #1
 800522e:	60a3      	str	r3, [r4, #8]
 8005230:	6823      	ldr	r3, [r4, #0]
 8005232:	1c5a      	adds	r2, r3, #1
 8005234:	6022      	str	r2, [r4, #0]
 8005236:	701e      	strb	r6, [r3, #0]
 8005238:	6963      	ldr	r3, [r4, #20]
 800523a:	3001      	adds	r0, #1
 800523c:	4283      	cmp	r3, r0
 800523e:	d004      	beq.n	800524a <__swbuf_r+0x62>
 8005240:	89a3      	ldrh	r3, [r4, #12]
 8005242:	07db      	lsls	r3, r3, #31
 8005244:	d506      	bpl.n	8005254 <__swbuf_r+0x6c>
 8005246:	2e0a      	cmp	r6, #10
 8005248:	d104      	bne.n	8005254 <__swbuf_r+0x6c>
 800524a:	4621      	mov	r1, r4
 800524c:	4628      	mov	r0, r5
 800524e:	f000 f919 	bl	8005484 <_fflush_r>
 8005252:	b988      	cbnz	r0, 8005278 <__swbuf_r+0x90>
 8005254:	4638      	mov	r0, r7
 8005256:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005258:	4b0a      	ldr	r3, [pc, #40]	; (8005284 <__swbuf_r+0x9c>)
 800525a:	429c      	cmp	r4, r3
 800525c:	d101      	bne.n	8005262 <__swbuf_r+0x7a>
 800525e:	68ac      	ldr	r4, [r5, #8]
 8005260:	e7cf      	b.n	8005202 <__swbuf_r+0x1a>
 8005262:	4b09      	ldr	r3, [pc, #36]	; (8005288 <__swbuf_r+0xa0>)
 8005264:	429c      	cmp	r4, r3
 8005266:	bf08      	it	eq
 8005268:	68ec      	ldreq	r4, [r5, #12]
 800526a:	e7ca      	b.n	8005202 <__swbuf_r+0x1a>
 800526c:	4621      	mov	r1, r4
 800526e:	4628      	mov	r0, r5
 8005270:	f000 f80c 	bl	800528c <__swsetup_r>
 8005274:	2800      	cmp	r0, #0
 8005276:	d0cb      	beq.n	8005210 <__swbuf_r+0x28>
 8005278:	f04f 37ff 	mov.w	r7, #4294967295
 800527c:	e7ea      	b.n	8005254 <__swbuf_r+0x6c>
 800527e:	bf00      	nop
 8005280:	08008ab0 	.word	0x08008ab0
 8005284:	08008ad0 	.word	0x08008ad0
 8005288:	08008a90 	.word	0x08008a90

0800528c <__swsetup_r>:
 800528c:	4b32      	ldr	r3, [pc, #200]	; (8005358 <__swsetup_r+0xcc>)
 800528e:	b570      	push	{r4, r5, r6, lr}
 8005290:	681d      	ldr	r5, [r3, #0]
 8005292:	4606      	mov	r6, r0
 8005294:	460c      	mov	r4, r1
 8005296:	b125      	cbz	r5, 80052a2 <__swsetup_r+0x16>
 8005298:	69ab      	ldr	r3, [r5, #24]
 800529a:	b913      	cbnz	r3, 80052a2 <__swsetup_r+0x16>
 800529c:	4628      	mov	r0, r5
 800529e:	f000 f985 	bl	80055ac <__sinit>
 80052a2:	4b2e      	ldr	r3, [pc, #184]	; (800535c <__swsetup_r+0xd0>)
 80052a4:	429c      	cmp	r4, r3
 80052a6:	d10f      	bne.n	80052c8 <__swsetup_r+0x3c>
 80052a8:	686c      	ldr	r4, [r5, #4]
 80052aa:	89a3      	ldrh	r3, [r4, #12]
 80052ac:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80052b0:	0719      	lsls	r1, r3, #28
 80052b2:	d42c      	bmi.n	800530e <__swsetup_r+0x82>
 80052b4:	06dd      	lsls	r5, r3, #27
 80052b6:	d411      	bmi.n	80052dc <__swsetup_r+0x50>
 80052b8:	2309      	movs	r3, #9
 80052ba:	6033      	str	r3, [r6, #0]
 80052bc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80052c0:	81a3      	strh	r3, [r4, #12]
 80052c2:	f04f 30ff 	mov.w	r0, #4294967295
 80052c6:	e03e      	b.n	8005346 <__swsetup_r+0xba>
 80052c8:	4b25      	ldr	r3, [pc, #148]	; (8005360 <__swsetup_r+0xd4>)
 80052ca:	429c      	cmp	r4, r3
 80052cc:	d101      	bne.n	80052d2 <__swsetup_r+0x46>
 80052ce:	68ac      	ldr	r4, [r5, #8]
 80052d0:	e7eb      	b.n	80052aa <__swsetup_r+0x1e>
 80052d2:	4b24      	ldr	r3, [pc, #144]	; (8005364 <__swsetup_r+0xd8>)
 80052d4:	429c      	cmp	r4, r3
 80052d6:	bf08      	it	eq
 80052d8:	68ec      	ldreq	r4, [r5, #12]
 80052da:	e7e6      	b.n	80052aa <__swsetup_r+0x1e>
 80052dc:	0758      	lsls	r0, r3, #29
 80052de:	d512      	bpl.n	8005306 <__swsetup_r+0x7a>
 80052e0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80052e2:	b141      	cbz	r1, 80052f6 <__swsetup_r+0x6a>
 80052e4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80052e8:	4299      	cmp	r1, r3
 80052ea:	d002      	beq.n	80052f2 <__swsetup_r+0x66>
 80052ec:	4630      	mov	r0, r6
 80052ee:	f7ff fbd3 	bl	8004a98 <_free_r>
 80052f2:	2300      	movs	r3, #0
 80052f4:	6363      	str	r3, [r4, #52]	; 0x34
 80052f6:	89a3      	ldrh	r3, [r4, #12]
 80052f8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80052fc:	81a3      	strh	r3, [r4, #12]
 80052fe:	2300      	movs	r3, #0
 8005300:	6063      	str	r3, [r4, #4]
 8005302:	6923      	ldr	r3, [r4, #16]
 8005304:	6023      	str	r3, [r4, #0]
 8005306:	89a3      	ldrh	r3, [r4, #12]
 8005308:	f043 0308 	orr.w	r3, r3, #8
 800530c:	81a3      	strh	r3, [r4, #12]
 800530e:	6923      	ldr	r3, [r4, #16]
 8005310:	b94b      	cbnz	r3, 8005326 <__swsetup_r+0x9a>
 8005312:	89a3      	ldrh	r3, [r4, #12]
 8005314:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005318:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800531c:	d003      	beq.n	8005326 <__swsetup_r+0x9a>
 800531e:	4621      	mov	r1, r4
 8005320:	4630      	mov	r0, r6
 8005322:	f000 fa07 	bl	8005734 <__smakebuf_r>
 8005326:	89a0      	ldrh	r0, [r4, #12]
 8005328:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800532c:	f010 0301 	ands.w	r3, r0, #1
 8005330:	d00a      	beq.n	8005348 <__swsetup_r+0xbc>
 8005332:	2300      	movs	r3, #0
 8005334:	60a3      	str	r3, [r4, #8]
 8005336:	6963      	ldr	r3, [r4, #20]
 8005338:	425b      	negs	r3, r3
 800533a:	61a3      	str	r3, [r4, #24]
 800533c:	6923      	ldr	r3, [r4, #16]
 800533e:	b943      	cbnz	r3, 8005352 <__swsetup_r+0xc6>
 8005340:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005344:	d1ba      	bne.n	80052bc <__swsetup_r+0x30>
 8005346:	bd70      	pop	{r4, r5, r6, pc}
 8005348:	0781      	lsls	r1, r0, #30
 800534a:	bf58      	it	pl
 800534c:	6963      	ldrpl	r3, [r4, #20]
 800534e:	60a3      	str	r3, [r4, #8]
 8005350:	e7f4      	b.n	800533c <__swsetup_r+0xb0>
 8005352:	2000      	movs	r0, #0
 8005354:	e7f7      	b.n	8005346 <__swsetup_r+0xba>
 8005356:	bf00      	nop
 8005358:	20000014 	.word	0x20000014
 800535c:	08008ab0 	.word	0x08008ab0
 8005360:	08008ad0 	.word	0x08008ad0
 8005364:	08008a90 	.word	0x08008a90

08005368 <abort>:
 8005368:	b508      	push	{r3, lr}
 800536a:	2006      	movs	r0, #6
 800536c:	f000 fa56 	bl	800581c <raise>
 8005370:	2001      	movs	r0, #1
 8005372:	f7fc fe43 	bl	8001ffc <_exit>
	...

08005378 <__sflush_r>:
 8005378:	898a      	ldrh	r2, [r1, #12]
 800537a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800537e:	4605      	mov	r5, r0
 8005380:	0710      	lsls	r0, r2, #28
 8005382:	460c      	mov	r4, r1
 8005384:	d458      	bmi.n	8005438 <__sflush_r+0xc0>
 8005386:	684b      	ldr	r3, [r1, #4]
 8005388:	2b00      	cmp	r3, #0
 800538a:	dc05      	bgt.n	8005398 <__sflush_r+0x20>
 800538c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800538e:	2b00      	cmp	r3, #0
 8005390:	dc02      	bgt.n	8005398 <__sflush_r+0x20>
 8005392:	2000      	movs	r0, #0
 8005394:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005398:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800539a:	2e00      	cmp	r6, #0
 800539c:	d0f9      	beq.n	8005392 <__sflush_r+0x1a>
 800539e:	2300      	movs	r3, #0
 80053a0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80053a4:	682f      	ldr	r7, [r5, #0]
 80053a6:	602b      	str	r3, [r5, #0]
 80053a8:	d032      	beq.n	8005410 <__sflush_r+0x98>
 80053aa:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80053ac:	89a3      	ldrh	r3, [r4, #12]
 80053ae:	075a      	lsls	r2, r3, #29
 80053b0:	d505      	bpl.n	80053be <__sflush_r+0x46>
 80053b2:	6863      	ldr	r3, [r4, #4]
 80053b4:	1ac0      	subs	r0, r0, r3
 80053b6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80053b8:	b10b      	cbz	r3, 80053be <__sflush_r+0x46>
 80053ba:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80053bc:	1ac0      	subs	r0, r0, r3
 80053be:	2300      	movs	r3, #0
 80053c0:	4602      	mov	r2, r0
 80053c2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80053c4:	6a21      	ldr	r1, [r4, #32]
 80053c6:	4628      	mov	r0, r5
 80053c8:	47b0      	blx	r6
 80053ca:	1c43      	adds	r3, r0, #1
 80053cc:	89a3      	ldrh	r3, [r4, #12]
 80053ce:	d106      	bne.n	80053de <__sflush_r+0x66>
 80053d0:	6829      	ldr	r1, [r5, #0]
 80053d2:	291d      	cmp	r1, #29
 80053d4:	d82c      	bhi.n	8005430 <__sflush_r+0xb8>
 80053d6:	4a2a      	ldr	r2, [pc, #168]	; (8005480 <__sflush_r+0x108>)
 80053d8:	40ca      	lsrs	r2, r1
 80053da:	07d6      	lsls	r6, r2, #31
 80053dc:	d528      	bpl.n	8005430 <__sflush_r+0xb8>
 80053de:	2200      	movs	r2, #0
 80053e0:	6062      	str	r2, [r4, #4]
 80053e2:	04d9      	lsls	r1, r3, #19
 80053e4:	6922      	ldr	r2, [r4, #16]
 80053e6:	6022      	str	r2, [r4, #0]
 80053e8:	d504      	bpl.n	80053f4 <__sflush_r+0x7c>
 80053ea:	1c42      	adds	r2, r0, #1
 80053ec:	d101      	bne.n	80053f2 <__sflush_r+0x7a>
 80053ee:	682b      	ldr	r3, [r5, #0]
 80053f0:	b903      	cbnz	r3, 80053f4 <__sflush_r+0x7c>
 80053f2:	6560      	str	r0, [r4, #84]	; 0x54
 80053f4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80053f6:	602f      	str	r7, [r5, #0]
 80053f8:	2900      	cmp	r1, #0
 80053fa:	d0ca      	beq.n	8005392 <__sflush_r+0x1a>
 80053fc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005400:	4299      	cmp	r1, r3
 8005402:	d002      	beq.n	800540a <__sflush_r+0x92>
 8005404:	4628      	mov	r0, r5
 8005406:	f7ff fb47 	bl	8004a98 <_free_r>
 800540a:	2000      	movs	r0, #0
 800540c:	6360      	str	r0, [r4, #52]	; 0x34
 800540e:	e7c1      	b.n	8005394 <__sflush_r+0x1c>
 8005410:	6a21      	ldr	r1, [r4, #32]
 8005412:	2301      	movs	r3, #1
 8005414:	4628      	mov	r0, r5
 8005416:	47b0      	blx	r6
 8005418:	1c41      	adds	r1, r0, #1
 800541a:	d1c7      	bne.n	80053ac <__sflush_r+0x34>
 800541c:	682b      	ldr	r3, [r5, #0]
 800541e:	2b00      	cmp	r3, #0
 8005420:	d0c4      	beq.n	80053ac <__sflush_r+0x34>
 8005422:	2b1d      	cmp	r3, #29
 8005424:	d001      	beq.n	800542a <__sflush_r+0xb2>
 8005426:	2b16      	cmp	r3, #22
 8005428:	d101      	bne.n	800542e <__sflush_r+0xb6>
 800542a:	602f      	str	r7, [r5, #0]
 800542c:	e7b1      	b.n	8005392 <__sflush_r+0x1a>
 800542e:	89a3      	ldrh	r3, [r4, #12]
 8005430:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005434:	81a3      	strh	r3, [r4, #12]
 8005436:	e7ad      	b.n	8005394 <__sflush_r+0x1c>
 8005438:	690f      	ldr	r7, [r1, #16]
 800543a:	2f00      	cmp	r7, #0
 800543c:	d0a9      	beq.n	8005392 <__sflush_r+0x1a>
 800543e:	0793      	lsls	r3, r2, #30
 8005440:	680e      	ldr	r6, [r1, #0]
 8005442:	bf08      	it	eq
 8005444:	694b      	ldreq	r3, [r1, #20]
 8005446:	600f      	str	r7, [r1, #0]
 8005448:	bf18      	it	ne
 800544a:	2300      	movne	r3, #0
 800544c:	eba6 0807 	sub.w	r8, r6, r7
 8005450:	608b      	str	r3, [r1, #8]
 8005452:	f1b8 0f00 	cmp.w	r8, #0
 8005456:	dd9c      	ble.n	8005392 <__sflush_r+0x1a>
 8005458:	6a21      	ldr	r1, [r4, #32]
 800545a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800545c:	4643      	mov	r3, r8
 800545e:	463a      	mov	r2, r7
 8005460:	4628      	mov	r0, r5
 8005462:	47b0      	blx	r6
 8005464:	2800      	cmp	r0, #0
 8005466:	dc06      	bgt.n	8005476 <__sflush_r+0xfe>
 8005468:	89a3      	ldrh	r3, [r4, #12]
 800546a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800546e:	81a3      	strh	r3, [r4, #12]
 8005470:	f04f 30ff 	mov.w	r0, #4294967295
 8005474:	e78e      	b.n	8005394 <__sflush_r+0x1c>
 8005476:	4407      	add	r7, r0
 8005478:	eba8 0800 	sub.w	r8, r8, r0
 800547c:	e7e9      	b.n	8005452 <__sflush_r+0xda>
 800547e:	bf00      	nop
 8005480:	20400001 	.word	0x20400001

08005484 <_fflush_r>:
 8005484:	b538      	push	{r3, r4, r5, lr}
 8005486:	690b      	ldr	r3, [r1, #16]
 8005488:	4605      	mov	r5, r0
 800548a:	460c      	mov	r4, r1
 800548c:	b913      	cbnz	r3, 8005494 <_fflush_r+0x10>
 800548e:	2500      	movs	r5, #0
 8005490:	4628      	mov	r0, r5
 8005492:	bd38      	pop	{r3, r4, r5, pc}
 8005494:	b118      	cbz	r0, 800549e <_fflush_r+0x1a>
 8005496:	6983      	ldr	r3, [r0, #24]
 8005498:	b90b      	cbnz	r3, 800549e <_fflush_r+0x1a>
 800549a:	f000 f887 	bl	80055ac <__sinit>
 800549e:	4b14      	ldr	r3, [pc, #80]	; (80054f0 <_fflush_r+0x6c>)
 80054a0:	429c      	cmp	r4, r3
 80054a2:	d11b      	bne.n	80054dc <_fflush_r+0x58>
 80054a4:	686c      	ldr	r4, [r5, #4]
 80054a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80054aa:	2b00      	cmp	r3, #0
 80054ac:	d0ef      	beq.n	800548e <_fflush_r+0xa>
 80054ae:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80054b0:	07d0      	lsls	r0, r2, #31
 80054b2:	d404      	bmi.n	80054be <_fflush_r+0x3a>
 80054b4:	0599      	lsls	r1, r3, #22
 80054b6:	d402      	bmi.n	80054be <_fflush_r+0x3a>
 80054b8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80054ba:	f000 f915 	bl	80056e8 <__retarget_lock_acquire_recursive>
 80054be:	4628      	mov	r0, r5
 80054c0:	4621      	mov	r1, r4
 80054c2:	f7ff ff59 	bl	8005378 <__sflush_r>
 80054c6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80054c8:	07da      	lsls	r2, r3, #31
 80054ca:	4605      	mov	r5, r0
 80054cc:	d4e0      	bmi.n	8005490 <_fflush_r+0xc>
 80054ce:	89a3      	ldrh	r3, [r4, #12]
 80054d0:	059b      	lsls	r3, r3, #22
 80054d2:	d4dd      	bmi.n	8005490 <_fflush_r+0xc>
 80054d4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80054d6:	f000 f908 	bl	80056ea <__retarget_lock_release_recursive>
 80054da:	e7d9      	b.n	8005490 <_fflush_r+0xc>
 80054dc:	4b05      	ldr	r3, [pc, #20]	; (80054f4 <_fflush_r+0x70>)
 80054de:	429c      	cmp	r4, r3
 80054e0:	d101      	bne.n	80054e6 <_fflush_r+0x62>
 80054e2:	68ac      	ldr	r4, [r5, #8]
 80054e4:	e7df      	b.n	80054a6 <_fflush_r+0x22>
 80054e6:	4b04      	ldr	r3, [pc, #16]	; (80054f8 <_fflush_r+0x74>)
 80054e8:	429c      	cmp	r4, r3
 80054ea:	bf08      	it	eq
 80054ec:	68ec      	ldreq	r4, [r5, #12]
 80054ee:	e7da      	b.n	80054a6 <_fflush_r+0x22>
 80054f0:	08008ab0 	.word	0x08008ab0
 80054f4:	08008ad0 	.word	0x08008ad0
 80054f8:	08008a90 	.word	0x08008a90

080054fc <std>:
 80054fc:	2300      	movs	r3, #0
 80054fe:	b510      	push	{r4, lr}
 8005500:	4604      	mov	r4, r0
 8005502:	e9c0 3300 	strd	r3, r3, [r0]
 8005506:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800550a:	6083      	str	r3, [r0, #8]
 800550c:	8181      	strh	r1, [r0, #12]
 800550e:	6643      	str	r3, [r0, #100]	; 0x64
 8005510:	81c2      	strh	r2, [r0, #14]
 8005512:	6183      	str	r3, [r0, #24]
 8005514:	4619      	mov	r1, r3
 8005516:	2208      	movs	r2, #8
 8005518:	305c      	adds	r0, #92	; 0x5c
 800551a:	f7ff fa3d 	bl	8004998 <memset>
 800551e:	4b05      	ldr	r3, [pc, #20]	; (8005534 <std+0x38>)
 8005520:	6263      	str	r3, [r4, #36]	; 0x24
 8005522:	4b05      	ldr	r3, [pc, #20]	; (8005538 <std+0x3c>)
 8005524:	62a3      	str	r3, [r4, #40]	; 0x28
 8005526:	4b05      	ldr	r3, [pc, #20]	; (800553c <std+0x40>)
 8005528:	62e3      	str	r3, [r4, #44]	; 0x2c
 800552a:	4b05      	ldr	r3, [pc, #20]	; (8005540 <std+0x44>)
 800552c:	6224      	str	r4, [r4, #32]
 800552e:	6323      	str	r3, [r4, #48]	; 0x30
 8005530:	bd10      	pop	{r4, pc}
 8005532:	bf00      	nop
 8005534:	08005855 	.word	0x08005855
 8005538:	08005877 	.word	0x08005877
 800553c:	080058af 	.word	0x080058af
 8005540:	080058d3 	.word	0x080058d3

08005544 <_cleanup_r>:
 8005544:	4901      	ldr	r1, [pc, #4]	; (800554c <_cleanup_r+0x8>)
 8005546:	f000 b8af 	b.w	80056a8 <_fwalk_reent>
 800554a:	bf00      	nop
 800554c:	08005485 	.word	0x08005485

08005550 <__sfmoreglue>:
 8005550:	b570      	push	{r4, r5, r6, lr}
 8005552:	1e4a      	subs	r2, r1, #1
 8005554:	2568      	movs	r5, #104	; 0x68
 8005556:	4355      	muls	r5, r2
 8005558:	460e      	mov	r6, r1
 800555a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800555e:	f7ff faeb 	bl	8004b38 <_malloc_r>
 8005562:	4604      	mov	r4, r0
 8005564:	b140      	cbz	r0, 8005578 <__sfmoreglue+0x28>
 8005566:	2100      	movs	r1, #0
 8005568:	e9c0 1600 	strd	r1, r6, [r0]
 800556c:	300c      	adds	r0, #12
 800556e:	60a0      	str	r0, [r4, #8]
 8005570:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8005574:	f7ff fa10 	bl	8004998 <memset>
 8005578:	4620      	mov	r0, r4
 800557a:	bd70      	pop	{r4, r5, r6, pc}

0800557c <__sfp_lock_acquire>:
 800557c:	4801      	ldr	r0, [pc, #4]	; (8005584 <__sfp_lock_acquire+0x8>)
 800557e:	f000 b8b3 	b.w	80056e8 <__retarget_lock_acquire_recursive>
 8005582:	bf00      	nop
 8005584:	20000288 	.word	0x20000288

08005588 <__sfp_lock_release>:
 8005588:	4801      	ldr	r0, [pc, #4]	; (8005590 <__sfp_lock_release+0x8>)
 800558a:	f000 b8ae 	b.w	80056ea <__retarget_lock_release_recursive>
 800558e:	bf00      	nop
 8005590:	20000288 	.word	0x20000288

08005594 <__sinit_lock_acquire>:
 8005594:	4801      	ldr	r0, [pc, #4]	; (800559c <__sinit_lock_acquire+0x8>)
 8005596:	f000 b8a7 	b.w	80056e8 <__retarget_lock_acquire_recursive>
 800559a:	bf00      	nop
 800559c:	20000283 	.word	0x20000283

080055a0 <__sinit_lock_release>:
 80055a0:	4801      	ldr	r0, [pc, #4]	; (80055a8 <__sinit_lock_release+0x8>)
 80055a2:	f000 b8a2 	b.w	80056ea <__retarget_lock_release_recursive>
 80055a6:	bf00      	nop
 80055a8:	20000283 	.word	0x20000283

080055ac <__sinit>:
 80055ac:	b510      	push	{r4, lr}
 80055ae:	4604      	mov	r4, r0
 80055b0:	f7ff fff0 	bl	8005594 <__sinit_lock_acquire>
 80055b4:	69a3      	ldr	r3, [r4, #24]
 80055b6:	b11b      	cbz	r3, 80055c0 <__sinit+0x14>
 80055b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80055bc:	f7ff bff0 	b.w	80055a0 <__sinit_lock_release>
 80055c0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80055c4:	6523      	str	r3, [r4, #80]	; 0x50
 80055c6:	4b13      	ldr	r3, [pc, #76]	; (8005614 <__sinit+0x68>)
 80055c8:	4a13      	ldr	r2, [pc, #76]	; (8005618 <__sinit+0x6c>)
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	62a2      	str	r2, [r4, #40]	; 0x28
 80055ce:	42a3      	cmp	r3, r4
 80055d0:	bf04      	itt	eq
 80055d2:	2301      	moveq	r3, #1
 80055d4:	61a3      	streq	r3, [r4, #24]
 80055d6:	4620      	mov	r0, r4
 80055d8:	f000 f820 	bl	800561c <__sfp>
 80055dc:	6060      	str	r0, [r4, #4]
 80055de:	4620      	mov	r0, r4
 80055e0:	f000 f81c 	bl	800561c <__sfp>
 80055e4:	60a0      	str	r0, [r4, #8]
 80055e6:	4620      	mov	r0, r4
 80055e8:	f000 f818 	bl	800561c <__sfp>
 80055ec:	2200      	movs	r2, #0
 80055ee:	60e0      	str	r0, [r4, #12]
 80055f0:	2104      	movs	r1, #4
 80055f2:	6860      	ldr	r0, [r4, #4]
 80055f4:	f7ff ff82 	bl	80054fc <std>
 80055f8:	68a0      	ldr	r0, [r4, #8]
 80055fa:	2201      	movs	r2, #1
 80055fc:	2109      	movs	r1, #9
 80055fe:	f7ff ff7d 	bl	80054fc <std>
 8005602:	68e0      	ldr	r0, [r4, #12]
 8005604:	2202      	movs	r2, #2
 8005606:	2112      	movs	r1, #18
 8005608:	f7ff ff78 	bl	80054fc <std>
 800560c:	2301      	movs	r3, #1
 800560e:	61a3      	str	r3, [r4, #24]
 8005610:	e7d2      	b.n	80055b8 <__sinit+0xc>
 8005612:	bf00      	nop
 8005614:	080089a4 	.word	0x080089a4
 8005618:	08005545 	.word	0x08005545

0800561c <__sfp>:
 800561c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800561e:	4607      	mov	r7, r0
 8005620:	f7ff ffac 	bl	800557c <__sfp_lock_acquire>
 8005624:	4b1e      	ldr	r3, [pc, #120]	; (80056a0 <__sfp+0x84>)
 8005626:	681e      	ldr	r6, [r3, #0]
 8005628:	69b3      	ldr	r3, [r6, #24]
 800562a:	b913      	cbnz	r3, 8005632 <__sfp+0x16>
 800562c:	4630      	mov	r0, r6
 800562e:	f7ff ffbd 	bl	80055ac <__sinit>
 8005632:	3648      	adds	r6, #72	; 0x48
 8005634:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8005638:	3b01      	subs	r3, #1
 800563a:	d503      	bpl.n	8005644 <__sfp+0x28>
 800563c:	6833      	ldr	r3, [r6, #0]
 800563e:	b30b      	cbz	r3, 8005684 <__sfp+0x68>
 8005640:	6836      	ldr	r6, [r6, #0]
 8005642:	e7f7      	b.n	8005634 <__sfp+0x18>
 8005644:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8005648:	b9d5      	cbnz	r5, 8005680 <__sfp+0x64>
 800564a:	4b16      	ldr	r3, [pc, #88]	; (80056a4 <__sfp+0x88>)
 800564c:	60e3      	str	r3, [r4, #12]
 800564e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8005652:	6665      	str	r5, [r4, #100]	; 0x64
 8005654:	f000 f847 	bl	80056e6 <__retarget_lock_init_recursive>
 8005658:	f7ff ff96 	bl	8005588 <__sfp_lock_release>
 800565c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8005660:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8005664:	6025      	str	r5, [r4, #0]
 8005666:	61a5      	str	r5, [r4, #24]
 8005668:	2208      	movs	r2, #8
 800566a:	4629      	mov	r1, r5
 800566c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8005670:	f7ff f992 	bl	8004998 <memset>
 8005674:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8005678:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800567c:	4620      	mov	r0, r4
 800567e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005680:	3468      	adds	r4, #104	; 0x68
 8005682:	e7d9      	b.n	8005638 <__sfp+0x1c>
 8005684:	2104      	movs	r1, #4
 8005686:	4638      	mov	r0, r7
 8005688:	f7ff ff62 	bl	8005550 <__sfmoreglue>
 800568c:	4604      	mov	r4, r0
 800568e:	6030      	str	r0, [r6, #0]
 8005690:	2800      	cmp	r0, #0
 8005692:	d1d5      	bne.n	8005640 <__sfp+0x24>
 8005694:	f7ff ff78 	bl	8005588 <__sfp_lock_release>
 8005698:	230c      	movs	r3, #12
 800569a:	603b      	str	r3, [r7, #0]
 800569c:	e7ee      	b.n	800567c <__sfp+0x60>
 800569e:	bf00      	nop
 80056a0:	080089a4 	.word	0x080089a4
 80056a4:	ffff0001 	.word	0xffff0001

080056a8 <_fwalk_reent>:
 80056a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80056ac:	4606      	mov	r6, r0
 80056ae:	4688      	mov	r8, r1
 80056b0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80056b4:	2700      	movs	r7, #0
 80056b6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80056ba:	f1b9 0901 	subs.w	r9, r9, #1
 80056be:	d505      	bpl.n	80056cc <_fwalk_reent+0x24>
 80056c0:	6824      	ldr	r4, [r4, #0]
 80056c2:	2c00      	cmp	r4, #0
 80056c4:	d1f7      	bne.n	80056b6 <_fwalk_reent+0xe>
 80056c6:	4638      	mov	r0, r7
 80056c8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80056cc:	89ab      	ldrh	r3, [r5, #12]
 80056ce:	2b01      	cmp	r3, #1
 80056d0:	d907      	bls.n	80056e2 <_fwalk_reent+0x3a>
 80056d2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80056d6:	3301      	adds	r3, #1
 80056d8:	d003      	beq.n	80056e2 <_fwalk_reent+0x3a>
 80056da:	4629      	mov	r1, r5
 80056dc:	4630      	mov	r0, r6
 80056de:	47c0      	blx	r8
 80056e0:	4307      	orrs	r7, r0
 80056e2:	3568      	adds	r5, #104	; 0x68
 80056e4:	e7e9      	b.n	80056ba <_fwalk_reent+0x12>

080056e6 <__retarget_lock_init_recursive>:
 80056e6:	4770      	bx	lr

080056e8 <__retarget_lock_acquire_recursive>:
 80056e8:	4770      	bx	lr

080056ea <__retarget_lock_release_recursive>:
 80056ea:	4770      	bx	lr

080056ec <__swhatbuf_r>:
 80056ec:	b570      	push	{r4, r5, r6, lr}
 80056ee:	460e      	mov	r6, r1
 80056f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80056f4:	2900      	cmp	r1, #0
 80056f6:	b096      	sub	sp, #88	; 0x58
 80056f8:	4614      	mov	r4, r2
 80056fa:	461d      	mov	r5, r3
 80056fc:	da07      	bge.n	800570e <__swhatbuf_r+0x22>
 80056fe:	2300      	movs	r3, #0
 8005700:	602b      	str	r3, [r5, #0]
 8005702:	89b3      	ldrh	r3, [r6, #12]
 8005704:	061a      	lsls	r2, r3, #24
 8005706:	d410      	bmi.n	800572a <__swhatbuf_r+0x3e>
 8005708:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800570c:	e00e      	b.n	800572c <__swhatbuf_r+0x40>
 800570e:	466a      	mov	r2, sp
 8005710:	f000 f906 	bl	8005920 <_fstat_r>
 8005714:	2800      	cmp	r0, #0
 8005716:	dbf2      	blt.n	80056fe <__swhatbuf_r+0x12>
 8005718:	9a01      	ldr	r2, [sp, #4]
 800571a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800571e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8005722:	425a      	negs	r2, r3
 8005724:	415a      	adcs	r2, r3
 8005726:	602a      	str	r2, [r5, #0]
 8005728:	e7ee      	b.n	8005708 <__swhatbuf_r+0x1c>
 800572a:	2340      	movs	r3, #64	; 0x40
 800572c:	2000      	movs	r0, #0
 800572e:	6023      	str	r3, [r4, #0]
 8005730:	b016      	add	sp, #88	; 0x58
 8005732:	bd70      	pop	{r4, r5, r6, pc}

08005734 <__smakebuf_r>:
 8005734:	898b      	ldrh	r3, [r1, #12]
 8005736:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8005738:	079d      	lsls	r5, r3, #30
 800573a:	4606      	mov	r6, r0
 800573c:	460c      	mov	r4, r1
 800573e:	d507      	bpl.n	8005750 <__smakebuf_r+0x1c>
 8005740:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8005744:	6023      	str	r3, [r4, #0]
 8005746:	6123      	str	r3, [r4, #16]
 8005748:	2301      	movs	r3, #1
 800574a:	6163      	str	r3, [r4, #20]
 800574c:	b002      	add	sp, #8
 800574e:	bd70      	pop	{r4, r5, r6, pc}
 8005750:	ab01      	add	r3, sp, #4
 8005752:	466a      	mov	r2, sp
 8005754:	f7ff ffca 	bl	80056ec <__swhatbuf_r>
 8005758:	9900      	ldr	r1, [sp, #0]
 800575a:	4605      	mov	r5, r0
 800575c:	4630      	mov	r0, r6
 800575e:	f7ff f9eb 	bl	8004b38 <_malloc_r>
 8005762:	b948      	cbnz	r0, 8005778 <__smakebuf_r+0x44>
 8005764:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005768:	059a      	lsls	r2, r3, #22
 800576a:	d4ef      	bmi.n	800574c <__smakebuf_r+0x18>
 800576c:	f023 0303 	bic.w	r3, r3, #3
 8005770:	f043 0302 	orr.w	r3, r3, #2
 8005774:	81a3      	strh	r3, [r4, #12]
 8005776:	e7e3      	b.n	8005740 <__smakebuf_r+0xc>
 8005778:	4b0d      	ldr	r3, [pc, #52]	; (80057b0 <__smakebuf_r+0x7c>)
 800577a:	62b3      	str	r3, [r6, #40]	; 0x28
 800577c:	89a3      	ldrh	r3, [r4, #12]
 800577e:	6020      	str	r0, [r4, #0]
 8005780:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005784:	81a3      	strh	r3, [r4, #12]
 8005786:	9b00      	ldr	r3, [sp, #0]
 8005788:	6163      	str	r3, [r4, #20]
 800578a:	9b01      	ldr	r3, [sp, #4]
 800578c:	6120      	str	r0, [r4, #16]
 800578e:	b15b      	cbz	r3, 80057a8 <__smakebuf_r+0x74>
 8005790:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005794:	4630      	mov	r0, r6
 8005796:	f000 f8d5 	bl	8005944 <_isatty_r>
 800579a:	b128      	cbz	r0, 80057a8 <__smakebuf_r+0x74>
 800579c:	89a3      	ldrh	r3, [r4, #12]
 800579e:	f023 0303 	bic.w	r3, r3, #3
 80057a2:	f043 0301 	orr.w	r3, r3, #1
 80057a6:	81a3      	strh	r3, [r4, #12]
 80057a8:	89a0      	ldrh	r0, [r4, #12]
 80057aa:	4305      	orrs	r5, r0
 80057ac:	81a5      	strh	r5, [r4, #12]
 80057ae:	e7cd      	b.n	800574c <__smakebuf_r+0x18>
 80057b0:	08005545 	.word	0x08005545

080057b4 <__malloc_lock>:
 80057b4:	4801      	ldr	r0, [pc, #4]	; (80057bc <__malloc_lock+0x8>)
 80057b6:	f7ff bf97 	b.w	80056e8 <__retarget_lock_acquire_recursive>
 80057ba:	bf00      	nop
 80057bc:	20000284 	.word	0x20000284

080057c0 <__malloc_unlock>:
 80057c0:	4801      	ldr	r0, [pc, #4]	; (80057c8 <__malloc_unlock+0x8>)
 80057c2:	f7ff bf92 	b.w	80056ea <__retarget_lock_release_recursive>
 80057c6:	bf00      	nop
 80057c8:	20000284 	.word	0x20000284

080057cc <_raise_r>:
 80057cc:	291f      	cmp	r1, #31
 80057ce:	b538      	push	{r3, r4, r5, lr}
 80057d0:	4604      	mov	r4, r0
 80057d2:	460d      	mov	r5, r1
 80057d4:	d904      	bls.n	80057e0 <_raise_r+0x14>
 80057d6:	2316      	movs	r3, #22
 80057d8:	6003      	str	r3, [r0, #0]
 80057da:	f04f 30ff 	mov.w	r0, #4294967295
 80057de:	bd38      	pop	{r3, r4, r5, pc}
 80057e0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80057e2:	b112      	cbz	r2, 80057ea <_raise_r+0x1e>
 80057e4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80057e8:	b94b      	cbnz	r3, 80057fe <_raise_r+0x32>
 80057ea:	4620      	mov	r0, r4
 80057ec:	f000 f830 	bl	8005850 <_getpid_r>
 80057f0:	462a      	mov	r2, r5
 80057f2:	4601      	mov	r1, r0
 80057f4:	4620      	mov	r0, r4
 80057f6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80057fa:	f000 b817 	b.w	800582c <_kill_r>
 80057fe:	2b01      	cmp	r3, #1
 8005800:	d00a      	beq.n	8005818 <_raise_r+0x4c>
 8005802:	1c59      	adds	r1, r3, #1
 8005804:	d103      	bne.n	800580e <_raise_r+0x42>
 8005806:	2316      	movs	r3, #22
 8005808:	6003      	str	r3, [r0, #0]
 800580a:	2001      	movs	r0, #1
 800580c:	e7e7      	b.n	80057de <_raise_r+0x12>
 800580e:	2400      	movs	r4, #0
 8005810:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8005814:	4628      	mov	r0, r5
 8005816:	4798      	blx	r3
 8005818:	2000      	movs	r0, #0
 800581a:	e7e0      	b.n	80057de <_raise_r+0x12>

0800581c <raise>:
 800581c:	4b02      	ldr	r3, [pc, #8]	; (8005828 <raise+0xc>)
 800581e:	4601      	mov	r1, r0
 8005820:	6818      	ldr	r0, [r3, #0]
 8005822:	f7ff bfd3 	b.w	80057cc <_raise_r>
 8005826:	bf00      	nop
 8005828:	20000014 	.word	0x20000014

0800582c <_kill_r>:
 800582c:	b538      	push	{r3, r4, r5, lr}
 800582e:	4d07      	ldr	r5, [pc, #28]	; (800584c <_kill_r+0x20>)
 8005830:	2300      	movs	r3, #0
 8005832:	4604      	mov	r4, r0
 8005834:	4608      	mov	r0, r1
 8005836:	4611      	mov	r1, r2
 8005838:	602b      	str	r3, [r5, #0]
 800583a:	f7fc fbcf 	bl	8001fdc <_kill>
 800583e:	1c43      	adds	r3, r0, #1
 8005840:	d102      	bne.n	8005848 <_kill_r+0x1c>
 8005842:	682b      	ldr	r3, [r5, #0]
 8005844:	b103      	cbz	r3, 8005848 <_kill_r+0x1c>
 8005846:	6023      	str	r3, [r4, #0]
 8005848:	bd38      	pop	{r3, r4, r5, pc}
 800584a:	bf00      	nop
 800584c:	2000028c 	.word	0x2000028c

08005850 <_getpid_r>:
 8005850:	f7fc bbbc 	b.w	8001fcc <_getpid>

08005854 <__sread>:
 8005854:	b510      	push	{r4, lr}
 8005856:	460c      	mov	r4, r1
 8005858:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800585c:	f000 f894 	bl	8005988 <_read_r>
 8005860:	2800      	cmp	r0, #0
 8005862:	bfab      	itete	ge
 8005864:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005866:	89a3      	ldrhlt	r3, [r4, #12]
 8005868:	181b      	addge	r3, r3, r0
 800586a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800586e:	bfac      	ite	ge
 8005870:	6563      	strge	r3, [r4, #84]	; 0x54
 8005872:	81a3      	strhlt	r3, [r4, #12]
 8005874:	bd10      	pop	{r4, pc}

08005876 <__swrite>:
 8005876:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800587a:	461f      	mov	r7, r3
 800587c:	898b      	ldrh	r3, [r1, #12]
 800587e:	05db      	lsls	r3, r3, #23
 8005880:	4605      	mov	r5, r0
 8005882:	460c      	mov	r4, r1
 8005884:	4616      	mov	r6, r2
 8005886:	d505      	bpl.n	8005894 <__swrite+0x1e>
 8005888:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800588c:	2302      	movs	r3, #2
 800588e:	2200      	movs	r2, #0
 8005890:	f000 f868 	bl	8005964 <_lseek_r>
 8005894:	89a3      	ldrh	r3, [r4, #12]
 8005896:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800589a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800589e:	81a3      	strh	r3, [r4, #12]
 80058a0:	4632      	mov	r2, r6
 80058a2:	463b      	mov	r3, r7
 80058a4:	4628      	mov	r0, r5
 80058a6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80058aa:	f000 b817 	b.w	80058dc <_write_r>

080058ae <__sseek>:
 80058ae:	b510      	push	{r4, lr}
 80058b0:	460c      	mov	r4, r1
 80058b2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80058b6:	f000 f855 	bl	8005964 <_lseek_r>
 80058ba:	1c43      	adds	r3, r0, #1
 80058bc:	89a3      	ldrh	r3, [r4, #12]
 80058be:	bf15      	itete	ne
 80058c0:	6560      	strne	r0, [r4, #84]	; 0x54
 80058c2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80058c6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80058ca:	81a3      	strheq	r3, [r4, #12]
 80058cc:	bf18      	it	ne
 80058ce:	81a3      	strhne	r3, [r4, #12]
 80058d0:	bd10      	pop	{r4, pc}

080058d2 <__sclose>:
 80058d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80058d6:	f000 b813 	b.w	8005900 <_close_r>
	...

080058dc <_write_r>:
 80058dc:	b538      	push	{r3, r4, r5, lr}
 80058de:	4d07      	ldr	r5, [pc, #28]	; (80058fc <_write_r+0x20>)
 80058e0:	4604      	mov	r4, r0
 80058e2:	4608      	mov	r0, r1
 80058e4:	4611      	mov	r1, r2
 80058e6:	2200      	movs	r2, #0
 80058e8:	602a      	str	r2, [r5, #0]
 80058ea:	461a      	mov	r2, r3
 80058ec:	f7fc fbad 	bl	800204a <_write>
 80058f0:	1c43      	adds	r3, r0, #1
 80058f2:	d102      	bne.n	80058fa <_write_r+0x1e>
 80058f4:	682b      	ldr	r3, [r5, #0]
 80058f6:	b103      	cbz	r3, 80058fa <_write_r+0x1e>
 80058f8:	6023      	str	r3, [r4, #0]
 80058fa:	bd38      	pop	{r3, r4, r5, pc}
 80058fc:	2000028c 	.word	0x2000028c

08005900 <_close_r>:
 8005900:	b538      	push	{r3, r4, r5, lr}
 8005902:	4d06      	ldr	r5, [pc, #24]	; (800591c <_close_r+0x1c>)
 8005904:	2300      	movs	r3, #0
 8005906:	4604      	mov	r4, r0
 8005908:	4608      	mov	r0, r1
 800590a:	602b      	str	r3, [r5, #0]
 800590c:	f7fc fbb9 	bl	8002082 <_close>
 8005910:	1c43      	adds	r3, r0, #1
 8005912:	d102      	bne.n	800591a <_close_r+0x1a>
 8005914:	682b      	ldr	r3, [r5, #0]
 8005916:	b103      	cbz	r3, 800591a <_close_r+0x1a>
 8005918:	6023      	str	r3, [r4, #0]
 800591a:	bd38      	pop	{r3, r4, r5, pc}
 800591c:	2000028c 	.word	0x2000028c

08005920 <_fstat_r>:
 8005920:	b538      	push	{r3, r4, r5, lr}
 8005922:	4d07      	ldr	r5, [pc, #28]	; (8005940 <_fstat_r+0x20>)
 8005924:	2300      	movs	r3, #0
 8005926:	4604      	mov	r4, r0
 8005928:	4608      	mov	r0, r1
 800592a:	4611      	mov	r1, r2
 800592c:	602b      	str	r3, [r5, #0]
 800592e:	f7fc fbb4 	bl	800209a <_fstat>
 8005932:	1c43      	adds	r3, r0, #1
 8005934:	d102      	bne.n	800593c <_fstat_r+0x1c>
 8005936:	682b      	ldr	r3, [r5, #0]
 8005938:	b103      	cbz	r3, 800593c <_fstat_r+0x1c>
 800593a:	6023      	str	r3, [r4, #0]
 800593c:	bd38      	pop	{r3, r4, r5, pc}
 800593e:	bf00      	nop
 8005940:	2000028c 	.word	0x2000028c

08005944 <_isatty_r>:
 8005944:	b538      	push	{r3, r4, r5, lr}
 8005946:	4d06      	ldr	r5, [pc, #24]	; (8005960 <_isatty_r+0x1c>)
 8005948:	2300      	movs	r3, #0
 800594a:	4604      	mov	r4, r0
 800594c:	4608      	mov	r0, r1
 800594e:	602b      	str	r3, [r5, #0]
 8005950:	f7fc fbb3 	bl	80020ba <_isatty>
 8005954:	1c43      	adds	r3, r0, #1
 8005956:	d102      	bne.n	800595e <_isatty_r+0x1a>
 8005958:	682b      	ldr	r3, [r5, #0]
 800595a:	b103      	cbz	r3, 800595e <_isatty_r+0x1a>
 800595c:	6023      	str	r3, [r4, #0]
 800595e:	bd38      	pop	{r3, r4, r5, pc}
 8005960:	2000028c 	.word	0x2000028c

08005964 <_lseek_r>:
 8005964:	b538      	push	{r3, r4, r5, lr}
 8005966:	4d07      	ldr	r5, [pc, #28]	; (8005984 <_lseek_r+0x20>)
 8005968:	4604      	mov	r4, r0
 800596a:	4608      	mov	r0, r1
 800596c:	4611      	mov	r1, r2
 800596e:	2200      	movs	r2, #0
 8005970:	602a      	str	r2, [r5, #0]
 8005972:	461a      	mov	r2, r3
 8005974:	f7fc fbac 	bl	80020d0 <_lseek>
 8005978:	1c43      	adds	r3, r0, #1
 800597a:	d102      	bne.n	8005982 <_lseek_r+0x1e>
 800597c:	682b      	ldr	r3, [r5, #0]
 800597e:	b103      	cbz	r3, 8005982 <_lseek_r+0x1e>
 8005980:	6023      	str	r3, [r4, #0]
 8005982:	bd38      	pop	{r3, r4, r5, pc}
 8005984:	2000028c 	.word	0x2000028c

08005988 <_read_r>:
 8005988:	b538      	push	{r3, r4, r5, lr}
 800598a:	4d07      	ldr	r5, [pc, #28]	; (80059a8 <_read_r+0x20>)
 800598c:	4604      	mov	r4, r0
 800598e:	4608      	mov	r0, r1
 8005990:	4611      	mov	r1, r2
 8005992:	2200      	movs	r2, #0
 8005994:	602a      	str	r2, [r5, #0]
 8005996:	461a      	mov	r2, r3
 8005998:	f7fc fb3a 	bl	8002010 <_read>
 800599c:	1c43      	adds	r3, r0, #1
 800599e:	d102      	bne.n	80059a6 <_read_r+0x1e>
 80059a0:	682b      	ldr	r3, [r5, #0]
 80059a2:	b103      	cbz	r3, 80059a6 <_read_r+0x1e>
 80059a4:	6023      	str	r3, [r4, #0]
 80059a6:	bd38      	pop	{r3, r4, r5, pc}
 80059a8:	2000028c 	.word	0x2000028c

080059ac <_init>:
 80059ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80059ae:	bf00      	nop
 80059b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80059b2:	bc08      	pop	{r3}
 80059b4:	469e      	mov	lr, r3
 80059b6:	4770      	bx	lr

080059b8 <_fini>:
 80059b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80059ba:	bf00      	nop
 80059bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80059be:	bc08      	pop	{r3}
 80059c0:	469e      	mov	lr, r3
 80059c2:	4770      	bx	lr
