
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)
Loaded SDC plugin

1. Executing Liberty frontend: /home/camila/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Imported 428 cell types from liberty file.
[INFO] Using SDC file '/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/constraints/runs/RUN_2025-09-09_21-56-49/06-yosys-synthesis/synthesis.abc.sdc' for ABCâ€¦

2. Executing Verilog-2005 frontend: /home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/fifo.v
Parsing SystemVerilog input from `/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/fifo.v' to AST representation.
Storing AST representation for module `$abstract\fifo'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/alu.v
Parsing SystemVerilog input from `/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/alu.v' to AST representation.
Storing AST representation for module `$abstract\alu'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_rx.v
Parsing SystemVerilog input from `/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_rx.v' to AST representation.
Storing AST representation for module `$abstract\uart_rx'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/alu_uart_interface.v
Parsing SystemVerilog input from `/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/alu_uart_interface.v' to AST representation.
Storing AST representation for module `$abstract\alu_uart_interface'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: /home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_interface.v
Parsing SystemVerilog input from `/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_interface.v' to AST representation.
Storing AST representation for module `$abstract\uart_interface'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: /home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_tx.v
Parsing SystemVerilog input from `/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_tx.v' to AST representation.
Storing AST representation for module `$abstract\uart_tx'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: /home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/baud_rate.v
Parsing SystemVerilog input from `/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/baud_rate.v' to AST representation.
Storing AST representation for module `$abstract\baud_rate'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: /home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/top.v
Parsing SystemVerilog input from `/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/top.v' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

10. Executing HIERARCHY pass (managing design hierarchy).

11. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.

11.1. Analyzing design hierarchy..
Top module:  \top
Parameter \NB_DATA = 8
Parameter \NB_OP = 6

11.2. Executing AST frontend in derive mode using pre-parsed AST for module `\alu'.
Parameter \NB_DATA = 8
Parameter \NB_OP = 6
Generating RTLIL representation for module `$paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu'.
Parameter \NB_DATA = 8
Parameter \NB_OPCODE = 6

11.3. Executing AST frontend in derive mode using pre-parsed AST for module `\alu_uart_interface'.
Parameter \NB_DATA = 8
Parameter \NB_OPCODE = 6
Generating RTLIL representation for module `$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface'.
Parameter \NB_DATA = 8
Parameter \N_TICKS = 16
Parameter \COUNTER_LIMIT = 326
Parameter \NB_COUNTER = 9
Parameter \PTR_LEN = 2

11.4. Executing AST frontend in derive mode using pre-parsed AST for module `\uart_interface'.
Parameter \NB_DATA = 8
Parameter \N_TICKS = 16
Parameter \COUNTER_LIMIT = 326
Parameter \NB_COUNTER = 9
Parameter \PTR_LEN = 2
Generating RTLIL representation for module `$paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface'.

11.5. Analyzing design hierarchy..
Top module:  \top
Used module:     $paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu
Used module:     $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface
Used module:     $paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface
Parameter \NB_DATA = 8
Parameter \N_TICKS = 16

11.6. Executing AST frontend in derive mode using pre-parsed AST for module `\uart_tx'.
Parameter \NB_DATA = 8
Parameter \N_TICKS = 16
Generating RTLIL representation for module `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx'.
Parameter \NB_DATA = 8
Parameter \PTR_LEN = 2

11.7. Executing AST frontend in derive mode using pre-parsed AST for module `\fifo'.
Parameter \NB_DATA = 8
Parameter \PTR_LEN = 2
Generating RTLIL representation for module `$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo'.
Parameter \NB_DATA = 8
Parameter \PTR_LEN = 2
Found cached RTLIL representation for module `$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo'.
Parameter \NB_DATA = 8
Parameter \N_TICKS = 16

11.8. Executing AST frontend in derive mode using pre-parsed AST for module `\uart_rx'.
Parameter \NB_DATA = 8
Parameter \N_TICKS = 16
Generating RTLIL representation for module `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx'.
Parameter \NB_COUNTER = 9
Parameter \COUNTER_LIMIT = 326

11.9. Executing AST frontend in derive mode using pre-parsed AST for module `\baud_rate'.
Parameter \NB_COUNTER = 9
Parameter \COUNTER_LIMIT = 326
Generating RTLIL representation for module `$paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate'.

11.10. Analyzing design hierarchy..
Top module:  \top
Used module:     $paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu
Used module:     $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface
Used module:     $paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface
Used module:         $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx
Used module:         $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo
Used module:         $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx
Used module:         $paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate

11.11. Analyzing design hierarchy..
Top module:  \top
Used module:     $paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu
Used module:     $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface
Used module:     $paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface
Used module:         $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx
Used module:         $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo
Used module:         $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx
Used module:         $paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate
Removing unused module `$abstract\top'.
Removing unused module `$abstract\baud_rate'.
Removing unused module `$abstract\uart_tx'.
Removing unused module `$abstract\uart_interface'.
Removing unused module `$abstract\alu_uart_interface'.
Removing unused module `$abstract\uart_rx'.
Removing unused module `$abstract\alu'.
Removing unused module `$abstract\fifo'.
Removed 8 unused modules.
Renaming module top to top.

12. Generating Graphviz representation of design.
Writing dot description to `/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/constraints/runs/RUN_2025-09-09_21-56-49/06-yosys-synthesis/hierarchy.dot'.
Dumping module top to page 1.

13. Executing TRIBUF pass.

14. Executing HIERARCHY pass (managing design hierarchy).

14.1. Analyzing design hierarchy..
Top module:  \top
Used module:     $paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu
Used module:     $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface
Used module:     $paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface
Used module:         $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx
Used module:         $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo
Used module:         $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx
Used module:         $paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate

14.2. Analyzing design hierarchy..
Top module:  \top
Used module:     $paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu
Used module:     $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface
Used module:     $paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface
Used module:         $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx
Used module:         $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo
Used module:         $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx
Used module:         $paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate
Removed 0 unused modules.

15. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

16. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed 1 dead cases from process $proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_rx.v:50$48 in module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.
Marked 10 switch rules as full_case in process $proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_rx.v:50$48 in module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.
Marked 1 switch rules as full_case in process $proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_rx.v:32$47 in module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.
Marked 5 switch rules as full_case in process $proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/fifo.v:76$40 in module $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.
Marked 1 switch rules as full_case in process $proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/fifo.v:58$39 in module $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.
Marked 1 switch rules as full_case in process $proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/fifo.v:45$29 in module $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.
Removed 1 dead cases from process $proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_tx.v:56$18 in module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.
Marked 9 switch rules as full_case in process $proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_tx.v:56$18 in module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.
Marked 1 switch rules as full_case in process $proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_tx.v:36$17 in module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.
Marked 7 switch rules as full_case in process $proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/alu_uart_interface.v:74$12 in module $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.
Marked 1 switch rules as full_case in process $proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/alu_uart_interface.v:48$11 in module $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.
Marked 1 switch rules as full_case in process $proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/alu.v:28$1 in module $paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu.
Marked 1 switch rules as full_case in process $proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/baud_rate.v:27$58 in module $paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate.
Removed a total of 2 dead cases.

17. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 22 redundant assignments.
Promoted 29 assignments to connections.

18. Executing PROC_INIT pass (extract init attributes).

19. Executing PROC_ARST pass (detect async resets in processes).

20. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~38 debug messages>

21. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_rx.v:50$48'.
     1/30: $4\o_rx_done[0:0]
     2/30: $3\o_rx_done[0:0]
     3/30: $9\state_next[1:0]
     4/30: $8\s_next[3:0]
     5/30: $7\s_next[3:0]
     6/30: $2\o_rx_done[0:0]
     7/30: $8\state_next[1:0]
     8/30: $7\state_next[1:0]
     9/30: $6\n_next[2:0]
    10/30: $5\n_next[2:0]
    11/30: $6\state_next[1:0]
    12/30: $3\received_byte_next[7:0]
    13/30: $6\s_next[3:0]
    14/30: $2\received_byte_next[7:0]
    15/30: $4\n_next[2:0]
    16/30: $5\s_next[3:0]
    17/30: $5\state_next[1:0]
    18/30: $3\n_next[2:0]
    19/30: $4\s_next[3:0]
    20/30: $4\state_next[1:0]
    21/30: $2\n_next[2:0]
    22/30: $3\s_next[3:0]
    23/30: $3\state_next[1:0]
    24/30: $2\s_next[3:0]
    25/30: $2\state_next[1:0]
    26/30: $1\s_next[3:0]
    27/30: $1\state_next[1:0]
    28/30: $1\received_byte_next[7:0]
    29/30: $1\n_next[2:0]
    30/30: $1\o_rx_done[0:0]
Creating decoders for process `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_rx.v:32$47'.
     1/4: $0\received_byte[7:0]
     2/4: $0\n[2:0]
     3/4: $0\s[3:0]
     4/4: $0\state[1:0]
Creating decoders for process `$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/fifo.v:76$40'.
     1/12: $4\full_next[0:0]
     2/12: $3\full_next[0:0]
     3/12: $4\empty_next[0:0]
     4/12: $2\write_ptr_next[1:0]
     5/12: $3\empty_next[0:0]
     6/12: $2\empty_next[0:0]
     7/12: $2\full_next[0:0]
     8/12: $2\read_ptr_next[1:0]
     9/12: $1\empty_next[0:0]
    10/12: $1\full_next[0:0]
    11/12: $1\read_ptr_next[1:0]
    12/12: $1\write_ptr_next[1:0]
Creating decoders for process `$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/fifo.v:58$39'.
     1/4: $0\empty[0:0]
     2/4: $0\full[0:0]
     3/4: $0\read_ptr[1:0]
     4/4: $0\write_ptr[1:0]
Creating decoders for process `$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/fifo.v:45$29'.
     1/3: $1$memwr$\array$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/fifo.v:47$28_EN[7:0]$35
     2/3: $1$memwr$\array$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/fifo.v:47$28_DATA[7:0]$34
     3/3: $1$memwr$\array$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/fifo.v:47$28_ADDR[1:0]$33
Creating decoders for process `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_tx.v:56$18'.
     1/31: $3\o_tx_done[0:0]
     2/31: $9\state_next[1:0]
     3/31: $8\s_next[3:0]
     4/31: $7\s_next[3:0]
     5/31: $2\o_tx_done[0:0]
     6/31: $8\state_next[1:0]
     7/31: $7\state_next[1:0]
     8/31: $6\n_next[2:0]
     9/31: $5\n_next[2:0]
    10/31: $6\state_next[1:0]
    11/31: $4\send_byte_next[7:0]
    12/31: $6\s_next[3:0]
    13/31: $3\send_byte_next[7:0]
    14/31: $4\n_next[2:0]
    15/31: $5\s_next[3:0]
    16/31: $5\state_next[1:0]
    17/31: $3\n_next[2:0]
    18/31: $4\s_next[3:0]
    19/31: $4\state_next[1:0]
    20/31: $2\n_next[2:0]
    21/31: $3\s_next[3:0]
    22/31: $3\state_next[1:0]
    23/31: $2\send_byte_next[7:0]
    24/31: $2\s_next[3:0]
    25/31: $2\state_next[1:0]
    26/31: $1\send_byte_next[7:0]
    27/31: $1\s_next[3:0]
    28/31: $1\state_next[1:0]
    29/31: $1\tx_next[0:0]
    30/31: $1\n_next[2:0]
    31/31: $1\o_tx_done[0:0]
Creating decoders for process `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_tx.v:36$17'.
     1/5: $0\tx[0:0]
     2/5: $0\send_byte[7:0]
     3/5: $0\n[2:0]
     4/5: $0\s[3:0]
     5/5: $0\state[1:0]
Creating decoders for process `$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/alu_uart_interface.v:74$12'.
     1/27: $2\fifo_tx_write_next[0:0]
     2/27: $2\result_next[7:0]
     3/27: $7\state_next[3:0]
     4/27: $4\wait_next[3:0]
     5/27: $6\state_next[3:0]
     6/27: $6\fifo_rx_read_next[0:0]
     7/27: $2\operand_b_sel_next[7:0]
     8/27: $3\wait_next[3:0]
     9/27: $5\state_next[3:0]
    10/27: $5\fifo_rx_read_next[0:0]
    11/27: $2\operand_a_sel_next[7:0]
    12/27: $2\wait_next[3:0]
    13/27: $4\state_next[3:0]
    14/27: $4\fifo_rx_read_next[0:0]
    15/27: $2\opcode_sel_next[5:0]
    16/27: $3\fifo_rx_read_next[0:0]
    17/27: $3\state_next[3:0]
    18/27: $2\fifo_rx_read_next[0:0]
    19/27: $2\state_next[3:0]
    20/27: $1\fifo_rx_read_next[0:0]
    21/27: $1\state_next[3:0]
    22/27: $1\fifo_tx_write_next[0:0]
    23/27: $1\wait_next[3:0]
    24/27: $1\result_next[7:0]
    25/27: $1\operand_b_sel_next[7:0]
    26/27: $1\operand_a_sel_next[7:0]
    27/27: $1\opcode_sel_next[5:0]
Creating decoders for process `$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/alu_uart_interface.v:48$11'.
     1/8: $0\wait_reg[3:0]
     2/8: $0\result[7:0]
     3/8: $0\operand_b_sel[7:0]
     4/8: $0\operand_a_sel[7:0]
     5/8: $0\opcode_sel[5:0]
     6/8: $0\fifo_tx_write[0:0]
     7/8: $0\fifo_rx_read[0:0]
     8/8: $0\state[3:0]
Creating decoders for process `$paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/alu.v:28$1'.
     1/1: $1\o_alu_result[7:0]
Creating decoders for process `$paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/baud_rate.v:27$58'.
     1/1: $0\counter[8:0]

22. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.\state_next' from process `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_rx.v:50$48'.
No latch inferred for signal `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.\o_rx_done' from process `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_rx.v:50$48'.
No latch inferred for signal `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.\s_next' from process `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_rx.v:50$48'.
No latch inferred for signal `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.\n_next' from process `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_rx.v:50$48'.
No latch inferred for signal `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.\received_byte_next' from process `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_rx.v:50$48'.
No latch inferred for signal `$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.\write_ptr_next' from process `$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/fifo.v:76$40'.
No latch inferred for signal `$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.\write_ptr_ok' from process `$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/fifo.v:76$40'.
No latch inferred for signal `$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.\read_ptr_next' from process `$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/fifo.v:76$40'.
No latch inferred for signal `$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.\read_ptr_ok' from process `$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/fifo.v:76$40'.
No latch inferred for signal `$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.\full_next' from process `$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/fifo.v:76$40'.
No latch inferred for signal `$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.\empty_next' from process `$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/fifo.v:76$40'.
No latch inferred for signal `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.\state_next' from process `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_tx.v:56$18'.
No latch inferred for signal `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.\o_tx_done' from process `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_tx.v:56$18'.
No latch inferred for signal `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.\s_next' from process `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_tx.v:56$18'.
No latch inferred for signal `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.\n_next' from process `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_tx.v:56$18'.
No latch inferred for signal `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.\send_byte_next' from process `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_tx.v:56$18'.
No latch inferred for signal `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.\tx_next' from process `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_tx.v:56$18'.
No latch inferred for signal `$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.\state_next' from process `$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/alu_uart_interface.v:74$12'.
No latch inferred for signal `$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.\fifo_rx_read_next' from process `$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/alu_uart_interface.v:74$12'.
No latch inferred for signal `$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.\fifo_tx_write_next' from process `$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/alu_uart_interface.v:74$12'.
No latch inferred for signal `$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.\opcode_sel_next' from process `$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/alu_uart_interface.v:74$12'.
No latch inferred for signal `$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.\operand_a_sel_next' from process `$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/alu_uart_interface.v:74$12'.
No latch inferred for signal `$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.\operand_b_sel_next' from process `$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/alu_uart_interface.v:74$12'.
No latch inferred for signal `$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.\result_next' from process `$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/alu_uart_interface.v:74$12'.
No latch inferred for signal `$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.\wait_next' from process `$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/alu_uart_interface.v:74$12'.
No latch inferred for signal `$paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu.\o_alu_result' from process `$paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/alu.v:28$1'.

23. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.\state' using process `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_rx.v:32$47'.
  created $dff cell `$procdff$889' with positive edge clock.
Creating register for signal `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.\s' using process `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_rx.v:32$47'.
  created $dff cell `$procdff$890' with positive edge clock.
Creating register for signal `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.\n' using process `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_rx.v:32$47'.
  created $dff cell `$procdff$891' with positive edge clock.
Creating register for signal `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.\received_byte' using process `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_rx.v:32$47'.
  created $dff cell `$procdff$892' with positive edge clock.
Creating register for signal `$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.\write_ptr' using process `$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/fifo.v:58$39'.
  created $dff cell `$procdff$893' with positive edge clock.
Creating register for signal `$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.\read_ptr' using process `$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/fifo.v:58$39'.
  created $dff cell `$procdff$894' with positive edge clock.
Creating register for signal `$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.\full' using process `$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/fifo.v:58$39'.
  created $dff cell `$procdff$895' with positive edge clock.
Creating register for signal `$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.\empty' using process `$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/fifo.v:58$39'.
  created $dff cell `$procdff$896' with positive edge clock.
Creating register for signal `$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.$memwr$\array$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/fifo.v:47$28_ADDR' using process `$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/fifo.v:45$29'.
  created $dff cell `$procdff$897' with positive edge clock.
Creating register for signal `$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.$memwr$\array$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/fifo.v:47$28_DATA' using process `$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/fifo.v:45$29'.
  created $dff cell `$procdff$898' with positive edge clock.
Creating register for signal `$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.$memwr$\array$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/fifo.v:47$28_EN' using process `$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/fifo.v:45$29'.
  created $dff cell `$procdff$899' with positive edge clock.
Creating register for signal `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.\state' using process `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_tx.v:36$17'.
  created $dff cell `$procdff$900' with positive edge clock.
Creating register for signal `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.\s' using process `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_tx.v:36$17'.
  created $dff cell `$procdff$901' with positive edge clock.
Creating register for signal `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.\n' using process `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_tx.v:36$17'.
  created $dff cell `$procdff$902' with positive edge clock.
Creating register for signal `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.\send_byte' using process `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_tx.v:36$17'.
  created $dff cell `$procdff$903' with positive edge clock.
Creating register for signal `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.\tx' using process `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_tx.v:36$17'.
  created $dff cell `$procdff$904' with positive edge clock.
Creating register for signal `$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.\state' using process `$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/alu_uart_interface.v:48$11'.
  created $dff cell `$procdff$905' with positive edge clock.
Creating register for signal `$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.\fifo_rx_read' using process `$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/alu_uart_interface.v:48$11'.
  created $dff cell `$procdff$906' with positive edge clock.
Creating register for signal `$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.\fifo_tx_write' using process `$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/alu_uart_interface.v:48$11'.
  created $dff cell `$procdff$907' with positive edge clock.
Creating register for signal `$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.\opcode_sel' using process `$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/alu_uart_interface.v:48$11'.
  created $dff cell `$procdff$908' with positive edge clock.
Creating register for signal `$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.\operand_a_sel' using process `$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/alu_uart_interface.v:48$11'.
  created $dff cell `$procdff$909' with positive edge clock.
Creating register for signal `$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.\operand_b_sel' using process `$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/alu_uart_interface.v:48$11'.
  created $dff cell `$procdff$910' with positive edge clock.
Creating register for signal `$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.\result' using process `$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/alu_uart_interface.v:48$11'.
  created $dff cell `$procdff$911' with positive edge clock.
Creating register for signal `$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.\wait_reg' using process `$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/alu_uart_interface.v:48$11'.
  created $dff cell `$procdff$912' with positive edge clock.
Creating register for signal `$paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate.\counter' using process `$paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/baud_rate.v:27$58'.
  created $dff cell `$procdff$913' with positive edge clock.

24. Executing PROC_MEMWR pass (convert process memory writes to cells).

25. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 10 empty switches in `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_rx.v:50$48'.
Removing empty process `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_rx.v:50$48'.
Found and cleaned up 1 empty switch in `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_rx.v:32$47'.
Removing empty process `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_rx.v:32$47'.
Found and cleaned up 5 empty switches in `$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/fifo.v:76$40'.
Removing empty process `$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/fifo.v:76$40'.
Found and cleaned up 1 empty switch in `$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/fifo.v:58$39'.
Removing empty process `$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/fifo.v:58$39'.
Found and cleaned up 1 empty switch in `$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/fifo.v:45$29'.
Removing empty process `$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/fifo.v:45$29'.
Found and cleaned up 9 empty switches in `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_tx.v:56$18'.
Removing empty process `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_tx.v:56$18'.
Found and cleaned up 1 empty switch in `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_tx.v:36$17'.
Removing empty process `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_tx.v:36$17'.
Found and cleaned up 7 empty switches in `$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/alu_uart_interface.v:74$12'.
Removing empty process `$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/alu_uart_interface.v:74$12'.
Found and cleaned up 1 empty switch in `$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/alu_uart_interface.v:48$11'.
Removing empty process `$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/alu_uart_interface.v:48$11'.
Found and cleaned up 1 empty switch in `$paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/alu.v:28$1'.
Removing empty process `$paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/alu.v:28$1'.
Found and cleaned up 1 empty switch in `$paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/baud_rate.v:27$58'.
Removing empty process `$paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate.$proc$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/baud_rate.v:27$58'.
Cleaned up 38 empty switches.

26. Executing CHECK pass (checking for obvious problems).
Checking module top...
Checking module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx...
Checking module $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo...
Checking module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx...
Checking module $paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface...
Checking module $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface...
Checking module $paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu...
Checking module $paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate...
Found and reported 0 problems.

27. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
Optimizing module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.
<suppressed ~9 debug messages>
Optimizing module $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.
<suppressed ~8 debug messages>
Optimizing module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.
<suppressed ~10 debug messages>
Optimizing module $paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface.
Optimizing module $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.
<suppressed ~11 debug messages>
Optimizing module $paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu.
Optimizing module $paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate.

28. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
Optimizing module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.
Optimizing module $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.
Optimizing module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.
Optimizing module $paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface.
Optimizing module $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.
Optimizing module $paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu.
Optimizing module $paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate.

29. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Finding unused cells or wires in module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx..
Finding unused cells or wires in module $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo..
Finding unused cells or wires in module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx..
Finding unused cells or wires in module $paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface..
Finding unused cells or wires in module $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface..
Finding unused cells or wires in module $paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu..
Finding unused cells or wires in module $paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate..
Removed 9 unused cells and 326 unused wires.
<suppressed ~16 debug messages>

30. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu.
Optimizing module $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.
Optimizing module $paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface.
Optimizing module $paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate.
Optimizing module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.
Optimizing module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.
Optimizing module $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.
Optimizing module top.

31. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu'.
<suppressed ~3 debug messages>
Finding identical cells in module `$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface'.
<suppressed ~111 debug messages>
Finding identical cells in module `$paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface'.
Finding identical cells in module `$paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate'.
<suppressed ~3 debug messages>
Finding identical cells in module `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx'.
<suppressed ~132 debug messages>
Finding identical cells in module `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx'.
<suppressed ~147 debug messages>
Finding identical cells in module `$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo'.
<suppressed ~39 debug messages>
Finding identical cells in module `\top'.
Removed a total of 145 cells.

32. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$725.
    dead port 2/2 on $mux $procmux$734.
    dead port 2/2 on $mux $procmux$743.
    dead port 2/2 on $mux $procmux$752.
    dead port 2/2 on $mux $procmux$654.
    dead port 2/2 on $mux $procmux$761.
    dead port 2/2 on $mux $procmux$771.
    dead port 2/2 on $mux $procmux$781.
    dead port 2/2 on $mux $procmux$792.
    dead port 2/2 on $mux $procmux$803.
    dead port 2/2 on $mux $procmux$660.
    dead port 2/2 on $mux $procmux$666.
    dead port 2/2 on $mux $procmux$673.
    dead port 2/2 on $mux $procmux$680.
    dead port 2/2 on $mux $procmux$686.
    dead port 2/2 on $mux $procmux$693.
    dead port 2/2 on $mux $procmux$701.
    dead port 2/2 on $mux $procmux$709.
    dead port 2/2 on $mux $procmux$717.
Running muxtree optimizer on module $paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$170.
    dead port 2/2 on $mux $procmux$172.
    dead port 2/2 on $mux $procmux$178.
    dead port 2/2 on $mux $procmux$184.
    dead port 2/2 on $mux $procmux$190.
    dead port 2/2 on $mux $procmux$196.
    dead port 2/2 on $mux $procmux$102.
    dead port 2/2 on $mux $procmux$204.
    dead port 2/2 on $mux $procmux$206.
    dead port 2/2 on $mux $procmux$214.
    dead port 2/2 on $mux $procmux$216.
    dead port 2/2 on $mux $procmux$224.
    dead port 2/2 on $mux $procmux$226.
    dead port 2/2 on $mux $procmux$233.
    dead port 2/2 on $mux $procmux$107.
    dead port 2/2 on $mux $procmux$240.
    dead port 2/2 on $mux $procmux$247.
    dead port 2/2 on $mux $procmux$255.
    dead port 2/2 on $mux $procmux$263.
    dead port 2/2 on $mux $procmux$112.
    dead port 2/2 on $mux $procmux$120.
    dead port 2/2 on $mux $procmux$122.
    dead port 2/2 on $mux $procmux$124.
    dead port 2/2 on $mux $procmux$132.
    dead port 2/2 on $mux $procmux$134.
    dead port 2/2 on $mux $procmux$136.
    dead port 2/2 on $mux $procmux$143.
    dead port 2/2 on $mux $procmux$145.
    dead port 2/2 on $mux $procmux$152.
    dead port 2/2 on $mux $procmux$154.
    dead port 2/2 on $mux $procmux$69.
    dead port 2/2 on $mux $procmux$71.
    dead port 2/2 on $mux $procmux$73.
    dead port 2/2 on $mux $procmux$161.
    dead port 2/2 on $mux $procmux$79.
    dead port 2/2 on $mux $procmux$81.
    dead port 2/2 on $mux $procmux$163.
    dead port 2/2 on $mux $procmux$87.
    dead port 2/2 on $mux $procmux$89.
    dead port 2/2 on $mux $procmux$95.
    dead port 2/2 on $mux $procmux$97.
Running muxtree optimizer on module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$484.
    dead port 2/2 on $mux $procmux$486.
    dead port 2/2 on $mux $procmux$493.
    dead port 2/2 on $mux $procmux$495.
    dead port 2/2 on $mux $procmux$502.
    dead port 2/2 on $mux $procmux$504.
    dead port 2/2 on $mux $procmux$510.
    dead port 2/2 on $mux $procmux$411.
    dead port 2/2 on $mux $procmux$516.
    dead port 2/2 on $mux $procmux$413.
    dead port 2/2 on $mux $procmux$522.
    dead port 2/2 on $mux $procmux$528.
    dead port 2/2 on $mux $procmux$536.
    dead port 2/2 on $mux $procmux$538.
    dead port 2/2 on $mux $procmux$546.
    dead port 2/2 on $mux $procmux$548.
    dead port 2/2 on $mux $procmux$419.
    dead port 2/2 on $mux $procmux$556.
    dead port 2/2 on $mux $procmux$558.
    dead port 2/2 on $mux $procmux$421.
    dead port 2/2 on $mux $procmux$565.
    dead port 2/2 on $mux $procmux$572.
    dead port 2/2 on $mux $procmux$579.
    dead port 2/2 on $mux $procmux$427.
    dead port 2/2 on $mux $procmux$587.
    dead port 2/2 on $mux $procmux$595.
    dead port 2/2 on $mux $procmux$429.
    dead port 2/2 on $mux $procmux$603.
    dead port 2/2 on $mux $procmux$434.
    dead port 2/2 on $mux $procmux$439.
    dead port 2/2 on $mux $procmux$444.
    dead port 2/2 on $mux $procmux$452.
    dead port 2/2 on $mux $procmux$454.
    dead port 2/2 on $mux $procmux$456.
    dead port 2/2 on $mux $procmux$464.
    dead port 2/2 on $mux $procmux$466.
    dead port 2/2 on $mux $procmux$468.
    dead port 2/2 on $mux $procmux$475.
    dead port 2/2 on $mux $procmux$477.
Running muxtree optimizer on module $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $procmux$348: \empty -> 1'1
      Replacing known input bits on port A of cell $procmux$338: \empty -> 1'0
      Replacing known input bits on port B of cell $procmux$315: \full -> 1'1
      Replacing known input bits on port A of cell $procmux$306: \full -> 1'0
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$308.
    dead port 2/2 on $mux $procmux$310.
    dead port 2/2 on $mux $procmux$317.
    dead port 2/2 on $mux $procmux$324.
    dead port 2/2 on $mux $procmux$331.
    dead port 1/2 on $mux $procmux$340.
    dead port 2/2 on $mux $procmux$342.
    dead port 2/2 on $mux $procmux$350.
    dead port 2/2 on $mux $procmux$358.
    dead port 2/2 on $mux $procmux$366.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 109 multiplexer ports.
<suppressed ~29 debug messages>

33. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu.
  Optimizing cells in module $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.
    New ctrl vector for $pmux cell $procmux$806: { $procmux$793_CMP $procmux$772_CMP $procmux$735_CMP $procmux$702_CMP $procmux$655_CMP }
    New ctrl vector for $pmux cell $procmux$822: { $auto$opt_reduce.cc:134:opt_pmux$916 $procmux$655_CMP }
  Optimizing cells in module $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.
  Optimizing cells in module $paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface.
  Optimizing cells in module $paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate.
  Optimizing cells in module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.
    New ctrl vector for $pmux cell $procmux$275: { $procmux$125_CMP $auto$opt_reduce.cc:134:opt_pmux$918 }
    New ctrl vector for $pmux cell $procmux$280: { $procmux$207_CMP $procmux$125_CMP $auto$opt_reduce.cc:134:opt_pmux$920 }
    New ctrl vector for $pmux cell $procmux$285: { $auto$opt_reduce.cc:134:opt_pmux$922 $procmux$103_CMP }
  Optimizing cells in module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.
  Optimizing cells in module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.
    New ctrl vector for $pmux cell $procmux$605: { $procmux$588_CMP $procmux$457_CMP $auto$opt_reduce.cc:134:opt_pmux$924 }
    New ctrl vector for $pmux cell $procmux$620: { $procmux$539_CMP $procmux$457_CMP $auto$opt_reduce.cc:134:opt_pmux$926 }
    New ctrl vector for $pmux cell $procmux$625: { $procmux$539_CMP $procmux$457_CMP $auto$opt_reduce.cc:134:opt_pmux$928 }
    New ctrl vector for $pmux cell $procmux$630: { $auto$opt_reduce.cc:134:opt_pmux$930 $procmux$414_CMP }
  Optimizing cells in module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.
  Optimizing cells in module $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.
    Consolidated identical input bits for $mux cell $procmux$399:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\array$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/fifo.v:47$28_EN[7:0]$32
      New ports: A=1'0, B=1'1, Y=$0$memwr$\array$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/fifo.v:47$28_EN[7:0]$32 [0]
      New connections: $0$memwr$\array$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/fifo.v:47$28_EN[7:0]$32 [7:1] = { $0$memwr$\array$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/fifo.v:47$28_EN[7:0]$32 [0] $0$memwr$\array$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/fifo.v:47$28_EN[7:0]$32 [0] $0$memwr$\array$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/fifo.v:47$28_EN[7:0]$32 [0] $0$memwr$\array$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/fifo.v:47$28_EN[7:0]$32 [0] $0$memwr$\array$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/fifo.v:47$28_EN[7:0]$32 [0] $0$memwr$\array$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/fifo.v:47$28_EN[7:0]$32 [0] $0$memwr$\array$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/fifo.v:47$28_EN[7:0]$32 [0] }
  Optimizing cells in module $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.
  Optimizing cells in module \top.
Performed a total of 10 changes.

34. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu'.
Finding identical cells in module `$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface'.
<suppressed ~6 debug messages>
Finding identical cells in module `$paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface'.
Finding identical cells in module `$paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate'.
Finding identical cells in module `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx'.
Finding identical cells in module `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx'.
<suppressed ~9 debug messages>
Finding identical cells in module `$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo'.
Finding identical cells in module `\top'.
Removed a total of 5 cells.

35. Executing OPT_DFF pass (perform DFF optimizations).

36. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu..
Finding unused cells or wires in module $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface..
Finding unused cells or wires in module $paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface..
Finding unused cells or wires in module $paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate..
Finding unused cells or wires in module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx..
Finding unused cells or wires in module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx..
Finding unused cells or wires in module $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo..
Finding unused cells or wires in module \top..
Removed 0 unused cells and 259 unused wires.
<suppressed ~6 debug messages>

37. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu.
Optimizing module $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.
Optimizing module $paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface.
Optimizing module $paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate.
Optimizing module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.
Optimizing module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.
Optimizing module $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.
Optimizing module top.

38. Rerunning OPT passes. (Maybe there is more to doâ€¦)

39. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~29 debug messages>

40. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu.
  Optimizing cells in module $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.
    New ctrl vector for $pmux cell $procmux$806: { $auto$opt_reduce.cc:134:opt_pmux$934 $auto$opt_reduce.cc:134:opt_pmux$932 $procmux$655_CMP }
  Optimizing cells in module $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.
  Optimizing cells in module $paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface.
  Optimizing cells in module $paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate.
  Optimizing cells in module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.
  Optimizing cells in module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.
    New ctrl vector for $pmux cell $procmux$610: { $procmux$588_CMP $auto$opt_reduce.cc:134:opt_pmux$936 $procmux$414_CMP }
  Optimizing cells in module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.
  Optimizing cells in module $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.
  Optimizing cells in module \top.
Performed a total of 2 changes.

41. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu'.
Finding identical cells in module `$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface'.
Finding identical cells in module `$paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface'.
Finding identical cells in module `$paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate'.
Finding identical cells in module `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx'.
Finding identical cells in module `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx'.
Finding identical cells in module `$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

42. Executing OPT_DFF pass (perform DFF optimizations).

43. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu..
Finding unused cells or wires in module $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface..
Finding unused cells or wires in module $paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface..
Finding unused cells or wires in module $paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate..
Finding unused cells or wires in module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx..
Finding unused cells or wires in module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx..
Finding unused cells or wires in module $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo..
Finding unused cells or wires in module \top..

44. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu.
Optimizing module $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.
Optimizing module $paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface.
Optimizing module $paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate.
Optimizing module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.
Optimizing module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.
Optimizing module $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.
Optimizing module top.

45. Rerunning OPT passes. (Maybe there is more to doâ€¦)

46. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~29 debug messages>

47. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu.
  Optimizing cells in module $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.
  Optimizing cells in module $paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface.
  Optimizing cells in module $paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate.
  Optimizing cells in module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.
  Optimizing cells in module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.
  Optimizing cells in module $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.
  Optimizing cells in module \top.
Performed a total of 0 changes.

48. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu'.
Finding identical cells in module `$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface'.
Finding identical cells in module `$paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface'.
Finding identical cells in module `$paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate'.
Finding identical cells in module `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx'.
Finding identical cells in module `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx'.
Finding identical cells in module `$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

49. Executing OPT_DFF pass (perform DFF optimizations).

50. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu..
Finding unused cells or wires in module $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface..
Finding unused cells or wires in module $paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface..
Finding unused cells or wires in module $paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate..
Finding unused cells or wires in module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx..
Finding unused cells or wires in module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx..
Finding unused cells or wires in module $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo..
Finding unused cells or wires in module \top..

51. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu.
Optimizing module $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.
Optimizing module $paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface.
Optimizing module $paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate.
Optimizing module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.
Optimizing module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.
Optimizing module $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.
Optimizing module top.

52. Executing FSM pass (extract and optimize FSM).

52.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.wait_reg as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.state.
Found FSM state register $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.state.

52.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\state' from module `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx'.
  found $dff cell for state register: $procdff$889
  root of input selection tree: $0\state[1:0]
  found reset state: 2'00 (guessed from mux tree)
  found ctrl input: \i_reset
  found ctrl input: $procmux$103_CMP
  found ctrl input: $procmux$125_CMP
  found ctrl input: $procmux$207_CMP
  found ctrl input: $procmux$256_CMP
  found ctrl input: \i_tick
  found ctrl input: $eq$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_rx.v:104$56_Y
  found state code: 2'00
  found ctrl input: $eq$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_rx.v:88$53_Y
  found state code: 2'11
  found ctrl input: $eq$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_rx.v:70$50_Y
  found state code: 2'10
  found ctrl input: \i_rx
  found state code: 2'01
  found ctrl output: $procmux$103_CMP
  found ctrl output: $procmux$125_CMP
  found ctrl output: $procmux$207_CMP
  found ctrl output: $procmux$256_CMP
  ctrl inputs: { $eq$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_rx.v:104$56_Y $eq$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_rx.v:88$53_Y $eq$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_rx.v:70$50_Y \i_tick \i_rx \i_reset }
  ctrl outputs: { $procmux$256_CMP $procmux$207_CMP $procmux$125_CMP $procmux$103_CMP $0\state[1:0] }
  transition:       2'00 6'----00 ->       2'01 6'100001
  transition:       2'00 6'----10 ->       2'00 6'100000
  transition:       2'00 6'-----1 ->       2'00 6'100000
  transition:       2'10 6'---0-0 ->       2'10 6'001010
  transition:       2'10 6'0--1-0 ->       2'10 6'001010
  transition:       2'10 6'10-1-0 ->       2'10 6'001010
  transition:       2'10 6'11-1-0 ->       2'11 6'001011
  transition:       2'10 6'-----1 ->       2'00 6'001000
  transition:       2'01 6'---0-0 ->       2'01 6'010001
  transition:       2'01 6'--01-0 ->       2'01 6'010001
  transition:       2'01 6'--11-0 ->       2'10 6'010010
  transition:       2'01 6'-----1 ->       2'00 6'010000
  transition:       2'11 6'---0-0 ->       2'11 6'000111
  transition:       2'11 6'0--1-0 ->       2'11 6'000111
  transition:       2'11 6'1--1-0 ->       2'00 6'000100
  transition:       2'11 6'-----1 ->       2'00 6'000100
Extracting FSM `\state' from module `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx'.
  found $dff cell for state register: $procdff$900
  root of input selection tree: $0\state[1:0]
  found reset state: 2'00 (guessed from mux tree)
  found ctrl input: \i_reset
  found ctrl input: $procmux$414_CMP
  found ctrl input: $procmux$457_CMP
  found ctrl input: $procmux$539_CMP
  found ctrl input: $procmux$588_CMP
  found ctrl input: \i_tick
  found ctrl input: $eq$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_tx.v:117$26_Y
  found state code: 2'00
  found ctrl input: $eq$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_tx.v:100$23_Y
  found state code: 2'11
  found state code: 2'10
  found ctrl input: \i_tx_ready
  found state code: 2'01
  found ctrl output: $procmux$414_CMP
  found ctrl output: $procmux$457_CMP
  found ctrl output: $procmux$539_CMP
  found ctrl output: $procmux$588_CMP
  ctrl inputs: { $eq$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_tx.v:117$26_Y $eq$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_tx.v:100$23_Y \i_tx_ready \i_tick \i_reset }
  ctrl outputs: { $procmux$588_CMP $procmux$539_CMP $procmux$457_CMP $procmux$414_CMP $0\state[1:0] }
  transition:       2'00 5'--0-0 ->       2'00 6'100000
  transition:       2'00 5'--1-0 ->       2'01 6'100001
  transition:       2'00 5'----1 ->       2'00 6'100000
  transition:       2'10 5'---00 ->       2'10 6'001010
  transition:       2'10 5'0--10 ->       2'10 6'001010
  transition:       2'10 5'10-10 ->       2'10 6'001010
  transition:       2'10 5'11-10 ->       2'11 6'001011
  transition:       2'10 5'----1 ->       2'00 6'001000
  transition:       2'01 5'---00 ->       2'01 6'010001
  transition:       2'01 5'0--10 ->       2'01 6'010001
  transition:       2'01 5'1--10 ->       2'10 6'010010
  transition:       2'01 5'----1 ->       2'00 6'010000
  transition:       2'11 5'---00 ->       2'11 6'000111
  transition:       2'11 5'0--10 ->       2'11 6'000111
  transition:       2'11 5'1--10 ->       2'00 6'000100
  transition:       2'11 5'----1 ->       2'00 6'000100

52.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\state$937' from module `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx'.
Optimizing FSM `$fsm$\state$943' from module `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx'.

52.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu..
Finding unused cells or wires in module $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface..
Finding unused cells or wires in module $paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface..
Finding unused cells or wires in module $paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate..
Finding unused cells or wires in module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx..
Finding unused cells or wires in module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx..
Finding unused cells or wires in module $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo..
Finding unused cells or wires in module \top..
Removed 30 unused cells and 30 unused wires.
<suppressed ~34 debug messages>

52.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\state$937' from module `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx'.
  Removing unused output signal $0\state[1:0] [0].
  Removing unused output signal $0\state[1:0] [1].
Optimizing FSM `$fsm$\state$943' from module `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx'.
  Removing unused output signal $0\state[1:0] [0].
  Removing unused output signal $0\state[1:0] [1].

52.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\state$937' from module `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> ---1
  10 -> --1-
  01 -> -1--
  11 -> 1---
Recoding FSM `$fsm$\state$943' from module `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> ---1
  10 -> --1-
  01 -> -1--
  11 -> 1---

52.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\state$937' from module `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx':
-------------------------------------

  Information on FSM $fsm$\state$937 (\state):

  Number of input signals:    6
  Number of output signals:   4
  Number of state bits:       4

  Input signals:
    0: \i_reset
    1: \i_rx
    2: \i_tick
    3: $eq$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_rx.v:70$50_Y
    4: $eq$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_rx.v:88$53_Y
    5: $eq$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_rx.v:104$56_Y

  Output signals:
    0: $procmux$103_CMP
    1: $procmux$125_CMP
    2: $procmux$207_CMP
    3: $procmux$256_CMP

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 6'----10   ->     0 4'1000
      1:     0 6'-----1   ->     0 4'1000
      2:     0 6'----00   ->     2 4'1000
      3:     1 6'-----1   ->     0 4'0010
      4:     1 6'---0-0   ->     1 4'0010
      5:     1 6'10-1-0   ->     1 4'0010
      6:     1 6'0--1-0   ->     1 4'0010
      7:     1 6'11-1-0   ->     3 4'0010
      8:     2 6'-----1   ->     0 4'0100
      9:     2 6'--11-0   ->     1 4'0100
     10:     2 6'---0-0   ->     2 4'0100
     11:     2 6'--01-0   ->     2 4'0100
     12:     3 6'1--1-0   ->     0 4'0001
     13:     3 6'-----1   ->     0 4'0001
     14:     3 6'---0-0   ->     3 4'0001
     15:     3 6'0--1-0   ->     3 4'0001

-------------------------------------

FSM `$fsm$\state$943' from module `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx':
-------------------------------------

  Information on FSM $fsm$\state$943 (\state):

  Number of input signals:    5
  Number of output signals:   4
  Number of state bits:       4

  Input signals:
    0: \i_reset
    1: \i_tick
    2: \i_tx_ready
    3: $eq$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_tx.v:100$23_Y
    4: $eq$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_tx.v:117$26_Y

  Output signals:
    0: $procmux$414_CMP
    1: $procmux$457_CMP
    2: $procmux$539_CMP
    3: $procmux$588_CMP

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 5'--0-0   ->     0 4'1000
      1:     0 5'----1   ->     0 4'1000
      2:     0 5'--1-0   ->     2 4'1000
      3:     1 5'----1   ->     0 4'0010
      4:     1 5'---00   ->     1 4'0010
      5:     1 5'10-10   ->     1 4'0010
      6:     1 5'0--10   ->     1 4'0010
      7:     1 5'11-10   ->     3 4'0010
      8:     2 5'----1   ->     0 4'0100
      9:     2 5'1--10   ->     1 4'0100
     10:     2 5'---00   ->     2 4'0100
     11:     2 5'0--10   ->     2 4'0100
     12:     3 5'1--10   ->     0 4'0001
     13:     3 5'----1   ->     0 4'0001
     14:     3 5'---00   ->     3 4'0001
     15:     3 5'0--10   ->     3 4'0001

-------------------------------------

52.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\state$937' from module `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx'.
Mapping FSM `$fsm$\state$943' from module `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx'.

53. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu.
Optimizing module $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.
Optimizing module $paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface.
Optimizing module $paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate.
Optimizing module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.
<suppressed ~5 debug messages>
Optimizing module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.
<suppressed ~5 debug messages>
Optimizing module $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.
Optimizing module top.

54. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu'.
Finding identical cells in module `$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface'.
Finding identical cells in module `$paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface'.
Finding identical cells in module `$paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate'.
Finding identical cells in module `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx'.
<suppressed ~9 debug messages>
Finding identical cells in module `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx'.
<suppressed ~15 debug messages>
Finding identical cells in module `$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo'.
Finding identical cells in module `\top'.
Removed a total of 8 cells.

55. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~27 debug messages>

56. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu.
  Optimizing cells in module $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.
  Optimizing cells in module $paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface.
  Optimizing cells in module $paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate.
  Optimizing cells in module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.
  Optimizing cells in module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.
  Optimizing cells in module $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.
  Optimizing cells in module \top.
Performed a total of 0 changes.

57. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu'.
Finding identical cells in module `$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface'.
Finding identical cells in module `$paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface'.
Finding identical cells in module `$paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate'.
Finding identical cells in module `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx'.
Finding identical cells in module `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx'.
Finding identical cells in module `$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

58. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$912 ($dff) from module $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface (D = \wait_next, Q = \wait_reg, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$1065 ($sdff) from module $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface (D = \wait_next, Q = \wait_reg).
Adding SRST signal on $procdff$911 ($dff) from module $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface (D = \result_next, Q = \result, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$1077 ($sdff) from module $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface (D = \i_alu_result, Q = \result).
Adding SRST signal on $procdff$910 ($dff) from module $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface (D = \operand_b_sel_next, Q = \operand_b_sel, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$1083 ($sdff) from module $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface (D = \i_data_to_read, Q = \operand_b_sel).
Adding SRST signal on $procdff$909 ($dff) from module $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface (D = \operand_a_sel_next, Q = \operand_a_sel, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$1089 ($sdff) from module $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface (D = \i_data_to_read, Q = \operand_a_sel).
Adding SRST signal on $procdff$908 ($dff) from module $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface (D = \opcode_sel_next, Q = \opcode_sel, rval = 6'000000).
Adding EN signal on $auto$ff.cc:266:slice$1095 ($sdff) from module $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface (D = \i_data_to_read [5:0], Q = \opcode_sel).
Adding SRST signal on $procdff$907 ($dff) from module $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface (D = \fifo_tx_write_next, Q = \fifo_tx_write, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$1101 ($sdff) from module $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface (D = \fifo_tx_write_next, Q = \fifo_tx_write).
Adding SRST signal on $procdff$906 ($dff) from module $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface (D = \fifo_rx_read_next, Q = \fifo_rx_read, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$1109 ($sdff) from module $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface (D = \fifo_rx_read_next, Q = \fifo_rx_read).
Adding SRST signal on $procdff$905 ($dff) from module $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface (D = \state_next, Q = \state, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$1117 ($sdff) from module $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface (D = \state_next, Q = \state).
Adding SRST signal on $procdff$913 ($dff) from module $paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate (D = $add$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/baud_rate.v:40$60_Y [8:0], Q = \counter, rval = 9'000000000).
Adding SRST signal on $procdff$892 ($dff) from module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx (D = \received_byte_next, Q = \received_byte, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$1130 ($sdff) from module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx (D = \received_byte_next, Q = \received_byte).
Adding SRST signal on $procdff$891 ($dff) from module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx (D = \n_next, Q = \n, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$1140 ($sdff) from module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx (D = \n_next, Q = \n).
Adding SRST signal on $procdff$890 ($dff) from module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx (D = \s_next, Q = \s, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$1156 ($sdff) from module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx (D = \s_next, Q = \s).
Adding SRST signal on $procdff$904 ($dff) from module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx (D = \tx_next, Q = \tx, rval = 1'1).
Adding SRST signal on $procdff$903 ($dff) from module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx (D = \send_byte_next, Q = \send_byte, rval = 8'00000000).
Adding EN signal on $auto$ff.cc:266:slice$1171 ($sdff) from module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx (D = \send_byte_next, Q = \send_byte).
Adding SRST signal on $procdff$902 ($dff) from module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx (D = \n_next, Q = \n, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$1183 ($sdff) from module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx (D = \n_next, Q = \n).
Adding SRST signal on $procdff$901 ($dff) from module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx (D = \s_next, Q = \s, rval = 4'0000).
Adding EN signal on $auto$ff.cc:266:slice$1199 ($sdff) from module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx (D = \s_next, Q = \s).
Adding SRST signal on $procdff$896 ($dff) from module $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo (D = \empty_next, Q = \empty, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$1211 ($sdff) from module $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo (D = \empty_next, Q = \empty).
Adding SRST signal on $procdff$895 ($dff) from module $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo (D = \full_next, Q = \full, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$1219 ($sdff) from module $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo (D = \full_next, Q = \full).
Adding SRST signal on $procdff$894 ($dff) from module $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo (D = \read_ptr_next, Q = \read_ptr, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$1227 ($sdff) from module $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo (D = \read_ptr_next, Q = \read_ptr).
Adding SRST signal on $procdff$893 ($dff) from module $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo (D = \write_ptr_next, Q = \write_ptr, rval = 2'00).
Adding EN signal on $auto$ff.cc:266:slice$1235 ($sdff) from module $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo (D = \write_ptr_next, Q = \write_ptr).

59. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu..
Finding unused cells or wires in module $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface..
Finding unused cells or wires in module $paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface..
Finding unused cells or wires in module $paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate..
Finding unused cells or wires in module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx..
Finding unused cells or wires in module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx..
Finding unused cells or wires in module $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo..
Finding unused cells or wires in module \top..
Removed 29 unused cells and 54 unused wires.
<suppressed ~39 debug messages>

60. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu.
Optimizing module $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.
<suppressed ~3 debug messages>
Optimizing module $paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface.
Optimizing module $paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate.
Optimizing module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.
<suppressed ~2 debug messages>
Optimizing module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.
<suppressed ~2 debug messages>
Optimizing module $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.
<suppressed ~4 debug messages>
Optimizing module top.

61. Rerunning OPT passes. (Maybe there is more to doâ€¦)

62. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~22 debug messages>

63. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu.
  Optimizing cells in module $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.
  Optimizing cells in module $paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface.
  Optimizing cells in module $paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate.
  Optimizing cells in module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.
    New ctrl vector for $pmux cell $procmux$275: \state [1]
    New ctrl vector for $pmux cell $procmux$280: \state [2:1]
  Optimizing cells in module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.
  Optimizing cells in module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.
    New ctrl vector for $pmux cell $procmux$605: { \state [0] \state [1] }
    New ctrl vector for $pmux cell $procmux$625: \state [2:1]
  Optimizing cells in module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.
  Optimizing cells in module $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.
  Optimizing cells in module \top.
Performed a total of 4 changes.

64. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu'.
Finding identical cells in module `$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface'.
<suppressed ~9 debug messages>
Finding identical cells in module `$paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface'.
Finding identical cells in module `$paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate'.
Finding identical cells in module `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx'.
<suppressed ~12 debug messages>
Finding identical cells in module `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx'.
<suppressed ~9 debug messages>
Finding identical cells in module `$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo'.
<suppressed ~9 debug messages>
Finding identical cells in module `\top'.
Removed a total of 13 cells.

65. Executing OPT_DFF pass (perform DFF optimizations).

66. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu..
Finding unused cells or wires in module $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface..
Finding unused cells or wires in module $paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface..
Finding unused cells or wires in module $paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate..
Finding unused cells or wires in module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx..
Finding unused cells or wires in module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx..
Finding unused cells or wires in module $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo..
Finding unused cells or wires in module \top..
Removed 0 unused cells and 13 unused wires.
<suppressed ~4 debug messages>

67. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu.
Optimizing module $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.
Optimizing module $paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface.
Optimizing module $paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate.
Optimizing module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.
Optimizing module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.
Optimizing module $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.
Optimizing module top.

68. Rerunning OPT passes. (Maybe there is more to doâ€¦)

69. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~22 debug messages>

70. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu.
  Optimizing cells in module $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.
  Optimizing cells in module $paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface.
  Optimizing cells in module $paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate.
  Optimizing cells in module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.
  Optimizing cells in module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.
  Optimizing cells in module $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.
  Optimizing cells in module \top.
Performed a total of 0 changes.

71. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu'.
Finding identical cells in module `$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface'.
Finding identical cells in module `$paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface'.
Finding identical cells in module `$paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate'.
Finding identical cells in module `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx'.
Finding identical cells in module `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx'.
Finding identical cells in module `$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

72. Executing OPT_DFF pass (perform DFF optimizations).

73. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu..
Finding unused cells or wires in module $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface..
Finding unused cells or wires in module $paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface..
Finding unused cells or wires in module $paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate..
Finding unused cells or wires in module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx..
Finding unused cells or wires in module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx..
Finding unused cells or wires in module $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo..
Finding unused cells or wires in module \top..

74. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu.
Optimizing module $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.
Optimizing module $paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface.
Optimizing module $paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate.
Optimizing module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.
Optimizing module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.
Optimizing module $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.
Optimizing module top.

75. Executing WREDUCE pass (reducing word size of cells).
Removed top 4 bits (of 6) from port B of cell $paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu.$procmux$879_CMP0 ($eq).
Removed top 4 bits (of 6) from port B of cell $paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu.$procmux$880_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.$procmux$655_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.$procmux$674_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.$procmux$702_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.$procmux$735_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell $paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate.$add$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/baud_rate.v:40$60 ($add).
Removed top 23 bits (of 32) from port Y of cell $paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate.$add$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/baud_rate.v:40$60 ($add).
Removed top 23 bits (of 32) from wire $paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate.$add$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/baud_rate.v:40$60_Y.
Removed top 1 bits (of 3) from port B of cell $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.$auto$fsm_map.cc:77:implement_pattern_cache$1003 ($eq).
Removed top 1 bits (of 4) from port B of cell $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.$eq$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_rx.v:70$50 ($eq).
Removed top 31 bits (of 32) from port B of cell $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.$add$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_rx.v:93$54 ($add).
Removed top 29 bits (of 32) from port Y of cell $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.$add$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_rx.v:93$54 ($add).
Removed top 31 bits (of 32) from port B of cell $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.$add$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_rx.v:112$57 ($add).
Removed top 28 bits (of 32) from port Y of cell $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.$add$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_rx.v:112$57 ($add).
Removed top 1 bits (of 2) from port B of cell $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.$auto$opt_dff.cc:195:make_patterns_logic$1133 ($ne).
Removed top 1 bits (of 3) from port B of cell $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.$auto$opt_dff.cc:195:make_patterns_logic$1135 ($ne).
Removed top 1 bits (of 2) from port B of cell $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.$auto$opt_dff.cc:195:make_patterns_logic$1149 ($ne).
Removed top 1 bits (of 3) from port B of cell $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.$auto$opt_dff.cc:195:make_patterns_logic$1151 ($ne).
Removed top 1 bits (of 3) from port B of cell $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.$auto$fsm_map.cc:77:implement_pattern_cache$990 ($eq).
Removed top 1 bits (of 2) from port B of cell $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.$auto$opt_dff.cc:195:make_patterns_logic$1165 ($ne).
Removed top 28 bits (of 32) from wire $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.$add$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_rx.v:112$57_Y.
Removed top 29 bits (of 32) from wire $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.$add$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_rx.v:93$54_Y.
Removed top 1 bits (of 2) from port B of cell $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.$auto$opt_dff.cc:195:make_patterns_logic$1204 ($ne).
Removed top 31 bits (of 32) from port B of cell $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.$add$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_tx.v:105$24 ($add).
Removed top 29 bits (of 32) from port Y of cell $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.$add$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_tx.v:105$24 ($add).
Removed top 31 bits (of 32) from port B of cell $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.$add$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_tx.v:109$25 ($add).
Removed top 28 bits (of 32) from port Y of cell $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.$add$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_tx.v:109$25 ($add).
Removed top 1 bits (of 2) from port B of cell $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.$auto$opt_dff.cc:195:make_patterns_logic$1174 ($ne).
Removed top 1 bits (of 2) from port B of cell $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.$auto$opt_dff.cc:195:make_patterns_logic$1176 ($ne).
Removed top 1 bits (of 3) from port B of cell $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.$auto$opt_dff.cc:195:make_patterns_logic$1178 ($ne).
Removed top 1 bits (of 2) from port B of cell $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.$auto$opt_dff.cc:195:make_patterns_logic$1192 ($ne).
Removed top 1 bits (of 3) from port B of cell $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.$auto$opt_dff.cc:195:make_patterns_logic$1194 ($ne).
Removed top 1 bits (of 3) from port B of cell $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.$auto$fsm_map.cc:77:implement_pattern_cache$1061 ($eq).
Removed top 29 bits (of 32) from wire $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.$add$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_tx.v:105$24_Y.
Removed top 31 bits (of 32) from port B of cell $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.$add$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/fifo.v:78$41 ($add).
Removed top 30 bits (of 32) from port Y of cell $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.$add$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/fifo.v:78$41 ($add).
Removed top 31 bits (of 32) from port B of cell $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.$add$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/fifo.v:79$42 ($add).
Removed top 30 bits (of 32) from port Y of cell $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.$add$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/fifo.v:79$42 ($add).
Removed top 1 bits (of 2) from port B of cell $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.$procmux$343_CMP0 ($eq).

76. Executing PEEPOPT pass (run peephole optimizers).

77. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu..
Finding unused cells or wires in module $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface..
Finding unused cells or wires in module $paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface..
Finding unused cells or wires in module $paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate..
Finding unused cells or wires in module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx..
Finding unused cells or wires in module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx..
Finding unused cells or wires in module $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo..
Finding unused cells or wires in module \top..
Removed 0 unused cells and 6 unused wires.
<suppressed ~4 debug messages>

78. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module $paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu:
  creating $macc model for $add$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/alu.v:31$2 ($add).
  creating $macc model for $sub$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/alu.v:32$3 ($sub).
  creating $alu model for $macc $sub$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/alu.v:32$3.
  creating $alu model for $macc $add$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/alu.v:31$2.
  creating $alu cell for $add$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/alu.v:31$2: $auto$alumacc.cc:485:replace_alu$1247
  creating $alu cell for $sub$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/alu.v:32$3: $auto$alumacc.cc:485:replace_alu$1250
  created 2 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate:
  creating $macc model for $add$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/baud_rate.v:40$60 ($add).
  creating $alu model for $macc $add$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/baud_rate.v:40$60.
  creating $alu cell for $add$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/baud_rate.v:40$60: $auto$alumacc.cc:485:replace_alu$1253
  created 1 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx:
  creating $macc model for $add$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_rx.v:112$57 ($add).
  creating $macc model for $add$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_rx.v:93$54 ($add).
  creating $alu model for $macc $add$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_rx.v:93$54.
  creating $alu model for $macc $add$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_rx.v:112$57.
  creating $alu cell for $add$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_rx.v:112$57: $auto$alumacc.cc:485:replace_alu$1256
  creating $alu cell for $add$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_rx.v:93$54: $auto$alumacc.cc:485:replace_alu$1259
  created 2 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx:
  creating $macc model for $add$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_tx.v:105$24 ($add).
  creating $macc model for $add$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_tx.v:109$25 ($add).
  creating $alu model for $macc $add$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_tx.v:109$25.
  creating $alu model for $macc $add$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_tx.v:105$24.
  creating $alu cell for $add$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_tx.v:105$24: $auto$alumacc.cc:485:replace_alu$1262
  creating $alu cell for $add$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/uart_tx.v:109$25: $auto$alumacc.cc:485:replace_alu$1265
  created 2 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo:
  creating $macc model for $add$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/fifo.v:78$41 ($add).
  creating $macc model for $add$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/fifo.v:79$42 ($add).
  creating $alu model for $macc $add$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/fifo.v:79$42.
  creating $alu model for $macc $add$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/fifo.v:78$41.
  creating $alu cell for $add$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/fifo.v:78$41: $auto$alumacc.cc:485:replace_alu$1268
  creating $alu cell for $add$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/fifo.v:79$42: $auto$alumacc.cc:485:replace_alu$1271
  created 2 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module top:
  created 0 $alu and 0 $macc cells.

79. Executing SHARE pass (SAT-based resource sharing).
Found 2 cells in module $paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu that may be considered for resource sharing.
  Analyzing resource sharing options for $sshr$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/alu.v:36$7 ($sshr):
    Found 1 activation_patterns using ctrl signal $procmux$880_CMP.
    No candidates found.
  Analyzing resource sharing options for $shr$/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/RTL/alu.v:37$8 ($shr):
    Found 1 activation_patterns using ctrl signal $procmux$879_CMP.
    No candidates found.

80. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu.
Optimizing module $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.
Optimizing module $paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface.
Optimizing module $paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate.
Optimizing module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.
Optimizing module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.
Optimizing module $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.
Optimizing module top.

81. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu'.
Finding identical cells in module `$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface'.
Finding identical cells in module `$paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface'.
Finding identical cells in module `$paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate'.
Finding identical cells in module `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx'.
Finding identical cells in module `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx'.
Finding identical cells in module `$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

82. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~22 debug messages>

83. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu.
  Optimizing cells in module $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.
  Optimizing cells in module $paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface.
  Optimizing cells in module $paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate.
  Optimizing cells in module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.
  Optimizing cells in module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.
  Optimizing cells in module $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.
  Optimizing cells in module \top.
Performed a total of 0 changes.

84. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu'.
Finding identical cells in module `$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface'.
Finding identical cells in module `$paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface'.
Finding identical cells in module `$paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate'.
Finding identical cells in module `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx'.
Finding identical cells in module `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx'.
Finding identical cells in module `$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

85. Executing OPT_DFF pass (perform DFF optimizations).

86. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu..
Finding unused cells or wires in module $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface..
Finding unused cells or wires in module $paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface..
Finding unused cells or wires in module $paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate..
Finding unused cells or wires in module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx..
Finding unused cells or wires in module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx..
Finding unused cells or wires in module $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo..
Finding unused cells or wires in module \top..

87. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu.
Optimizing module $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.
Optimizing module $paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface.
Optimizing module $paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate.
Optimizing module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.
Optimizing module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.
Optimizing module $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.
Optimizing module top.

88. Executing MEMORY pass.

88.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

88.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

88.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.array write port 0.

88.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

88.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\array'[0] in module `$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo': no output FF found.
Checking read port address `\array'[0] in module `$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo': merged address FF to cell.

88.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu..
Finding unused cells or wires in module $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface..
Finding unused cells or wires in module $paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface..
Finding unused cells or wires in module $paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate..
Finding unused cells or wires in module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx..
Finding unused cells or wires in module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx..
Finding unused cells or wires in module $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo..
Finding unused cells or wires in module \top..

88.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

88.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

88.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu..
Finding unused cells or wires in module $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface..
Finding unused cells or wires in module $paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface..
Finding unused cells or wires in module $paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate..
Finding unused cells or wires in module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx..
Finding unused cells or wires in module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx..
Finding unused cells or wires in module $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo..
Finding unused cells or wires in module \top..

88.10. Executing MEMORY_COLLECT pass (generating $mem cells).

89. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu..
Finding unused cells or wires in module $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface..
Finding unused cells or wires in module $paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface..
Finding unused cells or wires in module $paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate..
Finding unused cells or wires in module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx..
Finding unused cells or wires in module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx..
Finding unused cells or wires in module $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo..
Finding unused cells or wires in module \top..

90. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu.
Optimizing module $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.
<suppressed ~14 debug messages>
Optimizing module $paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface.
Optimizing module $paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate.
<suppressed ~1 debug messages>
Optimizing module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.
<suppressed ~20 debug messages>
Optimizing module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.
<suppressed ~20 debug messages>
Optimizing module $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.
<suppressed ~17 debug messages>
Optimizing module top.

91. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu'.
Finding identical cells in module `$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface'.
<suppressed ~3 debug messages>
Finding identical cells in module `$paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface'.
Finding identical cells in module `$paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate'.
Finding identical cells in module `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx'.
Finding identical cells in module `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx'.
Finding identical cells in module `$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo'.
Finding identical cells in module `\top'.
Removed a total of 1 cells.

92. Executing OPT_DFF pass (perform DFF optimizations).

93. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu..
Finding unused cells or wires in module $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface..
Finding unused cells or wires in module $paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface..
Finding unused cells or wires in module $paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate..
Finding unused cells or wires in module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx..
Finding unused cells or wires in module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx..
Finding unused cells or wires in module $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo..
Finding unused cells or wires in module \top..
Removed 2 unused cells and 48 unused wires.
<suppressed ~7 debug messages>

94. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \array in module $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo:
  created 4 $dff cells and 0 static cells of width 8.
Extracted addr FF from read port 0 of $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.array: $\array$rdreg[0]
  read interface: 1 $dff and 3 $mux cells.
  write interface: 4 write mux blocks.

95. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu.
Optimizing module $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.
Optimizing module $paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface.
Optimizing module $paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate.
Optimizing module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.
Optimizing module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.
Optimizing module $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.
<suppressed ~5 debug messages>
Optimizing module top.

96. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu'.
Finding identical cells in module `$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface'.
Finding identical cells in module `$paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface'.
Finding identical cells in module `$paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate'.
Finding identical cells in module `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx'.
Finding identical cells in module `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx'.
Finding identical cells in module `$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

97. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~17 debug messages>

98. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu.
  Optimizing cells in module $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.
    Consolidated identical input bits for $mux cell $procmux$678:
      Old ports: A=4'0100, B=4'1000, Y=$6\state_next[3:0]
      New ports: A=2'01, B=2'10, Y=$6\state_next[3:0] [3:2]
      New connections: $6\state_next[3:0] [1:0] = 2'00
    Consolidated identical input bits for $mux cell $procmux$707:
      Old ports: A=4'0011, B=4'1000, Y=$5\state_next[3:0]
      New ports: A=2'01, B=2'10, Y={ $5\state_next[3:0] [3] $5\state_next[3:0] [0] }
      New connections: $5\state_next[3:0] [2:1] = { 1'0 $5\state_next[3:0] [0] }
    Consolidated identical input bits for $mux cell $procmux$741:
      Old ports: A=4'0010, B=4'1000, Y=$4\state_next[3:0]
      New ports: A=2'01, B=2'10, Y={ $4\state_next[3:0] [3] $4\state_next[3:0] [1] }
      New connections: { $4\state_next[3:0] [2] $4\state_next[3:0] [0] } = 2'00
    New ctrl vector for $pmux cell $procmux$814: { $procmux$793_CMP $procmux$772_CMP $procmux$735_CMP $procmux$702_CMP $procmux$674_CMP }
    Consolidated identical input bits for $pmux cell $procmux$830:
      Old ports: A=4'0001, B=8'00100011, Y=\wait_next
      New ports: A=2'01, B=4'1011, Y=\wait_next [1:0]
      New connections: \wait_next [3:2] = 2'00
  Optimizing cells in module $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.
  Optimizing cells in module $paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface.
  Optimizing cells in module $paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate.
  Optimizing cells in module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.
  Optimizing cells in module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.
  Optimizing cells in module $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.
  Optimizing cells in module \top.
Performed a total of 5 changes.

99. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu'.
Finding identical cells in module `$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface'.
<suppressed ~6 debug messages>
Finding identical cells in module `$paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface'.
Finding identical cells in module `$paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate'.
Finding identical cells in module `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx'.
Finding identical cells in module `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx'.
Finding identical cells in module `$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo'.
Finding identical cells in module `\top'.
Removed a total of 2 cells.

100. Executing OPT_SHARE pass.
    Found cells that share an operand and can be merged by moving the $pmux $procmux$877 in front of them:
        $auto$alumacc.cc:485:replace_alu$1250
        $auto$alumacc.cc:485:replace_alu$1247

101. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $\array$rdreg[0] ($dff) from module $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo (D = $auto$rtlil.cc:2628:Mux$1277, Q = $\array$rdreg[0]$q, rval = 2'00).

102. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu..
Finding unused cells or wires in module $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface..
Finding unused cells or wires in module $paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface..
Finding unused cells or wires in module $paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate..
Finding unused cells or wires in module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx..
Finding unused cells or wires in module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx..
Finding unused cells or wires in module $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo..
Finding unused cells or wires in module \top..
Removed 1 unused cells and 19 unused wires.
<suppressed ~4 debug messages>

103. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu.
<suppressed ~1 debug messages>
Optimizing module $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.
Optimizing module $paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface.
Optimizing module $paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate.
Optimizing module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.
Optimizing module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.
Optimizing module $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.
Optimizing module top.

104. Rerunning OPT passes. (Maybe there is more to doâ€¦)

105. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~18 debug messages>

106. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu.
    New ctrl vector for $pmux cell $procmux$877: { $auto$opt_reduce.cc:134:opt_pmux$1338 $procmux$883_CMP $procmux$882_CMP $procmux$881_CMP $procmux$880_CMP $procmux$879_CMP $procmux$878_CMP }
  Optimizing cells in module $paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu.
  Optimizing cells in module $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.
  Optimizing cells in module $paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface.
  Optimizing cells in module $paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate.
  Optimizing cells in module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.
  Optimizing cells in module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.
  Optimizing cells in module $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.
  Optimizing cells in module \top.
Performed a total of 1 changes.

107. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu'.
Finding identical cells in module `$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface'.
Finding identical cells in module `$paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface'.
Finding identical cells in module `$paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate'.
Finding identical cells in module `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx'.
Finding identical cells in module `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx'.
Finding identical cells in module `$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

108. Executing OPT_SHARE pass.

109. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 2 on $auto$ff.cc:266:slice$1066 ($sdffe) from module $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.
Setting constant 0-bit at position 3 on $auto$ff.cc:266:slice$1066 ($sdffe) from module $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.
Adding EN signal on $memory\array[3]$1286 ($dff) from module $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo (D = \i_data_to_write, Q = \array[3]).
Adding EN signal on $memory\array[2]$1284 ($dff) from module $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo (D = \i_data_to_write, Q = \array[2]).
Adding EN signal on $memory\array[1]$1282 ($dff) from module $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo (D = \i_data_to_write, Q = \array[1]).
Adding EN signal on $memory\array[0]$1280 ($dff) from module $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo (D = \i_data_to_write, Q = \array[0]).

110. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu..
Finding unused cells or wires in module $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface..
Finding unused cells or wires in module $paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface..
Finding unused cells or wires in module $paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate..
Finding unused cells or wires in module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx..
Finding unused cells or wires in module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx..
Finding unused cells or wires in module $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo..
Finding unused cells or wires in module \top..
Removed 4 unused cells and 4 unused wires.
<suppressed ~5 debug messages>

111. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu.
Optimizing module $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.
Optimizing module $paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface.
Optimizing module $paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate.
Optimizing module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.
Optimizing module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.
Optimizing module $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.
Optimizing module top.

112. Rerunning OPT passes. (Maybe there is more to doâ€¦)

113. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~14 debug messages>

114. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu.
  Optimizing cells in module $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.
  Optimizing cells in module $paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface.
  Optimizing cells in module $paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate.
  Optimizing cells in module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.
  Optimizing cells in module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.
  Optimizing cells in module $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.
  Optimizing cells in module \top.
Performed a total of 0 changes.

115. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu'.
Finding identical cells in module `$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface'.
Finding identical cells in module `$paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface'.
Finding identical cells in module `$paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate'.
Finding identical cells in module `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx'.
Finding identical cells in module `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx'.
Finding identical cells in module `$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

116. Executing OPT_SHARE pass.

117. Executing OPT_DFF pass (perform DFF optimizations).

118. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu..
Finding unused cells or wires in module $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface..
Finding unused cells or wires in module $paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface..
Finding unused cells or wires in module $paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate..
Finding unused cells or wires in module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx..
Finding unused cells or wires in module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx..
Finding unused cells or wires in module $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo..
Finding unused cells or wires in module \top..

119. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu.
Optimizing module $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.
Optimizing module $paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface.
Optimizing module $paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate.
Optimizing module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.
Optimizing module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.
Optimizing module $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.
Optimizing module top.

120. Executing TECHMAP pass (map to technology primitives).

120.1. Executing Verilog-2005 frontend: /nix/store/9r0bh7sp051dpm8km8bqlb028anpd3v3-yosys/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nix/store/9r0bh7sp051dpm8km8bqlb028anpd3v3-yosys/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

120.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $mux.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $sdffe.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $pos.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for cells of type $alu.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$bf2533632d512eac76dd186c0da49367e29b8e98\_90_pmux for cells of type $pmux.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using template $paramod$c2e415ef15bc3ccd2723772353a6b450d3d76206\_90_pmux for cells of type $pmux.
Using template $paramod$53700bbee849b2010ad0b60a61ccd204a10e24ca\_90_alu for cells of type $alu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000001001 for cells of type $lcu.
Using template $paramod$95ab7b964273918a033d1324366ecc612d202989\_90_pmux for cells of type $pmux.
Using template $paramod$521ce43182eecb9f60c72393a788160d2c356bf5\_90_pmux for cells of type $pmux.
Using template $paramod$08c2d337fba0d8fba53e35b89be96dd105931d9e\_90_alu for cells of type $alu.
Using template $paramod$constmap:f99840ec908483ed147148e5b457b3755f98764b$paramod$a1a4fa249770e1efb2c7e65b991a389ff90a216c\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshr.
Using template $paramod$constmap:f99840ec908483ed147148e5b457b3755f98764b$paramod$798f00e8adfd8c74b806bfef5da6e1790a66176d\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Running "alumacc" on wrapper $extern:wrap:$neg:A_SIGNED=1:A_WIDTH=8:Y_WIDTH=8:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $extern:wrap:$neg:A_SIGNED=1:A_WIDTH=8:Y_WIDTH=8:394426c56d1a028ba8fdd5469b163e04011def47 for cells of type $extern:wrap:$neg:A_SIGNED=1:A_WIDTH=8:Y_WIDTH=8:394426c56d1a028ba8fdd5469b163e04011def47.
Using template $paramod$d7387fdb214042e5ef2d69a3f74948694b4bb65e\_90_pmux for cells of type $pmux.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000001000 for cells of type $lcu.
Using template $paramod$fd7bfb1a4f3a7c2ac1a35670d0fa64ccc7b91841\_90_alu for cells of type $alu.
No more expansions possible.
<suppressed ~1718 debug messages>

121. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu.
<suppressed ~112 debug messages>
Optimizing module $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.
<suppressed ~69 debug messages>
Optimizing module $paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface.
Optimizing module $paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate.
<suppressed ~56 debug messages>
Optimizing module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.
<suppressed ~106 debug messages>
Optimizing module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.
<suppressed ~94 debug messages>
Optimizing module $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.
<suppressed ~35 debug messages>
Optimizing module top.

122. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu'.
<suppressed ~105 debug messages>
Finding identical cells in module `$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface'.
<suppressed ~66 debug messages>
Finding identical cells in module `$paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface'.
Finding identical cells in module `$paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate'.
<suppressed ~15 debug messages>
Finding identical cells in module `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx'.
<suppressed ~105 debug messages>
Finding identical cells in module `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx'.
<suppressed ~75 debug messages>
Finding identical cells in module `$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo'.
<suppressed ~24 debug messages>
Finding identical cells in module `\top'.
Removed a total of 130 cells.

123. Executing OPT_DFF pass (perform DFF optimizations).

124. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu..
Finding unused cells or wires in module $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface..
Finding unused cells or wires in module $paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface..
Finding unused cells or wires in module $paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate..
Finding unused cells or wires in module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx..
Finding unused cells or wires in module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx..
Finding unused cells or wires in module $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo..
Finding unused cells or wires in module \top..
Removed 26 unused cells and 742 unused wires.
<suppressed ~32 debug messages>

125. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu.
Optimizing module $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.
Optimizing module $paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface.
Optimizing module $paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate.
Optimizing module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.
Optimizing module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.
Optimizing module $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.
Optimizing module top.

126. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu'.
Finding identical cells in module `$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface'.
Finding identical cells in module `$paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface'.
Finding identical cells in module `$paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate'.
Finding identical cells in module `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx'.
Finding identical cells in module `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx'.
Finding identical cells in module `$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

127. Executing OPT_DFF pass (perform DFF optimizations).

128. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu..
Finding unused cells or wires in module $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface..
Finding unused cells or wires in module $paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface..
Finding unused cells or wires in module $paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate..
Finding unused cells or wires in module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx..
Finding unused cells or wires in module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx..
Finding unused cells or wires in module $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo..
Finding unused cells or wires in module \top..

129. Executing ABC pass (technology mapping using ABC).

129.1. Extracting gate netlist of module `$paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu' to `<abc-temp-dir>/input.blif'..
Extracted 343 gates and 366 wires to a netlist network with 22 inputs and 8 outputs.

129.1.1. Executing ABC.
Running ABC command: "/nix/store/6l3aj1gi4lja8z5s4lan2k2cfz9mqkrz-yosys-abc/bin/abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

129.1.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        4
ABC RESULTS:               NOR cells:       21
ABC RESULTS:             ORNOT cells:       13
ABC RESULTS:              XNOR cells:        7
ABC RESULTS:               NOT cells:       21
ABC RESULTS:               MUX cells:       59
ABC RESULTS:              NAND cells:       24
ABC RESULTS:               XOR cells:       22
ABC RESULTS:                OR cells:       57
ABC RESULTS:            ANDNOT cells:       98
ABC RESULTS:        internal signals:      336
ABC RESULTS:           input signals:       22
ABC RESULTS:          output signals:        8
Removing temp directory.

129.2. Extracting gate netlist of module `$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface' to `<abc-temp-dir>/input.blif'..
Extracted 73 gates and 83 wires to a netlist network with 8 inputs and 16 outputs.

129.2.1. Executing ABC.
Running ABC command: "/nix/store/6l3aj1gi4lja8z5s4lan2k2cfz9mqkrz-yosys-abc/bin/abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

129.2.2. Re-integrating ABC results.
ABC RESULTS:               NOT cells:        2
ABC RESULTS:               AND cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:               NOR cells:        4
ABC RESULTS:                OR cells:       15
ABC RESULTS:            ANDNOT cells:       25
ABC RESULTS:             ORNOT cells:        9
ABC RESULTS:        internal signals:       59
ABC RESULTS:           input signals:        8
ABC RESULTS:          output signals:       16
Removing temp directory.

129.3. Extracting gate netlist of module `$paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface' to `<abc-temp-dir>/input.blif'..
Extracted 1 gates and 2 wires to a netlist network with 1 inputs and 1 outputs.

129.3.1. Executing ABC.
Running ABC command: "/nix/store/6l3aj1gi4lja8z5s4lan2k2cfz9mqkrz-yosys-abc/bin/abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

129.3.2. Re-integrating ABC results.
ABC RESULTS:               NOT cells:        1
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        1
ABC RESULTS:          output signals:        1
Removing temp directory.

129.4. Extracting gate netlist of module `$paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate' to `<abc-temp-dir>/input.blif'..
Extracted 33 gates and 43 wires to a netlist network with 10 inputs and 11 outputs.

129.4.1. Executing ABC.
Running ABC command: "/nix/store/6l3aj1gi4lja8z5s4lan2k2cfz9mqkrz-yosys-abc/bin/abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

129.4.2. Re-integrating ABC results.
ABC RESULTS:               NOT cells:        1
ABC RESULTS:               AND cells:        3
ABC RESULTS:             ORNOT cells:        4
ABC RESULTS:              XNOR cells:        1
ABC RESULTS:              NAND cells:        3
ABC RESULTS:                OR cells:        6
ABC RESULTS:            ANDNOT cells:        4
ABC RESULTS:               XOR cells:        7
ABC RESULTS:        internal signals:       22
ABC RESULTS:           input signals:       10
ABC RESULTS:          output signals:       11
Removing temp directory.

129.5. Extracting gate netlist of module `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx' to `<abc-temp-dir>/input.blif'..
Extracted 139 gates and 154 wires to a netlist network with 14 inputs and 15 outputs.

129.5.1. Executing ABC.
Running ABC command: "/nix/store/6l3aj1gi4lja8z5s4lan2k2cfz9mqkrz-yosys-abc/bin/abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

129.5.2. Re-integrating ABC results.
ABC RESULTS:               NOR cells:        1
ABC RESULTS:             ORNOT cells:        8
ABC RESULTS:               NOT cells:        1
ABC RESULTS:              XNOR cells:        3
ABC RESULTS:               XOR cells:        2
ABC RESULTS:                OR cells:       33
ABC RESULTS:               AND cells:        5
ABC RESULTS:              NAND cells:        7
ABC RESULTS:            ANDNOT cells:       49
ABC RESULTS:        internal signals:      125
ABC RESULTS:           input signals:       14
ABC RESULTS:          output signals:       15
Removing temp directory.

129.6. Extracting gate netlist of module `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx' to `<abc-temp-dir>/input.blif'..
Extracted 133 gates and 164 wires to a netlist network with 30 inputs and 24 outputs.

129.6.1. Executing ABC.
Running ABC command: "/nix/store/6l3aj1gi4lja8z5s4lan2k2cfz9mqkrz-yosys-abc/bin/abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

129.6.2. Re-integrating ABC results.
ABC RESULTS:             ORNOT cells:        5
ABC RESULTS:               MUX cells:        7
ABC RESULTS:               AND cells:        4
ABC RESULTS:               NOR cells:        2
ABC RESULTS:               NOT cells:        1
ABC RESULTS:              XNOR cells:        2
ABC RESULTS:               XOR cells:        3
ABC RESULTS:                OR cells:       33
ABC RESULTS:              NAND cells:        9
ABC RESULTS:            ANDNOT cells:       43
ABC RESULTS:        internal signals:      110
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:       24
Removing temp directory.

129.7. Extracting gate netlist of module `$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo' to `<abc-temp-dir>/input.blif'..
Extracted 71 gates and 114 wires to a netlist network with 42 inputs and 24 outputs.

129.7.1. Executing ABC.
Running ABC command: "/nix/store/6l3aj1gi4lja8z5s4lan2k2cfz9mqkrz-yosys-abc/bin/abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

129.7.2. Re-integrating ABC results.
ABC RESULTS:               AND cells:        1
ABC RESULTS:               MUX cells:       29
ABC RESULTS:               XOR cells:        4
ABC RESULTS:               NOT cells:        6
ABC RESULTS:                OR cells:        2
ABC RESULTS:              NAND cells:        1
ABC RESULTS:              XNOR cells:        2
ABC RESULTS:             ORNOT cells:        2
ABC RESULTS:            ANDNOT cells:       12
ABC RESULTS:        internal signals:       48
ABC RESULTS:           input signals:       42
ABC RESULTS:          output signals:       24
Removing temp directory.

129.8. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

130. Executing OPT pass (performing simple optimizations).

130.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu.
<suppressed ~31 debug messages>
Optimizing module $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.
Optimizing module $paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface.
Optimizing module $paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate.
Optimizing module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.
Optimizing module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.
Optimizing module $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.
<suppressed ~8 debug messages>
Optimizing module top.

130.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu'.
Finding identical cells in module `$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface'.
Finding identical cells in module `$paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface'.
Finding identical cells in module `$paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate'.
Finding identical cells in module `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx'.
Finding identical cells in module `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx'.
Finding identical cells in module `$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

130.3. Executing OPT_DFF pass (perform DFF optimizations).

130.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu..
Finding unused cells or wires in module $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface..
Finding unused cells or wires in module $paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface..
Finding unused cells or wires in module $paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate..
Finding unused cells or wires in module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx..
Finding unused cells or wires in module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx..
Finding unused cells or wires in module $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo..
Finding unused cells or wires in module \top..
Removed 3 unused cells and 569 unused wires.
<suppressed ~11 debug messages>

130.5. Finished fast OPT passes.

131. Executing HIERARCHY pass (managing design hierarchy).

131.1. Analyzing design hierarchy..
Top module:  \top
Used module:     $paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu
Used module:     $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface
Used module:     $paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface
Used module:         $paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate
Used module:         $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo
Used module:         $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx
Used module:         $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx

131.2. Analyzing design hierarchy..
Top module:  \top
Used module:     $paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu
Used module:     $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface
Used module:     $paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface
Used module:         $paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate
Used module:         $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo
Used module:         $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx
Used module:         $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx
Removed 0 unused modules.

132. Executing CHECK pass (checking for obvious problems).
Checking module $paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu...
Checking module $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface...
Checking module $paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface...
Checking module $paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate...
Checking module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx...
Checking module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx...
Checking module $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo...
Checking module top...
Found and reported 0 problems.

133. Printing statistics.

=== $paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu ===

   Number of wires:                320
   Number of wire bits:            346
   Number of public wires:           4
   Number of public wire bits:      30
   Number of ports:                  4
   Number of port bits:             30
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                324
     $_ANDNOT_                      98
     $_AND_                          4
     $_MUX_                         59
     $_NAND_                        24
     $_NOR_                         21
     $_NOT_                         19
     $_ORNOT_                       13
     $_OR_                          57
     $_XNOR_                         7
     $_XOR_                         22

=== $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface ===

   Number of wires:                 73
   Number of wire bits:            170
   Number of public wires:          24
   Number of public wire bits:     102
   Number of ports:                 12
   Number of port bits:             52
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 97
     $_ANDNOT_                      25
     $_AND_                          1
     $_NAND_                         3
     $_NOR_                          4
     $_NOT_                          2
     $_ORNOT_                        9
     $_OR_                          15
     $_SDFFE_PP0P_                  38

=== $paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface ===

   Number of wires:                 18
   Number of wire bits:             46
   Number of public wires:          18
   Number of public wire bits:      46
   Number of ports:                 10
   Number of port bits:             24
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $_NOT_                          1
     $paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate      1
     $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx      1
     $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx      1
     $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo      2

=== $paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate ===

   Number of wires:                 25
   Number of wire bits:             49
   Number of public wires:           4
   Number of public wire bits:      12
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 38
     $_ANDNOT_                       4
     $_AND_                          3
     $_NAND_                         3
     $_NOT_                          1
     $_ORNOT_                        4
     $_OR_                           6
     $_SDFF_PP0_                     9
     $_XNOR_                         1
     $_XOR_                          7

=== $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx ===

   Number of wires:                114
   Number of wire bits:            148
   Number of public wires:          13
   Number of public wire bits:      47
   Number of ports:                  6
   Number of port bits:             13
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                128
     $_ANDNOT_                      49
     $_AND_                          5
     $_DFF_P_                        4
     $_NAND_                         7
     $_NOR_                          1
     $_NOT_                          1
     $_ORNOT_                        8
     $_OR_                          33
     $_SDFFE_PP0P_                  15
     $_XNOR_                         3
     $_XOR_                          2

=== $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx ===

   Number of wires:                108
   Number of wire bits:            142
   Number of public wires:          16
   Number of public wire bits:      50
   Number of ports:                  7
   Number of port bits:             14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                129
     $_ANDNOT_                      43
     $_AND_                          4
     $_DFF_P_                        4
     $_MUX_                          7
     $_NAND_                         9
     $_NOR_                          2
     $_NOT_                          1
     $_ORNOT_                        5
     $_OR_                          33
     $_SDFFE_PP0P_                  15
     $_SDFF_PP1_                     1
     $_XNOR_                         2
     $_XOR_                          3

=== $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo ===

   Number of wires:                 67
   Number of wire bits:            116
   Number of public wires:          22
   Number of public wire bits:      70
   Number of ports:                  8
   Number of port bits:             22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 98
     $_ANDNOT_                      12
     $_AND_                          1
     $_DFFE_PP_                     32
     $_MUX_                         29
     $_NAND_                         1
     $_NOT_                          5
     $_ORNOT_                        2
     $_OR_                           2
     $_SDFFE_PP0P_                   5
     $_SDFFE_PP1P_                   1
     $_SDFF_PP0_                     2
     $_XNOR_                         2
     $_XOR_                          4

=== top ===

   Number of wires:                 14
   Number of wire bits:             54
   Number of public wires:          14
   Number of public wire bits:      54
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu      1
     $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface      1
     $paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface      1

=== design hierarchy ===

   top                               1
     $paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu      1
     $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface      1
     $paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface      1
       $paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate      1
       $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx      1
       $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx      1
       $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo      2

   Number of wires:                806
   Number of wire bits:           1187
   Number of public wires:         137
   Number of public wire bits:     481
   Number of ports:                 62
   Number of port bits:            184
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                913
     $_ANDNOT_                     243
     $_AND_                         19
     $_DFFE_PP_                     64
     $_DFF_P_                        8
     $_MUX_                        124
     $_NAND_                        48
     $_NOR_                         28
     $_NOT_                         35
     $_ORNOT_                       43
     $_OR_                         148
     $_SDFFE_PP0P_                  78
     $_SDFFE_PP1P_                   2
     $_SDFF_PP0_                    13
     $_SDFF_PP1_                     1
     $_XNOR_                        17
     $_XOR_                         42

134. Generating Graphviz representation of design.
Writing dot description to `/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/constraints/runs/RUN_2025-09-09_21-56-49/06-yosys-synthesis/primitive_techmap.dot'.
Dumping module $paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu to page 1.
Dumping module $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface to page 2.
Dumping module $paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface to page 3.
Dumping module $paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate to page 4.
Dumping module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx to page 5.
Dumping module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx to page 6.
Dumping module $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo to page 7.
Dumping module top to page 8.

135. Executing OPT pass (performing simple optimizations).

135.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu.
Optimizing module $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.
Optimizing module $paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface.
Optimizing module $paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate.
Optimizing module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.
Optimizing module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.
Optimizing module $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.
Optimizing module top.

135.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu'.
Finding identical cells in module `$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface'.
Finding identical cells in module `$paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface'.
Finding identical cells in module `$paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate'.
Finding identical cells in module `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx'.
Finding identical cells in module `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx'.
Finding identical cells in module `$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

135.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

135.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu.
  Optimizing cells in module $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.
  Optimizing cells in module $paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface.
  Optimizing cells in module $paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate.
  Optimizing cells in module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.
  Optimizing cells in module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.
  Optimizing cells in module $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.
  Optimizing cells in module \top.
Performed a total of 0 changes.

135.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu'.
Finding identical cells in module `$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface'.
Finding identical cells in module `$paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface'.
Finding identical cells in module `$paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate'.
Finding identical cells in module `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx'.
Finding identical cells in module `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx'.
Finding identical cells in module `$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

135.6. Executing OPT_DFF pass (perform DFF optimizations).

135.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu..
Finding unused cells or wires in module $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface..
Finding unused cells or wires in module $paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface..
Finding unused cells or wires in module $paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate..
Finding unused cells or wires in module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx..
Finding unused cells or wires in module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx..
Finding unused cells or wires in module $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo..
Finding unused cells or wires in module \top..

135.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu.
Optimizing module $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.
Optimizing module $paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface.
Optimizing module $paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate.
Optimizing module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.
Optimizing module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.
Optimizing module $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.
Optimizing module top.

135.9. Finished OPT passes. (There is nothing left to do.)

136. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu..
Finding unused cells or wires in module $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface..
Finding unused cells or wires in module $paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface..
Finding unused cells or wires in module $paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate..
Finding unused cells or wires in module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx..
Finding unused cells or wires in module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx..
Finding unused cells or wires in module $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo..
Finding unused cells or wires in module \top..
Removed 0 unused cells and 13 unused wires.
<suppressed ~13 debug messages>
{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/constraints/runs/RUN_2025-09-09_21-56-49/tmp/b12755144abd43d981eddc07c51aa1b2.lib ",
   "modules": {
      "$paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\\alu": {
         "num_wires":         320,
         "num_wire_bits":     346,
         "num_pub_wires":     4,
         "num_pub_wire_bits": 30,
         "num_ports":         4,
         "num_port_bits":     30,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         324,
         "num_cells_by_type": {
            "$_ANDNOT_": 98,
            "$_AND_": 4,
            "$_MUX_": 59,
            "$_NAND_": 24,
            "$_NOR_": 21,
            "$_NOT_": 19,
            "$_ORNOT_": 13,
            "$_OR_": 57,
            "$_XNOR_": 7,
            "$_XOR_": 22
         }
      },
      "$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\\alu_uart_interface": {
         "num_wires":         67,
         "num_wire_bits":     138,
         "num_pub_wires":     18,
         "num_pub_wire_bits": 70,
         "num_ports":         12,
         "num_port_bits":     52,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         97,
         "num_cells_by_type": {
            "$_ANDNOT_": 25,
            "$_AND_": 1,
            "$_NAND_": 3,
            "$_NOR_": 4,
            "$_NOT_": 2,
            "$_ORNOT_": 9,
            "$_OR_": 15,
            "$_SDFFE_PP0P_": 38
         }
      },
      "$paramod$6b4111703c44ac05de92b2879f439a7cdf507670\\uart_interface": {
         "num_wires":         18,
         "num_wire_bits":     46,
         "num_pub_wires":     18,
         "num_pub_wire_bits": 46,
         "num_ports":         10,
         "num_port_bits":     24,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         6,
         "num_cells_by_type": {
            "$_NOT_": 1,
            "$paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\\baud_rate": 1,
            "$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\\uart_rx": 1,
            "$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\\uart_tx": 1,
            "$paramod$a335e5d139a856f4251c37087aeb169656348c98\\fifo": 2
         }
      },
      "$paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\\baud_rate": {
         "num_wires":         25,
         "num_wire_bits":     49,
         "num_pub_wires":     4,
         "num_pub_wire_bits": 12,
         "num_ports":         3,
         "num_port_bits":     3,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         38,
         "num_cells_by_type": {
            "$_ANDNOT_": 4,
            "$_AND_": 3,
            "$_NAND_": 3,
            "$_NOT_": 1,
            "$_ORNOT_": 4,
            "$_OR_": 6,
            "$_SDFF_PP0_": 9,
            "$_XNOR_": 1,
            "$_XOR_": 7
         }
      },
      "$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\\uart_rx": {
         "num_wires":         112,
         "num_wire_bits":     132,
         "num_pub_wires":     11,
         "num_pub_wire_bits": 31,
         "num_ports":         6,
         "num_port_bits":     13,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         128,
         "num_cells_by_type": {
            "$_ANDNOT_": 49,
            "$_AND_": 5,
            "$_DFF_P_": 4,
            "$_NAND_": 7,
            "$_NOR_": 1,
            "$_NOT_": 1,
            "$_ORNOT_": 8,
            "$_OR_": 33,
            "$_SDFFE_PP0P_": 15,
            "$_XNOR_": 3,
            "$_XOR_": 2
         }
      },
      "$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\\uart_tx": {
         "num_wires":         107,
         "num_wire_bits":     141,
         "num_pub_wires":     15,
         "num_pub_wire_bits": 49,
         "num_ports":         7,
         "num_port_bits":     14,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         129,
         "num_cells_by_type": {
            "$_ANDNOT_": 43,
            "$_AND_": 4,
            "$_DFF_P_": 4,
            "$_MUX_": 7,
            "$_NAND_": 9,
            "$_NOR_": 2,
            "$_NOT_": 1,
            "$_ORNOT_": 5,
            "$_OR_": 33,
            "$_SDFFE_PP0P_": 15,
            "$_SDFF_PP1_": 1,
            "$_XNOR_": 2,
            "$_XOR_": 3
         }
      },
      "$paramod$a335e5d139a856f4251c37087aeb169656348c98\\fifo": {
         "num_wires":         63,
         "num_wire_bits":     110,
         "num_pub_wires":     18,
         "num_pub_wire_bits": 64,
         "num_ports":         8,
         "num_port_bits":     22,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         98,
         "num_cells_by_type": {
            "$_ANDNOT_": 12,
            "$_AND_": 1,
            "$_DFFE_PP_": 32,
            "$_MUX_": 29,
            "$_NAND_": 1,
            "$_NOT_": 5,
            "$_ORNOT_": 2,
            "$_OR_": 2,
            "$_SDFFE_PP0P_": 5,
            "$_SDFFE_PP1P_": 1,
            "$_SDFF_PP0_": 2,
            "$_XNOR_": 2,
            "$_XOR_": 4
         }
      },
      "\\top": {
         "num_wires":         14,
         "num_wire_bits":     54,
         "num_pub_wires":     14,
         "num_pub_wire_bits": 54,
         "num_ports":         4,
         "num_port_bits":     4,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         3,
         "num_cells_by_type": {
            "$paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\\alu": 1,
            "$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\\alu_uart_interface": 1,
            "$paramod$6b4111703c44ac05de92b2879f439a7cdf507670\\uart_interface": 1
         }
      }
   },
      "design": {
         "num_wires":         789,
         "num_wire_bits":     1126,
         "num_pub_wires":     120,
         "num_pub_wire_bits": 420,
         "num_ports":         62,
         "num_port_bits":     184,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         913,
         "num_cells_by_type": {
            "$_ANDNOT_": 243,
            "$_AND_": 19,
            "$_DFFE_PP_": 64,
            "$_DFF_P_": 8,
            "$_MUX_": 124,
            "$_NAND_": 48,
            "$_NOR_": 28,
            "$_NOT_": 35,
            "$_ORNOT_": 43,
            "$_OR_": 148,
            "$_SDFFE_PP0P_": 78,
            "$_SDFFE_PP1P_": 2,
            "$_SDFF_PP0_": 13,
            "$_SDFF_PP1_": 1,
            "$_XNOR_": 17,
            "$_XOR_": 42
         }
      }
}

137. Printing statistics.

=== $paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu ===

   Number of wires:                320
   Number of wire bits:            346
   Number of public wires:           4
   Number of public wire bits:      30
   Number of ports:                  4
   Number of port bits:             30
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                324
     $_ANDNOT_                      98
     $_AND_                          4
     $_MUX_                         59
     $_NAND_                        24
     $_NOR_                         21
     $_NOT_                         19
     $_ORNOT_                       13
     $_OR_                          57
     $_XNOR_                         7
     $_XOR_                         22

   Area for cell type $_NOT_ is unknown!
   Area for cell type $_AND_ is unknown!
   Area for cell type $_NAND_ is unknown!
   Area for cell type $_OR_ is unknown!
   Area for cell type $_NOR_ is unknown!
   Area for cell type $_XOR_ is unknown!
   Area for cell type $_XNOR_ is unknown!
   Area for cell type $_ANDNOT_ is unknown!
   Area for cell type $_ORNOT_ is unknown!
   Area for cell type $_MUX_ is unknown!

=== $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface ===

   Number of wires:                 67
   Number of wire bits:            138
   Number of public wires:          18
   Number of public wire bits:      70
   Number of ports:                 12
   Number of port bits:             52
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 97
     $_ANDNOT_                      25
     $_AND_                          1
     $_NAND_                         3
     $_NOR_                          4
     $_NOT_                          2
     $_ORNOT_                        9
     $_OR_                          15
     $_SDFFE_PP0P_                  38

   Area for cell type $_NOT_ is unknown!
   Area for cell type $_AND_ is unknown!
   Area for cell type $_NAND_ is unknown!
   Area for cell type $_OR_ is unknown!
   Area for cell type $_NOR_ is unknown!
   Area for cell type $_ANDNOT_ is unknown!
   Area for cell type $_ORNOT_ is unknown!
   Area for cell type $_SDFFE_PP0P_ is unknown!

=== $paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface ===

   Number of wires:                 18
   Number of wire bits:             46
   Number of public wires:          18
   Number of public wire bits:      46
   Number of ports:                 10
   Number of port bits:             24
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $_NOT_                          1
     $paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate      1
     $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx      1
     $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx      1
     $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo      2

   Area for cell type $_NOT_ is unknown!
   Area for cell type $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx is unknown!
   Area for cell type $paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate is unknown!
   Area for cell type $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx is unknown!
   Area for cell type $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo is unknown!

=== $paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate ===

   Number of wires:                 25
   Number of wire bits:             49
   Number of public wires:           4
   Number of public wire bits:      12
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 38
     $_ANDNOT_                       4
     $_AND_                          3
     $_NAND_                         3
     $_NOT_                          1
     $_ORNOT_                        4
     $_OR_                           6
     $_SDFF_PP0_                     9
     $_XNOR_                         1
     $_XOR_                          7

   Area for cell type $_NOT_ is unknown!
   Area for cell type $_AND_ is unknown!
   Area for cell type $_NAND_ is unknown!
   Area for cell type $_OR_ is unknown!
   Area for cell type $_XOR_ is unknown!
   Area for cell type $_XNOR_ is unknown!
   Area for cell type $_ANDNOT_ is unknown!
   Area for cell type $_ORNOT_ is unknown!
   Area for cell type $_SDFF_PP0_ is unknown!

=== $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx ===

   Number of wires:                112
   Number of wire bits:            132
   Number of public wires:          11
   Number of public wire bits:      31
   Number of ports:                  6
   Number of port bits:             13
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                128
     $_ANDNOT_                      49
     $_AND_                          5
     $_DFF_P_                        4
     $_NAND_                         7
     $_NOR_                          1
     $_NOT_                          1
     $_ORNOT_                        8
     $_OR_                          33
     $_SDFFE_PP0P_                  15
     $_XNOR_                         3
     $_XOR_                          2

   Area for cell type $_NOT_ is unknown!
   Area for cell type $_AND_ is unknown!
   Area for cell type $_NAND_ is unknown!
   Area for cell type $_OR_ is unknown!
   Area for cell type $_NOR_ is unknown!
   Area for cell type $_XOR_ is unknown!
   Area for cell type $_XNOR_ is unknown!
   Area for cell type $_ANDNOT_ is unknown!
   Area for cell type $_ORNOT_ is unknown!
   Area for cell type $_DFF_P_ is unknown!
   Area for cell type $_SDFFE_PP0P_ is unknown!

=== $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx ===

   Number of wires:                107
   Number of wire bits:            141
   Number of public wires:          15
   Number of public wire bits:      49
   Number of ports:                  7
   Number of port bits:             14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                129
     $_ANDNOT_                      43
     $_AND_                          4
     $_DFF_P_                        4
     $_MUX_                          7
     $_NAND_                         9
     $_NOR_                          2
     $_NOT_                          1
     $_ORNOT_                        5
     $_OR_                          33
     $_SDFFE_PP0P_                  15
     $_SDFF_PP1_                     1
     $_XNOR_                         2
     $_XOR_                          3

   Area for cell type $_NOT_ is unknown!
   Area for cell type $_AND_ is unknown!
   Area for cell type $_NAND_ is unknown!
   Area for cell type $_OR_ is unknown!
   Area for cell type $_NOR_ is unknown!
   Area for cell type $_XOR_ is unknown!
   Area for cell type $_XNOR_ is unknown!
   Area for cell type $_ANDNOT_ is unknown!
   Area for cell type $_ORNOT_ is unknown!
   Area for cell type $_MUX_ is unknown!
   Area for cell type $_DFF_P_ is unknown!
   Area for cell type $_SDFF_PP1_ is unknown!
   Area for cell type $_SDFFE_PP0P_ is unknown!

=== $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo ===

   Number of wires:                 63
   Number of wire bits:            110
   Number of public wires:          18
   Number of public wire bits:      64
   Number of ports:                  8
   Number of port bits:             22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 98
     $_ANDNOT_                      12
     $_AND_                          1
     $_DFFE_PP_                     32
     $_MUX_                         29
     $_NAND_                         1
     $_NOT_                          5
     $_ORNOT_                        2
     $_OR_                           2
     $_SDFFE_PP0P_                   5
     $_SDFFE_PP1P_                   1
     $_SDFF_PP0_                     2
     $_XNOR_                         2
     $_XOR_                          4

   Area for cell type $_NOT_ is unknown!
   Area for cell type $_AND_ is unknown!
   Area for cell type $_NAND_ is unknown!
   Area for cell type $_OR_ is unknown!
   Area for cell type $_XOR_ is unknown!
   Area for cell type $_XNOR_ is unknown!
   Area for cell type $_ANDNOT_ is unknown!
   Area for cell type $_ORNOT_ is unknown!
   Area for cell type $_MUX_ is unknown!
   Area for cell type $_DFFE_PP_ is unknown!
   Area for cell type $_SDFF_PP0_ is unknown!
   Area for cell type $_SDFFE_PP0P_ is unknown!
   Area for cell type $_SDFFE_PP1P_ is unknown!

=== top ===

   Number of wires:                 14
   Number of wire bits:             54
   Number of public wires:          14
   Number of public wire bits:      54
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu      1
     $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface      1
     $paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface      1

   Area for cell type $paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface is unknown!
   Area for cell type $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface is unknown!
   Area for cell type $paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu is unknown!

=== design hierarchy ===

   top                               1
     $paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu      1
     $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface      1
     $paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface      1
       $paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate      1
       $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx      1
       $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx      1
       $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo      2

   Number of wires:                789
   Number of wire bits:           1126
   Number of public wires:         120
   Number of public wire bits:     420
   Number of ports:                 62
   Number of port bits:            184
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                913
     $_ANDNOT_                     243
     $_AND_                         19
     $_DFFE_PP_                     64
     $_DFF_P_                        8
     $_MUX_                        124
     $_NAND_                        48
     $_NOR_                         28
     $_NOT_                         35
     $_ORNOT_                       43
     $_OR_                         148
     $_SDFFE_PP0P_                  78
     $_SDFFE_PP1P_                   2
     $_SDFF_PP0_                    13
     $_SDFF_PP1_                     1
     $_XNOR_                        17
     $_XOR_                         42

   Area for cell type $_NOT_ is unknown!
   Area for cell type $_AND_ is unknown!
   Area for cell type $_NAND_ is unknown!
   Area for cell type $_OR_ is unknown!
   Area for cell type $_XOR_ is unknown!
   Area for cell type $_XNOR_ is unknown!
   Area for cell type $_ANDNOT_ is unknown!
   Area for cell type $_ORNOT_ is unknown!
   Area for cell type $_MUX_ is unknown!
   Area for cell type $_DFFE_PP_ is unknown!
   Area for cell type $_SDFF_PP0_ is unknown!
   Area for cell type $_SDFFE_PP0P_ is unknown!
   Area for cell type $_SDFFE_PP1P_ is unknown!

[INFO] Applying tri-state buffer mapping from '/home/camila/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v'â€¦

138. Executing TECHMAP pass (map to technology primitives).

138.1. Executing Verilog-2005 frontend: /home/camila/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v
Parsing Verilog input from `/home/camila/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v' to AST representation.
Generating RTLIL representation for module `\$_TBUF_'.
Successfully finished Verilog frontend.

138.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

139. Executing SIMPLEMAP pass (map simple cells to gate primitives).
[INFO] Applying latch mapping from '/home/camila/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v'â€¦

140. Executing TECHMAP pass (map to technology primitives).

140.1. Executing Verilog-2005 frontend: /home/camila/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v
Parsing Verilog input from `/home/camila/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Successfully finished Verilog frontend.

140.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

141. Executing SIMPLEMAP pass (map simple cells to gate primitives).

142. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sky130_fd_sc_hd__dfxtp_2 (noninv, pins=3, area=21.27) is a direct match for cell type $_DFF_P_.
  cell sky130_fd_sc_hd__dfrtp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN0_.
  cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN1_.
  cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for cell type $_DFFSR_NNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_2 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_2 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

142.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `$paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu':
Mapping DFF cells in module `$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface':
  mapped 38 $_DFF_P_ cells to \sky130_fd_sc_hd__dfxtp_2 cells.
Mapping DFF cells in module `$paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface':
Mapping DFF cells in module `$paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate':
  mapped 9 $_DFF_P_ cells to \sky130_fd_sc_hd__dfxtp_2 cells.
Mapping DFF cells in module `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx':
  mapped 19 $_DFF_P_ cells to \sky130_fd_sc_hd__dfxtp_2 cells.
Mapping DFF cells in module `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx':
  mapped 20 $_DFF_P_ cells to \sky130_fd_sc_hd__dfxtp_2 cells.
Mapping DFF cells in module `$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo':
  mapped 40 $_DFF_P_ cells to \sky130_fd_sc_hd__dfxtp_2 cells.
Mapping DFF cells in module `\top':
{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/constraints/runs/RUN_2025-09-09_21-56-49/tmp/b12755144abd43d981eddc07c51aa1b2.lib ",
   "modules": {
      "$paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\\alu": {
         "num_wires":         320,
         "num_wire_bits":     346,
         "num_pub_wires":     4,
         "num_pub_wire_bits": 30,
         "num_ports":         4,
         "num_port_bits":     30,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         324,
         "num_cells_by_type": {
            "$_ANDNOT_": 98,
            "$_AND_": 4,
            "$_MUX_": 59,
            "$_NAND_": 24,
            "$_NOR_": 21,
            "$_NOT_": 19,
            "$_ORNOT_": 13,
            "$_OR_": 57,
            "$_XNOR_": 7,
            "$_XOR_": 22
         }
      },
      "$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\\alu_uart_interface": {
         "num_wires":         143,
         "num_wire_bits":     214,
         "num_pub_wires":     18,
         "num_pub_wire_bits": 70,
         "num_ports":         12,
         "num_port_bits":     52,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         173,
         "area":              808.275200,
         "num_cells_by_type": {
            "$_ANDNOT_": 25,
            "$_AND_": 1,
            "$_MUX_": 76,
            "$_NAND_": 3,
            "$_NOR_": 4,
            "$_NOT_": 2,
            "$_ORNOT_": 9,
            "$_OR_": 15,
            "sky130_fd_sc_hd__dfxtp_2": 38
         }
      },
      "$paramod$6b4111703c44ac05de92b2879f439a7cdf507670\\uart_interface": {
         "num_wires":         18,
         "num_wire_bits":     46,
         "num_pub_wires":     18,
         "num_pub_wire_bits": 46,
         "num_ports":         10,
         "num_port_bits":     24,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         6,
         "num_cells_by_type": {
            "$_NOT_": 1,
            "$paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\\baud_rate": 1,
            "$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\\uart_rx": 1,
            "$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\\uart_tx": 1,
            "$paramod$a335e5d139a856f4251c37087aeb169656348c98\\fifo": 2
         }
      },
      "$paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\\baud_rate": {
         "num_wires":         34,
         "num_wire_bits":     58,
         "num_pub_wires":     4,
         "num_pub_wire_bits": 12,
         "num_ports":         3,
         "num_port_bits":     3,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         47,
         "area":              191.433600,
         "num_cells_by_type": {
            "$_ANDNOT_": 4,
            "$_AND_": 3,
            "$_MUX_": 9,
            "$_NAND_": 3,
            "$_NOT_": 1,
            "$_ORNOT_": 4,
            "$_OR_": 6,
            "$_XNOR_": 1,
            "$_XOR_": 7,
            "sky130_fd_sc_hd__dfxtp_2": 9
         }
      },
      "$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\\uart_rx": {
         "num_wires":         142,
         "num_wire_bits":     162,
         "num_pub_wires":     11,
         "num_pub_wire_bits": 31,
         "num_ports":         6,
         "num_port_bits":     13,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         158,
         "area":              404.137600,
         "num_cells_by_type": {
            "$_ANDNOT_": 49,
            "$_AND_": 5,
            "$_MUX_": 30,
            "$_NAND_": 7,
            "$_NOR_": 1,
            "$_NOT_": 1,
            "$_ORNOT_": 8,
            "$_OR_": 33,
            "$_XNOR_": 3,
            "$_XOR_": 2,
            "sky130_fd_sc_hd__dfxtp_2": 19
         }
      },
      "$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\\uart_tx": {
         "num_wires":         138,
         "num_wire_bits":     172,
         "num_pub_wires":     15,
         "num_pub_wire_bits": 49,
         "num_ports":         7,
         "num_port_bits":     14,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         160,
         "area":              425.408000,
         "num_cells_by_type": {
            "$_ANDNOT_": 43,
            "$_AND_": 4,
            "$_MUX_": 38,
            "$_NAND_": 9,
            "$_NOR_": 2,
            "$_NOT_": 1,
            "$_ORNOT_": 5,
            "$_OR_": 33,
            "$_XNOR_": 2,
            "$_XOR_": 3,
            "sky130_fd_sc_hd__dfxtp_2": 20
         }
      },
      "$paramod$a335e5d139a856f4251c37087aeb169656348c98\\fifo": {
         "num_wires":         109,
         "num_wire_bits":     156,
         "num_pub_wires":     18,
         "num_pub_wire_bits": 64,
         "num_ports":         8,
         "num_port_bits":     22,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         144,
         "area":              850.816000,
         "num_cells_by_type": {
            "$_ANDNOT_": 12,
            "$_AND_": 1,
            "$_MUX_": 75,
            "$_NAND_": 1,
            "$_NOT_": 5,
            "$_ORNOT_": 2,
            "$_OR_": 2,
            "$_XNOR_": 2,
            "$_XOR_": 4,
            "sky130_fd_sc_hd__dfxtp_2": 40
         }
      },
      "\\top": {
         "num_wires":         14,
         "num_wire_bits":     54,
         "num_pub_wires":     14,
         "num_pub_wire_bits": 54,
         "num_ports":         4,
         "num_port_bits":     4,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         3,
         "num_cells_by_type": {
            "$paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\\alu": 1,
            "$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\\alu_uart_interface": 1,
            "$paramod$6b4111703c44ac05de92b2879f439a7cdf507670\\uart_interface": 1
         }
      }
   },
      "design": {
         "num_wires":         1027,
         "num_wire_bits":     1364,
         "num_pub_wires":     120,
         "num_pub_wire_bits": 420,
         "num_ports":         62,
         "num_port_bits":     184,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         1151,
         "area":              3530.886400,
         "num_cells_by_type": {
            "$_ANDNOT_": 243,
            "$_AND_": 19,
            "$_MUX_": 362,
            "$_NAND_": 48,
            "$_NOR_": 28,
            "$_NOT_": 35,
            "$_ORNOT_": 43,
            "$_OR_": 148,
            "$_XNOR_": 17,
            "$_XOR_": 42,
            "sky130_fd_sc_hd__dfxtp_2": 166
         }
      }
}

143. Printing statistics.

=== $paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu ===

   Number of wires:                320
   Number of wire bits:            346
   Number of public wires:           4
   Number of public wire bits:      30
   Number of ports:                  4
   Number of port bits:             30
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                324
     $_ANDNOT_                      98
     $_AND_                          4
     $_MUX_                         59
     $_NAND_                        24
     $_NOR_                         21
     $_NOT_                         19
     $_ORNOT_                       13
     $_OR_                          57
     $_XNOR_                         7
     $_XOR_                         22

   Area for cell type $_NOT_ is unknown!
   Area for cell type $_AND_ is unknown!
   Area for cell type $_NAND_ is unknown!
   Area for cell type $_OR_ is unknown!
   Area for cell type $_NOR_ is unknown!
   Area for cell type $_XOR_ is unknown!
   Area for cell type $_XNOR_ is unknown!
   Area for cell type $_ANDNOT_ is unknown!
   Area for cell type $_ORNOT_ is unknown!
   Area for cell type $_MUX_ is unknown!

=== $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface ===

   Number of wires:                143
   Number of wire bits:            214
   Number of public wires:          18
   Number of public wire bits:      70
   Number of ports:                 12
   Number of port bits:             52
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                173
     $_ANDNOT_                      25
     $_AND_                          1
     $_MUX_                         76
     $_NAND_                         3
     $_NOR_                          4
     $_NOT_                          2
     $_ORNOT_                        9
     $_OR_                          15
     sky130_fd_sc_hd__dfxtp_2       38

   Area for cell type $_NOT_ is unknown!
   Area for cell type $_AND_ is unknown!
   Area for cell type $_NAND_ is unknown!
   Area for cell type $_OR_ is unknown!
   Area for cell type $_NOR_ is unknown!
   Area for cell type $_ANDNOT_ is unknown!
   Area for cell type $_ORNOT_ is unknown!
   Area for cell type $_MUX_ is unknown!

   Chip area for module '$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface': 808.275200
     of which used for sequential elements: 808.275200 (100.00%)

=== $paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface ===

   Number of wires:                 18
   Number of wire bits:             46
   Number of public wires:          18
   Number of public wire bits:      46
   Number of ports:                 10
   Number of port bits:             24
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $_NOT_                          1
     $paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate      1
     $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx      1
     $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx      1
     $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo      2

   Area for cell type $_NOT_ is unknown!
   Area for cell type $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx is unknown!
   Area for cell type $paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate is unknown!
   Area for cell type $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx is unknown!
   Area for cell type $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo is unknown!

=== $paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate ===

   Number of wires:                 34
   Number of wire bits:             58
   Number of public wires:           4
   Number of public wire bits:      12
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 47
     $_ANDNOT_                       4
     $_AND_                          3
     $_MUX_                          9
     $_NAND_                         3
     $_NOT_                          1
     $_ORNOT_                        4
     $_OR_                           6
     $_XNOR_                         1
     $_XOR_                          7
     sky130_fd_sc_hd__dfxtp_2        9

   Area for cell type $_NOT_ is unknown!
   Area for cell type $_AND_ is unknown!
   Area for cell type $_NAND_ is unknown!
   Area for cell type $_OR_ is unknown!
   Area for cell type $_XOR_ is unknown!
   Area for cell type $_XNOR_ is unknown!
   Area for cell type $_ANDNOT_ is unknown!
   Area for cell type $_ORNOT_ is unknown!
   Area for cell type $_MUX_ is unknown!

   Chip area for module '$paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate': 191.433600
     of which used for sequential elements: 191.433600 (100.00%)

=== $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx ===

   Number of wires:                142
   Number of wire bits:            162
   Number of public wires:          11
   Number of public wire bits:      31
   Number of ports:                  6
   Number of port bits:             13
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                158
     $_ANDNOT_                      49
     $_AND_                          5
     $_MUX_                         30
     $_NAND_                         7
     $_NOR_                          1
     $_NOT_                          1
     $_ORNOT_                        8
     $_OR_                          33
     $_XNOR_                         3
     $_XOR_                          2
     sky130_fd_sc_hd__dfxtp_2       19

   Area for cell type $_NOT_ is unknown!
   Area for cell type $_AND_ is unknown!
   Area for cell type $_NAND_ is unknown!
   Area for cell type $_OR_ is unknown!
   Area for cell type $_NOR_ is unknown!
   Area for cell type $_XOR_ is unknown!
   Area for cell type $_XNOR_ is unknown!
   Area for cell type $_ANDNOT_ is unknown!
   Area for cell type $_ORNOT_ is unknown!
   Area for cell type $_MUX_ is unknown!

   Chip area for module '$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx': 404.137600
     of which used for sequential elements: 404.137600 (100.00%)

=== $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx ===

   Number of wires:                138
   Number of wire bits:            172
   Number of public wires:          15
   Number of public wire bits:      49
   Number of ports:                  7
   Number of port bits:             14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                160
     $_ANDNOT_                      43
     $_AND_                          4
     $_MUX_                         38
     $_NAND_                         9
     $_NOR_                          2
     $_NOT_                          1
     $_ORNOT_                        5
     $_OR_                          33
     $_XNOR_                         2
     $_XOR_                          3
     sky130_fd_sc_hd__dfxtp_2       20

   Area for cell type $_NOT_ is unknown!
   Area for cell type $_AND_ is unknown!
   Area for cell type $_NAND_ is unknown!
   Area for cell type $_OR_ is unknown!
   Area for cell type $_NOR_ is unknown!
   Area for cell type $_XOR_ is unknown!
   Area for cell type $_XNOR_ is unknown!
   Area for cell type $_ANDNOT_ is unknown!
   Area for cell type $_ORNOT_ is unknown!
   Area for cell type $_MUX_ is unknown!

   Chip area for module '$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx': 425.408000
     of which used for sequential elements: 425.408000 (100.00%)

=== $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo ===

   Number of wires:                109
   Number of wire bits:            156
   Number of public wires:          18
   Number of public wire bits:      64
   Number of ports:                  8
   Number of port bits:             22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                144
     $_ANDNOT_                      12
     $_AND_                          1
     $_MUX_                         75
     $_NAND_                         1
     $_NOT_                          5
     $_ORNOT_                        2
     $_OR_                           2
     $_XNOR_                         2
     $_XOR_                          4
     sky130_fd_sc_hd__dfxtp_2       40

   Area for cell type $_NOT_ is unknown!
   Area for cell type $_AND_ is unknown!
   Area for cell type $_NAND_ is unknown!
   Area for cell type $_OR_ is unknown!
   Area for cell type $_XOR_ is unknown!
   Area for cell type $_XNOR_ is unknown!
   Area for cell type $_ANDNOT_ is unknown!
   Area for cell type $_ORNOT_ is unknown!
   Area for cell type $_MUX_ is unknown!

   Chip area for module '$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo': 850.816000
     of which used for sequential elements: 850.816000 (100.00%)

=== top ===

   Number of wires:                 14
   Number of wire bits:             54
   Number of public wires:          14
   Number of public wire bits:      54
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu      1
     $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface      1
     $paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface      1

   Area for cell type $paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface is unknown!
   Area for cell type $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface is unknown!
   Area for cell type $paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu is unknown!

=== design hierarchy ===

   top                               1
     $paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu      1
     $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface      1
     $paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface      1
       $paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate      1
       $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx      1
       $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx      1
       $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo      2

   Number of wires:               1027
   Number of wire bits:           1364
   Number of public wires:         120
   Number of public wire bits:     420
   Number of ports:                 62
   Number of port bits:            184
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1151
     $_ANDNOT_                     243
     $_AND_                         19
     $_MUX_                        362
     $_NAND_                        48
     $_NOR_                         28
     $_NOT_                         35
     $_ORNOT_                       43
     $_OR_                         148
     $_XNOR_                        17
     $_XOR_                         42
     sky130_fd_sc_hd__dfxtp_2      166

   Area for cell type $_NOT_ is unknown!
   Area for cell type $_AND_ is unknown!
   Area for cell type $_NAND_ is unknown!
   Area for cell type $_OR_ is unknown!
   Area for cell type $_XOR_ is unknown!
   Area for cell type $_XNOR_ is unknown!
   Area for cell type $_ANDNOT_ is unknown!
   Area for cell type $_ORNOT_ is unknown!
   Area for cell type $_MUX_ is unknown!

   Chip area for top module '\top': 3530.886400
     of which used for sequential elements: 850.816000 (24.10%)

[INFO] Using generated ABC script '/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/constraints/runs/RUN_2025-09-09_21-56-49/06-yosys-synthesis/AREA_0.abc'â€¦

144. Executing ABC pass (technology mapping using ABC).

144.1. Extracting gate netlist of module `$paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu' to `/tmp/yosys-abc-yNnrey/input.blif'..
Extracted 324 gates and 346 wires to a netlist network with 22 inputs and 8 outputs.

144.1.1. Executing ABC.
Running ABC command: "/nix/store/6l3aj1gi4lja8z5s4lan2k2cfz9mqkrz-yosys-abc/bin/abc" -s -f /tmp/yosys-abc-yNnrey/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-yNnrey/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-yNnrey/input.blif 
ABC: + read_lib -w /home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/constraints/runs/RUN_2025-09-09_21-56-49/tmp/b12755144abd43d981eddc07c51aa1b2.lib 
ABC: Parsing finished successfully.  Parsing time =     0.04 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130_fd_sc_hd__tt_025C_1v80" from "/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/constraints/runs/RUN_2025-09-09_21-56-49/tmp/b12755144abd43d981eddc07c51aa1b2.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.06 sec
ABC: Memory =    9.54 MB. Time =     0.06 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/constraints/runs/RUN_2025-09-09_21-56-49/06-yosys-synthesis/synthesis.abc.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2/Y".
ABC: Setting output load to be 33.442001.
ABC: + source /home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/constraints/runs/RUN_2025-09-09_21-56-49/06-yosys-synthesis/AREA_0.abc 
ABC: Error: The network is combinational.
ABC: Cannot find the default PI driving cell (sky130_fd_sc_hd__inv_2/Y) in the library.
ABC: WireLoad = "none"  Gates =    171 (  4.1 %)   Cap =  9.9 ff (  2.3 %)   Area =     1596.53 ( 91.2 %)   Delay =  2756.50 ps  ( 13.5 %)               
ABC: Path  0 --       5 : 0    4 pi                       A =   0.00  Df =   0.0   -0.0 ps  S =   0.0 ps  Cin =  0.0 ff  Cout =   6.2 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --      60 : 4    5 sky130_fd_sc_hd__or4b_2  A =  10.01  Df = 715.4 -496.2 ps  S = 143.3 ps  Cin =  1.5 ff  Cout =  13.7 ff  Cmax = 265.5 ff  G =  877  
ABC: Path  2 --      74 : 3    1 sky130_fd_sc_hd__o21a_2  A =   8.76  Df = 960.7 -600.9 ps  S =  59.5 ps  Cin =  2.4 ff  Cout =   8.4 ff  Cmax = 294.8 ff  G =  346  
ABC: Path  3 --      75 : 2    2 sky130_fd_sc_hd__xnor2_2 A =  16.27  Df =1131.2 -623.5 ps  S = 183.8 ps  Cin =  8.5 ff  Cout =  10.0 ff  Cmax = 121.8 ff  G =  113  
ABC: Path  4 --      77 : 2    3 sky130_fd_sc_hd__xor2_2  A =  16.27  Df =1362.9 -688.7 ps  S = 188.8 ps  Cin =  8.6 ff  Cout =  11.6 ff  Cmax = 130.0 ff  G =  130  
ABC: Path  5 --     105 : 3    4 sky130_fd_sc_hd__a21oi_2 A =   8.76  Df =1471.1 -582.6 ps  S = 203.8 ps  Cin =  4.6 ff  Cout =  14.4 ff  Cmax = 128.2 ff  G =  297  
ABC: Path  6 --     147 : 4    2 sky130_fd_sc_hd__o31ai_2 A =  12.51  Df =1727.4 -360.9 ps  S = 222.3 ps  Cin =  4.4 ff  Cout =   6.1 ff  Cmax =  80.6 ff  G =  132  
ABC: Path  7 --     149 : 2    5 sky130_fd_sc_hd__nand2_2 A =   6.26  Df =1835.7 -195.5 ps  S =  82.7 ps  Cin =  4.4 ff  Cout =  12.3 ff  Cmax = 295.7 ff  G =  265  
ABC: Path  8 --     179 : 5    3 sky130_fd_sc_hd__a311o_2 A =  11.26  Df =2228.1 -390.2 ps  S =  72.8 ps  Cin =  2.3 ff  Cout =   9.6 ff  Cmax = 298.5 ff  G =  404  
ABC: Path  9 --     194 : 3    1 sky130_fd_sc_hd__a21bo_2 A =  10.01  Df =2441.3 -481.6 ps  S =  33.5 ps  Cin =  2.0 ff  Cout =   2.5 ff  Cmax = 288.4 ff  G =  116  
ABC: Path 10 --     201 : 4    1 sky130_fd_sc_hd__a31o_2  A =   8.76  Df =2756.5 -188.2 ps  S = 198.8 ps  Cin =  2.4 ff  Cout =  33.4 ff  Cmax = 271.9 ff  G = 1420  
ABC: Start-point = pi4 (\i_op [3]).  End-point = po7 (\o_alu_result [7]).
ABC: netlist                       : i/o =   22/    8  lat =    0  nd =   171  edge =    518  area =1596.76  delay =10.00  lev = 10
ABC: + write_blif /tmp/yosys-abc-yNnrey/output.blif 

144.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__nor4_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o21bai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and4bb_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or4bb_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and3b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o2bb2a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand2b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__mux2_1 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__a21boi_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__mux4_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o32a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a32o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o31ai_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o22ai_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o311a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a211o_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__a31oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o2111a_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:       16
ABC RESULTS:   sky130_fd_sc_hd__a311o_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__o31a_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o22a_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__or4b_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__o41a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__xor2_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__nand3b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a21bo_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a211oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:       14
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__or4_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__or3b_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:        9
ABC RESULTS:        internal signals:      316
ABC RESULTS:           input signals:       22
ABC RESULTS:          output signals:        8
Removing temp directory.

144.2. Extracting gate netlist of module `$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface' to `/tmp/yosys-abc-y4bFmX/input.blif'..
Extracted 135 gates and 193 wires to a netlist network with 57 inputs and 38 outputs.

144.2.1. Executing ABC.
Running ABC command: "/nix/store/6l3aj1gi4lja8z5s4lan2k2cfz9mqkrz-yosys-abc/bin/abc" -s -f /tmp/yosys-abc-y4bFmX/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-y4bFmX/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-y4bFmX/input.blif 
ABC: + read_lib -w /home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/constraints/runs/RUN_2025-09-09_21-56-49/tmp/b12755144abd43d981eddc07c51aa1b2.lib 
ABC: Parsing finished successfully.  Parsing time =     0.03 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130_fd_sc_hd__tt_025C_1v80" from "/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/constraints/runs/RUN_2025-09-09_21-56-49/tmp/b12755144abd43d981eddc07c51aa1b2.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.06 sec
ABC: Memory =    9.54 MB. Time =     0.06 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/constraints/runs/RUN_2025-09-09_21-56-49/06-yosys-synthesis/synthesis.abc.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2/Y".
ABC: Setting output load to be 33.442001.
ABC: + source /home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/constraints/runs/RUN_2025-09-09_21-56-49/06-yosys-synthesis/AREA_0.abc 
ABC: Error: The network is combinational.
ABC: Cannot find the default PI driving cell (sky130_fd_sc_hd__inv_2/Y) in the library.
ABC: WireLoad = "none"  Gates =     94 (  3.2 %)   Cap = 12.4 ff (  4.7 %)   Area =      822.04 ( 79.8 %)   Delay =  1518.67 ps  ( 23.4 %)               
ABC: Path  0 --      49 : 0    7 pi                       A =   0.00  Df =   0.0   -0.0 ps  S =   0.0 ps  Cin =  0.0 ff  Cout =  22.0 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --     100 : 4    4 sky130_fd_sc_hd__or4b_2  A =  10.01  Df = 702.2 -492.8 ps  S = 134.7 ps  Cin =  1.5 ff  Cout =  11.2 ff  Cmax = 265.5 ff  G =  721  
ABC: Path  2 --     108 : 2    8 sky130_fd_sc_hd__or2_2   A =   6.26  Df =1039.3 -688.5 ps  S =  78.8 ps  Cin =  1.5 ff  Cout =  12.0 ff  Cmax = 299.4 ff  G =  776  
ABC: Path  3 --     142 : 2    1 sky130_fd_sc_hd__or2_2   A =   6.26  Df =1314.6 -861.7 ps  S =  52.3 ps  Cin =  1.5 ff  Cout =   2.4 ff  Cmax = 299.4 ff  G =  161  
ABC: Path  4 --     143 : 4    1 sky130_fd_sc_hd__o211a_2 A =  10.01  Df =1518.7 -207.8 ps  S = 204.4 ps  Cin =  2.4 ff  Cout =  33.4 ff  Cmax = 268.3 ff  G = 1415  
ABC: Start-point = pi48 (\state [3]).  End-point = po14 ($auto$rtlil.cc:2739:MuxGate$4745).
ABC: netlist                       : i/o =   57/   38  lat =    0  nd =    94  edge =    272  area =822.16  delay = 4.00  lev = 4
ABC: + write_blif /tmp/yosys-abc-y4bFmX/output.blif 

144.2.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o221a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor4b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or4b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a32o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o2bb2a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__a221o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:       17
ABC RESULTS:   sky130_fd_sc_hd__mux2_1 cells:       16
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:       16
ABC RESULTS:        internal signals:       98
ABC RESULTS:           input signals:       57
ABC RESULTS:          output signals:       38
Removing temp directory.

144.3. Extracting gate netlist of module `$paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface' to `/tmp/yosys-abc-dU0kZ0/input.blif'..
Extracted 1 gates and 2 wires to a netlist network with 1 inputs and 1 outputs.

144.3.1. Executing ABC.
Running ABC command: "/nix/store/6l3aj1gi4lja8z5s4lan2k2cfz9mqkrz-yosys-abc/bin/abc" -s -f /tmp/yosys-abc-dU0kZ0/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-dU0kZ0/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-dU0kZ0/input.blif 
ABC: + read_lib -w /home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/constraints/runs/RUN_2025-09-09_21-56-49/tmp/b12755144abd43d981eddc07c51aa1b2.lib 
ABC: Parsing finished successfully.  Parsing time =     0.03 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130_fd_sc_hd__tt_025C_1v80" from "/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/constraints/runs/RUN_2025-09-09_21-56-49/tmp/b12755144abd43d981eddc07c51aa1b2.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.06 sec
ABC: Memory =    9.54 MB. Time =     0.06 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/constraints/runs/RUN_2025-09-09_21-56-49/06-yosys-synthesis/synthesis.abc.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2/Y".
ABC: Setting output load to be 33.442001.
ABC: + source /home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/constraints/runs/RUN_2025-09-09_21-56-49/06-yosys-synthesis/AREA_0.abc 
ABC: Error: The network is combinational.
ABC: Cannot find the default PI driving cell (sky130_fd_sc_hd__inv_2/Y) in the library.
ABC: WireLoad = "none"  Gates =      1 (100.0 %)   Cap = 19.0 ff ( 12.5 %)   Area =        3.75 (  0.0 %)   Delay =   118.84 ps  (100.0 %)               
ABC: Path  0 --       1 : 0    1 pi                     A =   0.00  Df =   0.0   -0.0 ps  S =   0.0 ps  Cin =  0.0 ff  Cout =   4.6 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --       3 : 1    1 sky130_fd_sc_hd__inv_2 A =   3.75  Df = 118.8  -57.1 ps  S = 157.7 ps  Cin =  4.5 ff  Cout =  33.4 ff  Cmax = 331.4 ff  G =  749  
ABC: Start-point = pi0 (\tx_empty).  End-point = po0 (\tx_not_empty).
ABC: netlist                       : i/o =    1/    1  lat =    0  nd =     1  edge =      1  area = 3.75  delay = 1.00  lev = 1
ABC: + write_blif /tmp/yosys-abc-dU0kZ0/output.blif 

144.3.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:        1
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        1
ABC RESULTS:          output signals:        1
Removing temp directory.

144.4. Extracting gate netlist of module `$paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate' to `/tmp/yosys-abc-wPYOln/input.blif'..
Extracted 38 gates and 49 wires to a netlist network with 10 inputs and 10 outputs.

144.4.1. Executing ABC.
Running ABC command: "/nix/store/6l3aj1gi4lja8z5s4lan2k2cfz9mqkrz-yosys-abc/bin/abc" -s -f /tmp/yosys-abc-wPYOln/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-wPYOln/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-wPYOln/input.blif 
ABC: + read_lib -w /home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/constraints/runs/RUN_2025-09-09_21-56-49/tmp/b12755144abd43d981eddc07c51aa1b2.lib 
ABC: Parsing finished successfully.  Parsing time =     0.03 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130_fd_sc_hd__tt_025C_1v80" from "/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/constraints/runs/RUN_2025-09-09_21-56-49/tmp/b12755144abd43d981eddc07c51aa1b2.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.06 sec
ABC: Memory =    9.54 MB. Time =     0.06 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/constraints/runs/RUN_2025-09-09_21-56-49/06-yosys-synthesis/synthesis.abc.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2/Y".
ABC: Setting output load to be 33.442001.
ABC: + source /home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/constraints/runs/RUN_2025-09-09_21-56-49/06-yosys-synthesis/AREA_0.abc 
ABC: Error: The network is combinational.
ABC: Cannot find the default PI driving cell (sky130_fd_sc_hd__inv_2/Y) in the library.
ABC: WireLoad = "none"  Gates =     31 (  9.7 %)   Cap = 13.9 ff (  4.4 %)   Area =      259.00 ( 83.9 %)   Delay =  1321.97 ps  ( 19.4 %)               
ABC: Path  0 --       3 : 0    3 pi                       A =   0.00  Df =   0.0   -0.0 ps  S =   0.0 ps  Cin =  0.0 ff  Cout =   5.6 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --      26 : 4    2 sky130_fd_sc_hd__or4b_2  A =  10.01  Df = 675.5 -483.1 ps  S = 117.0 ps  Cin =  1.5 ff  Cout =   7.2 ff  Cmax = 265.5 ff  G =  453  
ABC: Path  2 --      28 : 4    8 sky130_fd_sc_hd__o31a_2  A =  10.01  Df =1021.5 -665.7 ps  S =  96.0 ps  Cin =  2.3 ff  Cout =  14.8 ff  Cmax = 285.7 ff  G =  614  
ABC: Path  3 --      37 : 3    1 sky130_fd_sc_hd__and3b_2 A =  10.01  Df =1322.0 -662.2 ps  S = 182.1 ps  Cin =  1.5 ff  Cout =  33.4 ff  Cmax = 309.5 ff  G = 2264  
ABC: Start-point = pi2 (\counter [3]).  End-point = po4 ($auto$rtlil.cc:2739:MuxGate$4845).
ABC: netlist                       : i/o =   10/   10  lat =    0  nd =    31  edge =     90  area =259.03  delay = 3.00  lev = 3
ABC: + write_blif /tmp/yosys-abc-wPYOln/output.blif 

144.4.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__nand3b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or4b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o31a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand2b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a21boi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and3b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a41o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o311a_2 cells:        1
ABC RESULTS:        internal signals:       29
ABC RESULTS:           input signals:       10
ABC RESULTS:          output signals:       10
Removing temp directory.

144.5. Extracting gate netlist of module `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx' to `/tmp/yosys-abc-ZRCYuB/input.blif'..
Extracted 139 gates and 162 wires to a netlist network with 22 inputs and 20 outputs.

144.5.1. Executing ABC.
Running ABC command: "/nix/store/6l3aj1gi4lja8z5s4lan2k2cfz9mqkrz-yosys-abc/bin/abc" -s -f /tmp/yosys-abc-ZRCYuB/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-ZRCYuB/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-ZRCYuB/input.blif 
ABC: + read_lib -w /home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/constraints/runs/RUN_2025-09-09_21-56-49/tmp/b12755144abd43d981eddc07c51aa1b2.lib 
ABC: Parsing finished successfully.  Parsing time =     0.04 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130_fd_sc_hd__tt_025C_1v80" from "/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/constraints/runs/RUN_2025-09-09_21-56-49/tmp/b12755144abd43d981eddc07c51aa1b2.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.06 sec
ABC: Memory =    9.54 MB. Time =     0.06 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/constraints/runs/RUN_2025-09-09_21-56-49/06-yosys-synthesis/synthesis.abc.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2/Y".
ABC: Setting output load to be 33.442001.
ABC: + source /home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/constraints/runs/RUN_2025-09-09_21-56-49/06-yosys-synthesis/AREA_0.abc 
ABC: Error: The network is combinational.
ABC: Cannot find the default PI driving cell (sky130_fd_sc_hd__inv_2/Y) in the library.
ABC: WireLoad = "none"  Gates =     69 ( 10.1 %)   Cap = 13.9 ff (  1.3 %)   Area =      610.59 ( 89.9 %)   Delay =  1427.82 ps  ( 14.5 %)               
ABC: Path  0 --      13 : 0    4 pi                         A =   0.00  Df =   0.0   -0.0 ps  S =   0.0 ps  Cin =  0.0 ff  Cout =  10.2 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --      58 : 4    4 sky130_fd_sc_hd__nand4b_2  A =  15.01  Df = 210.3  -84.3 ps  S = 120.7 ps  Cin =  3.7 ff  Cout =  11.5 ff  Cmax = 200.5 ff  G =  293  
ABC: Path  2 --      85 : 5    5 sky130_fd_sc_hd__a2111oi_2 A =  15.01  Df = 855.8 -568.3 ps  S = 626.6 ps  Cin =  4.6 ff  Cout =  19.0 ff  Cmax =  56.8 ff  G =  401  
ABC: Path  3 --      91 : 4    2 sky130_fd_sc_hd__nand4_2   A =  12.51  Df =1034.2 -423.8 ps  S = 138.9 ps  Cin =  4.4 ff  Cout =   6.6 ff  Cmax = 200.5 ff  G =  144  
ABC: Path  4 --      94 : 3    1 sky130_fd_sc_hd__a21boi_2  A =  11.26  Df =1427.8 -225.5 ps  S = 411.5 ps  Cin =  3.6 ff  Cout =  33.4 ff  Cmax = 129.1 ff  G =  930  
ABC: Start-point = pi12 (\s [3]).  End-point = po11 ($auto$rtlil.cc:2739:MuxGate$4883).
ABC: netlist                       : i/o =   22/   20  lat =    0  nd =    69  edge =    221  area =610.62  delay = 4.00  lev = 4
ABC: + write_blif /tmp/yosys-abc-ZRCYuB/output.blif 

144.5.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand4b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a2bb2o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a221o_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o31ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o311a_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__nor4_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o221a_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nor3b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a211o_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a2111oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nand4_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__a21boi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:        9
ABC RESULTS:        internal signals:      120
ABC RESULTS:           input signals:       22
ABC RESULTS:          output signals:       20
Removing temp directory.

144.6. Extracting gate netlist of module `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx' to `/tmp/yosys-abc-ZC2UIc/input.blif'..
Extracted 140 gates and 172 wires to a netlist network with 30 inputs and 21 outputs.

144.6.1. Executing ABC.
Running ABC command: "/nix/store/6l3aj1gi4lja8z5s4lan2k2cfz9mqkrz-yosys-abc/bin/abc" -s -f /tmp/yosys-abc-ZC2UIc/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-ZC2UIc/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-ZC2UIc/input.blif 
ABC: + read_lib -w /home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/constraints/runs/RUN_2025-09-09_21-56-49/tmp/b12755144abd43d981eddc07c51aa1b2.lib 
ABC: Parsing finished successfully.  Parsing time =     0.04 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130_fd_sc_hd__tt_025C_1v80" from "/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/constraints/runs/RUN_2025-09-09_21-56-49/tmp/b12755144abd43d981eddc07c51aa1b2.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.07 sec
ABC: Memory =    9.54 MB. Time =     0.07 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/constraints/runs/RUN_2025-09-09_21-56-49/06-yosys-synthesis/synthesis.abc.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2/Y".
ABC: Setting output load to be 33.442001.
ABC: + source /home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/constraints/runs/RUN_2025-09-09_21-56-49/06-yosys-synthesis/AREA_0.abc 
ABC: Error: The network is combinational.
ABC: Cannot find the default PI driving cell (sky130_fd_sc_hd__inv_2/Y) in the library.
ABC: WireLoad = "none"  Gates =     78 (  6.4 %)   Cap = 12.8 ff (  3.0 %)   Area =      708.18 ( 84.6 %)   Delay =  1873.68 ps  (  7.7 %)               
ABC: Path  0 --      15 : 0    6 pi                        A =   0.00  Df =   0.0   -0.0 ps  S =   0.0 ps  Cin =  0.0 ff  Cout =  20.1 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --      57 : 4    9 sky130_fd_sc_hd__and4_2   A =  10.01  Df = 288.7  -29.8 ps  S = 144.3 ps  Cin =  1.5 ff  Cout =  22.5 ff  Cmax = 300.3 ff  G = 1406  
ABC: Path  2 --      61 : 5   18 sky130_fd_sc_hd__a32o_2   A =  11.26  Df = 661.0  -34.4 ps  S = 285.2 ps  Cin =  2.3 ff  Cout =  47.4 ff  Cmax = 264.6 ff  G = 1916  
ABC: Path  3 --      84 : 4    1 sky130_fd_sc_hd__or4_2    A =   8.76  Df =1296.1 -446.6 ps  S = 106.9 ps  Cin =  1.5 ff  Cout =   4.6 ff  Cmax = 310.4 ff  G =  292  
ABC: Path  4 --      86 : 4    1 sky130_fd_sc_hd__a211oi_2 A =  12.51  Df =1873.7 -875.2 ps  S = 618.2 ps  Cin =  4.4 ff  Cout =  33.4 ff  Cmax =  88.8 ff  G =  767  
ABC: Start-point = pi14 (\s [0]).  End-point = po7 ($auto$rtlil.cc:2739:MuxGate$4927).
ABC: netlist                       : i/o =   30/   21  lat =    0  nd =    78  edge =    257  area =708.23  delay = 4.00  lev = 4
ABC: + write_blif /tmp/yosys-abc-ZC2UIc/output.blif 

144.6.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__a32o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o311a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a2111oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o221a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a211oi_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o2bb2a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__or4b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__nor4_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o31a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o31ai_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__mux2_1 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__or4_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__a2111o_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__a211o_2 cells:        1
ABC RESULTS:        internal signals:      121
ABC RESULTS:           input signals:       30
ABC RESULTS:          output signals:       21
Removing temp directory.

144.7. Extracting gate netlist of module `$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo' to `/tmp/yosys-abc-dbTCzH/input.blif'..
Extracted 104 gates and 157 wires to a netlist network with 51 inputs and 48 outputs.

144.7.1. Executing ABC.
Running ABC command: "/nix/store/6l3aj1gi4lja8z5s4lan2k2cfz9mqkrz-yosys-abc/bin/abc" -s -f /tmp/yosys-abc-dbTCzH/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-dbTCzH/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-dbTCzH/input.blif 
ABC: + read_lib -w /home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/constraints/runs/RUN_2025-09-09_21-56-49/tmp/b12755144abd43d981eddc07c51aa1b2.lib 
ABC: Parsing finished successfully.  Parsing time =     0.03 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130_fd_sc_hd__tt_025C_1v80" from "/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/constraints/runs/RUN_2025-09-09_21-56-49/tmp/b12755144abd43d981eddc07c51aa1b2.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.06 sec
ABC: Memory =    9.54 MB. Time =     0.06 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/constraints/runs/RUN_2025-09-09_21-56-49/06-yosys-synthesis/synthesis.abc.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2/Y".
ABC: Setting output load to be 33.442001.
ABC: + source /home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/constraints/runs/RUN_2025-09-09_21-56-49/06-yosys-synthesis/AREA_0.abc 
ABC: Error: The network is combinational.
ABC: Cannot find the default PI driving cell (sky130_fd_sc_hd__inv_2/Y) in the library.
ABC: WireLoad = "none"  Gates =     71 (  4.2 %)   Cap = 18.3 ff ( 17.4 %)   Area =      825.79 ( 39.4 %)   Delay =  1335.64 ps  ( 19.7 %)               
ABC: Path  0 --       5 : 0    7 pi                       A =   0.00  Df =   0.0   -0.0 ps  S =   0.0 ps  Cin =  0.0 ff  Cout =  22.4 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --     151 : 2    1 sky130_fd_sc_hd__xnor2_2 A =  16.27  Df = 164.0  -37.9 ps  S = 165.5 ps  Cin =  8.5 ff  Cout =   8.4 ff  Cmax = 121.8 ff  G =   97  
ABC: Path  2 --     152 : 2    2 sky130_fd_sc_hd__xnor2_2 A =  16.27  Df = 335.2  -83.8 ps  S = 114.8 ps  Cin =  8.5 ff  Cout =   4.1 ff  Cmax = 121.8 ff  G =   45  
ABC: Path  3 --     154 : 4    1 sky130_fd_sc_hd__or4_2   A =   8.76  Df = 951.3 -563.1 ps  S = 108.7 ps  Cin =  1.5 ff  Cout =   5.1 ff  Cmax = 310.4 ff  G =  322  
ABC: Path  4 --     155 : 3    1 sky130_fd_sc_hd__a21oi_2 A =   8.76  Df =1335.6 -825.1 ps  S = 417.9 ps  Cin =  4.6 ff  Cout =  33.4 ff  Cmax = 128.2 ff  G =  733  
ABC: Start-point = pi4 (\write_ptr [1]).  End-point = po38 ($auto$rtlil.cc:2739:MuxGate$5049).
ABC: netlist                       : i/o =   51/   48  lat =    0  nd =    71  edge =    232  area =825.79  delay = 4.00  lev = 4
ABC: + write_blif /tmp/yosys-abc-dbTCzH/output.blif 

144.7.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__mux4_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__and3b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a211oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__or4_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor3b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__mux2_1 cells:       32
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:        6
ABC RESULTS:        internal signals:       58
ABC RESULTS:           input signals:       51
ABC RESULTS:          output signals:       48
Removing temp directory.

144.8. Extracting gate netlist of module `\top' to `/tmp/yosys-abc-v9kDX0/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

145. Executing SETUNDEF pass (replace undef values with defined constants).

146. Executing HILOMAP pass (mapping to constant drivers).

147. Executing SPLITNETS pass (splitting up multi-bit signals).

148. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu..
Finding unused cells or wires in module $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface..
Finding unused cells or wires in module $paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface..
Finding unused cells or wires in module $paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate..
Finding unused cells or wires in module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx..
Finding unused cells or wires in module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx..
Finding unused cells or wires in module $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo..
Finding unused cells or wires in module \top..
Removed 14 unused cells and 1118 unused wires.
<suppressed ~62 debug messages>

149. Executing INSBUF pass (insert buffer cells for connected wires).

150. Executing CHECK pass (checking for obvious problems).
Checking module $paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu...
Checking module $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface...
Checking module $paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface...
Checking module $paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate...
Checking module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx...
Checking module $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx...
Checking module $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo...
Checking module top...
Found and reported 0 problems.
{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/constraints/runs/RUN_2025-09-09_21-56-49/tmp/b12755144abd43d981eddc07c51aa1b2.lib ",
   "modules": {
      "$paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\\alu": {
         "num_wires":         167,
         "num_wire_bits":     193,
         "num_pub_wires":     4,
         "num_pub_wire_bits": 30,
         "num_ports":         4,
         "num_port_bits":     30,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         171,
         "area":              1596.531200,
         "num_cells_by_type": {
            "sky130_fd_sc_hd__a211o_2": 4,
            "sky130_fd_sc_hd__a211oi_2": 1,
            "sky130_fd_sc_hd__a21bo_2": 2,
            "sky130_fd_sc_hd__a21boi_2": 2,
            "sky130_fd_sc_hd__a21o_2": 5,
            "sky130_fd_sc_hd__a21oi_2": 14,
            "sky130_fd_sc_hd__a22o_2": 2,
            "sky130_fd_sc_hd__a311o_2": 5,
            "sky130_fd_sc_hd__a31o_2": 9,
            "sky130_fd_sc_hd__a31oi_2": 1,
            "sky130_fd_sc_hd__a32o_2": 1,
            "sky130_fd_sc_hd__and2_2": 4,
            "sky130_fd_sc_hd__and3_2": 1,
            "sky130_fd_sc_hd__and3b_2": 1,
            "sky130_fd_sc_hd__and4bb_2": 1,
            "sky130_fd_sc_hd__inv_2": 7,
            "sky130_fd_sc_hd__mux2_1": 4,
            "sky130_fd_sc_hd__mux4_2": 2,
            "sky130_fd_sc_hd__nand2_2": 16,
            "sky130_fd_sc_hd__nand2b_2": 2,
            "sky130_fd_sc_hd__nand3_2": 3,
            "sky130_fd_sc_hd__nand3b_2": 1,
            "sky130_fd_sc_hd__nor2_2": 8,
            "sky130_fd_sc_hd__nor3_2": 6,
            "sky130_fd_sc_hd__nor4_2": 1,
            "sky130_fd_sc_hd__o2111a_2": 2,
            "sky130_fd_sc_hd__o211a_2": 1,
            "sky130_fd_sc_hd__o21a_2": 6,
            "sky130_fd_sc_hd__o21ai_2": 8,
            "sky130_fd_sc_hd__o21bai_2": 1,
            "sky130_fd_sc_hd__o22a_2": 6,
            "sky130_fd_sc_hd__o22ai_2": 2,
            "sky130_fd_sc_hd__o2bb2a_2": 1,
            "sky130_fd_sc_hd__o311a_2": 1,
            "sky130_fd_sc_hd__o31a_2": 3,
            "sky130_fd_sc_hd__o31ai_2": 2,
            "sky130_fd_sc_hd__o32a_2": 1,
            "sky130_fd_sc_hd__o41a_2": 1,
            "sky130_fd_sc_hd__or2_2": 10,
            "sky130_fd_sc_hd__or3_2": 3,
            "sky130_fd_sc_hd__or3b_2": 3,
            "sky130_fd_sc_hd__or4_2": 3,
            "sky130_fd_sc_hd__or4b_2": 3,
            "sky130_fd_sc_hd__or4bb_2": 1,
            "sky130_fd_sc_hd__xnor2_2": 6,
            "sky130_fd_sc_hd__xor2_2": 4
         }
      },
      "$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\\alu_uart_interface": {
         "num_wires":         112,
         "num_wire_bits":     152,
         "num_pub_wires":     18,
         "num_pub_wire_bits": 58,
         "num_ports":         12,
         "num_port_bits":     52,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         132,
         "area":              1630.313600,
         "num_cells_by_type": {
            "sky130_fd_sc_hd__a21o_2": 1,
            "sky130_fd_sc_hd__a221o_2": 1,
            "sky130_fd_sc_hd__a22o_2": 1,
            "sky130_fd_sc_hd__a31o_2": 1,
            "sky130_fd_sc_hd__a32o_2": 1,
            "sky130_fd_sc_hd__and2_2": 16,
            "sky130_fd_sc_hd__and2b_2": 2,
            "sky130_fd_sc_hd__and3_2": 2,
            "sky130_fd_sc_hd__and4_2": 1,
            "sky130_fd_sc_hd__dfxtp_2": 38,
            "sky130_fd_sc_hd__inv_2": 3,
            "sky130_fd_sc_hd__mux2_1": 16,
            "sky130_fd_sc_hd__nand2_2": 1,
            "sky130_fd_sc_hd__nor2_2": 5,
            "sky130_fd_sc_hd__nor3_2": 1,
            "sky130_fd_sc_hd__nor4b_2": 1,
            "sky130_fd_sc_hd__o211a_2": 17,
            "sky130_fd_sc_hd__o21a_2": 4,
            "sky130_fd_sc_hd__o221a_2": 1,
            "sky130_fd_sc_hd__o2bb2a_2": 1,
            "sky130_fd_sc_hd__or2_2": 10,
            "sky130_fd_sc_hd__or3_2": 6,
            "sky130_fd_sc_hd__or4b_2": 2
         }
      },
      "$paramod$6b4111703c44ac05de92b2879f439a7cdf507670\\uart_interface": {
         "num_wires":         32,
         "num_wire_bits":     46,
         "num_pub_wires":     32,
         "num_pub_wire_bits": 46,
         "num_ports":         10,
         "num_port_bits":     24,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         6,
         "area":              3.753600,
         "num_cells_by_type": {
            "$paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\\baud_rate": 1,
            "$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\\uart_rx": 1,
            "$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\\uart_tx": 1,
            "$paramod$a335e5d139a856f4251c37087aeb169656348c98\\fifo": 2,
            "sky130_fd_sc_hd__inv_2": 1
         }
      },
      "$paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\\baud_rate": {
         "num_wires":         42,
         "num_wire_bits":     42,
         "num_pub_wires":     12,
         "num_pub_wire_bits": 12,
         "num_ports":         3,
         "num_port_bits":     3,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         40,
         "area":              450.432000,
         "num_cells_by_type": {
            "sky130_fd_sc_hd__a21boi_2": 1,
            "sky130_fd_sc_hd__a21o_2": 3,
            "sky130_fd_sc_hd__a31o_2": 2,
            "sky130_fd_sc_hd__a41o_2": 1,
            "sky130_fd_sc_hd__and2_2": 1,
            "sky130_fd_sc_hd__and3_2": 3,
            "sky130_fd_sc_hd__and3b_2": 1,
            "sky130_fd_sc_hd__and4_2": 1,
            "sky130_fd_sc_hd__dfxtp_2": 9,
            "sky130_fd_sc_hd__inv_2": 3,
            "sky130_fd_sc_hd__nand2_2": 3,
            "sky130_fd_sc_hd__nand2b_2": 2,
            "sky130_fd_sc_hd__nand3_2": 1,
            "sky130_fd_sc_hd__nand3b_2": 1,
            "sky130_fd_sc_hd__nor2_2": 1,
            "sky130_fd_sc_hd__nor3_2": 1,
            "sky130_fd_sc_hd__o211a_2": 2,
            "sky130_fd_sc_hd__o311a_2": 1,
            "sky130_fd_sc_hd__o31a_2": 1,
            "sky130_fd_sc_hd__or2_2": 1,
            "sky130_fd_sc_hd__or4b_2": 1
         }
      },
      "$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\\uart_rx": {
         "num_wires":         85,
         "num_wire_bits":     92,
         "num_pub_wires":     17,
         "num_pub_wire_bits": 24,
         "num_ports":         6,
         "num_port_bits":     13,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         88,
         "area":              1014.723200,
         "num_cells_by_type": {
            "sky130_fd_sc_hd__a2111oi_2": 1,
            "sky130_fd_sc_hd__a211o_2": 3,
            "sky130_fd_sc_hd__a21boi_2": 1,
            "sky130_fd_sc_hd__a21o_2": 1,
            "sky130_fd_sc_hd__a21oi_2": 3,
            "sky130_fd_sc_hd__a221o_2": 2,
            "sky130_fd_sc_hd__a2bb2o_2": 1,
            "sky130_fd_sc_hd__a31o_2": 3,
            "sky130_fd_sc_hd__and2_2": 3,
            "sky130_fd_sc_hd__and2b_2": 1,
            "sky130_fd_sc_hd__and3_2": 4,
            "sky130_fd_sc_hd__and4_2": 1,
            "sky130_fd_sc_hd__dfxtp_2": 19,
            "sky130_fd_sc_hd__inv_2": 7,
            "sky130_fd_sc_hd__nand2_2": 1,
            "sky130_fd_sc_hd__nand3_2": 2,
            "sky130_fd_sc_hd__nand4_2": 1,
            "sky130_fd_sc_hd__nand4b_2": 1,
            "sky130_fd_sc_hd__nor2_2": 3,
            "sky130_fd_sc_hd__nor3_2": 1,
            "sky130_fd_sc_hd__nor3b_2": 1,
            "sky130_fd_sc_hd__nor4_2": 2,
            "sky130_fd_sc_hd__o211a_2": 9,
            "sky130_fd_sc_hd__o21a_2": 3,
            "sky130_fd_sc_hd__o221a_2": 2,
            "sky130_fd_sc_hd__o311a_2": 2,
            "sky130_fd_sc_hd__o31ai_2": 1,
            "sky130_fd_sc_hd__or3_2": 9
         }
      },
      "$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\\uart_tx": {
         "num_wires":         103,
         "num_wire_bits":     110,
         "num_pub_wires":     26,
         "num_pub_wire_bits": 33,
         "num_ports":         7,
         "num_port_bits":     14,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         98,
         "area":              1133.587200,
         "num_cells_by_type": {
            "sky130_fd_sc_hd__a2111o_2": 2,
            "sky130_fd_sc_hd__a2111oi_2": 1,
            "sky130_fd_sc_hd__a211o_2": 1,
            "sky130_fd_sc_hd__a211oi_2": 2,
            "sky130_fd_sc_hd__a21oi_2": 3,
            "sky130_fd_sc_hd__a22o_2": 1,
            "sky130_fd_sc_hd__a31o_2": 2,
            "sky130_fd_sc_hd__a32o_2": 1,
            "sky130_fd_sc_hd__and2_2": 2,
            "sky130_fd_sc_hd__and3_2": 4,
            "sky130_fd_sc_hd__and4_2": 3,
            "sky130_fd_sc_hd__dfxtp_2": 20,
            "sky130_fd_sc_hd__inv_2": 5,
            "sky130_fd_sc_hd__mux2_1": 7,
            "sky130_fd_sc_hd__nand2_2": 3,
            "sky130_fd_sc_hd__nand3_2": 1,
            "sky130_fd_sc_hd__nor2_2": 5,
            "sky130_fd_sc_hd__nor3_2": 2,
            "sky130_fd_sc_hd__nor4_2": 1,
            "sky130_fd_sc_hd__o211a_2": 10,
            "sky130_fd_sc_hd__o21a_2": 1,
            "sky130_fd_sc_hd__o21ai_2": 2,
            "sky130_fd_sc_hd__o221a_2": 1,
            "sky130_fd_sc_hd__o2bb2a_2": 1,
            "sky130_fd_sc_hd__o311a_2": 1,
            "sky130_fd_sc_hd__o31a_2": 1,
            "sky130_fd_sc_hd__o31ai_2": 2,
            "sky130_fd_sc_hd__or2_2": 3,
            "sky130_fd_sc_hd__or4_2": 9,
            "sky130_fd_sc_hd__or4b_2": 1
         }
      },
      "$paramod$a335e5d139a856f4251c37087aeb169656348c98\\fifo": {
         "num_wires":         109,
         "num_wire_bits":     123,
         "num_pub_wires":     44,
         "num_pub_wire_bits": 58,
         "num_ports":         8,
         "num_port_bits":     22,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         111,
         "area":              1676.608000,
         "num_cells_by_type": {
            "sky130_fd_sc_hd__a211oi_2": 1,
            "sky130_fd_sc_hd__a21o_2": 2,
            "sky130_fd_sc_hd__a21oi_2": 3,
            "sky130_fd_sc_hd__a31o_2": 1,
            "sky130_fd_sc_hd__and3_2": 1,
            "sky130_fd_sc_hd__and3b_2": 2,
            "sky130_fd_sc_hd__dfxtp_2": 40,
            "sky130_fd_sc_hd__inv_2": 3,
            "sky130_fd_sc_hd__mux2_1": 32,
            "sky130_fd_sc_hd__mux4_2": 8,
            "sky130_fd_sc_hd__nor2_2": 2,
            "sky130_fd_sc_hd__nor3_2": 1,
            "sky130_fd_sc_hd__nor3b_2": 1,
            "sky130_fd_sc_hd__o211a_2": 2,
            "sky130_fd_sc_hd__o21a_2": 6,
            "sky130_fd_sc_hd__or3_2": 1,
            "sky130_fd_sc_hd__or4_2": 2,
            "sky130_fd_sc_hd__xnor2_2": 3
         }
      },
      "\\top": {
         "num_wires":         54,
         "num_wire_bits":     54,
         "num_pub_wires":     54,
         "num_pub_wire_bits": 54,
         "num_ports":         4,
         "num_port_bits":     4,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         3,
         "num_cells_by_type": {
            "$paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\\alu": 1,
            "$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\\alu_uart_interface": 1,
            "$paramod$6b4111703c44ac05de92b2879f439a7cdf507670\\uart_interface": 1
         }
      }
   },
      "design": {
         "num_wires":         813,
         "num_wire_bits":     935,
         "num_pub_wires":     251,
         "num_pub_wire_bits": 373,
         "num_ports":         62,
         "num_port_bits":     184,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         752,
         "area":              9182.556800,
         "num_cells_by_type": {
            "sky130_fd_sc_hd__a2111o_2": 2,
            "sky130_fd_sc_hd__a2111oi_2": 2,
            "sky130_fd_sc_hd__a211o_2": 8,
            "sky130_fd_sc_hd__a211oi_2": 5,
            "sky130_fd_sc_hd__a21bo_2": 2,
            "sky130_fd_sc_hd__a21boi_2": 4,
            "sky130_fd_sc_hd__a21o_2": 14,
            "sky130_fd_sc_hd__a21oi_2": 26,
            "sky130_fd_sc_hd__a221o_2": 3,
            "sky130_fd_sc_hd__a22o_2": 4,
            "sky130_fd_sc_hd__a2bb2o_2": 1,
            "sky130_fd_sc_hd__a311o_2": 5,
            "sky130_fd_sc_hd__a31o_2": 19,
            "sky130_fd_sc_hd__a31oi_2": 1,
            "sky130_fd_sc_hd__a32o_2": 3,
            "sky130_fd_sc_hd__a41o_2": 1,
            "sky130_fd_sc_hd__and2_2": 26,
            "sky130_fd_sc_hd__and2b_2": 3,
            "sky130_fd_sc_hd__and3_2": 16,
            "sky130_fd_sc_hd__and3b_2": 6,
            "sky130_fd_sc_hd__and4_2": 6,
            "sky130_fd_sc_hd__and4bb_2": 1,
            "sky130_fd_sc_hd__dfxtp_2": 166,
            "sky130_fd_sc_hd__inv_2": 32,
            "sky130_fd_sc_hd__mux2_1": 91,
            "sky130_fd_sc_hd__mux4_2": 18,
            "sky130_fd_sc_hd__nand2_2": 24,
            "sky130_fd_sc_hd__nand2b_2": 4,
            "sky130_fd_sc_hd__nand3_2": 7,
            "sky130_fd_sc_hd__nand3b_2": 2,
            "sky130_fd_sc_hd__nand4_2": 1,
            "sky130_fd_sc_hd__nand4b_2": 1,
            "sky130_fd_sc_hd__nor2_2": 26,
            "sky130_fd_sc_hd__nor3_2": 13,
            "sky130_fd_sc_hd__nor3b_2": 3,
            "sky130_fd_sc_hd__nor4_2": 4,
            "sky130_fd_sc_hd__nor4b_2": 1,
            "sky130_fd_sc_hd__o2111a_2": 2,
            "sky130_fd_sc_hd__o211a_2": 43,
            "sky130_fd_sc_hd__o21a_2": 26,
            "sky130_fd_sc_hd__o21ai_2": 10,
            "sky130_fd_sc_hd__o21bai_2": 1,
            "sky130_fd_sc_hd__o221a_2": 4,
            "sky130_fd_sc_hd__o22a_2": 6,
            "sky130_fd_sc_hd__o22ai_2": 2,
            "sky130_fd_sc_hd__o2bb2a_2": 3,
            "sky130_fd_sc_hd__o311a_2": 5,
            "sky130_fd_sc_hd__o31a_2": 5,
            "sky130_fd_sc_hd__o31ai_2": 5,
            "sky130_fd_sc_hd__o32a_2": 1,
            "sky130_fd_sc_hd__o41a_2": 1,
            "sky130_fd_sc_hd__or2_2": 24,
            "sky130_fd_sc_hd__or3_2": 20,
            "sky130_fd_sc_hd__or3b_2": 3,
            "sky130_fd_sc_hd__or4_2": 16,
            "sky130_fd_sc_hd__or4b_2": 7,
            "sky130_fd_sc_hd__or4bb_2": 1,
            "sky130_fd_sc_hd__xnor2_2": 12,
            "sky130_fd_sc_hd__xor2_2": 4
         }
      }
}

151. Printing statistics.

=== $paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu ===

   Number of wires:                167
   Number of wire bits:            193
   Number of public wires:           4
   Number of public wire bits:      30
   Number of ports:                  4
   Number of port bits:             30
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                171
     sky130_fd_sc_hd__a211o_2        4
     sky130_fd_sc_hd__a211oi_2       1
     sky130_fd_sc_hd__a21bo_2        2
     sky130_fd_sc_hd__a21boi_2       2
     sky130_fd_sc_hd__a21o_2         5
     sky130_fd_sc_hd__a21oi_2       14
     sky130_fd_sc_hd__a22o_2         2
     sky130_fd_sc_hd__a311o_2        5
     sky130_fd_sc_hd__a31o_2         9
     sky130_fd_sc_hd__a31oi_2        1
     sky130_fd_sc_hd__a32o_2         1
     sky130_fd_sc_hd__and2_2         4
     sky130_fd_sc_hd__and3_2         1
     sky130_fd_sc_hd__and3b_2        1
     sky130_fd_sc_hd__and4bb_2       1
     sky130_fd_sc_hd__inv_2          7
     sky130_fd_sc_hd__mux2_1         4
     sky130_fd_sc_hd__mux4_2         2
     sky130_fd_sc_hd__nand2_2       16
     sky130_fd_sc_hd__nand2b_2       2
     sky130_fd_sc_hd__nand3_2        3
     sky130_fd_sc_hd__nand3b_2       1
     sky130_fd_sc_hd__nor2_2         8
     sky130_fd_sc_hd__nor3_2         6
     sky130_fd_sc_hd__nor4_2         1
     sky130_fd_sc_hd__o2111a_2       2
     sky130_fd_sc_hd__o211a_2        1
     sky130_fd_sc_hd__o21a_2         6
     sky130_fd_sc_hd__o21ai_2        8
     sky130_fd_sc_hd__o21bai_2       1
     sky130_fd_sc_hd__o22a_2         6
     sky130_fd_sc_hd__o22ai_2        2
     sky130_fd_sc_hd__o2bb2a_2       1
     sky130_fd_sc_hd__o311a_2        1
     sky130_fd_sc_hd__o31a_2         3
     sky130_fd_sc_hd__o31ai_2        2
     sky130_fd_sc_hd__o32a_2         1
     sky130_fd_sc_hd__o41a_2         1
     sky130_fd_sc_hd__or2_2         10
     sky130_fd_sc_hd__or3_2          3
     sky130_fd_sc_hd__or3b_2         3
     sky130_fd_sc_hd__or4_2          3
     sky130_fd_sc_hd__or4b_2         3
     sky130_fd_sc_hd__or4bb_2        1
     sky130_fd_sc_hd__xnor2_2        6
     sky130_fd_sc_hd__xor2_2         4

   Chip area for module '$paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu': 1596.531200
     of which used for sequential elements: 0.000000 (0.00%)

=== $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface ===

   Number of wires:                112
   Number of wire bits:            152
   Number of public wires:          18
   Number of public wire bits:      58
   Number of ports:                 12
   Number of port bits:             52
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                132
     sky130_fd_sc_hd__a21o_2         1
     sky130_fd_sc_hd__a221o_2        1
     sky130_fd_sc_hd__a22o_2         1
     sky130_fd_sc_hd__a31o_2         1
     sky130_fd_sc_hd__a32o_2         1
     sky130_fd_sc_hd__and2_2        16
     sky130_fd_sc_hd__and2b_2        2
     sky130_fd_sc_hd__and3_2         2
     sky130_fd_sc_hd__and4_2         1
     sky130_fd_sc_hd__dfxtp_2       38
     sky130_fd_sc_hd__inv_2          3
     sky130_fd_sc_hd__mux2_1        16
     sky130_fd_sc_hd__nand2_2        1
     sky130_fd_sc_hd__nor2_2         5
     sky130_fd_sc_hd__nor3_2         1
     sky130_fd_sc_hd__nor4b_2        1
     sky130_fd_sc_hd__o211a_2       17
     sky130_fd_sc_hd__o21a_2         4
     sky130_fd_sc_hd__o221a_2        1
     sky130_fd_sc_hd__o2bb2a_2       1
     sky130_fd_sc_hd__or2_2         10
     sky130_fd_sc_hd__or3_2          6
     sky130_fd_sc_hd__or4b_2         2

   Chip area for module '$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface': 1630.313600
     of which used for sequential elements: 808.275200 (49.58%)

=== $paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface ===

   Number of wires:                 32
   Number of wire bits:             46
   Number of public wires:          32
   Number of public wire bits:      46
   Number of ports:                 10
   Number of port bits:             24
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate      1
     $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx      1
     $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx      1
     $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo      2
     sky130_fd_sc_hd__inv_2          1

   Area for cell type $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx is unknown!
   Area for cell type $paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate is unknown!
   Area for cell type $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx is unknown!
   Area for cell type $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo is unknown!

   Chip area for module '$paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface': 3.753600
     of which used for sequential elements: 0.000000 (0.00%)

=== $paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate ===

   Number of wires:                 42
   Number of wire bits:             42
   Number of public wires:          12
   Number of public wire bits:      12
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 40
     sky130_fd_sc_hd__a21boi_2       1
     sky130_fd_sc_hd__a21o_2         3
     sky130_fd_sc_hd__a31o_2         2
     sky130_fd_sc_hd__a41o_2         1
     sky130_fd_sc_hd__and2_2         1
     sky130_fd_sc_hd__and3_2         3
     sky130_fd_sc_hd__and3b_2        1
     sky130_fd_sc_hd__and4_2         1
     sky130_fd_sc_hd__dfxtp_2        9
     sky130_fd_sc_hd__inv_2          3
     sky130_fd_sc_hd__nand2_2        3
     sky130_fd_sc_hd__nand2b_2       2
     sky130_fd_sc_hd__nand3_2        1
     sky130_fd_sc_hd__nand3b_2       1
     sky130_fd_sc_hd__nor2_2         1
     sky130_fd_sc_hd__nor3_2         1
     sky130_fd_sc_hd__o211a_2        2
     sky130_fd_sc_hd__o311a_2        1
     sky130_fd_sc_hd__o31a_2         1
     sky130_fd_sc_hd__or2_2          1
     sky130_fd_sc_hd__or4b_2         1

   Chip area for module '$paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate': 450.432000
     of which used for sequential elements: 191.433600 (42.50%)

=== $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx ===

   Number of wires:                 85
   Number of wire bits:             92
   Number of public wires:          17
   Number of public wire bits:      24
   Number of ports:                  6
   Number of port bits:             13
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 88
     sky130_fd_sc_hd__a2111oi_2      1
     sky130_fd_sc_hd__a211o_2        3
     sky130_fd_sc_hd__a21boi_2       1
     sky130_fd_sc_hd__a21o_2         1
     sky130_fd_sc_hd__a21oi_2        3
     sky130_fd_sc_hd__a221o_2        2
     sky130_fd_sc_hd__a2bb2o_2       1
     sky130_fd_sc_hd__a31o_2         3
     sky130_fd_sc_hd__and2_2         3
     sky130_fd_sc_hd__and2b_2        1
     sky130_fd_sc_hd__and3_2         4
     sky130_fd_sc_hd__and4_2         1
     sky130_fd_sc_hd__dfxtp_2       19
     sky130_fd_sc_hd__inv_2          7
     sky130_fd_sc_hd__nand2_2        1
     sky130_fd_sc_hd__nand3_2        2
     sky130_fd_sc_hd__nand4_2        1
     sky130_fd_sc_hd__nand4b_2       1
     sky130_fd_sc_hd__nor2_2         3
     sky130_fd_sc_hd__nor3_2         1
     sky130_fd_sc_hd__nor3b_2        1
     sky130_fd_sc_hd__nor4_2         2
     sky130_fd_sc_hd__o211a_2        9
     sky130_fd_sc_hd__o21a_2         3
     sky130_fd_sc_hd__o221a_2        2
     sky130_fd_sc_hd__o311a_2        2
     sky130_fd_sc_hd__o31ai_2        1
     sky130_fd_sc_hd__or3_2          9

   Chip area for module '$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx': 1014.723200
     of which used for sequential elements: 404.137600 (39.83%)

=== $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx ===

   Number of wires:                103
   Number of wire bits:            110
   Number of public wires:          26
   Number of public wire bits:      33
   Number of ports:                  7
   Number of port bits:             14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 98
     sky130_fd_sc_hd__a2111o_2       2
     sky130_fd_sc_hd__a2111oi_2      1
     sky130_fd_sc_hd__a211o_2        1
     sky130_fd_sc_hd__a211oi_2       2
     sky130_fd_sc_hd__a21oi_2        3
     sky130_fd_sc_hd__a22o_2         1
     sky130_fd_sc_hd__a31o_2         2
     sky130_fd_sc_hd__a32o_2         1
     sky130_fd_sc_hd__and2_2         2
     sky130_fd_sc_hd__and3_2         4
     sky130_fd_sc_hd__and4_2         3
     sky130_fd_sc_hd__dfxtp_2       20
     sky130_fd_sc_hd__inv_2          5
     sky130_fd_sc_hd__mux2_1         7
     sky130_fd_sc_hd__nand2_2        3
     sky130_fd_sc_hd__nand3_2        1
     sky130_fd_sc_hd__nor2_2         5
     sky130_fd_sc_hd__nor3_2         2
     sky130_fd_sc_hd__nor4_2         1
     sky130_fd_sc_hd__o211a_2       10
     sky130_fd_sc_hd__o21a_2         1
     sky130_fd_sc_hd__o21ai_2        2
     sky130_fd_sc_hd__o221a_2        1
     sky130_fd_sc_hd__o2bb2a_2       1
     sky130_fd_sc_hd__o311a_2        1
     sky130_fd_sc_hd__o31a_2         1
     sky130_fd_sc_hd__o31ai_2        2
     sky130_fd_sc_hd__or2_2          3
     sky130_fd_sc_hd__or4_2          9
     sky130_fd_sc_hd__or4b_2         1

   Chip area for module '$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx': 1133.587200
     of which used for sequential elements: 425.408000 (37.53%)

=== $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo ===

   Number of wires:                109
   Number of wire bits:            123
   Number of public wires:          44
   Number of public wire bits:      58
   Number of ports:                  8
   Number of port bits:             22
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                111
     sky130_fd_sc_hd__a211oi_2       1
     sky130_fd_sc_hd__a21o_2         2
     sky130_fd_sc_hd__a21oi_2        3
     sky130_fd_sc_hd__a31o_2         1
     sky130_fd_sc_hd__and3_2         1
     sky130_fd_sc_hd__and3b_2        2
     sky130_fd_sc_hd__dfxtp_2       40
     sky130_fd_sc_hd__inv_2          3
     sky130_fd_sc_hd__mux2_1        32
     sky130_fd_sc_hd__mux4_2         8
     sky130_fd_sc_hd__nor2_2         2
     sky130_fd_sc_hd__nor3_2         1
     sky130_fd_sc_hd__nor3b_2        1
     sky130_fd_sc_hd__o211a_2        2
     sky130_fd_sc_hd__o21a_2         6
     sky130_fd_sc_hd__or3_2          1
     sky130_fd_sc_hd__or4_2          2
     sky130_fd_sc_hd__xnor2_2        3

   Chip area for module '$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo': 1676.608000
     of which used for sequential elements: 850.816000 (50.75%)

=== top ===

   Number of wires:                 54
   Number of wire bits:             54
   Number of public wires:          54
   Number of public wire bits:      54
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     $paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu      1
     $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface      1
     $paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface      1

   Area for cell type $paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface is unknown!
   Area for cell type $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface is unknown!
   Area for cell type $paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu is unknown!

=== design hierarchy ===

   top                               1
     $paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu      1
     $paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface      1
     $paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface      1
       $paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate      1
       $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx      1
       $paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx      1
       $paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo      2

   Number of wires:                813
   Number of wire bits:            935
   Number of public wires:         251
   Number of public wire bits:     373
   Number of ports:                 62
   Number of port bits:            184
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                752
     sky130_fd_sc_hd__a2111o_2       2
     sky130_fd_sc_hd__a2111oi_2      2
     sky130_fd_sc_hd__a211o_2        8
     sky130_fd_sc_hd__a211oi_2       5
     sky130_fd_sc_hd__a21bo_2        2
     sky130_fd_sc_hd__a21boi_2       4
     sky130_fd_sc_hd__a21o_2        14
     sky130_fd_sc_hd__a21oi_2       26
     sky130_fd_sc_hd__a221o_2        3
     sky130_fd_sc_hd__a22o_2         4
     sky130_fd_sc_hd__a2bb2o_2       1
     sky130_fd_sc_hd__a311o_2        5
     sky130_fd_sc_hd__a31o_2        19
     sky130_fd_sc_hd__a31oi_2        1
     sky130_fd_sc_hd__a32o_2         3
     sky130_fd_sc_hd__a41o_2         1
     sky130_fd_sc_hd__and2_2        26
     sky130_fd_sc_hd__and2b_2        3
     sky130_fd_sc_hd__and3_2        16
     sky130_fd_sc_hd__and3b_2        6
     sky130_fd_sc_hd__and4_2         6
     sky130_fd_sc_hd__and4bb_2       1
     sky130_fd_sc_hd__dfxtp_2      166
     sky130_fd_sc_hd__inv_2         32
     sky130_fd_sc_hd__mux2_1        91
     sky130_fd_sc_hd__mux4_2        18
     sky130_fd_sc_hd__nand2_2       24
     sky130_fd_sc_hd__nand2b_2       4
     sky130_fd_sc_hd__nand3_2        7
     sky130_fd_sc_hd__nand3b_2       2
     sky130_fd_sc_hd__nand4_2        1
     sky130_fd_sc_hd__nand4b_2       1
     sky130_fd_sc_hd__nor2_2        26
     sky130_fd_sc_hd__nor3_2        13
     sky130_fd_sc_hd__nor3b_2        3
     sky130_fd_sc_hd__nor4_2         4
     sky130_fd_sc_hd__nor4b_2        1
     sky130_fd_sc_hd__o2111a_2       2
     sky130_fd_sc_hd__o211a_2       43
     sky130_fd_sc_hd__o21a_2        26
     sky130_fd_sc_hd__o21ai_2       10
     sky130_fd_sc_hd__o21bai_2       1
     sky130_fd_sc_hd__o221a_2        4
     sky130_fd_sc_hd__o22a_2         6
     sky130_fd_sc_hd__o22ai_2        2
     sky130_fd_sc_hd__o2bb2a_2       3
     sky130_fd_sc_hd__o311a_2        5
     sky130_fd_sc_hd__o31a_2         5
     sky130_fd_sc_hd__o31ai_2        5
     sky130_fd_sc_hd__o32a_2         1
     sky130_fd_sc_hd__o41a_2         1
     sky130_fd_sc_hd__or2_2         24
     sky130_fd_sc_hd__or3_2         20
     sky130_fd_sc_hd__or3b_2         3
     sky130_fd_sc_hd__or4_2         16
     sky130_fd_sc_hd__or4b_2         7
     sky130_fd_sc_hd__or4bb_2        1
     sky130_fd_sc_hd__xnor2_2       12
     sky130_fd_sc_hd__xor2_2         4

   Chip area for top module '\top': 9182.556800
     of which used for sequential elements: 850.816000 (9.27%)

152. Executing Verilog backend.
Dumping module `$paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu'.
Dumping module `$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface'.
Dumping module `$paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface'.
Dumping module `$paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate'.
Dumping module `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx'.
Dumping module `$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx'.
Dumping module `$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo'.
Dumping module `\top'.

153. Executing JSON backend.

154. Executing Liberty frontend: /home/camila/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Imported 428 cell types from liberty file.

155. Executing Verilog-2005 frontend: /home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/constraints/runs/RUN_2025-09-09_21-56-49/06-yosys-synthesis/top.nl.v
Parsing SystemVerilog input from `/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/constraints/runs/RUN_2025-09-09_21-56-49/06-yosys-synthesis/top.nl.v' to AST representation.
Generating RTLIL representation for module `\$paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu'.
Generating RTLIL representation for module `\$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface'.
Generating RTLIL representation for module `\$paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface'.
Generating RTLIL representation for module `\$paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate'.
Generating RTLIL representation for module `\$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx'.
Generating RTLIL representation for module `\$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx'.
Generating RTLIL representation for module `\$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo'.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

156. Executing SYNTH pass.

156.1. Executing HIERARCHY pass (managing design hierarchy).

156.1.1. Finding top of design hierarchy..
root of   3 design levels: top                 
root of   1 design levels: \$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo
root of   1 design levels: \$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx
root of   1 design levels: \$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx
root of   1 design levels: \$paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate
root of   2 design levels: \$paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface
root of   1 design levels: \$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface
root of   1 design levels: \$paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu
Automatically selected top as design top module.

156.1.2. Analyzing design hierarchy..
Top module:  \top
Used module:     \$paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface
Used module:         \$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx
Used module:         \$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx
Used module:         \$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo
Used module:         \$paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate
Used module:     \$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface
Used module:     \$paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu

156.1.3. Analyzing design hierarchy..
Top module:  \top
Used module:     \$paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface
Used module:         \$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx
Used module:         \$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx
Used module:         \$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo
Used module:         \$paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate
Used module:     \$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface
Used module:     \$paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu
Removed 0 unused modules.

156.2. Executing PROC pass (convert processes to netlists).

156.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

156.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

156.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

156.2.4. Executing PROC_INIT pass (extract init attributes).

156.2.5. Executing PROC_ARST pass (detect async resets in processes).

156.2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

156.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

156.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).

156.2.9. Executing PROC_DFF pass (convert process syncs to FFs).

156.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

156.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

156.2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
Optimizing module \$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.
Optimizing module \$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.
Optimizing module \$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.
Optimizing module \$paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate.
Optimizing module \$paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface.
Optimizing module \$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.
Optimizing module \$paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu.

156.3. Executing FLATTEN pass (flatten design).
Deleting now unused module \$paramod$a335e5d139a856f4251c37087aeb169656348c98\fifo.
Deleting now unused module \$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_tx.
Deleting now unused module \$paramod$83ab374bc08197efa514ca05ac19072747e23ee5\uart_rx.
Deleting now unused module \$paramod$6ec875ae98cdac0db081f5f61c4514b2beea9a0e\baud_rate.
Deleting now unused module \$paramod$6b4111703c44ac05de92b2879f439a7cdf507670\uart_interface.
Deleting now unused module \$paramod$3657eea4d53669bfdbf8ea094d48a5708f5ac2cf\alu_uart_interface.
Deleting now unused module \$paramod$1b78d2d521b3f5ebabffb07db7e6e88fe1f0b213\alu.
<suppressed ~8 debug messages>

156.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

156.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

156.6. Executing CHECK pass (checking for obvious problems).
Checking module top...
Found and reported 0 problems.

156.7. Executing OPT pass (performing simple optimizations).

156.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

156.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

156.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

156.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

156.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

156.7.6. Executing OPT_DFF pass (perform DFF optimizations).

156.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

156.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

156.7.9. Finished OPT passes. (There is nothing left to do.)

156.8. Executing FSM pass (extract and optimize FSM).

156.8.1. Executing FSM_DETECT pass (finding FSMs in design).

156.8.2. Executing FSM_EXTRACT pass (extracting FSM from design).

156.8.3. Executing FSM_OPT pass (simple optimizations of FSMs).

156.8.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

156.8.5. Executing FSM_OPT pass (simple optimizations of FSMs).

156.8.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

156.8.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

156.8.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

156.9. Executing OPT pass (performing simple optimizations).

156.9.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

156.9.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

156.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

156.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

156.9.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

156.9.6. Executing OPT_DFF pass (perform DFF optimizations).

156.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

156.9.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

156.9.9. Finished OPT passes. (There is nothing left to do.)

156.10. Executing WREDUCE pass (reducing word size of cells).

156.11. Executing PEEPOPT pass (run peephole optimizers).

156.12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

156.13. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module top:
  created 0 $alu and 0 $macc cells.

156.14. Executing SHARE pass (SAT-based resource sharing).

156.15. Executing OPT pass (performing simple optimizations).

156.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

156.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

156.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

156.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

156.15.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

156.15.6. Executing OPT_DFF pass (perform DFF optimizations).

156.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

156.15.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

156.15.9. Finished OPT passes. (There is nothing left to do.)

156.16. Executing MEMORY pass.

156.16.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

156.16.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

156.16.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

156.16.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

156.16.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

156.16.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

156.16.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

156.16.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

156.16.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

156.16.10. Executing MEMORY_COLLECT pass (generating $mem cells).

156.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

156.18. Executing OPT pass (performing simple optimizations).

156.18.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

156.18.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

156.18.3. Executing OPT_DFF pass (perform DFF optimizations).

156.18.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

156.18.5. Finished fast OPT passes.

156.19. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

156.20. Executing OPT pass (performing simple optimizations).

156.20.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

156.20.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

156.20.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

156.20.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

156.20.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

156.20.6. Executing OPT_SHARE pass.

156.20.7. Executing OPT_DFF pass (perform DFF optimizations).

156.20.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

156.20.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

156.20.10. Finished OPT passes. (There is nothing left to do.)

156.21. Executing TECHMAP pass (map to technology primitives).

156.21.1. Executing Verilog-2005 frontend: /nix/store/9r0bh7sp051dpm8km8bqlb028anpd3v3-yosys/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nix/store/9r0bh7sp051dpm8km8bqlb028anpd3v3-yosys/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

156.21.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~73 debug messages>

156.22. Executing OPT pass (performing simple optimizations).

156.22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

156.22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

156.22.3. Executing OPT_DFF pass (perform DFF optimizations).

156.22.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

156.22.5. Finished fast OPT passes.

156.23. Executing ABC pass (technology mapping using ABC).

156.23.1. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

156.24. Executing OPT pass (performing simple optimizations).

156.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

156.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

156.24.3. Executing OPT_DFF pass (perform DFF optimizations).

156.24.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

156.24.5. Finished fast OPT passes.

156.25. Executing HIERARCHY pass (managing design hierarchy).

156.25.1. Analyzing design hierarchy..
Top module:  \top

156.25.2. Analyzing design hierarchy..
Top module:  \top
Removed 0 unused modules.

156.26. Printing statistics.

=== top ===

   Number of wires:                813
   Number of wire bits:            935
   Number of public wires:         813
   Number of public wire bits:     935
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                760
     $scopeinfo                      8
     sky130_fd_sc_hd__a2111o_2       2
     sky130_fd_sc_hd__a2111oi_2      2
     sky130_fd_sc_hd__a211o_2        8
     sky130_fd_sc_hd__a211oi_2       5
     sky130_fd_sc_hd__a21bo_2        2
     sky130_fd_sc_hd__a21boi_2       4
     sky130_fd_sc_hd__a21o_2        14
     sky130_fd_sc_hd__a21oi_2       26
     sky130_fd_sc_hd__a221o_2        3
     sky130_fd_sc_hd__a22o_2         4
     sky130_fd_sc_hd__a2bb2o_2       1
     sky130_fd_sc_hd__a311o_2        5
     sky130_fd_sc_hd__a31o_2        19
     sky130_fd_sc_hd__a31oi_2        1
     sky130_fd_sc_hd__a32o_2         3
     sky130_fd_sc_hd__a41o_2         1
     sky130_fd_sc_hd__and2_2        26
     sky130_fd_sc_hd__and2b_2        3
     sky130_fd_sc_hd__and3_2        16
     sky130_fd_sc_hd__and3b_2        6
     sky130_fd_sc_hd__and4_2         6
     sky130_fd_sc_hd__and4bb_2       1
     sky130_fd_sc_hd__dfxtp_2      166
     sky130_fd_sc_hd__inv_2         32
     sky130_fd_sc_hd__mux2_1        91
     sky130_fd_sc_hd__mux4_2        18
     sky130_fd_sc_hd__nand2_2       24
     sky130_fd_sc_hd__nand2b_2       4
     sky130_fd_sc_hd__nand3_2        7
     sky130_fd_sc_hd__nand3b_2       2
     sky130_fd_sc_hd__nand4_2        1
     sky130_fd_sc_hd__nand4b_2       1
     sky130_fd_sc_hd__nor2_2        26
     sky130_fd_sc_hd__nor3_2        13
     sky130_fd_sc_hd__nor3b_2        3
     sky130_fd_sc_hd__nor4_2         4
     sky130_fd_sc_hd__nor4b_2        1
     sky130_fd_sc_hd__o2111a_2       2
     sky130_fd_sc_hd__o211a_2       43
     sky130_fd_sc_hd__o21a_2        26
     sky130_fd_sc_hd__o21ai_2       10
     sky130_fd_sc_hd__o21bai_2       1
     sky130_fd_sc_hd__o221a_2        4
     sky130_fd_sc_hd__o22a_2         6
     sky130_fd_sc_hd__o22ai_2        2
     sky130_fd_sc_hd__o2bb2a_2       3
     sky130_fd_sc_hd__o311a_2        5
     sky130_fd_sc_hd__o31a_2         5
     sky130_fd_sc_hd__o31ai_2        5
     sky130_fd_sc_hd__o32a_2         1
     sky130_fd_sc_hd__o41a_2         1
     sky130_fd_sc_hd__or2_2         24
     sky130_fd_sc_hd__or3_2         20
     sky130_fd_sc_hd__or3b_2         3
     sky130_fd_sc_hd__or4_2         16
     sky130_fd_sc_hd__or4b_2         7
     sky130_fd_sc_hd__or4bb_2        1
     sky130_fd_sc_hd__xnor2_2       12
     sky130_fd_sc_hd__xor2_2         4

156.27. Executing CHECK pass (checking for obvious problems).
Checking module top...
Found and reported 0 problems.
[INFO] Using generated ABC script '/home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/constraints/runs/RUN_2025-09-09_21-56-49/06-yosys-synthesis/AREA_0.abc'â€¦

157. Executing ABC pass (technology mapping using ABC).

157.1. Extracting gate netlist of module `\top' to `/tmp/yosys-abc-wPPW90/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

158. Executing SETUNDEF pass (replace undef values with defined constants).

159. Executing HILOMAP pass (mapping to constant drivers).

160. Executing SPLITNETS pass (splitting up multi-bit signals).

161. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 8 unused cells and 180 unused wires.
<suppressed ~188 debug messages>

162. Executing INSBUF pass (insert buffer cells for connected wires).

163. Executing CHECK pass (checking for obvious problems).
Checking module top...
Found and reported 0 problems.
{
   "creator": "Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)",
   "invocation": "stat -json -liberty /home/camila/my_designs/unic-cass/unic-cass-ihp-uart-alu/constraints/runs/RUN_2025-09-09_21-56-49/tmp/b12755144abd43d981eddc07c51aa1b2.lib ",
   "modules": {
      "\\top": {
         "num_wires":         755,
         "num_wire_bits":     755,
         "num_pub_wires":     755,
         "num_pub_wire_bits": 755,
         "num_ports":         4,
         "num_port_bits":     4,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         752,
         "area":              9182.556800,
         "num_cells_by_type": {
            "sky130_fd_sc_hd__a2111o_2": 2,
            "sky130_fd_sc_hd__a2111oi_2": 2,
            "sky130_fd_sc_hd__a211o_2": 8,
            "sky130_fd_sc_hd__a211oi_2": 5,
            "sky130_fd_sc_hd__a21bo_2": 2,
            "sky130_fd_sc_hd__a21boi_2": 4,
            "sky130_fd_sc_hd__a21o_2": 14,
            "sky130_fd_sc_hd__a21oi_2": 26,
            "sky130_fd_sc_hd__a221o_2": 3,
            "sky130_fd_sc_hd__a22o_2": 4,
            "sky130_fd_sc_hd__a2bb2o_2": 1,
            "sky130_fd_sc_hd__a311o_2": 5,
            "sky130_fd_sc_hd__a31o_2": 19,
            "sky130_fd_sc_hd__a31oi_2": 1,
            "sky130_fd_sc_hd__a32o_2": 3,
            "sky130_fd_sc_hd__a41o_2": 1,
            "sky130_fd_sc_hd__and2_2": 26,
            "sky130_fd_sc_hd__and2b_2": 3,
            "sky130_fd_sc_hd__and3_2": 16,
            "sky130_fd_sc_hd__and3b_2": 6,
            "sky130_fd_sc_hd__and4_2": 6,
            "sky130_fd_sc_hd__and4bb_2": 1,
            "sky130_fd_sc_hd__dfxtp_2": 166,
            "sky130_fd_sc_hd__inv_2": 32,
            "sky130_fd_sc_hd__mux2_1": 91,
            "sky130_fd_sc_hd__mux4_2": 18,
            "sky130_fd_sc_hd__nand2_2": 24,
            "sky130_fd_sc_hd__nand2b_2": 4,
            "sky130_fd_sc_hd__nand3_2": 7,
            "sky130_fd_sc_hd__nand3b_2": 2,
            "sky130_fd_sc_hd__nand4_2": 1,
            "sky130_fd_sc_hd__nand4b_2": 1,
            "sky130_fd_sc_hd__nor2_2": 26,
            "sky130_fd_sc_hd__nor3_2": 13,
            "sky130_fd_sc_hd__nor3b_2": 3,
            "sky130_fd_sc_hd__nor4_2": 4,
            "sky130_fd_sc_hd__nor4b_2": 1,
            "sky130_fd_sc_hd__o2111a_2": 2,
            "sky130_fd_sc_hd__o211a_2": 43,
            "sky130_fd_sc_hd__o21a_2": 26,
            "sky130_fd_sc_hd__o21ai_2": 10,
            "sky130_fd_sc_hd__o21bai_2": 1,
            "sky130_fd_sc_hd__o221a_2": 4,
            "sky130_fd_sc_hd__o22a_2": 6,
            "sky130_fd_sc_hd__o22ai_2": 2,
            "sky130_fd_sc_hd__o2bb2a_2": 3,
            "sky130_fd_sc_hd__o311a_2": 5,
            "sky130_fd_sc_hd__o31a_2": 5,
            "sky130_fd_sc_hd__o31ai_2": 5,
            "sky130_fd_sc_hd__o32a_2": 1,
            "sky130_fd_sc_hd__o41a_2": 1,
            "sky130_fd_sc_hd__or2_2": 24,
            "sky130_fd_sc_hd__or3_2": 20,
            "sky130_fd_sc_hd__or3b_2": 3,
            "sky130_fd_sc_hd__or4_2": 16,
            "sky130_fd_sc_hd__or4b_2": 7,
            "sky130_fd_sc_hd__or4bb_2": 1,
            "sky130_fd_sc_hd__xnor2_2": 12,
            "sky130_fd_sc_hd__xor2_2": 4
         }
      }
   },
      "design": {
         "num_wires":         755,
         "num_wire_bits":     755,
         "num_pub_wires":     755,
         "num_pub_wire_bits": 755,
         "num_ports":         4,
         "num_port_bits":     4,
         "num_memories":      0,
         "num_memory_bits":   0,
         "num_processes":     0,
         "num_cells":         752,
         "area":              9182.556800,
         "num_cells_by_type": {
            "sky130_fd_sc_hd__a2111o_2": 2,
            "sky130_fd_sc_hd__a2111oi_2": 2,
            "sky130_fd_sc_hd__a211o_2": 8,
            "sky130_fd_sc_hd__a211oi_2": 5,
            "sky130_fd_sc_hd__a21bo_2": 2,
            "sky130_fd_sc_hd__a21boi_2": 4,
            "sky130_fd_sc_hd__a21o_2": 14,
            "sky130_fd_sc_hd__a21oi_2": 26,
            "sky130_fd_sc_hd__a221o_2": 3,
            "sky130_fd_sc_hd__a22o_2": 4,
            "sky130_fd_sc_hd__a2bb2o_2": 1,
            "sky130_fd_sc_hd__a311o_2": 5,
            "sky130_fd_sc_hd__a31o_2": 19,
            "sky130_fd_sc_hd__a31oi_2": 1,
            "sky130_fd_sc_hd__a32o_2": 3,
            "sky130_fd_sc_hd__a41o_2": 1,
            "sky130_fd_sc_hd__and2_2": 26,
            "sky130_fd_sc_hd__and2b_2": 3,
            "sky130_fd_sc_hd__and3_2": 16,
            "sky130_fd_sc_hd__and3b_2": 6,
            "sky130_fd_sc_hd__and4_2": 6,
            "sky130_fd_sc_hd__and4bb_2": 1,
            "sky130_fd_sc_hd__dfxtp_2": 166,
            "sky130_fd_sc_hd__inv_2": 32,
            "sky130_fd_sc_hd__mux2_1": 91,
            "sky130_fd_sc_hd__mux4_2": 18,
            "sky130_fd_sc_hd__nand2_2": 24,
            "sky130_fd_sc_hd__nand2b_2": 4,
            "sky130_fd_sc_hd__nand3_2": 7,
            "sky130_fd_sc_hd__nand3b_2": 2,
            "sky130_fd_sc_hd__nand4_2": 1,
            "sky130_fd_sc_hd__nand4b_2": 1,
            "sky130_fd_sc_hd__nor2_2": 26,
            "sky130_fd_sc_hd__nor3_2": 13,
            "sky130_fd_sc_hd__nor3b_2": 3,
            "sky130_fd_sc_hd__nor4_2": 4,
            "sky130_fd_sc_hd__nor4b_2": 1,
            "sky130_fd_sc_hd__o2111a_2": 2,
            "sky130_fd_sc_hd__o211a_2": 43,
            "sky130_fd_sc_hd__o21a_2": 26,
            "sky130_fd_sc_hd__o21ai_2": 10,
            "sky130_fd_sc_hd__o21bai_2": 1,
            "sky130_fd_sc_hd__o221a_2": 4,
            "sky130_fd_sc_hd__o22a_2": 6,
            "sky130_fd_sc_hd__o22ai_2": 2,
            "sky130_fd_sc_hd__o2bb2a_2": 3,
            "sky130_fd_sc_hd__o311a_2": 5,
            "sky130_fd_sc_hd__o31a_2": 5,
            "sky130_fd_sc_hd__o31ai_2": 5,
            "sky130_fd_sc_hd__o32a_2": 1,
            "sky130_fd_sc_hd__o41a_2": 1,
            "sky130_fd_sc_hd__or2_2": 24,
            "sky130_fd_sc_hd__or3_2": 20,
            "sky130_fd_sc_hd__or3b_2": 3,
            "sky130_fd_sc_hd__or4_2": 16,
            "sky130_fd_sc_hd__or4b_2": 7,
            "sky130_fd_sc_hd__or4bb_2": 1,
            "sky130_fd_sc_hd__xnor2_2": 12,
            "sky130_fd_sc_hd__xor2_2": 4
         }
      }
}

164. Printing statistics.

=== top ===

   Number of wires:                755
   Number of wire bits:            755
   Number of public wires:         755
   Number of public wire bits:     755
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                752
     sky130_fd_sc_hd__a2111o_2       2
     sky130_fd_sc_hd__a2111oi_2      2
     sky130_fd_sc_hd__a211o_2        8
     sky130_fd_sc_hd__a211oi_2       5
     sky130_fd_sc_hd__a21bo_2        2
     sky130_fd_sc_hd__a21boi_2       4
     sky130_fd_sc_hd__a21o_2        14
     sky130_fd_sc_hd__a21oi_2       26
     sky130_fd_sc_hd__a221o_2        3
     sky130_fd_sc_hd__a22o_2         4
     sky130_fd_sc_hd__a2bb2o_2       1
     sky130_fd_sc_hd__a311o_2        5
     sky130_fd_sc_hd__a31o_2        19
     sky130_fd_sc_hd__a31oi_2        1
     sky130_fd_sc_hd__a32o_2         3
     sky130_fd_sc_hd__a41o_2         1
     sky130_fd_sc_hd__and2_2        26
     sky130_fd_sc_hd__and2b_2        3
     sky130_fd_sc_hd__and3_2        16
     sky130_fd_sc_hd__and3b_2        6
     sky130_fd_sc_hd__and4_2         6
     sky130_fd_sc_hd__and4bb_2       1
     sky130_fd_sc_hd__dfxtp_2      166
     sky130_fd_sc_hd__inv_2         32
     sky130_fd_sc_hd__mux2_1        91
     sky130_fd_sc_hd__mux4_2        18
     sky130_fd_sc_hd__nand2_2       24
     sky130_fd_sc_hd__nand2b_2       4
     sky130_fd_sc_hd__nand3_2        7
     sky130_fd_sc_hd__nand3b_2       2
     sky130_fd_sc_hd__nand4_2        1
     sky130_fd_sc_hd__nand4b_2       1
     sky130_fd_sc_hd__nor2_2        26
     sky130_fd_sc_hd__nor3_2        13
     sky130_fd_sc_hd__nor3b_2        3
     sky130_fd_sc_hd__nor4_2         4
     sky130_fd_sc_hd__nor4b_2        1
     sky130_fd_sc_hd__o2111a_2       2
     sky130_fd_sc_hd__o211a_2       43
     sky130_fd_sc_hd__o21a_2        26
     sky130_fd_sc_hd__o21ai_2       10
     sky130_fd_sc_hd__o21bai_2       1
     sky130_fd_sc_hd__o221a_2        4
     sky130_fd_sc_hd__o22a_2         6
     sky130_fd_sc_hd__o22ai_2        2
     sky130_fd_sc_hd__o2bb2a_2       3
     sky130_fd_sc_hd__o311a_2        5
     sky130_fd_sc_hd__o31a_2         5
     sky130_fd_sc_hd__o31ai_2        5
     sky130_fd_sc_hd__o32a_2         1
     sky130_fd_sc_hd__o41a_2         1
     sky130_fd_sc_hd__or2_2         24
     sky130_fd_sc_hd__or3_2         20
     sky130_fd_sc_hd__or3b_2         3
     sky130_fd_sc_hd__or4_2         16
     sky130_fd_sc_hd__or4b_2         7
     sky130_fd_sc_hd__or4bb_2        1
     sky130_fd_sc_hd__xnor2_2       12
     sky130_fd_sc_hd__xor2_2         4

   Chip area for module '\top': 9182.556800
     of which used for sequential elements: 3530.886400 (38.45%)

165. Executing Verilog backend.
Dumping module `\top'.

166. Executing JSON backend.
