[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/PartSelectParent/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 96
LIB: work
FILE: ${SURELOG_DIR}/tests/PartSelectParent/dut.sv
n<> u<95> t<Top_level_rule> c<1> l<1:1> el<9:1>
  n<> u<1> t<Null_rule> p<95> s<94> l<1:1>
  n<> u<94> t<Source_text> p<95> c<93> l<1:1> el<8:10>
    n<> u<93> t<Description> p<94> c<92> l<1:1> el<8:10>
      n<> u<92> t<Module_declaration> p<93> c<14> l<1:1> el<8:10>
        n<> u<14> t<Module_ansi_header> p<92> c<2> s<64> l<1:1> el<1:26>
          n<module> u<2> t<Module_keyword> p<14> s<3> l<1:1> el<1:7>
          n<top> u<3> t<STRING_CONST> p<14> s<4> l<1:8> el<1:11>
          n<> u<4> t<Package_import_declaration_list> p<14> s<13> l<1:11> el<1:11>
          n<> u<13> t<Port_declaration_list> p<14> c<12> l<1:11> el<1:25>
            n<> u<12> t<Ansi_port_declaration> p<13> c<10> l<1:12> el<1:24>
              n<> u<10> t<Net_port_header> p<12> c<5> s<11> l<1:12> el<1:22>
                n<> u<5> t<PortDir_Out> p<10> s<9> l<1:12> el<1:18>
                n<> u<9> t<Net_port_type> p<10> c<8> l<1:19> el<1:22>
                  n<> u<8> t<Data_type_or_implicit> p<9> c<7> l<1:19> el<1:22>
                    n<> u<7> t<Data_type> p<8> c<6> l<1:19> el<1:22>
                      n<> u<6> t<IntegerAtomType_Int> p<7> l<1:19> el<1:22>
              n<o> u<11> t<STRING_CONST> p<12> l<1:23> el<1:24>
        n<> u<64> t<Non_port_module_item> p<92> c<63> s<90> l<2:4> el<5:7>
          n<> u<63> t<Module_or_generate_item> p<64> c<62> l<2:4> el<5:7>
            n<> u<62> t<Module_common_item> p<63> c<61> l<2:4> el<5:7>
              n<> u<61> t<Initial_construct> p<62> c<60> l<2:4> el<5:7>
                n<> u<60> t<Statement_or_null> p<61> c<59> l<2:12> el<5:7>
                  n<> u<59> t<Statement> p<60> c<58> l<2:12> el<5:7>
                    n<> u<58> t<Statement_item> p<59> c<57> l<2:12> el<5:7>
                      n<> u<57> t<Seq_block> p<58> c<29> l<2:12> el<5:7>
                        n<> u<29> t<Statement_or_null> p<57> c<28> s<55> l<3:7> el<3:13>
                          n<> u<28> t<Statement> p<29> c<27> l<3:7> el<3:13>
                            n<> u<27> t<Statement_item> p<28> c<26> l<3:7> el<3:13>
                              n<> u<26> t<Blocking_assignment> p<27> c<25> l<3:7> el<3:12>
                                n<> u<25> t<Operator_assignment> p<26> c<19> l<3:7> el<3:12>
                                  n<> u<19> t<Variable_lvalue> p<25> c<16> s<20> l<3:7> el<3:8>
                                    n<> u<16> t<Ps_or_hierarchical_identifier> p<19> c<15> s<18> l<3:7> el<3:8>
                                      n<o> u<15> t<STRING_CONST> p<16> l<3:7> el<3:8>
                                    n<> u<18> t<Select> p<19> c<17> l<3:9> el<3:9>
                                      n<> u<17> t<Bit_select> p<18> l<3:9> el<3:9>
                                  n<> u<20> t<AssignOp_Assign> p<25> s<24> l<3:9> el<3:10>
                                  n<> u<24> t<Expression> p<25> c<23> l<3:11> el<3:12>
                                    n<> u<23> t<Primary> p<24> c<22> l<3:11> el<3:12>
                                      n<> u<22> t<Primary_literal> p<23> c<21> l<3:11> el<3:12>
                                        n<0> u<21> t<INT_CONST> p<22> l<3:11> el<3:12>
                        n<> u<55> t<Statement_or_null> p<57> c<54> s<56> l<4:7> el<4:24>
                          n<> u<54> t<Statement> p<55> c<53> l<4:7> el<4:24>
                            n<> u<53> t<Statement_item> p<54> c<52> l<4:7> el<4:24>
                              n<> u<52> t<Blocking_assignment> p<53> c<51> l<4:7> el<4:23>
                                n<> u<51> t<Operator_assignment> p<52> c<45> l<4:7> el<4:23>
                                  n<> u<45> t<Variable_lvalue> p<51> c<44> s<46> l<4:7> el<4:15>
                                    n<> u<44> t<Variable_lvalue> p<45> c<31> l<4:8> el<4:14>
                                      n<> u<31> t<Ps_or_hierarchical_identifier> p<44> c<30> s<43> l<4:8> el<4:9>
                                        n<o> u<30> t<STRING_CONST> p<31> l<4:8> el<4:9>
                                      n<> u<43> t<Select> p<44> c<32> l<4:9> el<4:14>
                                        n<> u<32> t<Bit_select> p<43> s<42> l<4:9> el<4:9>
                                        n<> u<42> t<Part_select_range> p<43> c<41> l<4:10> el<4:13>
                                          n<> u<41> t<Constant_range> p<42> c<36> l<4:10> el<4:13>
                                            n<> u<36> t<Constant_expression> p<41> c<35> s<40> l<4:10> el<4:11>
                                              n<> u<35> t<Constant_primary> p<36> c<34> l<4:10> el<4:11>
                                                n<> u<34> t<Primary_literal> p<35> c<33> l<4:10> el<4:11>
                                                  n<1> u<33> t<INT_CONST> p<34> l<4:10> el<4:11>
                                            n<> u<40> t<Constant_expression> p<41> c<39> l<4:12> el<4:13>
                                              n<> u<39> t<Constant_primary> p<40> c<38> l<4:12> el<4:13>
                                                n<> u<38> t<Primary_literal> p<39> c<37> l<4:12> el<4:13>
                                                  n<0> u<37> t<INT_CONST> p<38> l<4:12> el<4:13>
                                  n<> u<46> t<AssignOp_Assign> p<51> s<50> l<4:16> el<4:17>
                                  n<> u<50> t<Expression> p<51> c<49> l<4:18> el<4:23>
                                    n<> u<49> t<Primary> p<50> c<48> l<4:18> el<4:23>
                                      n<> u<48> t<Primary_literal> p<49> c<47> l<4:18> el<4:23>
                                        n<2'b11> u<47> t<INT_CONST> p<48> l<4:18> el<4:23>
                        n<> u<56> t<END> p<57> l<5:4> el<5:7>
        n<> u<90> t<Non_port_module_item> p<92> c<89> s<91> l<7:4> el<7:30>
          n<> u<89> t<Module_or_generate_item> p<90> c<88> l<7:4> el<7:30>
            n<> u<88> t<Module_common_item> p<89> c<87> l<7:4> el<7:30>
              n<> u<87> t<Continuous_assign> p<88> c<86> l<7:4> el<7:30>
                n<> u<86> t<Net_assignment_list> p<87> c<85> l<7:13> el<7:29>
                  n<> u<85> t<Net_assignment> p<86> c<80> l<7:13> el<7:29>
                    n<> u<80> t<Net_lvalue> p<85> c<79> s<84> l<7:13> el<7:21>
                      n<> u<79> t<Net_lvalue> p<80> c<66> l<7:14> el<7:20>
                        n<> u<66> t<Ps_or_hierarchical_identifier> p<79> c<65> s<78> l<7:14> el<7:15>
                          n<o> u<65> t<STRING_CONST> p<66> l<7:14> el<7:15>
                        n<> u<78> t<Constant_select> p<79> c<67> l<7:15> el<7:20>
                          n<> u<67> t<Constant_bit_select> p<78> s<77> l<7:15> el<7:15>
                          n<> u<77> t<Constant_part_select_range> p<78> c<76> l<7:16> el<7:19>
                            n<> u<76> t<Constant_range> p<77> c<71> l<7:16> el<7:19>
                              n<> u<71> t<Constant_expression> p<76> c<70> s<75> l<7:16> el<7:17>
                                n<> u<70> t<Constant_primary> p<71> c<69> l<7:16> el<7:17>
                                  n<> u<69> t<Primary_literal> p<70> c<68> l<7:16> el<7:17>
                                    n<1> u<68> t<INT_CONST> p<69> l<7:16> el<7:17>
                              n<> u<75> t<Constant_expression> p<76> c<74> l<7:18> el<7:19>
                                n<> u<74> t<Constant_primary> p<75> c<73> l<7:18> el<7:19>
                                  n<> u<73> t<Primary_literal> p<74> c<72> l<7:18> el<7:19>
                                    n<0> u<72> t<INT_CONST> p<73> l<7:18> el<7:19>
                    n<> u<84> t<Expression> p<85> c<83> l<7:24> el<7:29>
                      n<> u<83> t<Primary> p<84> c<82> l<7:24> el<7:29>
                        n<> u<82> t<Primary_literal> p<83> c<81> l<7:24> el<7:29>
                          n<2'b11> u<81> t<INT_CONST> p<82> l<7:24> el<7:29>
        n<> u<91> t<ENDMODULE> p<92> l<8:1> el<8:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/PartSelectParent/dut.sv:1:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/PartSelectParent/dut.sv:1:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Assignment                                             2
Begin                                                  1
Constant                                               7
ContAssign                                             1
Design                                                 1
Identifier                                             1
Initial                                                1
IntTypespec                                            2
Module                                                 1
ModuleTypespec                                         1
Operation                                              2
PartSelect                                             2
Port                                                   1
RefObj                                                 1
RefTypespec                                            2
SourceFile                                             1
Variable                                               1
------------------------------------------------------------
Total:                                                28
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/PartSelectParent/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: (dut.sv), file:${SURELOG_DIR}/tests/PartSelectParent/dut.sv
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:dut.sv
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PartSelectParent/dut.sv, line:1:1, endln:8:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@top)
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PartSelectParent/dut.sv, line:1:1, endln:8:10
    |vpiName:work@top
  |vpiVariable:
  \_Variable: (work@top.o), line:1:23, endln:1:24
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PartSelectParent/dut.sv, line:1:1, endln:8:10
    |vpiTypespec:
    \_RefTypespec: (work@top.o), line:1:19, endln:1:22
      |vpiParent:
      \_Variable: (work@top.o), line:1:23, endln:1:24
      |vpiFullName:work@top.o
      |vpiActual:
      \_IntTypespec: , line:1:19, endln:1:22
    |vpiName:o
    |vpiFullName:work@top.o
    |vpiSigned:1
    |vpiRandType:1
    |vpiVisibility:1
  |vpiTypedef:
  \_IntTypespec: , line:1:19, endln:1:22
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PartSelectParent/dut.sv, line:1:1, endln:8:10
    |vpiSigned:1
  |vpiImportTypespec:
  \_IntTypespec: , line:1:19, endln:1:22
  |vpiImportTypespec:
  \_Variable: (work@top.o), line:1:23, endln:1:24
  |vpiDefName:work@top
  |vpiPort:
  \_Port: (o), line:1:23, endln:1:24
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PartSelectParent/dut.sv, line:1:1, endln:8:10
    |vpiName:o
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@top.o), line:1:19, endln:1:22
      |vpiParent:
      \_Port: (o), line:1:23, endln:1:24
      |vpiFullName:work@top.o
      |vpiActual:
      \_IntTypespec: , line:1:19, endln:1:22
  |vpiProcess:
  \_Initial: , line:2:4, endln:5:7
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PartSelectParent/dut.sv, line:1:1, endln:8:10
    |vpiStmt:
    \_Begin: (work@top), line:2:12, endln:5:7
      |vpiParent:
      \_Initial: , line:2:4, endln:5:7
      |vpiFullName:work@top
      |vpiStmt:
      \_Assignment: , line:3:7, endln:3:12
        |vpiParent:
        \_Begin: (work@top), line:2:12, endln:5:7
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_Constant: , line:3:11, endln:3:12
          |vpiParent:
          \_Assignment: , line:3:7, endln:3:12
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
        |vpiLhs:
        \_RefObj: (work@top.o), line:3:7, endln:3:8
          |vpiParent:
          \_Assignment: , line:3:7, endln:3:12
          |vpiName:o
          |vpiFullName:work@top.o
          |vpiActual:
          \_Variable: (work@top.o), line:1:23, endln:1:24
      |vpiStmt:
      \_Assignment: , line:4:7, endln:4:23
        |vpiParent:
        \_Begin: (work@top), line:2:12, endln:5:7
        |vpiOpType:82
        |vpiBlocking:1
        |vpiRhs:
        \_Constant: , line:4:18, endln:4:23
          |vpiParent:
          \_Assignment: , line:4:7, endln:4:23
          |vpiDecompile:2'b11
          |vpiSize:2
          |BIN:11
          |vpiConstType:3
        |vpiLhs:
        \_Operation: , line:4:7, endln:4:15
          |vpiParent:
          \_Assignment: , line:4:7, endln:4:23
          |vpiOpType:33
          |vpiOperand:
          \_PartSelect: o (work@top.o), line:4:10, endln:4:13
            |vpiParent:
            \_Operation: , line:4:7, endln:4:15
            |vpiName:o
            |vpiFullName:work@top.o
            |vpiDefName:o
            |vpiActual:
            \_Variable: (work@top.o), line:1:23, endln:1:24
            |vpiConstantSelect:1
            |vpiLeftRange:
            \_Constant: , line:4:10, endln:4:11
              |vpiParent:
              \_PartSelect: o (work@top.o), line:4:10, endln:4:13
              |vpiDecompile:1
              |vpiSize:64
              |UINT:1
              |vpiConstType:9
            |vpiRightRange:
            \_Constant: , line:4:12, endln:4:13
              |vpiParent:
              \_PartSelect: o (work@top.o), line:4:10, endln:4:13
              |vpiDecompile:0
              |vpiSize:64
              |UINT:0
              |vpiConstType:9
  |vpiContAssign:
  \_ContAssign: , line:7:13, endln:7:29
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PartSelectParent/dut.sv, line:1:1, endln:8:10
    |vpiRhs:
    \_Constant: , line:7:24, endln:7:29
      |vpiParent:
      \_ContAssign: , line:7:13, endln:7:29
      |vpiDecompile:2'b11
      |vpiSize:2
      |BIN:11
      |vpiConstType:3
    |vpiLhs:
    \_Operation: , line:7:13, endln:7:21
      |vpiParent:
      \_ContAssign: , line:7:13, endln:7:29
      |vpiOpType:33
      |vpiOperand:
      \_PartSelect: o (work@top.o), line:7:16, endln:7:19
        |vpiParent:
        \_Operation: , line:7:13, endln:7:21
        |vpiName:o
        |vpiFullName:work@top.o
        |vpiDefName:o
        |vpiActual:
        \_Variable: (work@top.o), line:1:23, endln:1:24
        |vpiConstantSelect:1
        |vpiLeftRange:
        \_Constant: , line:7:16, endln:7:17
          |vpiParent:
          \_PartSelect: o (work@top.o), line:7:16, endln:7:19
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
        |vpiRightRange:
        \_Constant: , line:7:18, endln:7:19
          |vpiParent:
          \_PartSelect: o (work@top.o), line:7:16, endln:7:19
          |vpiDecompile:0
          |vpiSize:64
          |UINT:0
          |vpiConstType:9
|vpiTypedef:
\_ModuleTypespec: (top)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:top
  |vpiModule:
  \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/PartSelectParent/dut.sv, line:1:1, endln:8:10
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
