// Seed: 1805714055
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  assign id_2 = id_3;
  reg id_4;
  always @(posedge 1)
    if (1'b0) id_4 <= 1;
    else if (id_2) begin
      id_2 <= 1;
    end else begin
      id_2 = id_3;
    end
  assign id_4 = id_3;
  logic id_5 = 1'b0 ^ 1;
  logic id_6 = 1'b0 != 1;
  type_10(
      1, 1, id_1, id_5
  );
endmodule
module module_1 (
    output logic id_0,
    input  logic id_1,
    input  logic id_2,
    input  logic id_3
);
  logic id_5;
  logic id_6;
  logic id_7;
  logic id_8;
  logic id_9;
  assign #id_10 id_8 = !id_3;
endmodule
