
out/program.elf:     file format elf32-littlearm
out/program.elf
architecture: arm, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x1a001375

Program Header:
0x70000001 off    0x00012000 vaddr 0x1a002000 paddr 0x1a002000 align 2**2
         filesz 0x00000008 memsz 0x00000008 flags r--
    LOAD off    0x00010088 vaddr 0x10000088 paddr 0x10000088 align 2**16
         filesz 0x00000000 memsz 0x00000020 flags rw-
    LOAD off    0x00010000 vaddr 0x1a000000 paddr 0x1a000000 align 2**16
         filesz 0x00002008 memsz 0x00002008 flags r-x
    LOAD off    0x00020000 vaddr 0x10000000 paddr 0x1a002008 align 2**16
         filesz 0x00000084 memsz 0x00000084 flags rw-
private flags = 5000400: [Version5 EABI] [hard-float ABI]

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002000  1a000000  1a000000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000084  10000000  1a002008  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .data_RAM2    00000000  10080000  10080000  00020084  2**2
                  CONTENTS
  3 .data_RAM3    00000000  20000000  20000000  00020084  2**2
                  CONTENTS
  4 .data_RAM4    00000000  20008000  20008000  00020084  2**2
                  CONTENTS
  5 .data_RAM5    00000000  2000c000  2000c000  00020084  2**2
                  CONTENTS
  6 .bss          00000020  10000088  10000088  00010088  2**3
                  ALLOC
  7 .bss_RAM2     00000000  10080000  10080000  00020084  2**2
                  CONTENTS
  8 .bss_RAM3     00000000  20000000  20000000  00020084  2**2
                  CONTENTS
  9 .bss_RAM4     00000000  20008000  20008000  00020084  2**2
                  CONTENTS
 10 .bss_RAM5     00000000  2000c000  2000c000  00020084  2**2
                  CONTENTS
 11 .ARM.exidx    00000008  1a002000  1a002000  00012000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 12 .uninit_RESERVED 00000000  10000000  10000000  00020084  2**2
                  CONTENTS
 13 .noinit_RAM2  00000000  10080000  10080000  00020084  2**2
                  CONTENTS
 14 .noinit_RAM3  00000000  20000000  20000000  00020084  2**2
                  CONTENTS
 15 .noinit_RAM4  00000000  20008000  20008000  00020084  2**2
                  CONTENTS
 16 .noinit_RAM5  00000000  2000c000  2000c000  00020084  2**2
                  CONTENTS
 17 .noinit       00000000  100000a8  100000a8  00020084  2**2
                  CONTENTS
 18 .debug_info   0000f9ab  00000000  00000000  00020084  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_abbrev 00002dc3  00000000  00000000  0002fa2f  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .debug_loc    00005647  00000000  00000000  000327f2  2**0
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_aranges 000007b8  00000000  00000000  00037e39  2**0
                  CONTENTS, READONLY, DEBUGGING
 22 .debug_ranges 00000648  00000000  00000000  000385f1  2**0
                  CONTENTS, READONLY, DEBUGGING
 23 .debug_macro  0000a6fa  00000000  00000000  00038c39  2**0
                  CONTENTS, READONLY, DEBUGGING
 24 .debug_line   0000b76e  00000000  00000000  00043333  2**0
                  CONTENTS, READONLY, DEBUGGING
 25 .debug_str    0001d452  00000000  00000000  0004eaa1  2**0
                  CONTENTS, READONLY, DEBUGGING
 26 .comment      000000de  00000000  00000000  0006bef3  2**0
                  CONTENTS, READONLY
 27 .ARM.attributes 00000039  00000000  00000000  0006bfd1  2**0
                  CONTENTS, READONLY
 28 .debug_frame  000011fc  00000000  00000000  0006c00c  2**2
                  CONTENTS, READONLY, DEBUGGING
SYMBOL TABLE:
1a000000 l    d  .text	00000000 .text
10000000 l    d  .data	00000000 .data
10080000 l    d  .data_RAM2	00000000 .data_RAM2
20000000 l    d  .data_RAM3	00000000 .data_RAM3
20008000 l    d  .data_RAM4	00000000 .data_RAM4
2000c000 l    d  .data_RAM5	00000000 .data_RAM5
10000088 l    d  .bss	00000000 .bss
10080000 l    d  .bss_RAM2	00000000 .bss_RAM2
20000000 l    d  .bss_RAM3	00000000 .bss_RAM3
20008000 l    d  .bss_RAM4	00000000 .bss_RAM4
2000c000 l    d  .bss_RAM5	00000000 .bss_RAM5
1a002000 l    d  .ARM.exidx	00000000 .ARM.exidx
10000000 l    d  .uninit_RESERVED	00000000 .uninit_RESERVED
10080000 l    d  .noinit_RAM2	00000000 .noinit_RAM2
20000000 l    d  .noinit_RAM3	00000000 .noinit_RAM3
20008000 l    d  .noinit_RAM4	00000000 .noinit_RAM4
2000c000 l    d  .noinit_RAM5	00000000 .noinit_RAM5
100000a8 l    d  .noinit	00000000 .noinit
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_macro	00000000 .debug_macro
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    df *ABS*	00000000 cr_startup_lpc43xx.c
00000000 l    df *ABS*	00000000 sapi_uart.c
00000000 l    df *ABS*	00000000 crp.c
00000000 l    df *ABS*	00000000 checkState.c
00000000 l    df *ABS*	00000000 obtenerDatos.c
00000000 l    df *ABS*	00000000 programa.c
00000000 l    df *ABS*	00000000 stateMachine.c
00000000 l    df *ABS*	00000000 chip_18xx_43xx.c
00000000 l    df *ABS*	00000000 clock_18xx_43xx.c
1a0005ac l     F .text	000000a8 pll_calc_divs
1a000654 l     F .text	000000fa pll_get_frac
1a000750 l     F .text	00000048 Chip_Clock_FindBaseClock
1a0009bc l     F .text	00000022 Chip_Clock_GetDivRate
10000088 l     O .bss	00000008 audio_usb_pll_freq
1a001d84 l     O .text	0000006c periph_to_base
00000000 l    df *ABS*	00000000 fpu_init.c
00000000 l    df *ABS*	00000000 gpio_18xx_43xx.c
00000000 l    df *ABS*	00000000 i2c_18xx_43xx.c
10000008 l     O .data	00000038 i2c
00000000 l    df *ABS*	00000000 i2cm_18xx_43xx.c
00000000 l    df *ABS*	00000000 sysinit_18xx_43xx.c
1a001df0 l     O .text	00000048 InitClkStates
00000000 l    df *ABS*	00000000 uart_18xx_43xx.c
1a001084 l     F .text	0000002c Chip_UART_GetIndex
1a001e38 l     O .text	00000008 UART_BClock
1a001e40 l     O .text	00000008 UART_PClock
00000000 l    df *ABS*	00000000 board.c
1a001224 l     F .text	00000040 Board_LED_Init
1a001e50 l     O .text	0000000c gpioLEDBits
00000000 l    df *ABS*	00000000 board_sysinit.c
1a001e5c l     O .text	0000000c InitClkStates
1a001e68 l     O .text	00000060 pinmuxing
00000000 l    df *ABS*	00000000 sysinit.c
00000000 l    df *ABS*	00000000 sapi_board.c
00000000 l    df *ABS*	00000000 sapi_datatypes.c
00000000 l    df *ABS*	00000000 sapi_gpio.c
1a0014f0 l     F .text	0000002c gpioObtainPinConfig
00000000 l    df *ABS*	00000000 sapi_i2c.c
1a001758 l     F .text	00000030 i2cHardwareConfig
1a001788 l     F .text	0000003c i2cHardwareRead
00000000 l    df *ABS*	00000000 sapi_tick.c
00000000 l    df *ABS*	00000000 sapi_timer.c
1a00189c l     F .text	00000002 errorOcurred
1a0018a0 l     F .text	00000002 doNothing
10000044 l     O .data	00000040 timer_dd
00000000 l    df *ABS*	00000000 _aeabi_uldivmod.o
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 _dvmd_tls.o
00000000 l    df *ABS*	00000000 memset.c
1a0007e4 g     F .text	0000001c Chip_Clock_GetDividerSource
1a000ef8 g     F .text	0000000e Chip_I2CM_Xfer
1a00191c g     F .text	00000040 TIMER2_IRQHandler
1a000190  w    F .text	00000002 DebugMon_Handler
1a00019c  w    F .text	00000002 RIT_IRQHandler
1a080000 g       *ABS*	00000000 __top_MFlashA512
1a00019c  w    F .text	00000002 ADCHS_IRQHandler
1a000114 g       .text	00000000 __section_table_start
1a00019c  w    F .text	00000002 FLASH_EEPROM_IRQHandler
1a00019c  w    F .text	00000002 I2C0_IRQHandler
1a000b6c g     F .text	00000024 Chip_GPIO_SetDir
10000004 g     O .data	00000001 LEDCONTROL
1a00017c  w    F .text	00000002 HardFault_Handler
1a000bb0 g     F .text	00000122 handleMasterXferState
1a000000 g       *ABS*	00000000 __vectors_start__
1a001878 g     F .text	00000024 SysTick_Handler
1a001100 g     F .text	00000040 Chip_UART_SetBaud
1a00019c  w    F .text	00000002 SDIO_IRQHandler
1a00019c  w    F .text	00000002 ATIMER_IRQHandler
1a000194  w    F .text	00000002 PendSV_Handler
1a000178  w    F .text	00000002 NMI_Handler
1a002008 g       .ARM.exidx	00000000 __exidx_end
1a000150 g       .text	00000000 __data_section_table_end
1a00019c  w    F .text	00000002 I2C1_IRQHandler
1a00019c  w    F .text	00000002 UART1_IRQHandler
1a00019c  w    F .text	00000002 GPIO5_IRQHandler
1a00019c  w    F .text	00000002 CAN1_IRQHandler
1a0017d4 g     F .text	0000002a i2cRead
53ff6506 g       *ABS*	00000000 __valid_user_code_checksum
1a002008 g       .ARM.exidx	00000000 _etext
1a00019c  w    F .text	00000002 USB1_IRQHandler
1a00019c  w    F .text	00000002 I2S0_IRQHandler
1a00195c g     F .text	00000040 TIMER3_IRQHandler
1a000a48 g     F .text	0000000c Chip_Clock_GetBaseClocktHz
1a0001d0 g     F .text	00000002 UART0_IRQHandler
1a0001bc g     F .text	00000012 bss_init
1a00019c  w    F .text	00000002 SGPIO_IRQHandler
1a000d5c g     F .text	00000030 Chip_I2C_MasterStateHandler
1a001a50 g     F .text	00000000 .hidden __aeabi_uldivmod
100000a8 g       .noinit	00000000 _noinit
1a001a30 g     F .text	00000018 uartWriteString
10000090 g     O .bss	00000004 SystemCoreClock
1a0010b0 g     F .text	00000050 Chip_UART_Init
1a00019c  w    F .text	00000002 ADC0_IRQHandler
1a000188  w    F .text	00000002 UsageFault_Handler
1a000ac4 g     F .text	0000004c Chip_Clock_GetRate
1a00019c  w    F .text	00000002 GPIO6_IRQHandler
10000098 g     O .bss	00000008 tickCounter
1a0012fc g     F .text	0000006c Board_SetupClocking
20008000 g       *ABS*	00000000 __top_RamAHB32
1a000d28 g     F .text	00000034 Chip_I2C_SetMasterEventHandler
1a001a80 g     F .text	000002e2 .hidden __udivmoddi4
1a001e4c g     O .text	00000004 ExtRateIn
1a00019c  w    F .text	00000002 IntDefaultHandler
1a000300 g       .text	00000000 __CRP_WORD_END__
1a00019c  w    F .text	00000002 GPIO1_IRQHandler
1a001800 g     F .text	00000078 tickConfig
1a00019c  w    F .text	00000002 SSP0_IRQHandler
1a0003ec g     F .text	000001ac stateMachine
1a00151c g     F .text	00000174 gpioConfig
1a002000 g       .text	00000000 __exidx_start
1a0002fc g     O .text	00000004 CRP_WORD
1a00019c  w    F .text	00000002 ADC1_IRQHandler
1a0012a0 g     F .text	00000028 Board_Init
1a000114 g       .text	00000000 __data_section_table
1a00019c  w    F .text	00000002 RTC_IRQHandler
100000a8 g       .bss	00000000 _ebss
1a0018a4 g     F .text	0000003c TIMER0_IRQHandler
20010000 g       *ABS*	00000000 __top_RamAHB_ETB16
1a00019c  w    F .text	00000002 SPI_IRQHandler
1a000f08 g     F .text	00000024 Chip_I2CM_XferBlocking
1a000cf8 g     F .text	00000030 Chip_I2C_SetClockRate
1a00019c  w    F .text	00000002 LCD_IRQHandler
1a000798 g     F .text	0000004c Chip_Clock_EnableCrystal
1a0013fc g     F .text	000000ee boardConfig
10008000 g       *ABS*	00000000 __top_RamLoc32
1a0001a0 g     F .text	0000001a data_init
1a0018e0 g     F .text	0000003c TIMER1_IRQHandler
1a000cd4 g     F .text	00000024 Chip_I2C_Init
1a001a48 g     F .text	00000002 UART2_IRQHandler
1a000954 g     F .text	00000068 Chip_Clock_GetMainPLLHz
1a0014ec g     F .text	00000004 sAPI_NullFuncPtr
1a001a00 g     F .text	00000030 uartWriteByte
1a001740 g     F .text	00000016 gpioToggle
1a00019c  w    F .text	00000002 GPIO2_IRQHandler
1a000a24 g     F .text	00000024 Chip_Clock_GetBaseClock
10000088 g       .bss	00000000 _bss
10000000 g     O .data	00000004 STATE
1a00019c  w    F .text	00000002 I2S1_IRQHandler
1a000b68 g     F .text	00000002 Chip_GPIO_Init
1a001e48 g     O .text	00000004 OscRateIn
100000a8 g       .noinit	00000000 _end_noinit
10008000 g       *ABS*	00000000 _vStackTop
1a00019c  w    F .text	00000002 SSP1_IRQHandler
1a000178 g       .text	00000000 __bss_section_table_end
1a001d64  w    F .text	00000002 .hidden __aeabi_ldiv0
1a00019c  w    F .text	00000002 USB0_IRQHandler
1a00019c  w    F .text	00000002 GPIO3_IRQHandler
1a000d8c g     F .text	00000018 Chip_I2C_IsStateChanged
1a00019c  w    F .text	00000002 SCT_IRQHandler
1a000800 g     F .text	0000001c Chip_Clock_GetDividerDivisor
1a0002fc g       .text	00000000 __CRP_WORD_START__
1a001d68 g     F .text	00000010 memset
1a000180  w    F .text	00000002 MemManage_Handler
1a000390 g     F .text	0000005c main
1a000340 g     F .text	00000030 obtenerDatos
1a00019c  w    F .text	00000002 WDT_IRQHandler
2000c000 g       *ABS*	00000000 __top_RamAHB16
1008a000 g       *ABS*	00000000 __top_RamLoc40
1a00018c  w    F .text	00000002 SVC_Handler
1a00019c  w    F .text	00000002 GPIO7_IRQHandler
1a000a54 g     F .text	0000003c Chip_Clock_EnableOpts
1a001ec8 g     O .text	00000136 gpioPinsConfig
1a00081c g     F .text	000000b8 Chip_Clock_GetClockInputHz
1a000b10 g     F .text	00000058 fpuInit
1a0008d4 g     F .text	00000080 Chip_Clock_CalcMainPLLValue
1a0017c4 g     F .text	0000000e i2cConfig
1a0013f0 g     F .text	0000000c SystemInit
1a00019c  w    F .text	00000002 SPIFI_IRQHandler
1a000300 g     F .text	00000040 check_state
1a00019c  w    F .text	00000002 QEI_IRQHandler
1a000150 g       .text	00000000 __bss_section_table
1a001690 g     F .text	00000058 gpioWrite
1a0012c8 g     F .text	00000034 Board_SetupMuxing
1a001140 g     F .text	000000e4 Chip_UART_SetBaudFDR
100000a0 g     O .bss	00000008 tickRateMS
1a00019c  w    F .text	00000002 ETH_IRQHandler
10000040 g     O .data	00000004 tickHookFunction
10000000 g       .uninit_RESERVED	00000000 _end_uninit_RESERVED
1a00019c  w    F .text	00000002 CAN0_IRQHandler
1a000dd8 g     F .text	00000120 Chip_I2CM_XferHandler
10000000 g       .data	00000000 _data
100000a8 g       .bss	00000000 _pvHeapStart
1a000178 g       .text	00000000 __section_table_end
1a000da4 g     F .text	00000034 Chip_I2C_EventHandlerPolling
1a00199c g     F .text	00000064 uartConfig
1a00019c  w    F .text	00000002 GINT0_IRQHandler
1a00019c  w    F .text	00000002 DAC_IRQHandler
1a001278 g     F .text	00000028 Board_Debug_Init
10000084 g       .data	00000000 _edata
1a000b90 g     F .text	00000020 Chip_I2C_EventHandler
1a00019c  w    F .text	00000002 M0SUB_IRQHandler
1a000f2c g     F .text	00000158 Chip_SetupCoreClock
1a000370 g     F .text	00000020 GPIO0_IRQHandler
1a000000 g     O .text	00000114 g_pfnVectors
1a001374 g     F .text	0000007c ResetISR
1a000598 g     F .text	00000014 SystemCoreClockUpdate
1a00019c  w    F .text	00000002 DMA_IRQHandler
1a00019c  w    F .text	00000002 EVRT_IRQHandler
1b080000 g       *ABS*	00000000 __top_MFlashB512
1a001d64  w    F .text	00000002 .hidden __aeabi_idiv0
1a000184  w    F .text	00000002 BusFault_Handler
1a000a90 g     F .text	00000034 Chip_Clock_Enable
1a001a4c g     F .text	00000002 UART3_IRQHandler
1a00019c  w    F .text	00000002 MCPWM_IRQHandler
1a00019c  w    F .text	00000002 M0APP_IRQHandler
1a0016e8 g     F .text	00000058 gpioRead
1a00019c  w    F .text	00000002 GINT1_IRQHandler
1a001264 g     F .text	00000014 Board_UART_Init
1a0009e0 g     F .text	00000044 Chip_Clock_SetBaseClock
1a00019c  w    F .text	00000002 GPIO4_IRQHandler
1a001368 g     F .text	0000000c Board_SystemInit



Disassembly of section .text:

1a000000 <g_pfnVectors>:
1a000000:	00 80 00 10 75 13 00 1a 79 01 00 1a 7d 01 00 1a     ....u...y...}...
1a000010:	81 01 00 1a 85 01 00 1a 89 01 00 1a 06 65 ff 53     .............e.S
	...
1a00002c:	8d 01 00 1a 91 01 00 1a 00 00 00 00 95 01 00 1a     ................
1a00003c:	79 18 00 1a 9d 01 00 1a 9d 01 00 1a 9d 01 00 1a     y...............
1a00004c:	00 00 00 00 9d 01 00 1a 9d 01 00 1a 9d 01 00 1a     ................
1a00005c:	9d 01 00 1a 9d 01 00 1a 9d 01 00 1a 9d 01 00 1a     ................
1a00006c:	9d 01 00 1a a5 18 00 1a e1 18 00 1a 1d 19 00 1a     ................
1a00007c:	5d 19 00 1a 9d 01 00 1a 9d 01 00 1a 9d 01 00 1a     ]...............
1a00008c:	9d 01 00 1a 9d 01 00 1a 9d 01 00 1a 9d 01 00 1a     ................
1a00009c:	9d 01 00 1a d1 01 00 1a 9d 01 00 1a 49 1a 00 1a     ............I...
1a0000ac:	4d 1a 00 1a 9d 01 00 1a 9d 01 00 1a 9d 01 00 1a     M...............
1a0000bc:	9d 01 00 1a 71 03 00 1a 9d 01 00 1a 9d 01 00 1a     ....q...........
1a0000cc:	9d 01 00 1a 9d 01 00 1a 9d 01 00 1a 9d 01 00 1a     ................
1a0000dc:	9d 01 00 1a 9d 01 00 1a 9d 01 00 1a 9d 01 00 1a     ................
1a0000ec:	9d 01 00 1a 00 00 00 00 9d 01 00 1a 9d 01 00 1a     ................
1a0000fc:	9d 01 00 1a 00 00 00 00 9d 01 00 1a 9d 01 00 1a     ................
1a00010c:	9d 01 00 1a 9d 01 00 1a                             ........

1a000114 <__data_section_table>:
1a000114:	1a002008 	.word	0x1a002008
1a000118:	10000000 	.word	0x10000000
1a00011c:	00000084 	.word	0x00000084
1a000120:	1a002008 	.word	0x1a002008
1a000124:	10080000 	.word	0x10080000
1a000128:	00000000 	.word	0x00000000
1a00012c:	1a002008 	.word	0x1a002008
1a000130:	20000000 	.word	0x20000000
1a000134:	00000000 	.word	0x00000000
1a000138:	1a002008 	.word	0x1a002008
1a00013c:	20008000 	.word	0x20008000
1a000140:	00000000 	.word	0x00000000
1a000144:	1a002008 	.word	0x1a002008
1a000148:	2000c000 	.word	0x2000c000
1a00014c:	00000000 	.word	0x00000000

1a000150 <__bss_section_table>:
1a000150:	10000088 	.word	0x10000088
1a000154:	00000020 	.word	0x00000020
1a000158:	10080000 	.word	0x10080000
1a00015c:	00000000 	.word	0x00000000
1a000160:	20000000 	.word	0x20000000
1a000164:	00000000 	.word	0x00000000
1a000168:	20008000 	.word	0x20008000
1a00016c:	00000000 	.word	0x00000000
1a000170:	2000c000 	.word	0x2000c000
1a000174:	00000000 	.word	0x00000000

1a000178 <NMI_Handler>:
1a000178:	e7fe      	b.n	1a000178 <NMI_Handler>
1a00017a:	bf00      	nop

1a00017c <HardFault_Handler>:
1a00017c:	e7fe      	b.n	1a00017c <HardFault_Handler>
1a00017e:	bf00      	nop

1a000180 <MemManage_Handler>:
1a000180:	e7fe      	b.n	1a000180 <MemManage_Handler>
1a000182:	bf00      	nop

1a000184 <BusFault_Handler>:
1a000184:	e7fe      	b.n	1a000184 <BusFault_Handler>
1a000186:	bf00      	nop

1a000188 <UsageFault_Handler>:
1a000188:	e7fe      	b.n	1a000188 <UsageFault_Handler>
1a00018a:	bf00      	nop

1a00018c <SVC_Handler>:
1a00018c:	e7fe      	b.n	1a00018c <SVC_Handler>
1a00018e:	bf00      	nop

1a000190 <DebugMon_Handler>:
1a000190:	e7fe      	b.n	1a000190 <DebugMon_Handler>
1a000192:	bf00      	nop

1a000194 <PendSV_Handler>:
1a000194:	e7fe      	b.n	1a000194 <PendSV_Handler>
1a000196:	bf00      	nop
1a000198:	e7fe      	b.n	1a000198 <PendSV_Handler+0x4>
1a00019a:	bf00      	nop

1a00019c <ADC0_IRQHandler>:
1a00019c:	e7fe      	b.n	1a00019c <ADC0_IRQHandler>
1a00019e:	bf00      	nop

1a0001a0 <data_init>:
1a0001a0:	b410      	push	{r4}
1a0001a2:	2300      	movs	r3, #0
1a0001a4:	e004      	b.n	1a0001b0 <data_init+0x10>
1a0001a6:	6804      	ldr	r4, [r0, #0]
1a0001a8:	600c      	str	r4, [r1, #0]
1a0001aa:	3304      	adds	r3, #4
1a0001ac:	3004      	adds	r0, #4
1a0001ae:	3104      	adds	r1, #4
1a0001b0:	4293      	cmp	r3, r2
1a0001b2:	d3f8      	bcc.n	1a0001a6 <data_init+0x6>
1a0001b4:	f85d 4b04 	ldr.w	r4, [sp], #4
1a0001b8:	4770      	bx	lr
1a0001ba:	bf00      	nop

1a0001bc <bss_init>:
1a0001bc:	2300      	movs	r3, #0
1a0001be:	e003      	b.n	1a0001c8 <bss_init+0xc>
1a0001c0:	2200      	movs	r2, #0
1a0001c2:	6002      	str	r2, [r0, #0]
1a0001c4:	3304      	adds	r3, #4
1a0001c6:	3004      	adds	r0, #4
1a0001c8:	428b      	cmp	r3, r1
1a0001ca:	d3f9      	bcc.n	1a0001c0 <bss_init+0x4>
1a0001cc:	4770      	bx	lr
1a0001ce:	bf00      	nop

1a0001d0 <UART0_IRQHandler>:
1a0001d0:	4770      	bx	lr
1a0001d2:	bf00      	nop
1a0001d4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001dc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001ec:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001fc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000200:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000204:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000208:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00020c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000210:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000214:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000218:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00021c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000220:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000224:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000228:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00022c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000230:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000234:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000238:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00023c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000240:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000244:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000248:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00024c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000250:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000254:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000258:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00025c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000260:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000264:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000268:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00026c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000270:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000274:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000278:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00027c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000280:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000284:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000288:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00028c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000290:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000294:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000298:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00029c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ac:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002bc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002cc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002dc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ec:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff

1a0002fc <CRP_WORD>:
1a0002fc:	ffff ffff                                   ....

1a000300 <check_state>:
#define PIN_1 GPIO0
#define PIN_2 GPIO2
#define PIN_3 GPIO4
/*==================[definiciones de funciones internas]=====================*/
int check_state(int p1,int p2, int p3)
{
1a000300:	b570      	push	{r4, r5, r6, lr}
1a000302:	4604      	mov	r4, r0
1a000304:	460e      	mov	r6, r1
1a000306:	4615      	mov	r5, r2
    
    if(gpioRead(PIN_1) == p1 & gpioRead(PIN_2) == p2 & gpioRead(PIN_3) == p3)
1a000308:	2020      	movs	r0, #32
1a00030a:	f001 f9ed 	bl	1a0016e8 <gpioRead>
1a00030e:	42a0      	cmp	r0, r4
1a000310:	bf14      	ite	ne
1a000312:	2400      	movne	r4, #0
1a000314:	2401      	moveq	r4, #1
1a000316:	201f      	movs	r0, #31
1a000318:	f001 f9e6 	bl	1a0016e8 <gpioRead>
1a00031c:	42b0      	cmp	r0, r6
1a00031e:	bf14      	ite	ne
1a000320:	2400      	movne	r4, #0
1a000322:	f004 0401 	andeq.w	r4, r4, #1
1a000326:	201e      	movs	r0, #30
1a000328:	f001 f9de 	bl	1a0016e8 <gpioRead>
1a00032c:	42a8      	cmp	r0, r5
1a00032e:	bf14      	ite	ne
1a000330:	2000      	movne	r0, #0
1a000332:	2001      	moveq	r0, #1
1a000334:	b114      	cbz	r4, 1a00033c <check_state+0x3c>
1a000336:	b108      	cbz	r0, 1a00033c <check_state+0x3c>
    {
        return 1;
1a000338:	2001      	movs	r0, #1
1a00033a:	bd70      	pop	{r4, r5, r6, pc}
    }
    else
    {
        return 0;
1a00033c:	2000      	movs	r0, #0
    }
1a00033e:	bd70      	pop	{r4, r5, r6, pc}

1a000340 <obtenerDatos>:
#include "obtenerDatos.h"
#include "sapi.h"

void obtenerDatos()
{
1a000340:	b530      	push	{r4, r5, lr}
1a000342:	b087      	sub	sp, #28
    uint8_t dataToReadBuffer;
    uint8_t Address;
    char xresult;
    char buff[10];
    int buffsize = 4;
   dataToReadBuffer = 0x00;
1a000344:	2400      	movs	r4, #0
1a000346:	aa06      	add	r2, sp, #24
1a000348:	f802 4d01 	strb.w	r4, [r2, #-1]!
    Address = 0x03;
    //Address = 0x00;
   i2cRead( I2C0, Address,
1a00034c:	2301      	movs	r3, #1
1a00034e:	9303      	str	r3, [sp, #12]
1a000350:	2104      	movs	r1, #4
1a000352:	9102      	str	r1, [sp, #8]
1a000354:	f10d 0516 	add.w	r5, sp, #22
1a000358:	9501      	str	r5, [sp, #4]
1a00035a:	9300      	str	r3, [sp, #0]
1a00035c:	2103      	movs	r1, #3
1a00035e:	4620      	mov	r0, r4
1a000360:	f001 fa38 	bl	1a0017d4 <i2cRead>
            &dataToReadBuffer, 1, TRUE,
            &xresult, buffsize, TRUE );
    
    //itoa(xresult,buff,10);
    uartWriteString(UART_USB,&xresult);
1a000364:	4629      	mov	r1, r5
1a000366:	4620      	mov	r0, r4
1a000368:	f001 fb62 	bl	1a001a30 <uartWriteString>
    //uartWriteString(UART_USB,buff);

1a00036c:	b007      	add	sp, #28
1a00036e:	bd30      	pop	{r4, r5, pc}

1a000370 <GPIO0_IRQHandler>:

/*==================[funcion principal]======================================*/

// Handle interrupt from GPIO pin or GPIO pin mapped to PININT
void PININT_IRQ_HANDLER(void)
{
1a000370:	b508      	push	{r3, lr}
 * @param  pins    : Pin interrupts to clear (ORed value of PININTCH*)
 * @return Nothing
 */
STATIC INLINE void Chip_PININT_ClearIntStatus(LPC_PIN_INT_T *pPININT, uint32_t pins)
{
   pPININT->IST = pins;
1a000372:	2201      	movs	r2, #1
1a000374:	4b04      	ldr	r3, [pc, #16]	; (1a000388 <GPIO0_IRQHandler+0x18>)
1a000376:	625a      	str	r2, [r3, #36]	; 0x24
   Chip_PININT_ClearIntStatus( LPC_GPIO_PIN_INT, PININTCH(PININT_INDEX) );
    stateMachine();
1a000378:	f000 f838 	bl	1a0003ec <stateMachine>
   gpioToggle(LEDCONTROL);//LEd de conntrol de interrupciones
1a00037c:	4b03      	ldr	r3, [pc, #12]	; (1a00038c <GPIO0_IRQHandler+0x1c>)
1a00037e:	7818      	ldrb	r0, [r3, #0]
1a000380:	f001 f9de 	bl	1a001740 <gpioToggle>
1a000384:	bd08      	pop	{r3, pc}
1a000386:	bf00      	nop
1a000388:	40087000 	.word	0x40087000
1a00038c:	10000004 	.word	0x10000004

1a000390 <main>:
    
   
}

// FUNCION PRINCIPAL, PUNTO DE ENTRADA AL PROGRAMA LUEGO DE ENCENDIDO O RESET.
int main( void ){
1a000390:	b508      	push	{r3, lr}
    
    
   // ---------- CONFIGURACIONES ------------------------------
   // Inicializar y configurar la plataforma
   boardConfig();   
1a000392:	f001 f833 	bl	1a0013fc <boardConfig>
   
   /* Configuración de GPIO0 de la EDU-CIAA-NXP como entrada con pull-up */
   gpioConfig( GPIO0, GPIO_INPUT_PULLUP );
1a000396:	2102      	movs	r1, #2
1a000398:	2020      	movs	r0, #32
1a00039a:	f001 f8bf 	bl	1a00151c <gpioConfig>
    
    /*CONFIGURAR GPIO 1,2,3*/

  
    
    i2cConfig( I2C0, 100000 );
1a00039e:	4910      	ldr	r1, [pc, #64]	; (1a0003e0 <main+0x50>)
1a0003a0:	2000      	movs	r0, #0
1a0003a2:	f001 fa0f 	bl	1a0017c4 <i2cConfig>
    uartConfig( UART_USB, 115200 );
1a0003a6:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
1a0003aa:	2000      	movs	r0, #0
1a0003ac:	f001 faf6 	bl	1a00199c <uartConfig>
 */
STATIC INLINE void Chip_SCU_GPIOIntPinSel(uint8_t PortSel, uint8_t PortNum, uint8_t PinNum)
{
   int32_t of = (PortSel & 3) << 3;
   uint32_t val = (((PortNum & 0x7) << 5) | (PinNum & 0x1F)) << of;
   LPC_SCU->PINTSEL[PortSel >> 2] = (LPC_SCU->PINTSEL[PortSel >> 2] & ~(0xFF << of)) | val;
1a0003b0:	4a0c      	ldr	r2, [pc, #48]	; (1a0003e4 <main+0x54>)
1a0003b2:	f8d2 3e00 	ldr.w	r3, [r2, #3584]	; 0xe00
1a0003b6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
1a0003ba:	f043 0360 	orr.w	r3, r3, #96	; 0x60
1a0003be:	f8c2 3e00 	str.w	r3, [r2, #3584]	; 0xe00
1a0003c2:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
1a0003c6:	2301      	movs	r3, #1
1a0003c8:	6253      	str	r3, [r2, #36]	; 0x24
 * @param  pins    : Pins (ORed value of PININTCH*)
 * @return Nothing
 */
STATIC INLINE void Chip_PININT_SetPinModeEdge(LPC_PIN_INT_T *pPININT, uint32_t pins)
{
   pPININT->ISEL &= ~pins;
1a0003ca:	6811      	ldr	r1, [r2, #0]
1a0003cc:	f021 0101 	bic.w	r1, r1, #1
1a0003d0:	6011      	str	r1, [r2, #0]
 * @param  pins    : Pins to enable (ORed value of PININTCH*)
 * @return Nothing
 */
STATIC INLINE void Chip_PININT_EnableIntLow(LPC_PIN_INT_T *pPININT, uint32_t pins)
{
   pPININT->SIENF = pins;
1a0003d2:	6153      	str	r3, [r2, #20]
 * @param  pins    : Pins to enable (ORed value of PININTCH*)
 * @return Nothing
 */
STATIC INLINE void Chip_PININT_EnableIntHigh(LPC_PIN_INT_T *pPININT, uint32_t pins)
{
   pPININT->SIENR = pins;
1a0003d4:	6093      	str	r3, [r2, #8]

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
1a0003d6:	4a04      	ldr	r2, [pc, #16]	; (1a0003e8 <main+0x58>)
1a0003d8:	f8c2 3184 	str.w	r3, [r2, #388]	; 0x184
    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
1a0003dc:	6053      	str	r3, [r2, #4]
1a0003de:	e7fe      	b.n	1a0003de <main+0x4e>
1a0003e0:	000186a0 	.word	0x000186a0
1a0003e4:	40086000 	.word	0x40086000
1a0003e8:	e000e100 	.word	0xe000e100

1a0003ec <stateMachine>:
#include "sapi.h"
/*==================[Maquina de Estados]====================*/
int STATE = 12;
gpioMap_t LEDCONTROL = LEDB;
void stateMachine()
{
1a0003ec:	b508      	push	{r3, lr}
    
    
  switch (STATE)
1a0003ee:	4b68      	ldr	r3, [pc, #416]	; (1a000590 <stateMachine+0x1a4>)
1a0003f0:	681b      	ldr	r3, [r3, #0]
1a0003f2:	2b0d      	cmp	r3, #13
1a0003f4:	f200 80ca 	bhi.w	1a00058c <stateMachine+0x1a0>
1a0003f8:	e8df f013 	tbh	[pc, r3, lsl #1]
1a0003fc:	001c000e 	.word	0x001c000e
1a000400:	0038002a 	.word	0x0038002a
1a000404:	00540046 	.word	0x00540046
1a000408:	00700062 	.word	0x00700062
1a00040c:	008c007e 	.word	0x008c007e
1a000410:	00a8009a 	.word	0x00a8009a
1a000414:	00c500b8 	.word	0x00c500b8
  	{
  		case 0:
  			if(check_state(1,0,0)){
1a000418:	2200      	movs	r2, #0
1a00041a:	4611      	mov	r1, r2
1a00041c:	2001      	movs	r0, #1
1a00041e:	f7ff ff6f 	bl	1a000300 <check_state>
1a000422:	b118      	cbz	r0, 1a00042c <stateMachine+0x40>
  				STATE = 1;
1a000424:	2201      	movs	r2, #1
1a000426:	4b5a      	ldr	r3, [pc, #360]	; (1a000590 <stateMachine+0x1a4>)
1a000428:	601a      	str	r2, [r3, #0]
1a00042a:	bd08      	pop	{r3, pc}
  			}
        else
          {
            STATE = 13;
1a00042c:	220d      	movs	r2, #13
1a00042e:	4b58      	ldr	r3, [pc, #352]	; (1a000590 <stateMachine+0x1a4>)
1a000430:	601a      	str	r2, [r3, #0]
1a000432:	bd08      	pop	{r3, pc}
          }
  		break;
  		case 1:
  			if(check_state (0,0,0)){
1a000434:	2200      	movs	r2, #0
1a000436:	4611      	mov	r1, r2
1a000438:	4610      	mov	r0, r2
1a00043a:	f7ff ff61 	bl	1a000300 <check_state>
1a00043e:	b118      	cbz	r0, 1a000448 <stateMachine+0x5c>
  				STATE = 2;
1a000440:	2202      	movs	r2, #2
1a000442:	4b53      	ldr	r3, [pc, #332]	; (1a000590 <stateMachine+0x1a4>)
1a000444:	601a      	str	r2, [r3, #0]
1a000446:	bd08      	pop	{r3, pc}
  			}
        else
          {
            STATE = 13;
1a000448:	220d      	movs	r2, #13
1a00044a:	4b51      	ldr	r3, [pc, #324]	; (1a000590 <stateMachine+0x1a4>)
1a00044c:	601a      	str	r2, [r3, #0]
1a00044e:	bd08      	pop	{r3, pc}
          }
  		break;
  		case 2:
  			if(check_state(1,1,0)){
1a000450:	2200      	movs	r2, #0
1a000452:	2101      	movs	r1, #1
1a000454:	4608      	mov	r0, r1
1a000456:	f7ff ff53 	bl	1a000300 <check_state>
1a00045a:	b118      	cbz	r0, 1a000464 <stateMachine+0x78>
  				STATE = 3;
1a00045c:	2203      	movs	r2, #3
1a00045e:	4b4c      	ldr	r3, [pc, #304]	; (1a000590 <stateMachine+0x1a4>)
1a000460:	601a      	str	r2, [r3, #0]
1a000462:	bd08      	pop	{r3, pc}
  			}
        else
          {
            STATE = 13;
1a000464:	220d      	movs	r2, #13
1a000466:	4b4a      	ldr	r3, [pc, #296]	; (1a000590 <stateMachine+0x1a4>)
1a000468:	601a      	str	r2, [r3, #0]
1a00046a:	bd08      	pop	{r3, pc}
          }
  		break;
  		case 3:
  			if(check_state(0,1,0)){
1a00046c:	2200      	movs	r2, #0
1a00046e:	2101      	movs	r1, #1
1a000470:	4610      	mov	r0, r2
1a000472:	f7ff ff45 	bl	1a000300 <check_state>
1a000476:	b118      	cbz	r0, 1a000480 <stateMachine+0x94>
  				STATE = 4;
1a000478:	2204      	movs	r2, #4
1a00047a:	4b45      	ldr	r3, [pc, #276]	; (1a000590 <stateMachine+0x1a4>)
1a00047c:	601a      	str	r2, [r3, #0]
1a00047e:	bd08      	pop	{r3, pc}
  			}
        else
          {
            STATE = 13;
1a000480:	220d      	movs	r2, #13
1a000482:	4b43      	ldr	r3, [pc, #268]	; (1a000590 <stateMachine+0x1a4>)
1a000484:	601a      	str	r2, [r3, #0]
1a000486:	bd08      	pop	{r3, pc}
          }
  		break;
  		case 4:
  			if(check_state(1,0,0)){
1a000488:	2200      	movs	r2, #0
1a00048a:	4611      	mov	r1, r2
1a00048c:	2001      	movs	r0, #1
1a00048e:	f7ff ff37 	bl	1a000300 <check_state>
1a000492:	b118      	cbz	r0, 1a00049c <stateMachine+0xb0>
  				STATE = 5;
1a000494:	2205      	movs	r2, #5
1a000496:	4b3e      	ldr	r3, [pc, #248]	; (1a000590 <stateMachine+0x1a4>)
1a000498:	601a      	str	r2, [r3, #0]
1a00049a:	bd08      	pop	{r3, pc}
  			}
        else
          {
            STATE = 13;
1a00049c:	220d      	movs	r2, #13
1a00049e:	4b3c      	ldr	r3, [pc, #240]	; (1a000590 <stateMachine+0x1a4>)
1a0004a0:	601a      	str	r2, [r3, #0]
1a0004a2:	bd08      	pop	{r3, pc}
          }
  		break;
  		case 5:
  			if(check_state(0,0,0)){
1a0004a4:	2200      	movs	r2, #0
1a0004a6:	4611      	mov	r1, r2
1a0004a8:	4610      	mov	r0, r2
1a0004aa:	f7ff ff29 	bl	1a000300 <check_state>
1a0004ae:	b118      	cbz	r0, 1a0004b8 <stateMachine+0xcc>
  				STATE = 6;
1a0004b0:	2206      	movs	r2, #6
1a0004b2:	4b37      	ldr	r3, [pc, #220]	; (1a000590 <stateMachine+0x1a4>)
1a0004b4:	601a      	str	r2, [r3, #0]
1a0004b6:	bd08      	pop	{r3, pc}
  			}
        else
          {
            STATE = 13;
1a0004b8:	220d      	movs	r2, #13
1a0004ba:	4b35      	ldr	r3, [pc, #212]	; (1a000590 <stateMachine+0x1a4>)
1a0004bc:	601a      	str	r2, [r3, #0]
1a0004be:	bd08      	pop	{r3, pc}
          }
  		break;
  		case 6:
  			if(check_state(1,0,0)){
1a0004c0:	2200      	movs	r2, #0
1a0004c2:	4611      	mov	r1, r2
1a0004c4:	2001      	movs	r0, #1
1a0004c6:	f7ff ff1b 	bl	1a000300 <check_state>
1a0004ca:	b118      	cbz	r0, 1a0004d4 <stateMachine+0xe8>
  				STATE = 7;
1a0004cc:	2207      	movs	r2, #7
1a0004ce:	4b30      	ldr	r3, [pc, #192]	; (1a000590 <stateMachine+0x1a4>)
1a0004d0:	601a      	str	r2, [r3, #0]
1a0004d2:	bd08      	pop	{r3, pc}
  			}
        else
          {
            STATE = 13;
1a0004d4:	220d      	movs	r2, #13
1a0004d6:	4b2e      	ldr	r3, [pc, #184]	; (1a000590 <stateMachine+0x1a4>)
1a0004d8:	601a      	str	r2, [r3, #0]
1a0004da:	bd08      	pop	{r3, pc}
          }
  		break;
  		case 7:
  			if(check_state(0,0,0)){
1a0004dc:	2200      	movs	r2, #0
1a0004de:	4611      	mov	r1, r2
1a0004e0:	4610      	mov	r0, r2
1a0004e2:	f7ff ff0d 	bl	1a000300 <check_state>
1a0004e6:	b118      	cbz	r0, 1a0004f0 <stateMachine+0x104>
  				STATE = 8;
1a0004e8:	2208      	movs	r2, #8
1a0004ea:	4b29      	ldr	r3, [pc, #164]	; (1a000590 <stateMachine+0x1a4>)
1a0004ec:	601a      	str	r2, [r3, #0]
1a0004ee:	bd08      	pop	{r3, pc}
  			}
        else
          {
            STATE = 13;
1a0004f0:	220d      	movs	r2, #13
1a0004f2:	4b27      	ldr	r3, [pc, #156]	; (1a000590 <stateMachine+0x1a4>)
1a0004f4:	601a      	str	r2, [r3, #0]
1a0004f6:	bd08      	pop	{r3, pc}
          }
  		break;
  		case 8:
  			if(check_state(1,0,0)){
1a0004f8:	2200      	movs	r2, #0
1a0004fa:	4611      	mov	r1, r2
1a0004fc:	2001      	movs	r0, #1
1a0004fe:	f7ff feff 	bl	1a000300 <check_state>
1a000502:	b118      	cbz	r0, 1a00050c <stateMachine+0x120>
  				STATE = 9;
1a000504:	2209      	movs	r2, #9
1a000506:	4b22      	ldr	r3, [pc, #136]	; (1a000590 <stateMachine+0x1a4>)
1a000508:	601a      	str	r2, [r3, #0]
1a00050a:	bd08      	pop	{r3, pc}
  			}
        else
          {
            STATE = 13;
1a00050c:	220d      	movs	r2, #13
1a00050e:	4b20      	ldr	r3, [pc, #128]	; (1a000590 <stateMachine+0x1a4>)
1a000510:	601a      	str	r2, [r3, #0]
1a000512:	bd08      	pop	{r3, pc}
          }
  		break;
  		case 9:
  			if(check_state(0,0,0)){
1a000514:	2200      	movs	r2, #0
1a000516:	4611      	mov	r1, r2
1a000518:	4610      	mov	r0, r2
1a00051a:	f7ff fef1 	bl	1a000300 <check_state>
1a00051e:	b118      	cbz	r0, 1a000528 <stateMachine+0x13c>
  				STATE = 10;
1a000520:	220a      	movs	r2, #10
1a000522:	4b1b      	ldr	r3, [pc, #108]	; (1a000590 <stateMachine+0x1a4>)
1a000524:	601a      	str	r2, [r3, #0]
1a000526:	bd08      	pop	{r3, pc}
  			}
        else
          {
            STATE = 13;
1a000528:	220d      	movs	r2, #13
1a00052a:	4b19      	ldr	r3, [pc, #100]	; (1a000590 <stateMachine+0x1a4>)
1a00052c:	601a      	str	r2, [r3, #0]
1a00052e:	bd08      	pop	{r3, pc}
          }
  		break;
  		case 10:
  			if(check_state(1,0,1)){
1a000530:	2201      	movs	r2, #1
1a000532:	2100      	movs	r1, #0
1a000534:	4610      	mov	r0, r2
1a000536:	f7ff fee3 	bl	1a000300 <check_state>
1a00053a:	b118      	cbz	r0, 1a000544 <stateMachine+0x158>
  				STATE = 11;
1a00053c:	220b      	movs	r2, #11
1a00053e:	4b14      	ldr	r3, [pc, #80]	; (1a000590 <stateMachine+0x1a4>)
1a000540:	601a      	str	r2, [r3, #0]
1a000542:	bd08      	pop	{r3, pc}
  			}
        else
          {
            STATE = 13;
1a000544:	220d      	movs	r2, #13
1a000546:	4b12      	ldr	r3, [pc, #72]	; (1a000590 <stateMachine+0x1a4>)
1a000548:	601a      	str	r2, [r3, #0]
1a00054a:	bd08      	pop	{r3, pc}
          }
  		break;
  		case 11:
  			if(check_state(0,0,1)){
1a00054c:	2201      	movs	r2, #1
1a00054e:	2100      	movs	r1, #0
1a000550:	4608      	mov	r0, r1
1a000552:	f7ff fed5 	bl	1a000300 <check_state>
1a000556:	b128      	cbz	r0, 1a000564 <stateMachine+0x178>
  				STATE = 0;
1a000558:	2200      	movs	r2, #0
1a00055a:	4b0d      	ldr	r3, [pc, #52]	; (1a000590 <stateMachine+0x1a4>)
1a00055c:	601a      	str	r2, [r3, #0]
                obtenerDatos();
1a00055e:	f7ff feef 	bl	1a000340 <obtenerDatos>
1a000562:	bd08      	pop	{r3, pc}
  			}
        else
          {
            STATE = 13;
1a000564:	220d      	movs	r2, #13
1a000566:	4b0a      	ldr	r3, [pc, #40]	; (1a000590 <stateMachine+0x1a4>)
1a000568:	601a      	str	r2, [r3, #0]
1a00056a:	bd08      	pop	{r3, pc}
          }
  		break;
      case 12:
          if(check_state(0,0,1))
1a00056c:	2201      	movs	r2, #1
1a00056e:	2100      	movs	r1, #0
1a000570:	4608      	mov	r0, r1
1a000572:	f7ff fec5 	bl	1a000300 <check_state>
1a000576:	b148      	cbz	r0, 1a00058c <stateMachine+0x1a0>
          {

              //gpioWrite(LEDB,OFF);
              //gpioWrite(LEDG,!gpioRead(PIN_1));
              LEDCONTROL = LEDG;
1a000578:	2229      	movs	r2, #41	; 0x29
1a00057a:	4b06      	ldr	r3, [pc, #24]	; (1a000594 <stateMachine+0x1a8>)
1a00057c:	701a      	strb	r2, [r3, #0]
            ///SEÑAL SINCRONIZADA IR AL ESTADO INICIAL
              
              STATE = 0;
1a00057e:	2200      	movs	r2, #0
1a000580:	4b03      	ldr	r3, [pc, #12]	; (1a000590 <stateMachine+0x1a4>)
1a000582:	601a      	str	r2, [r3, #0]
1a000584:	bd08      	pop	{r3, pc}
      break;
         case 13:
              //gpioWrite(LEDG,OFF);
              //gpioWrite(LEDR,!gpioRead(PIN_1));
              //ESTADO DE ERROR 
              LEDCONTROL = LEDR;
1a000586:	2228      	movs	r2, #40	; 0x28
1a000588:	4b02      	ldr	r3, [pc, #8]	; (1a000594 <stateMachine+0x1a8>)
1a00058a:	701a      	strb	r2, [r3, #0]
1a00058c:	bd08      	pop	{r3, pc}
1a00058e:	bf00      	nop
1a000590:	10000000 	.word	0x10000000
1a000594:	10000004 	.word	0x10000004

1a000598 <SystemCoreClockUpdate>:
1a000598:	b508      	push	{r3, lr}
1a00059a:	2069      	movs	r0, #105	; 0x69
1a00059c:	f000 fa92 	bl	1a000ac4 <Chip_Clock_GetRate>
1a0005a0:	4b01      	ldr	r3, [pc, #4]	; (1a0005a8 <SystemCoreClockUpdate+0x10>)
1a0005a2:	6018      	str	r0, [r3, #0]
1a0005a4:	bd08      	pop	{r3, pc}
1a0005a6:	bf00      	nop
1a0005a8:	10000090 	.word	0x10000090

1a0005ac <pll_calc_divs>:
1a0005ac:	b5f0      	push	{r4, r5, r6, r7, lr}
1a0005ae:	680b      	ldr	r3, [r1, #0]
1a0005b0:	f013 0f80 	tst.w	r3, #128	; 0x80
1a0005b4:	d002      	beq.n	1a0005bc <pll_calc_divs+0x10>
1a0005b6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a0005ba:	600b      	str	r3, [r1, #0]
1a0005bc:	4686      	mov	lr, r0
1a0005be:	2601      	movs	r6, #1
1a0005c0:	e041      	b.n	1a000646 <pll_calc_divs+0x9a>
1a0005c2:	680d      	ldr	r5, [r1, #0]
1a0005c4:	f015 0f40 	tst.w	r5, #64	; 0x40
1a0005c8:	d008      	beq.n	1a0005dc <pll_calc_divs+0x30>
1a0005ca:	1c7b      	adds	r3, r7, #1
1a0005cc:	fa04 f203 	lsl.w	r2, r4, r3
1a0005d0:	694b      	ldr	r3, [r1, #20]
1a0005d2:	fb03 f302 	mul.w	r3, r3, r2
1a0005d6:	fbb3 f3f6 	udiv	r3, r3, r6
1a0005da:	e004      	b.n	1a0005e6 <pll_calc_divs+0x3a>
1a0005dc:	694b      	ldr	r3, [r1, #20]
1a0005de:	fb04 f303 	mul.w	r3, r4, r3
1a0005e2:	fbb3 f3f6 	udiv	r3, r3, r6
1a0005e6:	4a19      	ldr	r2, [pc, #100]	; (1a00064c <pll_calc_divs+0xa0>)
1a0005e8:	4293      	cmp	r3, r2
1a0005ea:	d920      	bls.n	1a00062e <pll_calc_divs+0x82>
1a0005ec:	4a18      	ldr	r2, [pc, #96]	; (1a000650 <pll_calc_divs+0xa4>)
1a0005ee:	4293      	cmp	r3, r2
1a0005f0:	d823      	bhi.n	1a00063a <pll_calc_divs+0x8e>
1a0005f2:	f015 0f80 	tst.w	r5, #128	; 0x80
1a0005f6:	d103      	bne.n	1a000600 <pll_calc_divs+0x54>
1a0005f8:	1c7a      	adds	r2, r7, #1
1a0005fa:	fa23 f202 	lsr.w	r2, r3, r2
1a0005fe:	e000      	b.n	1a000602 <pll_calc_divs+0x56>
1a000600:	461a      	mov	r2, r3
1a000602:	1a85      	subs	r5, r0, r2
1a000604:	d502      	bpl.n	1a00060c <pll_calc_divs+0x60>
1a000606:	f1c5 0c00 	rsb	ip, r5, #0
1a00060a:	e000      	b.n	1a00060e <pll_calc_divs+0x62>
1a00060c:	46ac      	mov	ip, r5
1a00060e:	45e6      	cmp	lr, ip
1a000610:	d90d      	bls.n	1a00062e <pll_calc_divs+0x82>
1a000612:	608e      	str	r6, [r1, #8]
1a000614:	f107 0e01 	add.w	lr, r7, #1
1a000618:	f8c1 e00c 	str.w	lr, [r1, #12]
1a00061c:	610c      	str	r4, [r1, #16]
1a00061e:	618a      	str	r2, [r1, #24]
1a000620:	61cb      	str	r3, [r1, #28]
1a000622:	2d00      	cmp	r5, #0
1a000624:	da02      	bge.n	1a00062c <pll_calc_divs+0x80>
1a000626:	f1c5 0e00 	rsb	lr, r5, #0
1a00062a:	e000      	b.n	1a00062e <pll_calc_divs+0x82>
1a00062c:	46ae      	mov	lr, r5
1a00062e:	3401      	adds	r4, #1
1a000630:	e000      	b.n	1a000634 <pll_calc_divs+0x88>
1a000632:	2401      	movs	r4, #1
1a000634:	f5b4 7f80 	cmp.w	r4, #256	; 0x100
1a000638:	ddc3      	ble.n	1a0005c2 <pll_calc_divs+0x16>
1a00063a:	3701      	adds	r7, #1
1a00063c:	e000      	b.n	1a000640 <pll_calc_divs+0x94>
1a00063e:	2700      	movs	r7, #0
1a000640:	2f03      	cmp	r7, #3
1a000642:	ddf6      	ble.n	1a000632 <pll_calc_divs+0x86>
1a000644:	3601      	adds	r6, #1
1a000646:	2e04      	cmp	r6, #4
1a000648:	ddf9      	ble.n	1a00063e <pll_calc_divs+0x92>
1a00064a:	bdf0      	pop	{r4, r5, r6, r7, pc}
1a00064c:	094c5eff 	.word	0x094c5eff
1a000650:	1312d000 	.word	0x1312d000

1a000654 <pll_get_frac>:
1a000654:	b5f0      	push	{r4, r5, r6, r7, lr}
1a000656:	b099      	sub	sp, #100	; 0x64
1a000658:	4605      	mov	r5, r0
1a00065a:	460c      	mov	r4, r1
1a00065c:	4668      	mov	r0, sp
1a00065e:	2100      	movs	r1, #0
1a000660:	2260      	movs	r2, #96	; 0x60
1a000662:	f001 fb81 	bl	1a001d68 <memset>
1a000666:	2380      	movs	r3, #128	; 0x80
1a000668:	9300      	str	r3, [sp, #0]
1a00066a:	6963      	ldr	r3, [r4, #20]
1a00066c:	9305      	str	r3, [sp, #20]
1a00066e:	7923      	ldrb	r3, [r4, #4]
1a000670:	f88d 3004 	strb.w	r3, [sp, #4]
1a000674:	4628      	mov	r0, r5
1a000676:	4669      	mov	r1, sp
1a000678:	f7ff ff98 	bl	1a0005ac <pll_calc_divs>
1a00067c:	9b06      	ldr	r3, [sp, #24]
1a00067e:	42ab      	cmp	r3, r5
1a000680:	d107      	bne.n	1a000692 <pll_get_frac+0x3e>
1a000682:	466d      	mov	r5, sp
1a000684:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a000686:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a000688:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a00068c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a000690:	e05b      	b.n	1a00074a <pll_get_frac+0xf6>
1a000692:	1aeb      	subs	r3, r5, r3
1a000694:	d500      	bpl.n	1a000698 <pll_get_frac+0x44>
1a000696:	425b      	negs	r3, r3
1a000698:	461e      	mov	r6, r3
1a00069a:	2340      	movs	r3, #64	; 0x40
1a00069c:	9310      	str	r3, [sp, #64]	; 0x40
1a00069e:	6963      	ldr	r3, [r4, #20]
1a0006a0:	9315      	str	r3, [sp, #84]	; 0x54
1a0006a2:	7923      	ldrb	r3, [r4, #4]
1a0006a4:	f88d 3044 	strb.w	r3, [sp, #68]	; 0x44
1a0006a8:	4628      	mov	r0, r5
1a0006aa:	a910      	add	r1, sp, #64	; 0x40
1a0006ac:	f7ff ff7e 	bl	1a0005ac <pll_calc_divs>
1a0006b0:	9b16      	ldr	r3, [sp, #88]	; 0x58
1a0006b2:	42ab      	cmp	r3, r5
1a0006b4:	d107      	bne.n	1a0006c6 <pll_get_frac+0x72>
1a0006b6:	ad10      	add	r5, sp, #64	; 0x40
1a0006b8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a0006ba:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a0006bc:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a0006c0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a0006c4:	e041      	b.n	1a00074a <pll_get_frac+0xf6>
1a0006c6:	1aeb      	subs	r3, r5, r3
1a0006c8:	d500      	bpl.n	1a0006cc <pll_get_frac+0x78>
1a0006ca:	425b      	negs	r3, r3
1a0006cc:	461f      	mov	r7, r3
1a0006ce:	2340      	movs	r3, #64	; 0x40
1a0006d0:	9308      	str	r3, [sp, #32]
1a0006d2:	6963      	ldr	r3, [r4, #20]
1a0006d4:	930d      	str	r3, [sp, #52]	; 0x34
1a0006d6:	7923      	ldrb	r3, [r4, #4]
1a0006d8:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
1a0006dc:	4628      	mov	r0, r5
1a0006de:	a908      	add	r1, sp, #32
1a0006e0:	f7ff ff64 	bl	1a0005ac <pll_calc_divs>
1a0006e4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
1a0006e6:	42ab      	cmp	r3, r5
1a0006e8:	d107      	bne.n	1a0006fa <pll_get_frac+0xa6>
1a0006ea:	ad08      	add	r5, sp, #32
1a0006ec:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a0006ee:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a0006f0:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a0006f4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a0006f8:	e027      	b.n	1a00074a <pll_get_frac+0xf6>
1a0006fa:	1aed      	subs	r5, r5, r3
1a0006fc:	d500      	bpl.n	1a000700 <pll_get_frac+0xac>
1a0006fe:	426d      	negs	r5, r5
1a000700:	42ae      	cmp	r6, r5
1a000702:	dc11      	bgt.n	1a000728 <pll_get_frac+0xd4>
1a000704:	42be      	cmp	r6, r7
1a000706:	dc07      	bgt.n	1a000718 <pll_get_frac+0xc4>
1a000708:	466d      	mov	r5, sp
1a00070a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a00070c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a00070e:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a000712:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a000716:	e018      	b.n	1a00074a <pll_get_frac+0xf6>
1a000718:	ad10      	add	r5, sp, #64	; 0x40
1a00071a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a00071c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a00071e:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a000722:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a000726:	e010      	b.n	1a00074a <pll_get_frac+0xf6>
1a000728:	42af      	cmp	r7, r5
1a00072a:	db07      	blt.n	1a00073c <pll_get_frac+0xe8>
1a00072c:	ad08      	add	r5, sp, #32
1a00072e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a000730:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a000732:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a000736:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a00073a:	e006      	b.n	1a00074a <pll_get_frac+0xf6>
1a00073c:	ad10      	add	r5, sp, #64	; 0x40
1a00073e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a000740:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a000742:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a000746:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a00074a:	b019      	add	sp, #100	; 0x64
1a00074c:	bdf0      	pop	{r4, r5, r6, r7, pc}
1a00074e:	bf00      	nop

1a000750 <Chip_Clock_FindBaseClock>:
1a000750:	b430      	push	{r4, r5}
1a000752:	2300      	movs	r3, #0
1a000754:	211c      	movs	r1, #28
1a000756:	e010      	b.n	1a00077a <Chip_Clock_FindBaseClock+0x2a>
1a000758:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a00075c:	0052      	lsls	r2, r2, #1
1a00075e:	4d0d      	ldr	r5, [pc, #52]	; (1a000794 <Chip_Clock_FindBaseClock+0x44>)
1a000760:	5aaa      	ldrh	r2, [r5, r2]
1a000762:	4282      	cmp	r2, r0
1a000764:	d806      	bhi.n	1a000774 <Chip_Clock_FindBaseClock+0x24>
1a000766:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a00076a:	0052      	lsls	r2, r2, #1
1a00076c:	442a      	add	r2, r5
1a00076e:	8852      	ldrh	r2, [r2, #2]
1a000770:	4282      	cmp	r2, r0
1a000772:	d201      	bcs.n	1a000778 <Chip_Clock_FindBaseClock+0x28>
1a000774:	3301      	adds	r3, #1
1a000776:	e000      	b.n	1a00077a <Chip_Clock_FindBaseClock+0x2a>
1a000778:	4621      	mov	r1, r4
1a00077a:	291c      	cmp	r1, #28
1a00077c:	d107      	bne.n	1a00078e <Chip_Clock_FindBaseClock+0x3e>
1a00077e:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a000782:	0052      	lsls	r2, r2, #1
1a000784:	4c03      	ldr	r4, [pc, #12]	; (1a000794 <Chip_Clock_FindBaseClock+0x44>)
1a000786:	4422      	add	r2, r4
1a000788:	7914      	ldrb	r4, [r2, #4]
1a00078a:	428c      	cmp	r4, r1
1a00078c:	d1e4      	bne.n	1a000758 <Chip_Clock_FindBaseClock+0x8>
1a00078e:	4608      	mov	r0, r1
1a000790:	bc30      	pop	{r4, r5}
1a000792:	4770      	bx	lr
1a000794:	1a001d84 	.word	0x1a001d84

1a000798 <Chip_Clock_EnableCrystal>:
1a000798:	b082      	sub	sp, #8
1a00079a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
1a00079e:	9301      	str	r3, [sp, #4]
1a0007a0:	4a0d      	ldr	r2, [pc, #52]	; (1a0007d8 <Chip_Clock_EnableCrystal+0x40>)
1a0007a2:	6993      	ldr	r3, [r2, #24]
1a0007a4:	f023 0102 	bic.w	r1, r3, #2
1a0007a8:	6992      	ldr	r2, [r2, #24]
1a0007aa:	428a      	cmp	r2, r1
1a0007ac:	d001      	beq.n	1a0007b2 <Chip_Clock_EnableCrystal+0x1a>
1a0007ae:	4a0a      	ldr	r2, [pc, #40]	; (1a0007d8 <Chip_Clock_EnableCrystal+0x40>)
1a0007b0:	6191      	str	r1, [r2, #24]
1a0007b2:	f023 0303 	bic.w	r3, r3, #3
1a0007b6:	4a09      	ldr	r2, [pc, #36]	; (1a0007dc <Chip_Clock_EnableCrystal+0x44>)
1a0007b8:	6811      	ldr	r1, [r2, #0]
1a0007ba:	4a09      	ldr	r2, [pc, #36]	; (1a0007e0 <Chip_Clock_EnableCrystal+0x48>)
1a0007bc:	4291      	cmp	r1, r2
1a0007be:	d901      	bls.n	1a0007c4 <Chip_Clock_EnableCrystal+0x2c>
1a0007c0:	f043 0304 	orr.w	r3, r3, #4
1a0007c4:	4a04      	ldr	r2, [pc, #16]	; (1a0007d8 <Chip_Clock_EnableCrystal+0x40>)
1a0007c6:	6193      	str	r3, [r2, #24]
1a0007c8:	9b01      	ldr	r3, [sp, #4]
1a0007ca:	1e5a      	subs	r2, r3, #1
1a0007cc:	9201      	str	r2, [sp, #4]
1a0007ce:	2b00      	cmp	r3, #0
1a0007d0:	d1fa      	bne.n	1a0007c8 <Chip_Clock_EnableCrystal+0x30>
1a0007d2:	b002      	add	sp, #8
1a0007d4:	4770      	bx	lr
1a0007d6:	bf00      	nop
1a0007d8:	40050000 	.word	0x40050000
1a0007dc:	1a001e48 	.word	0x1a001e48
1a0007e0:	01312cff 	.word	0x01312cff

1a0007e4 <Chip_Clock_GetDividerSource>:
1a0007e4:	3012      	adds	r0, #18
1a0007e6:	4b05      	ldr	r3, [pc, #20]	; (1a0007fc <Chip_Clock_GetDividerSource+0x18>)
1a0007e8:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]
1a0007ec:	f010 0f01 	tst.w	r0, #1
1a0007f0:	d102      	bne.n	1a0007f8 <Chip_Clock_GetDividerSource+0x14>
1a0007f2:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a0007f6:	4770      	bx	lr
1a0007f8:	2011      	movs	r0, #17
1a0007fa:	4770      	bx	lr
1a0007fc:	40050000 	.word	0x40050000

1a000800 <Chip_Clock_GetDividerDivisor>:
1a000800:	f100 0212 	add.w	r2, r0, #18
1a000804:	4b03      	ldr	r3, [pc, #12]	; (1a000814 <Chip_Clock_GetDividerDivisor+0x14>)
1a000806:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
1a00080a:	4b03      	ldr	r3, [pc, #12]	; (1a000818 <Chip_Clock_GetDividerDivisor+0x18>)
1a00080c:	5c18      	ldrb	r0, [r3, r0]
1a00080e:	ea00 0092 	and.w	r0, r0, r2, lsr #2
1a000812:	4770      	bx	lr
1a000814:	40050000 	.word	0x40050000
1a000818:	1a001d7c 	.word	0x1a001d7c

1a00081c <Chip_Clock_GetClockInputHz>:
1a00081c:	b508      	push	{r3, lr}
1a00081e:	2810      	cmp	r0, #16
1a000820:	d80a      	bhi.n	1a000838 <Chip_Clock_GetClockInputHz+0x1c>
1a000822:	e8df f000 	tbb	[pc, r0]
1a000826:	0b42      	.short	0x0b42
1a000828:	091f160d 	.word	0x091f160d
1a00082c:	2b282522 	.word	0x2b282522
1a000830:	322e0909 	.word	0x322e0909
1a000834:	3a36      	.short	0x3a36
1a000836:	3e          	.byte	0x3e
1a000837:	00          	.byte	0x00
1a000838:	2000      	movs	r0, #0
1a00083a:	bd08      	pop	{r3, pc}
1a00083c:	481e      	ldr	r0, [pc, #120]	; (1a0008b8 <Chip_Clock_GetClockInputHz+0x9c>)
1a00083e:	bd08      	pop	{r3, pc}
1a000840:	4b1e      	ldr	r3, [pc, #120]	; (1a0008bc <Chip_Clock_GetClockInputHz+0xa0>)
1a000842:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a000846:	f003 0307 	and.w	r3, r3, #7
1a00084a:	2b04      	cmp	r3, #4
1a00084c:	d130      	bne.n	1a0008b0 <Chip_Clock_GetClockInputHz+0x94>
1a00084e:	2000      	movs	r0, #0
1a000850:	bd08      	pop	{r3, pc}
1a000852:	4b1a      	ldr	r3, [pc, #104]	; (1a0008bc <Chip_Clock_GetClockInputHz+0xa0>)
1a000854:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a000858:	f003 0307 	and.w	r3, r3, #7
1a00085c:	2b04      	cmp	r3, #4
1a00085e:	d029      	beq.n	1a0008b4 <Chip_Clock_GetClockInputHz+0x98>
1a000860:	4817      	ldr	r0, [pc, #92]	; (1a0008c0 <Chip_Clock_GetClockInputHz+0xa4>)
1a000862:	bd08      	pop	{r3, pc}
1a000864:	4b17      	ldr	r3, [pc, #92]	; (1a0008c4 <Chip_Clock_GetClockInputHz+0xa8>)
1a000866:	6818      	ldr	r0, [r3, #0]
1a000868:	bd08      	pop	{r3, pc}
1a00086a:	4b17      	ldr	r3, [pc, #92]	; (1a0008c8 <Chip_Clock_GetClockInputHz+0xac>)
1a00086c:	6818      	ldr	r0, [r3, #0]
1a00086e:	bd08      	pop	{r3, pc}
1a000870:	4b16      	ldr	r3, [pc, #88]	; (1a0008cc <Chip_Clock_GetClockInputHz+0xb0>)
1a000872:	6818      	ldr	r0, [r3, #0]
1a000874:	bd08      	pop	{r3, pc}
1a000876:	4b15      	ldr	r3, [pc, #84]	; (1a0008cc <Chip_Clock_GetClockInputHz+0xb0>)
1a000878:	6858      	ldr	r0, [r3, #4]
1a00087a:	bd08      	pop	{r3, pc}
1a00087c:	f000 f86a 	bl	1a000954 <Chip_Clock_GetMainPLLHz>
1a000880:	bd08      	pop	{r3, pc}
1a000882:	2100      	movs	r1, #0
1a000884:	f000 f89a 	bl	1a0009bc <Chip_Clock_GetDivRate>
1a000888:	bd08      	pop	{r3, pc}
1a00088a:	2101      	movs	r1, #1
1a00088c:	f000 f896 	bl	1a0009bc <Chip_Clock_GetDivRate>
1a000890:	bd08      	pop	{r3, pc}
1a000892:	2102      	movs	r1, #2
1a000894:	f000 f892 	bl	1a0009bc <Chip_Clock_GetDivRate>
1a000898:	bd08      	pop	{r3, pc}
1a00089a:	2103      	movs	r1, #3
1a00089c:	f000 f88e 	bl	1a0009bc <Chip_Clock_GetDivRate>
1a0008a0:	bd08      	pop	{r3, pc}
1a0008a2:	2104      	movs	r1, #4
1a0008a4:	f000 f88a 	bl	1a0009bc <Chip_Clock_GetDivRate>
1a0008a8:	bd08      	pop	{r3, pc}
1a0008aa:	f44f 4000 	mov.w	r0, #32768	; 0x8000
1a0008ae:	bd08      	pop	{r3, pc}
1a0008b0:	4803      	ldr	r0, [pc, #12]	; (1a0008c0 <Chip_Clock_GetClockInputHz+0xa4>)
1a0008b2:	bd08      	pop	{r3, pc}
1a0008b4:	4806      	ldr	r0, [pc, #24]	; (1a0008d0 <Chip_Clock_GetClockInputHz+0xb4>)
1a0008b6:	bd08      	pop	{r3, pc}
1a0008b8:	00b71b00 	.word	0x00b71b00
1a0008bc:	40043000 	.word	0x40043000
1a0008c0:	017d7840 	.word	0x017d7840
1a0008c4:	1a001e4c 	.word	0x1a001e4c
1a0008c8:	1a001e48 	.word	0x1a001e48
1a0008cc:	10000088 	.word	0x10000088
1a0008d0:	02faf080 	.word	0x02faf080

1a0008d4 <Chip_Clock_CalcMainPLLValue>:
1a0008d4:	b538      	push	{r3, r4, r5, lr}
1a0008d6:	4605      	mov	r5, r0
1a0008d8:	460c      	mov	r4, r1
1a0008da:	7908      	ldrb	r0, [r1, #4]
1a0008dc:	f7ff ff9e 	bl	1a00081c <Chip_Clock_GetClockInputHz>
1a0008e0:	6160      	str	r0, [r4, #20]
1a0008e2:	4b19      	ldr	r3, [pc, #100]	; (1a000948 <Chip_Clock_CalcMainPLLValue+0x74>)
1a0008e4:	442b      	add	r3, r5
1a0008e6:	4a19      	ldr	r2, [pc, #100]	; (1a00094c <Chip_Clock_CalcMainPLLValue+0x78>)
1a0008e8:	4293      	cmp	r3, r2
1a0008ea:	d821      	bhi.n	1a000930 <Chip_Clock_CalcMainPLLValue+0x5c>
1a0008ec:	b318      	cbz	r0, 1a000936 <Chip_Clock_CalcMainPLLValue+0x62>
1a0008ee:	2380      	movs	r3, #128	; 0x80
1a0008f0:	6023      	str	r3, [r4, #0]
1a0008f2:	2300      	movs	r3, #0
1a0008f4:	60a3      	str	r3, [r4, #8]
1a0008f6:	60e3      	str	r3, [r4, #12]
1a0008f8:	fbb5 f3f0 	udiv	r3, r5, r0
1a0008fc:	6123      	str	r3, [r4, #16]
1a0008fe:	4a14      	ldr	r2, [pc, #80]	; (1a000950 <Chip_Clock_CalcMainPLLValue+0x7c>)
1a000900:	4295      	cmp	r5, r2
1a000902:	d903      	bls.n	1a00090c <Chip_Clock_CalcMainPLLValue+0x38>
1a000904:	fb03 f000 	mul.w	r0, r3, r0
1a000908:	42a8      	cmp	r0, r5
1a00090a:	d007      	beq.n	1a00091c <Chip_Clock_CalcMainPLLValue+0x48>
1a00090c:	4628      	mov	r0, r5
1a00090e:	4621      	mov	r1, r4
1a000910:	f7ff fea0 	bl	1a000654 <pll_get_frac>
1a000914:	68a3      	ldr	r3, [r4, #8]
1a000916:	b18b      	cbz	r3, 1a00093c <Chip_Clock_CalcMainPLLValue+0x68>
1a000918:	3b01      	subs	r3, #1
1a00091a:	60a3      	str	r3, [r4, #8]
1a00091c:	6923      	ldr	r3, [r4, #16]
1a00091e:	b183      	cbz	r3, 1a000942 <Chip_Clock_CalcMainPLLValue+0x6e>
1a000920:	68e2      	ldr	r2, [r4, #12]
1a000922:	b10a      	cbz	r2, 1a000928 <Chip_Clock_CalcMainPLLValue+0x54>
1a000924:	3a01      	subs	r2, #1
1a000926:	60e2      	str	r2, [r4, #12]
1a000928:	3b01      	subs	r3, #1
1a00092a:	6123      	str	r3, [r4, #16]
1a00092c:	2000      	movs	r0, #0
1a00092e:	bd38      	pop	{r3, r4, r5, pc}
1a000930:	f04f 30ff 	mov.w	r0, #4294967295
1a000934:	bd38      	pop	{r3, r4, r5, pc}
1a000936:	f04f 30ff 	mov.w	r0, #4294967295
1a00093a:	bd38      	pop	{r3, r4, r5, pc}
1a00093c:	f04f 30ff 	mov.w	r0, #4294967295
1a000940:	bd38      	pop	{r3, r4, r5, pc}
1a000942:	f04f 30ff 	mov.w	r0, #4294967295
1a000946:	bd38      	pop	{r3, r4, r5, pc}
1a000948:	ff6b3a10 	.word	0xff6b3a10
1a00094c:	0b940510 	.word	0x0b940510
1a000950:	094c5eff 	.word	0x094c5eff

1a000954 <Chip_Clock_GetMainPLLHz>:
1a000954:	b570      	push	{r4, r5, r6, lr}
1a000956:	b082      	sub	sp, #8
1a000958:	4d16      	ldr	r5, [pc, #88]	; (1a0009b4 <Chip_Clock_GetMainPLLHz+0x60>)
1a00095a:	6c6c      	ldr	r4, [r5, #68]	; 0x44
1a00095c:	f3c4 6003 	ubfx	r0, r4, #24, #4
1a000960:	f7ff ff5c 	bl	1a00081c <Chip_Clock_GetClockInputHz>
1a000964:	4606      	mov	r6, r0
1a000966:	4b14      	ldr	r3, [pc, #80]	; (1a0009b8 <Chip_Clock_GetMainPLLHz+0x64>)
1a000968:	6818      	ldr	r0, [r3, #0]
1a00096a:	9001      	str	r0, [sp, #4]
1a00096c:	6c28      	ldr	r0, [r5, #64]	; 0x40
1a00096e:	f010 0001 	ands.w	r0, r0, #1
1a000972:	d01d      	beq.n	1a0009b0 <Chip_Clock_GetMainPLLHz+0x5c>
1a000974:	f3c4 4007 	ubfx	r0, r4, #16, #8
1a000978:	f3c4 3201 	ubfx	r2, r4, #12, #2
1a00097c:	f3c4 2101 	ubfx	r1, r4, #8, #2
1a000980:	f3c4 1580 	ubfx	r5, r4, #6, #1
1a000984:	1c43      	adds	r3, r0, #1
1a000986:	3201      	adds	r2, #1
1a000988:	a802      	add	r0, sp, #8
1a00098a:	4401      	add	r1, r0
1a00098c:	f811 0c04 	ldrb.w	r0, [r1, #-4]
1a000990:	f014 0f80 	tst.w	r4, #128	; 0x80
1a000994:	d100      	bne.n	1a000998 <Chip_Clock_GetMainPLLHz+0x44>
1a000996:	b125      	cbz	r5, 1a0009a2 <Chip_Clock_GetMainPLLHz+0x4e>
1a000998:	fbb6 f0f2 	udiv	r0, r6, r2
1a00099c:	fb03 f000 	mul.w	r0, r3, r0
1a0009a0:	e006      	b.n	1a0009b0 <Chip_Clock_GetMainPLLHz+0x5c>
1a0009a2:	0040      	lsls	r0, r0, #1
1a0009a4:	fbb3 f3f0 	udiv	r3, r3, r0
1a0009a8:	fbb6 f0f2 	udiv	r0, r6, r2
1a0009ac:	fb00 f003 	mul.w	r0, r0, r3
1a0009b0:	b002      	add	sp, #8
1a0009b2:	bd70      	pop	{r4, r5, r6, pc}
1a0009b4:	40050000 	.word	0x40050000
1a0009b8:	1a001d78 	.word	0x1a001d78

1a0009bc <Chip_Clock_GetDivRate>:
1a0009bc:	b538      	push	{r3, r4, r5, lr}
1a0009be:	460c      	mov	r4, r1
1a0009c0:	4608      	mov	r0, r1
1a0009c2:	f7ff ff0f 	bl	1a0007e4 <Chip_Clock_GetDividerSource>
1a0009c6:	4605      	mov	r5, r0
1a0009c8:	4620      	mov	r0, r4
1a0009ca:	f7ff ff19 	bl	1a000800 <Chip_Clock_GetDividerDivisor>
1a0009ce:	4604      	mov	r4, r0
1a0009d0:	4628      	mov	r0, r5
1a0009d2:	f7ff ff23 	bl	1a00081c <Chip_Clock_GetClockInputHz>
1a0009d6:	3401      	adds	r4, #1
1a0009d8:	fbb0 f0f4 	udiv	r0, r0, r4
1a0009dc:	bd38      	pop	{r3, r4, r5, pc}
1a0009de:	bf00      	nop

1a0009e0 <Chip_Clock_SetBaseClock>:
1a0009e0:	b430      	push	{r4, r5}
1a0009e2:	0085      	lsls	r5, r0, #2
1a0009e4:	4c0d      	ldr	r4, [pc, #52]	; (1a000a1c <Chip_Clock_SetBaseClock+0x3c>)
1a0009e6:	5965      	ldr	r5, [r4, r5]
1a0009e8:	281b      	cmp	r0, #27
1a0009ea:	d80f      	bhi.n	1a000a0c <Chip_Clock_SetBaseClock+0x2c>
1a0009ec:	2911      	cmp	r1, #17
1a0009ee:	d012      	beq.n	1a000a16 <Chip_Clock_SetBaseClock+0x36>
1a0009f0:	4c0b      	ldr	r4, [pc, #44]	; (1a000a20 <Chip_Clock_SetBaseClock+0x40>)
1a0009f2:	402c      	ands	r4, r5
1a0009f4:	b10a      	cbz	r2, 1a0009fa <Chip_Clock_SetBaseClock+0x1a>
1a0009f6:	f444 6400 	orr.w	r4, r4, #2048	; 0x800
1a0009fa:	b10b      	cbz	r3, 1a000a00 <Chip_Clock_SetBaseClock+0x20>
1a0009fc:	f044 0401 	orr.w	r4, r4, #1
1a000a00:	ea44 6401 	orr.w	r4, r4, r1, lsl #24
1a000a04:	0080      	lsls	r0, r0, #2
1a000a06:	4b05      	ldr	r3, [pc, #20]	; (1a000a1c <Chip_Clock_SetBaseClock+0x3c>)
1a000a08:	501c      	str	r4, [r3, r0]
1a000a0a:	e004      	b.n	1a000a16 <Chip_Clock_SetBaseClock+0x36>
1a000a0c:	f045 0501 	orr.w	r5, r5, #1
1a000a10:	0080      	lsls	r0, r0, #2
1a000a12:	4b02      	ldr	r3, [pc, #8]	; (1a000a1c <Chip_Clock_SetBaseClock+0x3c>)
1a000a14:	501d      	str	r5, [r3, r0]
1a000a16:	bc30      	pop	{r4, r5}
1a000a18:	4770      	bx	lr
1a000a1a:	bf00      	nop
1a000a1c:	4005005c 	.word	0x4005005c
1a000a20:	e0fff7fe 	.word	0xe0fff7fe

1a000a24 <Chip_Clock_GetBaseClock>:
1a000a24:	281b      	cmp	r0, #27
1a000a26:	d808      	bhi.n	1a000a3a <Chip_Clock_GetBaseClock+0x16>
1a000a28:	0080      	lsls	r0, r0, #2
1a000a2a:	4b06      	ldr	r3, [pc, #24]	; (1a000a44 <Chip_Clock_GetBaseClock+0x20>)
1a000a2c:	5818      	ldr	r0, [r3, r0]
1a000a2e:	f010 0f01 	tst.w	r0, #1
1a000a32:	d104      	bne.n	1a000a3e <Chip_Clock_GetBaseClock+0x1a>
1a000a34:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a000a38:	4770      	bx	lr
1a000a3a:	2011      	movs	r0, #17
1a000a3c:	4770      	bx	lr
1a000a3e:	2011      	movs	r0, #17
1a000a40:	4770      	bx	lr
1a000a42:	bf00      	nop
1a000a44:	4005005c 	.word	0x4005005c

1a000a48 <Chip_Clock_GetBaseClocktHz>:
1a000a48:	b508      	push	{r3, lr}
1a000a4a:	f7ff ffeb 	bl	1a000a24 <Chip_Clock_GetBaseClock>
1a000a4e:	f7ff fee5 	bl	1a00081c <Chip_Clock_GetClockInputHz>
1a000a52:	bd08      	pop	{r3, pc}

1a000a54 <Chip_Clock_EnableOpts>:
1a000a54:	b909      	cbnz	r1, 1a000a5a <Chip_Clock_EnableOpts+0x6>
1a000a56:	2101      	movs	r1, #1
1a000a58:	e000      	b.n	1a000a5c <Chip_Clock_EnableOpts+0x8>
1a000a5a:	2103      	movs	r1, #3
1a000a5c:	b10a      	cbz	r2, 1a000a62 <Chip_Clock_EnableOpts+0xe>
1a000a5e:	f041 0104 	orr.w	r1, r1, #4
1a000a62:	2b02      	cmp	r3, #2
1a000a64:	d101      	bne.n	1a000a6a <Chip_Clock_EnableOpts+0x16>
1a000a66:	f041 0120 	orr.w	r1, r1, #32
1a000a6a:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a000a6e:	d305      	bcc.n	1a000a7c <Chip_Clock_EnableOpts+0x28>
1a000a70:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a000a74:	4b04      	ldr	r3, [pc, #16]	; (1a000a88 <Chip_Clock_EnableOpts+0x34>)
1a000a76:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
1a000a7a:	4770      	bx	lr
1a000a7c:	3020      	adds	r0, #32
1a000a7e:	4b03      	ldr	r3, [pc, #12]	; (1a000a8c <Chip_Clock_EnableOpts+0x38>)
1a000a80:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
1a000a84:	4770      	bx	lr
1a000a86:	bf00      	nop
1a000a88:	40052000 	.word	0x40052000
1a000a8c:	40051000 	.word	0x40051000

1a000a90 <Chip_Clock_Enable>:
1a000a90:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a000a94:	d309      	bcc.n	1a000aaa <Chip_Clock_Enable+0x1a>
1a000a96:	4a09      	ldr	r2, [pc, #36]	; (1a000abc <Chip_Clock_Enable+0x2c>)
1a000a98:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a000a9c:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a000aa0:	f043 0301 	orr.w	r3, r3, #1
1a000aa4:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
1a000aa8:	4770      	bx	lr
1a000aaa:	4a05      	ldr	r2, [pc, #20]	; (1a000ac0 <Chip_Clock_Enable+0x30>)
1a000aac:	3020      	adds	r0, #32
1a000aae:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a000ab2:	f043 0301 	orr.w	r3, r3, #1
1a000ab6:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
1a000aba:	4770      	bx	lr
1a000abc:	40052000 	.word	0x40052000
1a000ac0:	40051000 	.word	0x40051000

1a000ac4 <Chip_Clock_GetRate>:
1a000ac4:	b510      	push	{r4, lr}
1a000ac6:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a000aca:	d305      	bcc.n	1a000ad8 <Chip_Clock_GetRate+0x14>
1a000acc:	f5a0 7391 	sub.w	r3, r0, #290	; 0x122
1a000ad0:	4a0d      	ldr	r2, [pc, #52]	; (1a000b08 <Chip_Clock_GetRate+0x44>)
1a000ad2:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
1a000ad6:	e004      	b.n	1a000ae2 <Chip_Clock_GetRate+0x1e>
1a000ad8:	f100 0320 	add.w	r3, r0, #32
1a000adc:	4a0b      	ldr	r2, [pc, #44]	; (1a000b0c <Chip_Clock_GetRate+0x48>)
1a000ade:	f852 4033 	ldr.w	r4, [r2, r3, lsl #3]
1a000ae2:	f014 0f01 	tst.w	r4, #1
1a000ae6:	d00c      	beq.n	1a000b02 <Chip_Clock_GetRate+0x3e>
1a000ae8:	f7ff fe32 	bl	1a000750 <Chip_Clock_FindBaseClock>
1a000aec:	f7ff ffac 	bl	1a000a48 <Chip_Clock_GetBaseClocktHz>
1a000af0:	f014 0fe0 	tst.w	r4, #224	; 0xe0
1a000af4:	d101      	bne.n	1a000afa <Chip_Clock_GetRate+0x36>
1a000af6:	2301      	movs	r3, #1
1a000af8:	e000      	b.n	1a000afc <Chip_Clock_GetRate+0x38>
1a000afa:	2302      	movs	r3, #2
1a000afc:	fbb0 f0f3 	udiv	r0, r0, r3
1a000b00:	bd10      	pop	{r4, pc}
1a000b02:	2000      	movs	r0, #0
1a000b04:	bd10      	pop	{r4, pc}
1a000b06:	bf00      	nop
1a000b08:	40052000 	.word	0x40052000
1a000b0c:	40051000 	.word	0x40051000

1a000b10 <fpuInit>:
1a000b10:	b084      	sub	sp, #16
1a000b12:	4b10      	ldr	r3, [pc, #64]	; (1a000b54 <fpuInit+0x44>)
1a000b14:	681b      	ldr	r3, [r3, #0]
1a000b16:	9302      	str	r3, [sp, #8]
1a000b18:	4b0f      	ldr	r3, [pc, #60]	; (1a000b58 <fpuInit+0x48>)
1a000b1a:	681b      	ldr	r3, [r3, #0]
1a000b1c:	9301      	str	r3, [sp, #4]
1a000b1e:	9a02      	ldr	r2, [sp, #8]
1a000b20:	4b0e      	ldr	r3, [pc, #56]	; (1a000b5c <fpuInit+0x4c>)
1a000b22:	429a      	cmp	r2, r3
1a000b24:	d105      	bne.n	1a000b32 <fpuInit+0x22>
1a000b26:	9a01      	ldr	r2, [sp, #4]
1a000b28:	4b0d      	ldr	r3, [pc, #52]	; (1a000b60 <fpuInit+0x50>)
1a000b2a:	429a      	cmp	r2, r3
1a000b2c:	d003      	beq.n	1a000b36 <fpuInit+0x26>
1a000b2e:	2300      	movs	r3, #0
1a000b30:	e002      	b.n	1a000b38 <fpuInit+0x28>
1a000b32:	2300      	movs	r3, #0
1a000b34:	e000      	b.n	1a000b38 <fpuInit+0x28>
1a000b36:	2301      	movs	r3, #1
1a000b38:	f013 0fff 	tst.w	r3, #255	; 0xff
1a000b3c:	d008      	beq.n	1a000b50 <fpuInit+0x40>
1a000b3e:	4a09      	ldr	r2, [pc, #36]	; (1a000b64 <fpuInit+0x54>)
1a000b40:	6813      	ldr	r3, [r2, #0]
1a000b42:	9303      	str	r3, [sp, #12]
1a000b44:	9b03      	ldr	r3, [sp, #12]
1a000b46:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
1a000b4a:	9303      	str	r3, [sp, #12]
1a000b4c:	9b03      	ldr	r3, [sp, #12]
1a000b4e:	6013      	str	r3, [r2, #0]
1a000b50:	b004      	add	sp, #16
1a000b52:	4770      	bx	lr
1a000b54:	e000ef40 	.word	0xe000ef40
1a000b58:	e000ef44 	.word	0xe000ef44
1a000b5c:	10110021 	.word	0x10110021
1a000b60:	11000011 	.word	0x11000011
1a000b64:	e000ed88 	.word	0xe000ed88

1a000b68 <Chip_GPIO_Init>:
1a000b68:	4770      	bx	lr
1a000b6a:	bf00      	nop

1a000b6c <Chip_GPIO_SetDir>:
1a000b6c:	b13b      	cbz	r3, 1a000b7e <Chip_GPIO_SetDir+0x12>
1a000b6e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
1a000b72:	f850 3021 	ldr.w	r3, [r0, r1, lsl #2]
1a000b76:	431a      	orrs	r2, r3
1a000b78:	f840 2021 	str.w	r2, [r0, r1, lsl #2]
1a000b7c:	4770      	bx	lr
1a000b7e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
1a000b82:	f850 3021 	ldr.w	r3, [r0, r1, lsl #2]
1a000b86:	ea23 0202 	bic.w	r2, r3, r2
1a000b8a:	f840 2021 	str.w	r2, [r0, r1, lsl #2]
1a000b8e:	4770      	bx	lr

1a000b90 <Chip_I2C_EventHandler>:
1a000b90:	2901      	cmp	r1, #1
1a000b92:	d109      	bne.n	1a000ba8 <Chip_I2C_EventHandler+0x18>
1a000b94:	ebc0 00c0 	rsb	r0, r0, r0, lsl #3
1a000b98:	0080      	lsls	r0, r0, #2
1a000b9a:	4b04      	ldr	r3, [pc, #16]	; (1a000bac <Chip_I2C_EventHandler+0x1c>)
1a000b9c:	4418      	add	r0, r3
1a000b9e:	6902      	ldr	r2, [r0, #16]
1a000ba0:	7d13      	ldrb	r3, [r2, #20]
1a000ba2:	b2db      	uxtb	r3, r3
1a000ba4:	2b04      	cmp	r3, #4
1a000ba6:	d0fb      	beq.n	1a000ba0 <Chip_I2C_EventHandler+0x10>
1a000ba8:	4770      	bx	lr
1a000baa:	bf00      	nop
1a000bac:	10000008 	.word	0x10000008

1a000bb0 <handleMasterXferState>:
1a000bb0:	b410      	push	{r4}
1a000bb2:	6843      	ldr	r3, [r0, #4]
1a000bb4:	f003 03f8 	and.w	r3, r3, #248	; 0xf8
1a000bb8:	2b58      	cmp	r3, #88	; 0x58
1a000bba:	d871      	bhi.n	1a000ca0 <handleMasterXferState+0xf0>
1a000bbc:	e8df f003 	tbb	[pc, r3]
1a000bc0:	7070706c 	.word	0x7070706c
1a000bc4:	70707070 	.word	0x70707070
1a000bc8:	7070702f 	.word	0x7070702f
1a000bcc:	70707070 	.word	0x70707070
1a000bd0:	7070702f 	.word	0x7070702f
1a000bd4:	70707070 	.word	0x70707070
1a000bd8:	70707039 	.word	0x70707039
1a000bdc:	70707070 	.word	0x70707070
1a000be0:	70707060 	.word	0x70707060
1a000be4:	70707070 	.word	0x70707070
1a000be8:	70707039 	.word	0x70707039
1a000bec:	70707070 	.word	0x70707070
1a000bf0:	70707064 	.word	0x70707064
1a000bf4:	70707070 	.word	0x70707070
1a000bf8:	70707068 	.word	0x70707068
1a000bfc:	70707070 	.word	0x70707070
1a000c00:	70707059 	.word	0x70707059
1a000c04:	70707070 	.word	0x70707070
1a000c08:	70707060 	.word	0x70707060
1a000c0c:	70707070 	.word	0x70707070
1a000c10:	7070702d 	.word	0x7070702d
1a000c14:	70707070 	.word	0x70707070
1a000c18:	4f          	.byte	0x4f
1a000c19:	00          	.byte	0x00
1a000c1a:	233c      	movs	r3, #60	; 0x3c
1a000c1c:	e020      	b.n	1a000c60 <handleMasterXferState+0xb0>
1a000c1e:	780a      	ldrb	r2, [r1, #0]
1a000c20:	688b      	ldr	r3, [r1, #8]
1a000c22:	fab3 f383 	clz	r3, r3
1a000c26:	095b      	lsrs	r3, r3, #5
1a000c28:	ea43 0342 	orr.w	r3, r3, r2, lsl #1
1a000c2c:	6083      	str	r3, [r0, #8]
1a000c2e:	233c      	movs	r3, #60	; 0x3c
1a000c30:	e037      	b.n	1a000ca2 <handleMasterXferState+0xf2>
1a000c32:	688b      	ldr	r3, [r1, #8]
1a000c34:	b94b      	cbnz	r3, 1a000c4a <handleMasterXferState+0x9a>
1a000c36:	690b      	ldr	r3, [r1, #16]
1a000c38:	b113      	cbz	r3, 1a000c40 <handleMasterXferState+0x90>
1a000c3a:	f06f 0320 	mvn.w	r3, #32
1a000c3e:	e001      	b.n	1a000c44 <handleMasterXferState+0x94>
1a000c40:	f06f 0310 	mvn.w	r3, #16
1a000c44:	f003 033c 	and.w	r3, r3, #60	; 0x3c
1a000c48:	e02b      	b.n	1a000ca2 <handleMasterXferState+0xf2>
1a000c4a:	684b      	ldr	r3, [r1, #4]
1a000c4c:	1c5a      	adds	r2, r3, #1
1a000c4e:	604a      	str	r2, [r1, #4]
1a000c50:	781b      	ldrb	r3, [r3, #0]
1a000c52:	6083      	str	r3, [r0, #8]
1a000c54:	688b      	ldr	r3, [r1, #8]
1a000c56:	3b01      	subs	r3, #1
1a000c58:	608b      	str	r3, [r1, #8]
1a000c5a:	233c      	movs	r3, #60	; 0x3c
1a000c5c:	e021      	b.n	1a000ca2 <handleMasterXferState+0xf2>
1a000c5e:	232c      	movs	r3, #44	; 0x2c
1a000c60:	68ca      	ldr	r2, [r1, #12]
1a000c62:	1c54      	adds	r4, r2, #1
1a000c64:	60cc      	str	r4, [r1, #12]
1a000c66:	6884      	ldr	r4, [r0, #8]
1a000c68:	7014      	strb	r4, [r2, #0]
1a000c6a:	690a      	ldr	r2, [r1, #16]
1a000c6c:	3a01      	subs	r2, #1
1a000c6e:	610a      	str	r2, [r1, #16]
1a000c70:	e000      	b.n	1a000c74 <handleMasterXferState+0xc4>
1a000c72:	233c      	movs	r3, #60	; 0x3c
1a000c74:	690a      	ldr	r2, [r1, #16]
1a000c76:	2a01      	cmp	r2, #1
1a000c78:	dd13      	ble.n	1a000ca2 <handleMasterXferState+0xf2>
1a000c7a:	f023 0304 	bic.w	r3, r3, #4
1a000c7e:	e010      	b.n	1a000ca2 <handleMasterXferState+0xf2>
1a000c80:	2305      	movs	r3, #5
1a000c82:	750b      	strb	r3, [r1, #20]
1a000c84:	232c      	movs	r3, #44	; 0x2c
1a000c86:	e00c      	b.n	1a000ca2 <handleMasterXferState+0xf2>
1a000c88:	2301      	movs	r3, #1
1a000c8a:	750b      	strb	r3, [r1, #20]
1a000c8c:	232c      	movs	r3, #44	; 0x2c
1a000c8e:	e008      	b.n	1a000ca2 <handleMasterXferState+0xf2>
1a000c90:	2302      	movs	r3, #2
1a000c92:	750b      	strb	r3, [r1, #20]
1a000c94:	233c      	movs	r3, #60	; 0x3c
1a000c96:	e004      	b.n	1a000ca2 <handleMasterXferState+0xf2>
1a000c98:	2303      	movs	r3, #3
1a000c9a:	750b      	strb	r3, [r1, #20]
1a000c9c:	232c      	movs	r3, #44	; 0x2c
1a000c9e:	e000      	b.n	1a000ca2 <handleMasterXferState+0xf2>
1a000ca0:	233c      	movs	r3, #60	; 0x3c
1a000ca2:	f083 023c 	eor.w	r2, r3, #60	; 0x3c
1a000ca6:	6002      	str	r2, [r0, #0]
1a000ca8:	f023 0210 	bic.w	r2, r3, #16
1a000cac:	6182      	str	r2, [r0, #24]
1a000cae:	f013 0f10 	tst.w	r3, #16
1a000cb2:	d002      	beq.n	1a000cba <handleMasterXferState+0x10a>
1a000cb4:	7d0b      	ldrb	r3, [r1, #20]
1a000cb6:	2b02      	cmp	r3, #2
1a000cb8:	d105      	bne.n	1a000cc6 <handleMasterXferState+0x116>
1a000cba:	7d0b      	ldrb	r3, [r1, #20]
1a000cbc:	2b04      	cmp	r3, #4
1a000cbe:	d104      	bne.n	1a000cca <handleMasterXferState+0x11a>
1a000cc0:	2000      	movs	r0, #0
1a000cc2:	7508      	strb	r0, [r1, #20]
1a000cc4:	e002      	b.n	1a000ccc <handleMasterXferState+0x11c>
1a000cc6:	2001      	movs	r0, #1
1a000cc8:	e000      	b.n	1a000ccc <handleMasterXferState+0x11c>
1a000cca:	2000      	movs	r0, #0
1a000ccc:	f85d 4b04 	ldr.w	r4, [sp], #4
1a000cd0:	4770      	bx	lr
1a000cd2:	bf00      	nop

1a000cd4 <Chip_I2C_Init>:
1a000cd4:	b570      	push	{r4, r5, r6, lr}
1a000cd6:	4605      	mov	r5, r0
1a000cd8:	4e06      	ldr	r6, [pc, #24]	; (1a000cf4 <Chip_I2C_Init+0x20>)
1a000cda:	00c4      	lsls	r4, r0, #3
1a000cdc:	1a23      	subs	r3, r4, r0
1a000cde:	009b      	lsls	r3, r3, #2
1a000ce0:	4433      	add	r3, r6
1a000ce2:	8898      	ldrh	r0, [r3, #4]
1a000ce4:	f7ff fed4 	bl	1a000a90 <Chip_Clock_Enable>
1a000ce8:	1b60      	subs	r0, r4, r5
1a000cea:	0080      	lsls	r0, r0, #2
1a000cec:	5833      	ldr	r3, [r6, r0]
1a000cee:	226c      	movs	r2, #108	; 0x6c
1a000cf0:	619a      	str	r2, [r3, #24]
1a000cf2:	bd70      	pop	{r4, r5, r6, pc}
1a000cf4:	10000008 	.word	0x10000008

1a000cf8 <Chip_I2C_SetClockRate>:
1a000cf8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a000cfc:	460c      	mov	r4, r1
1a000cfe:	4f09      	ldr	r7, [pc, #36]	; (1a000d24 <Chip_I2C_SetClockRate+0x2c>)
1a000d00:	00c5      	lsls	r5, r0, #3
1a000d02:	1a2e      	subs	r6, r5, r0
1a000d04:	00b6      	lsls	r6, r6, #2
1a000d06:	19bb      	adds	r3, r7, r6
1a000d08:	8898      	ldrh	r0, [r3, #4]
1a000d0a:	f7ff fedb 	bl	1a000ac4 <Chip_Clock_GetRate>
1a000d0e:	fbb0 f0f4 	udiv	r0, r0, r4
1a000d12:	59bb      	ldr	r3, [r7, r6]
1a000d14:	0842      	lsrs	r2, r0, #1
1a000d16:	611a      	str	r2, [r3, #16]
1a000d18:	59bb      	ldr	r3, [r7, r6]
1a000d1a:	691a      	ldr	r2, [r3, #16]
1a000d1c:	1a80      	subs	r0, r0, r2
1a000d1e:	6158      	str	r0, [r3, #20]
1a000d20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a000d24:	10000008 	.word	0x10000008

1a000d28 <Chip_I2C_SetMasterEventHandler>:
1a000d28:	ebc0 03c0 	rsb	r3, r0, r0, lsl #3
1a000d2c:	009b      	lsls	r3, r3, #2
1a000d2e:	4a0a      	ldr	r2, [pc, #40]	; (1a000d58 <Chip_I2C_SetMasterEventHandler+0x30>)
1a000d30:	4413      	add	r3, r2
1a000d32:	691b      	ldr	r3, [r3, #16]
1a000d34:	b923      	cbnz	r3, 1a000d40 <Chip_I2C_SetMasterEventHandler+0x18>
1a000d36:	ebc0 03c0 	rsb	r3, r0, r0, lsl #3
1a000d3a:	009b      	lsls	r3, r3, #2
1a000d3c:	4413      	add	r3, r2
1a000d3e:	6099      	str	r1, [r3, #8]
1a000d40:	ebc0 00c0 	rsb	r0, r0, r0, lsl #3
1a000d44:	0080      	lsls	r0, r0, #2
1a000d46:	4b04      	ldr	r3, [pc, #16]	; (1a000d58 <Chip_I2C_SetMasterEventHandler+0x30>)
1a000d48:	4418      	add	r0, r3
1a000d4a:	6880      	ldr	r0, [r0, #8]
1a000d4c:	4288      	cmp	r0, r1
1a000d4e:	bf14      	ite	ne
1a000d50:	2000      	movne	r0, #0
1a000d52:	2001      	moveq	r0, #1
1a000d54:	4770      	bx	lr
1a000d56:	bf00      	nop
1a000d58:	10000008 	.word	0x10000008

1a000d5c <Chip_I2C_MasterStateHandler>:
1a000d5c:	b510      	push	{r4, lr}
1a000d5e:	4604      	mov	r4, r0
1a000d60:	4a09      	ldr	r2, [pc, #36]	; (1a000d88 <Chip_I2C_MasterStateHandler+0x2c>)
1a000d62:	00c3      	lsls	r3, r0, #3
1a000d64:	1a1b      	subs	r3, r3, r0
1a000d66:	009b      	lsls	r3, r3, #2
1a000d68:	18d1      	adds	r1, r2, r3
1a000d6a:	58d0      	ldr	r0, [r2, r3]
1a000d6c:	6909      	ldr	r1, [r1, #16]
1a000d6e:	f7ff ff1f 	bl	1a000bb0 <handleMasterXferState>
1a000d72:	b940      	cbnz	r0, 1a000d86 <Chip_I2C_MasterStateHandler+0x2a>
1a000d74:	ebc4 03c4 	rsb	r3, r4, r4, lsl #3
1a000d78:	009b      	lsls	r3, r3, #2
1a000d7a:	4a03      	ldr	r2, [pc, #12]	; (1a000d88 <Chip_I2C_MasterStateHandler+0x2c>)
1a000d7c:	4413      	add	r3, r2
1a000d7e:	689b      	ldr	r3, [r3, #8]
1a000d80:	4620      	mov	r0, r4
1a000d82:	2102      	movs	r1, #2
1a000d84:	4798      	blx	r3
1a000d86:	bd10      	pop	{r4, pc}
1a000d88:	10000008 	.word	0x10000008

1a000d8c <Chip_I2C_IsStateChanged>:
1a000d8c:	ebc0 00c0 	rsb	r0, r0, r0, lsl #3
1a000d90:	0080      	lsls	r0, r0, #2
1a000d92:	4b03      	ldr	r3, [pc, #12]	; (1a000da0 <Chip_I2C_IsStateChanged+0x14>)
1a000d94:	581b      	ldr	r3, [r3, r0]
1a000d96:	6818      	ldr	r0, [r3, #0]
1a000d98:	f3c0 00c0 	ubfx	r0, r0, #3, #1
1a000d9c:	4770      	bx	lr
1a000d9e:	bf00      	nop
1a000da0:	10000008 	.word	0x10000008

1a000da4 <Chip_I2C_EventHandlerPolling>:
1a000da4:	2901      	cmp	r1, #1
1a000da6:	d114      	bne.n	1a000dd2 <Chip_I2C_EventHandlerPolling+0x2e>
1a000da8:	b538      	push	{r3, r4, r5, lr}
1a000daa:	4604      	mov	r4, r0
1a000dac:	ebc0 03c0 	rsb	r3, r0, r0, lsl #3
1a000db0:	009b      	lsls	r3, r3, #2
1a000db2:	4a08      	ldr	r2, [pc, #32]	; (1a000dd4 <Chip_I2C_EventHandlerPolling+0x30>)
1a000db4:	4413      	add	r3, r2
1a000db6:	691d      	ldr	r5, [r3, #16]
1a000db8:	e006      	b.n	1a000dc8 <Chip_I2C_EventHandlerPolling+0x24>
1a000dba:	4620      	mov	r0, r4
1a000dbc:	f7ff ffe6 	bl	1a000d8c <Chip_I2C_IsStateChanged>
1a000dc0:	b110      	cbz	r0, 1a000dc8 <Chip_I2C_EventHandlerPolling+0x24>
1a000dc2:	4620      	mov	r0, r4
1a000dc4:	f7ff ffca 	bl	1a000d5c <Chip_I2C_MasterStateHandler>
1a000dc8:	7d2b      	ldrb	r3, [r5, #20]
1a000dca:	b2db      	uxtb	r3, r3
1a000dcc:	2b04      	cmp	r3, #4
1a000dce:	d0f4      	beq.n	1a000dba <Chip_I2C_EventHandlerPolling+0x16>
1a000dd0:	bd38      	pop	{r3, r4, r5, pc}
1a000dd2:	4770      	bx	lr
1a000dd4:	10000008 	.word	0x10000008

1a000dd8 <Chip_I2CM_XferHandler>:
1a000dd8:	b410      	push	{r4}
1a000dda:	6843      	ldr	r3, [r0, #4]
1a000ddc:	f003 03f8 	and.w	r3, r3, #248	; 0xf8
1a000de0:	2b58      	cmp	r3, #88	; 0x58
1a000de2:	d877      	bhi.n	1a000ed4 <Chip_I2CM_XferHandler+0xfc>
1a000de4:	e8df f003 	tbb	[pc, r3]
1a000de8:	76767672 	.word	0x76767672
1a000dec:	76767676 	.word	0x76767676
1a000df0:	7676762d 	.word	0x7676762d
1a000df4:	76767676 	.word	0x76767676
1a000df8:	7676762d 	.word	0x7676762d
1a000dfc:	76767676 	.word	0x76767676
1a000e00:	7676763f 	.word	0x7676763f
1a000e04:	76767676 	.word	0x76767676
1a000e08:	76767637 	.word	0x76767637
1a000e0c:	76767676 	.word	0x76767676
1a000e10:	7676763f 	.word	0x7676763f
1a000e14:	76767676 	.word	0x76767676
1a000e18:	76767637 	.word	0x76767637
1a000e1c:	76767676 	.word	0x76767676
1a000e20:	7676766e 	.word	0x7676766e
1a000e24:	76767676 	.word	0x76767676
1a000e28:	76767659 	.word	0x76767659
1a000e2c:	76767676 	.word	0x76767676
1a000e30:	7676766a 	.word	0x7676766a
1a000e34:	76767676 	.word	0x76767676
1a000e38:	76767651 	.word	0x76767651
1a000e3c:	76767676 	.word	0x76767676
1a000e40:	51          	.byte	0x51
1a000e41:	00          	.byte	0x00
1a000e42:	780c      	ldrb	r4, [r1, #0]
1a000e44:	888a      	ldrh	r2, [r1, #4]
1a000e46:	fab2 f382 	clz	r3, r2
1a000e4a:	095b      	lsrs	r3, r3, #5
1a000e4c:	ea43 0344 	orr.w	r3, r3, r4, lsl #1
1a000e50:	6083      	str	r3, [r0, #8]
1a000e52:	233c      	movs	r3, #60	; 0x3c
1a000e54:	e043      	b.n	1a000ede <Chip_I2CM_XferHandler+0x106>
1a000e56:	784b      	ldrb	r3, [r1, #1]
1a000e58:	f013 0f01 	tst.w	r3, #1
1a000e5c:	d103      	bne.n	1a000e66 <Chip_I2CM_XferHandler+0x8e>
1a000e5e:	2302      	movs	r3, #2
1a000e60:	804b      	strh	r3, [r1, #2]
1a000e62:	232c      	movs	r3, #44	; 0x2c
1a000e64:	e03b      	b.n	1a000ede <Chip_I2CM_XferHandler+0x106>
1a000e66:	888b      	ldrh	r3, [r1, #4]
1a000e68:	b92b      	cbnz	r3, 1a000e76 <Chip_I2CM_XferHandler+0x9e>
1a000e6a:	88cb      	ldrh	r3, [r1, #6]
1a000e6c:	2b00      	cmp	r3, #0
1a000e6e:	d135      	bne.n	1a000edc <Chip_I2CM_XferHandler+0x104>
1a000e70:	804b      	strh	r3, [r1, #2]
1a000e72:	232c      	movs	r3, #44	; 0x2c
1a000e74:	e033      	b.n	1a000ede <Chip_I2CM_XferHandler+0x106>
1a000e76:	688b      	ldr	r3, [r1, #8]
1a000e78:	1c5a      	adds	r2, r3, #1
1a000e7a:	608a      	str	r2, [r1, #8]
1a000e7c:	781b      	ldrb	r3, [r3, #0]
1a000e7e:	6083      	str	r3, [r0, #8]
1a000e80:	888b      	ldrh	r3, [r1, #4]
1a000e82:	3b01      	subs	r3, #1
1a000e84:	808b      	strh	r3, [r1, #4]
1a000e86:	233c      	movs	r3, #60	; 0x3c
1a000e88:	e029      	b.n	1a000ede <Chip_I2CM_XferHandler+0x106>
1a000e8a:	68cb      	ldr	r3, [r1, #12]
1a000e8c:	1c5a      	adds	r2, r3, #1
1a000e8e:	60ca      	str	r2, [r1, #12]
1a000e90:	6882      	ldr	r2, [r0, #8]
1a000e92:	701a      	strb	r2, [r3, #0]
1a000e94:	88cb      	ldrh	r3, [r1, #6]
1a000e96:	3b01      	subs	r3, #1
1a000e98:	80cb      	strh	r3, [r1, #6]
1a000e9a:	88ca      	ldrh	r2, [r1, #6]
1a000e9c:	2a01      	cmp	r2, #1
1a000e9e:	d805      	bhi.n	1a000eac <Chip_I2CM_XferHandler+0xd4>
1a000ea0:	784b      	ldrb	r3, [r1, #1]
1a000ea2:	f013 0f02 	tst.w	r3, #2
1a000ea6:	d103      	bne.n	1a000eb0 <Chip_I2CM_XferHandler+0xd8>
1a000ea8:	233c      	movs	r3, #60	; 0x3c
1a000eaa:	e002      	b.n	1a000eb2 <Chip_I2CM_XferHandler+0xda>
1a000eac:	2338      	movs	r3, #56	; 0x38
1a000eae:	e000      	b.n	1a000eb2 <Chip_I2CM_XferHandler+0xda>
1a000eb0:	2338      	movs	r3, #56	; 0x38
1a000eb2:	b9a2      	cbnz	r2, 1a000ede <Chip_I2CM_XferHandler+0x106>
1a000eb4:	804a      	strh	r2, [r1, #2]
1a000eb6:	f023 0310 	bic.w	r3, r3, #16
1a000eba:	e010      	b.n	1a000ede <Chip_I2CM_XferHandler+0x106>
1a000ebc:	2304      	movs	r3, #4
1a000ebe:	804b      	strh	r3, [r1, #2]
1a000ec0:	232c      	movs	r3, #44	; 0x2c
1a000ec2:	e00c      	b.n	1a000ede <Chip_I2CM_XferHandler+0x106>
1a000ec4:	2305      	movs	r3, #5
1a000ec6:	804b      	strh	r3, [r1, #2]
1a000ec8:	233c      	movs	r3, #60	; 0x3c
1a000eca:	e008      	b.n	1a000ede <Chip_I2CM_XferHandler+0x106>
1a000ecc:	2303      	movs	r3, #3
1a000ece:	804b      	strh	r3, [r1, #2]
1a000ed0:	232c      	movs	r3, #44	; 0x2c
1a000ed2:	e004      	b.n	1a000ede <Chip_I2CM_XferHandler+0x106>
1a000ed4:	2301      	movs	r3, #1
1a000ed6:	804b      	strh	r3, [r1, #2]
1a000ed8:	232c      	movs	r3, #44	; 0x2c
1a000eda:	e000      	b.n	1a000ede <Chip_I2CM_XferHandler+0x106>
1a000edc:	231c      	movs	r3, #28
1a000ede:	f083 023c 	eor.w	r2, r3, #60	; 0x3c
1a000ee2:	6002      	str	r2, [r0, #0]
1a000ee4:	f003 032c 	and.w	r3, r3, #44	; 0x2c
1a000ee8:	6183      	str	r3, [r0, #24]
1a000eea:	8848      	ldrh	r0, [r1, #2]
1a000eec:	38ff      	subs	r0, #255	; 0xff
1a000eee:	bf18      	it	ne
1a000ef0:	2001      	movne	r0, #1
1a000ef2:	f85d 4b04 	ldr.w	r4, [sp], #4
1a000ef6:	4770      	bx	lr

1a000ef8 <Chip_I2CM_Xfer>:
1a000ef8:	23ff      	movs	r3, #255	; 0xff
1a000efa:	804b      	strh	r3, [r1, #2]
1a000efc:	232c      	movs	r3, #44	; 0x2c
1a000efe:	6183      	str	r3, [r0, #24]
1a000f00:	2360      	movs	r3, #96	; 0x60
1a000f02:	6003      	str	r3, [r0, #0]
1a000f04:	4770      	bx	lr
1a000f06:	bf00      	nop

1a000f08 <Chip_I2CM_XferBlocking>:
1a000f08:	b538      	push	{r3, r4, r5, lr}
1a000f0a:	4604      	mov	r4, r0
1a000f0c:	460d      	mov	r5, r1
1a000f0e:	f7ff fff3 	bl	1a000ef8 <Chip_I2CM_Xfer>
1a000f12:	2000      	movs	r0, #0
1a000f14:	e007      	b.n	1a000f26 <Chip_I2CM_XferBlocking+0x1e>
1a000f16:	6823      	ldr	r3, [r4, #0]
1a000f18:	f013 0f08 	tst.w	r3, #8
1a000f1c:	d0fb      	beq.n	1a000f16 <Chip_I2CM_XferBlocking+0xe>
1a000f1e:	4620      	mov	r0, r4
1a000f20:	4629      	mov	r1, r5
1a000f22:	f7ff ff59 	bl	1a000dd8 <Chip_I2CM_XferHandler>
1a000f26:	2800      	cmp	r0, #0
1a000f28:	d0f5      	beq.n	1a000f16 <Chip_I2CM_XferBlocking+0xe>
1a000f2a:	bd38      	pop	{r3, r4, r5, pc}

1a000f2c <Chip_SetupCoreClock>:
1a000f2c:	b570      	push	{r4, r5, r6, lr}
1a000f2e:	b092      	sub	sp, #72	; 0x48
1a000f30:	4605      	mov	r5, r0
1a000f32:	460e      	mov	r6, r1
1a000f34:	4614      	mov	r4, r2
1a000f36:	f241 537c 	movw	r3, #5500	; 0x157c
1a000f3a:	9311      	str	r3, [sp, #68]	; 0x44
1a000f3c:	2806      	cmp	r0, #6
1a000f3e:	d101      	bne.n	1a000f44 <Chip_SetupCoreClock+0x18>
1a000f40:	f7ff fc2a 	bl	1a000798 <Chip_Clock_EnableCrystal>
1a000f44:	2004      	movs	r0, #4
1a000f46:	4629      	mov	r1, r5
1a000f48:	2201      	movs	r2, #1
1a000f4a:	2300      	movs	r3, #0
1a000f4c:	f7ff fd48 	bl	1a0009e0 <Chip_Clock_SetBaseClock>
1a000f50:	4a49      	ldr	r2, [pc, #292]	; (1a001078 <Chip_SetupCoreClock+0x14c>)
1a000f52:	6c53      	ldr	r3, [r2, #68]	; 0x44
1a000f54:	f043 0301 	orr.w	r3, r3, #1
1a000f58:	6453      	str	r3, [r2, #68]	; 0x44
1a000f5a:	f88d 5028 	strb.w	r5, [sp, #40]	; 0x28
1a000f5e:	4630      	mov	r0, r6
1a000f60:	a909      	add	r1, sp, #36	; 0x24
1a000f62:	f7ff fcb7 	bl	1a0008d4 <Chip_Clock_CalcMainPLLValue>
1a000f66:	4b45      	ldr	r3, [pc, #276]	; (1a00107c <Chip_SetupCoreClock+0x150>)
1a000f68:	429e      	cmp	r6, r3
1a000f6a:	d935      	bls.n	1a000fd8 <Chip_SetupCoreClock+0xac>
1a000f6c:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a000f6e:	f013 0f80 	tst.w	r3, #128	; 0x80
1a000f72:	d001      	beq.n	1a000f78 <Chip_SetupCoreClock+0x4c>
1a000f74:	9a0c      	ldr	r2, [sp, #48]	; 0x30
1a000f76:	b352      	cbz	r2, 1a000fce <Chip_SetupCoreClock+0xa2>
1a000f78:	f88d 5008 	strb.w	r5, [sp, #8]
1a000f7c:	483f      	ldr	r0, [pc, #252]	; (1a00107c <Chip_SetupCoreClock+0x150>)
1a000f7e:	a901      	add	r1, sp, #4
1a000f80:	f7ff fca8 	bl	1a0008d4 <Chip_Clock_CalcMainPLLValue>
1a000f84:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a000f88:	9b01      	ldr	r3, [sp, #4]
1a000f8a:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a000f8e:	9a05      	ldr	r2, [sp, #20]
1a000f90:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a000f94:	9a03      	ldr	r2, [sp, #12]
1a000f96:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a000f9a:	9a04      	ldr	r2, [sp, #16]
1a000f9c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a000fa0:	4a35      	ldr	r2, [pc, #212]	; (1a001078 <Chip_SetupCoreClock+0x14c>)
1a000fa2:	6453      	str	r3, [r2, #68]	; 0x44
1a000fa4:	4b34      	ldr	r3, [pc, #208]	; (1a001078 <Chip_SetupCoreClock+0x14c>)
1a000fa6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
1a000fa8:	f013 0f01 	tst.w	r3, #1
1a000fac:	d0fa      	beq.n	1a000fa4 <Chip_SetupCoreClock+0x78>
1a000fae:	2004      	movs	r0, #4
1a000fb0:	2109      	movs	r1, #9
1a000fb2:	2201      	movs	r2, #1
1a000fb4:	2300      	movs	r3, #0
1a000fb6:	f7ff fd13 	bl	1a0009e0 <Chip_Clock_SetBaseClock>
1a000fba:	9b11      	ldr	r3, [sp, #68]	; 0x44
1a000fbc:	1e5a      	subs	r2, r3, #1
1a000fbe:	9211      	str	r2, [sp, #68]	; 0x44
1a000fc0:	2b00      	cmp	r3, #0
1a000fc2:	d1fa      	bne.n	1a000fba <Chip_SetupCoreClock+0x8e>
1a000fc4:	f241 537c 	movw	r3, #5500	; 0x157c
1a000fc8:	9311      	str	r3, [sp, #68]	; 0x44
1a000fca:	2500      	movs	r5, #0
1a000fcc:	e005      	b.n	1a000fda <Chip_SetupCoreClock+0xae>
1a000fce:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a000fd2:	9309      	str	r3, [sp, #36]	; 0x24
1a000fd4:	2501      	movs	r5, #1
1a000fd6:	e000      	b.n	1a000fda <Chip_SetupCoreClock+0xae>
1a000fd8:	2500      	movs	r5, #0
1a000fda:	f89d 2028 	ldrb.w	r2, [sp, #40]	; 0x28
1a000fde:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a000fe0:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a000fe4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
1a000fe6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a000fea:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
1a000fec:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a000ff0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
1a000ff2:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a000ff6:	4a20      	ldr	r2, [pc, #128]	; (1a001078 <Chip_SetupCoreClock+0x14c>)
1a000ff8:	6453      	str	r3, [r2, #68]	; 0x44
1a000ffa:	4b1f      	ldr	r3, [pc, #124]	; (1a001078 <Chip_SetupCoreClock+0x14c>)
1a000ffc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
1a000ffe:	f013 0f01 	tst.w	r3, #1
1a001002:	d0fa      	beq.n	1a000ffa <Chip_SetupCoreClock+0xce>
1a001004:	2004      	movs	r0, #4
1a001006:	2109      	movs	r1, #9
1a001008:	2201      	movs	r2, #1
1a00100a:	2300      	movs	r3, #0
1a00100c:	f7ff fce8 	bl	1a0009e0 <Chip_Clock_SetBaseClock>
1a001010:	9b11      	ldr	r3, [sp, #68]	; 0x44
1a001012:	1e5a      	subs	r2, r3, #1
1a001014:	9211      	str	r2, [sp, #68]	; 0x44
1a001016:	2b00      	cmp	r3, #0
1a001018:	d1fa      	bne.n	1a001010 <Chip_SetupCoreClock+0xe4>
1a00101a:	b1d5      	cbz	r5, 1a001052 <Chip_SetupCoreClock+0x126>
1a00101c:	f241 537c 	movw	r3, #5500	; 0x157c
1a001020:	9311      	str	r3, [sp, #68]	; 0x44
1a001022:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a001024:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a001028:	9309      	str	r3, [sp, #36]	; 0x24
1a00102a:	f89d 2028 	ldrb.w	r2, [sp, #40]	; 0x28
1a00102e:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a001032:	9a0d      	ldr	r2, [sp, #52]	; 0x34
1a001034:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a001038:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
1a00103a:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a00103e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
1a001040:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a001044:	4a0c      	ldr	r2, [pc, #48]	; (1a001078 <Chip_SetupCoreClock+0x14c>)
1a001046:	6453      	str	r3, [r2, #68]	; 0x44
1a001048:	9b11      	ldr	r3, [sp, #68]	; 0x44
1a00104a:	1e5a      	subs	r2, r3, #1
1a00104c:	9211      	str	r2, [sp, #68]	; 0x44
1a00104e:	2b00      	cmp	r3, #0
1a001050:	d1fa      	bne.n	1a001048 <Chip_SetupCoreClock+0x11c>
1a001052:	b964      	cbnz	r4, 1a00106e <Chip_SetupCoreClock+0x142>
1a001054:	e00e      	b.n	1a001074 <Chip_SetupCoreClock+0x148>
1a001056:	4a0a      	ldr	r2, [pc, #40]	; (1a001080 <Chip_SetupCoreClock+0x154>)
1a001058:	eb02 0384 	add.w	r3, r2, r4, lsl #2
1a00105c:	f812 0024 	ldrb.w	r0, [r2, r4, lsl #2]
1a001060:	7859      	ldrb	r1, [r3, #1]
1a001062:	789a      	ldrb	r2, [r3, #2]
1a001064:	78db      	ldrb	r3, [r3, #3]
1a001066:	f7ff fcbb 	bl	1a0009e0 <Chip_Clock_SetBaseClock>
1a00106a:	3401      	adds	r4, #1
1a00106c:	e000      	b.n	1a001070 <Chip_SetupCoreClock+0x144>
1a00106e:	2400      	movs	r4, #0
1a001070:	2c11      	cmp	r4, #17
1a001072:	d9f0      	bls.n	1a001056 <Chip_SetupCoreClock+0x12a>
1a001074:	b012      	add	sp, #72	; 0x48
1a001076:	bd70      	pop	{r4, r5, r6, pc}
1a001078:	40050000 	.word	0x40050000
1a00107c:	068e7780 	.word	0x068e7780
1a001080:	1a001df0 	.word	0x1a001df0

1a001084 <Chip_UART_GetIndex>:
1a001084:	4b09      	ldr	r3, [pc, #36]	; (1a0010ac <Chip_UART_GetIndex+0x28>)
1a001086:	4298      	cmp	r0, r3
1a001088:	d009      	beq.n	1a00109e <Chip_UART_GetIndex+0x1a>
1a00108a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
1a00108e:	4298      	cmp	r0, r3
1a001090:	d007      	beq.n	1a0010a2 <Chip_UART_GetIndex+0x1e>
1a001092:	f5a3 2380 	sub.w	r3, r3, #262144	; 0x40000
1a001096:	4298      	cmp	r0, r3
1a001098:	d005      	beq.n	1a0010a6 <Chip_UART_GetIndex+0x22>
1a00109a:	2000      	movs	r0, #0
1a00109c:	4770      	bx	lr
1a00109e:	2002      	movs	r0, #2
1a0010a0:	4770      	bx	lr
1a0010a2:	2003      	movs	r0, #3
1a0010a4:	4770      	bx	lr
1a0010a6:	2001      	movs	r0, #1
1a0010a8:	4770      	bx	lr
1a0010aa:	bf00      	nop
1a0010ac:	400c1000 	.word	0x400c1000

1a0010b0 <Chip_UART_Init>:
1a0010b0:	b510      	push	{r4, lr}
1a0010b2:	b082      	sub	sp, #8
1a0010b4:	4604      	mov	r4, r0
1a0010b6:	f7ff ffe5 	bl	1a001084 <Chip_UART_GetIndex>
1a0010ba:	4b0f      	ldr	r3, [pc, #60]	; (1a0010f8 <Chip_UART_Init+0x48>)
1a0010bc:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
1a0010c0:	2101      	movs	r1, #1
1a0010c2:	460a      	mov	r2, r1
1a0010c4:	460b      	mov	r3, r1
1a0010c6:	f7ff fcc5 	bl	1a000a54 <Chip_Clock_EnableOpts>
1a0010ca:	2307      	movs	r3, #7
1a0010cc:	60a3      	str	r3, [r4, #8]
1a0010ce:	2300      	movs	r3, #0
1a0010d0:	65e3      	str	r3, [r4, #92]	; 0x5c
1a0010d2:	6063      	str	r3, [r4, #4]
1a0010d4:	60e3      	str	r3, [r4, #12]
1a0010d6:	6223      	str	r3, [r4, #32]
1a0010d8:	64e3      	str	r3, [r4, #76]	; 0x4c
1a0010da:	6563      	str	r3, [r4, #84]	; 0x54
1a0010dc:	6523      	str	r3, [r4, #80]	; 0x50
1a0010de:	4b07      	ldr	r3, [pc, #28]	; (1a0010fc <Chip_UART_Init+0x4c>)
1a0010e0:	429c      	cmp	r4, r3
1a0010e2:	d103      	bne.n	1a0010ec <Chip_UART_Init+0x3c>
1a0010e4:	2300      	movs	r3, #0
1a0010e6:	6123      	str	r3, [r4, #16]
1a0010e8:	69a3      	ldr	r3, [r4, #24]
1a0010ea:	9301      	str	r3, [sp, #4]
1a0010ec:	2303      	movs	r3, #3
1a0010ee:	60e3      	str	r3, [r4, #12]
1a0010f0:	2310      	movs	r3, #16
1a0010f2:	62a3      	str	r3, [r4, #40]	; 0x28
1a0010f4:	b002      	add	sp, #8
1a0010f6:	bd10      	pop	{r4, pc}
1a0010f8:	1a001e40 	.word	0x1a001e40
1a0010fc:	40082000 	.word	0x40082000

1a001100 <Chip_UART_SetBaud>:
1a001100:	b538      	push	{r3, r4, r5, lr}
1a001102:	4605      	mov	r5, r0
1a001104:	460c      	mov	r4, r1
1a001106:	f7ff ffbd 	bl	1a001084 <Chip_UART_GetIndex>
1a00110a:	4b0c      	ldr	r3, [pc, #48]	; (1a00113c <Chip_UART_SetBaud+0x3c>)
1a00110c:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
1a001110:	f7ff fcd8 	bl	1a000ac4 <Chip_Clock_GetRate>
1a001114:	0123      	lsls	r3, r4, #4
1a001116:	fbb0 f3f3 	udiv	r3, r0, r3
1a00111a:	68ea      	ldr	r2, [r5, #12]
1a00111c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
1a001120:	60ea      	str	r2, [r5, #12]
1a001122:	b2da      	uxtb	r2, r3
1a001124:	602a      	str	r2, [r5, #0]
1a001126:	f3c3 2207 	ubfx	r2, r3, #8, #8
1a00112a:	606a      	str	r2, [r5, #4]
1a00112c:	68ea      	ldr	r2, [r5, #12]
1a00112e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
1a001132:	60ea      	str	r2, [r5, #12]
1a001134:	fbb0 f0f3 	udiv	r0, r0, r3
1a001138:	bd38      	pop	{r3, r4, r5, pc}
1a00113a:	bf00      	nop
1a00113c:	1a001e38 	.word	0x1a001e38

1a001140 <Chip_UART_SetBaudFDR>:
1a001140:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a001144:	b083      	sub	sp, #12
1a001146:	4683      	mov	fp, r0
1a001148:	4688      	mov	r8, r1
1a00114a:	f7ff ff9b 	bl	1a001084 <Chip_UART_GetIndex>
1a00114e:	4b34      	ldr	r3, [pc, #208]	; (1a001220 <Chip_UART_SetBaudFDR+0xe0>)
1a001150:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
1a001154:	f7ff fcb6 	bl	1a000ac4 <Chip_Clock_GetRate>
1a001158:	4606      	mov	r6, r0
1a00115a:	f04f 37ff 	mov.w	r7, #4294967295
1a00115e:	2401      	movs	r4, #1
1a001160:	2300      	movs	r3, #0
1a001162:	9301      	str	r3, [sp, #4]
1a001164:	46a2      	mov	sl, r4
1a001166:	4699      	mov	r9, r3
1a001168:	e029      	b.n	1a0011be <Chip_UART_SetBaudFDR+0x7e>
1a00116a:	2300      	movs	r3, #0
1a00116c:	0932      	lsrs	r2, r6, #4
1a00116e:	0730      	lsls	r0, r6, #28
1a001170:	fba0 0104 	umull	r0, r1, r0, r4
1a001174:	fb04 1102 	mla	r1, r4, r2, r1
1a001178:	1962      	adds	r2, r4, r5
1a00117a:	fb08 f202 	mul.w	r2, r8, r2
1a00117e:	f000 fc67 	bl	1a001a50 <__aeabi_uldivmod>
1a001182:	4603      	mov	r3, r0
1a001184:	460a      	mov	r2, r1
1a001186:	2800      	cmp	r0, #0
1a001188:	da01      	bge.n	1a00118e <Chip_UART_SetBaudFDR+0x4e>
1a00118a:	4243      	negs	r3, r0
1a00118c:	1c4a      	adds	r2, r1, #1
1a00118e:	429f      	cmp	r7, r3
1a001190:	d30a      	bcc.n	1a0011a8 <Chip_UART_SetBaudFDR+0x68>
1a001192:	b14a      	cbz	r2, 1a0011a8 <Chip_UART_SetBaudFDR+0x68>
1a001194:	0c11      	lsrs	r1, r2, #16
1a001196:	d107      	bne.n	1a0011a8 <Chip_UART_SetBaudFDR+0x68>
1a001198:	2a02      	cmp	r2, #2
1a00119a:	d800      	bhi.n	1a00119e <Chip_UART_SetBaudFDR+0x5e>
1a00119c:	b925      	cbnz	r5, 1a0011a8 <Chip_UART_SetBaudFDR+0x68>
1a00119e:	b14b      	cbz	r3, 1a0011b4 <Chip_UART_SetBaudFDR+0x74>
1a0011a0:	461f      	mov	r7, r3
1a0011a2:	9501      	str	r5, [sp, #4]
1a0011a4:	46a2      	mov	sl, r4
1a0011a6:	4691      	mov	r9, r2
1a0011a8:	3501      	adds	r5, #1
1a0011aa:	e000      	b.n	1a0011ae <Chip_UART_SetBaudFDR+0x6e>
1a0011ac:	2500      	movs	r5, #0
1a0011ae:	42a5      	cmp	r5, r4
1a0011b0:	d3db      	bcc.n	1a00116a <Chip_UART_SetBaudFDR+0x2a>
1a0011b2:	e003      	b.n	1a0011bc <Chip_UART_SetBaudFDR+0x7c>
1a0011b4:	461f      	mov	r7, r3
1a0011b6:	9501      	str	r5, [sp, #4]
1a0011b8:	46a2      	mov	sl, r4
1a0011ba:	4691      	mov	r9, r2
1a0011bc:	3401      	adds	r4, #1
1a0011be:	b10f      	cbz	r7, 1a0011c4 <Chip_UART_SetBaudFDR+0x84>
1a0011c0:	2c0f      	cmp	r4, #15
1a0011c2:	d9f3      	bls.n	1a0011ac <Chip_UART_SetBaudFDR+0x6c>
1a0011c4:	f1b9 0f00 	cmp.w	r9, #0
1a0011c8:	d026      	beq.n	1a001218 <Chip_UART_SetBaudFDR+0xd8>
1a0011ca:	f8db 300c 	ldr.w	r3, [fp, #12]
1a0011ce:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a0011d2:	f8cb 300c 	str.w	r3, [fp, #12]
1a0011d6:	fa5f f389 	uxtb.w	r3, r9
1a0011da:	f8cb 3000 	str.w	r3, [fp]
1a0011de:	f3c9 2307 	ubfx	r3, r9, #8, #8
1a0011e2:	f8cb 3004 	str.w	r3, [fp, #4]
1a0011e6:	f8db 300c 	ldr.w	r3, [fp, #12]
1a0011ea:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a0011ee:	f8cb 300c 	str.w	r3, [fp, #12]
1a0011f2:	ea4f 130a 	mov.w	r3, sl, lsl #4
1a0011f6:	b2da      	uxtb	r2, r3
1a0011f8:	9901      	ldr	r1, [sp, #4]
1a0011fa:	f001 030f 	and.w	r3, r1, #15
1a0011fe:	4313      	orrs	r3, r2
1a001200:	f8cb 3028 	str.w	r3, [fp, #40]	; 0x28
1a001204:	0933      	lsrs	r3, r6, #4
1a001206:	fb0a f303 	mul.w	r3, sl, r3
1a00120a:	eb0a 0001 	add.w	r0, sl, r1
1a00120e:	fb09 f000 	mul.w	r0, r9, r0
1a001212:	fbb3 f0f0 	udiv	r0, r3, r0
1a001216:	e000      	b.n	1a00121a <Chip_UART_SetBaudFDR+0xda>
1a001218:	2000      	movs	r0, #0
1a00121a:	b003      	add	sp, #12
1a00121c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a001220:	1a001e38 	.word	0x1a001e38

1a001224 <Board_LED_Init>:
1a001224:	b470      	push	{r4, r5, r6}
1a001226:	2200      	movs	r2, #0
1a001228:	e014      	b.n	1a001254 <Board_LED_Init+0x30>
1a00122a:	4b0c      	ldr	r3, [pc, #48]	; (1a00125c <Board_LED_Init+0x38>)
1a00122c:	f813 4012 	ldrb.w	r4, [r3, r2, lsl #1]
1a001230:	eb03 0342 	add.w	r3, r3, r2, lsl #1
1a001234:	7859      	ldrb	r1, [r3, #1]
1a001236:	480a      	ldr	r0, [pc, #40]	; (1a001260 <Board_LED_Init+0x3c>)
1a001238:	f504 6500 	add.w	r5, r4, #2048	; 0x800
1a00123c:	f850 6025 	ldr.w	r6, [r0, r5, lsl #2]
1a001240:	2301      	movs	r3, #1
1a001242:	408b      	lsls	r3, r1
1a001244:	4333      	orrs	r3, r6
1a001246:	f840 3025 	str.w	r3, [r0, r5, lsl #2]
1a00124a:	eb01 1144 	add.w	r1, r1, r4, lsl #5
1a00124e:	2300      	movs	r3, #0
1a001250:	5443      	strb	r3, [r0, r1]
1a001252:	3201      	adds	r2, #1
1a001254:	2a05      	cmp	r2, #5
1a001256:	d9e8      	bls.n	1a00122a <Board_LED_Init+0x6>
1a001258:	bc70      	pop	{r4, r5, r6}
1a00125a:	4770      	bx	lr
1a00125c:	1a001e50 	.word	0x1a001e50
1a001260:	400f4000 	.word	0x400f4000

1a001264 <Board_UART_Init>:
1a001264:	4b03      	ldr	r3, [pc, #12]	; (1a001274 <Board_UART_Init+0x10>)
1a001266:	2212      	movs	r2, #18
1a001268:	f8c3 2310 	str.w	r2, [r3, #784]	; 0x310
1a00126c:	22d1      	movs	r2, #209	; 0xd1
1a00126e:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
1a001272:	4770      	bx	lr
1a001274:	40086000 	.word	0x40086000

1a001278 <Board_Debug_Init>:
1a001278:	b510      	push	{r4, lr}
1a00127a:	4c08      	ldr	r4, [pc, #32]	; (1a00129c <Board_Debug_Init+0x24>)
1a00127c:	4620      	mov	r0, r4
1a00127e:	f7ff fff1 	bl	1a001264 <Board_UART_Init>
1a001282:	4620      	mov	r0, r4
1a001284:	f7ff ff14 	bl	1a0010b0 <Chip_UART_Init>
1a001288:	4620      	mov	r0, r4
1a00128a:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
1a00128e:	f7ff ff57 	bl	1a001140 <Chip_UART_SetBaudFDR>
1a001292:	2303      	movs	r3, #3
1a001294:	60e3      	str	r3, [r4, #12]
1a001296:	2301      	movs	r3, #1
1a001298:	65e3      	str	r3, [r4, #92]	; 0x5c
1a00129a:	bd10      	pop	{r4, pc}
1a00129c:	400c1000 	.word	0x400c1000

1a0012a0 <Board_Init>:
1a0012a0:	b508      	push	{r3, lr}
1a0012a2:	f7ff ffe9 	bl	1a001278 <Board_Debug_Init>
1a0012a6:	4806      	ldr	r0, [pc, #24]	; (1a0012c0 <Board_Init+0x20>)
1a0012a8:	f7ff fc5e 	bl	1a000b68 <Chip_GPIO_Init>
1a0012ac:	f7ff ffba 	bl	1a001224 <Board_LED_Init>
1a0012b0:	4a04      	ldr	r2, [pc, #16]	; (1a0012c4 <Board_Init+0x24>)
1a0012b2:	f8d2 312c 	ldr.w	r3, [r2, #300]	; 0x12c
1a0012b6:	f043 0304 	orr.w	r3, r3, #4
1a0012ba:	f8c2 312c 	str.w	r3, [r2, #300]	; 0x12c
1a0012be:	bd08      	pop	{r3, pc}
1a0012c0:	400f4000 	.word	0x400f4000
1a0012c4:	40043000 	.word	0x40043000

1a0012c8 <Board_SetupMuxing>:
1a0012c8:	b410      	push	{r4}
1a0012ca:	2300      	movs	r3, #0
1a0012cc:	e00c      	b.n	1a0012e8 <Board_SetupMuxing+0x20>
1a0012ce:	4a09      	ldr	r2, [pc, #36]	; (1a0012f4 <Board_SetupMuxing+0x2c>)
1a0012d0:	eb02 0183 	add.w	r1, r2, r3, lsl #2
1a0012d4:	f812 4023 	ldrb.w	r4, [r2, r3, lsl #2]
1a0012d8:	784a      	ldrb	r2, [r1, #1]
1a0012da:	8848      	ldrh	r0, [r1, #2]
1a0012dc:	eb02 1244 	add.w	r2, r2, r4, lsl #5
1a0012e0:	4905      	ldr	r1, [pc, #20]	; (1a0012f8 <Board_SetupMuxing+0x30>)
1a0012e2:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
1a0012e6:	3301      	adds	r3, #1
1a0012e8:	2b17      	cmp	r3, #23
1a0012ea:	d9f0      	bls.n	1a0012ce <Board_SetupMuxing+0x6>
1a0012ec:	f85d 4b04 	ldr.w	r4, [sp], #4
1a0012f0:	4770      	bx	lr
1a0012f2:	bf00      	nop
1a0012f4:	1a001e68 	.word	0x1a001e68
1a0012f8:	40086000 	.word	0x40086000

1a0012fc <Board_SetupClocking>:
1a0012fc:	b510      	push	{r4, lr}
1a0012fe:	4a17      	ldr	r2, [pc, #92]	; (1a00135c <Board_SetupClocking+0x60>)
1a001300:	f8d2 3120 	ldr.w	r3, [r2, #288]	; 0x120
1a001304:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a001308:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a00130c:	f8c2 3120 	str.w	r3, [r2, #288]	; 0x120
1a001310:	f8d2 3124 	ldr.w	r3, [r2, #292]	; 0x124
1a001314:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a001318:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a00131c:	f8c2 3124 	str.w	r3, [r2, #292]	; 0x124
1a001320:	2006      	movs	r0, #6
1a001322:	490f      	ldr	r1, [pc, #60]	; (1a001360 <Board_SetupClocking+0x64>)
1a001324:	2201      	movs	r2, #1
1a001326:	f7ff fe01 	bl	1a000f2c <Chip_SetupCoreClock>
1a00132a:	2400      	movs	r4, #0
1a00132c:	e00a      	b.n	1a001344 <Board_SetupClocking+0x48>
1a00132e:	4a0d      	ldr	r2, [pc, #52]	; (1a001364 <Board_SetupClocking+0x68>)
1a001330:	eb02 0384 	add.w	r3, r2, r4, lsl #2
1a001334:	f812 0024 	ldrb.w	r0, [r2, r4, lsl #2]
1a001338:	7859      	ldrb	r1, [r3, #1]
1a00133a:	789a      	ldrb	r2, [r3, #2]
1a00133c:	78db      	ldrb	r3, [r3, #3]
1a00133e:	f7ff fb4f 	bl	1a0009e0 <Chip_Clock_SetBaseClock>
1a001342:	3401      	adds	r4, #1
1a001344:	2c02      	cmp	r4, #2
1a001346:	d9f2      	bls.n	1a00132e <Board_SetupClocking+0x32>
1a001348:	4b04      	ldr	r3, [pc, #16]	; (1a00135c <Board_SetupClocking+0x60>)
1a00134a:	685a      	ldr	r2, [r3, #4]
1a00134c:	f022 020c 	bic.w	r2, r2, #12
1a001350:	605a      	str	r2, [r3, #4]
1a001352:	685a      	ldr	r2, [r3, #4]
1a001354:	f042 0203 	orr.w	r2, r2, #3
1a001358:	605a      	str	r2, [r3, #4]
1a00135a:	bd10      	pop	{r4, pc}
1a00135c:	40043000 	.word	0x40043000
1a001360:	0c28cb00 	.word	0x0c28cb00
1a001364:	1a001e5c 	.word	0x1a001e5c

1a001368 <Board_SystemInit>:
1a001368:	b508      	push	{r3, lr}
1a00136a:	f7ff ffad 	bl	1a0012c8 <Board_SetupMuxing>
1a00136e:	f7ff ffc5 	bl	1a0012fc <Board_SetupClocking>
1a001372:	bd08      	pop	{r3, pc}

1a001374 <ResetISR>:
1a001374:	b672      	cpsid	i
1a001376:	4a17      	ldr	r2, [pc, #92]	; (1a0013d4 <ResetISR+0x60>)
1a001378:	4b17      	ldr	r3, [pc, #92]	; (1a0013d8 <ResetISR+0x64>)
1a00137a:	601a      	str	r2, [r3, #0]
1a00137c:	4a17      	ldr	r2, [pc, #92]	; (1a0013dc <ResetISR+0x68>)
1a00137e:	3304      	adds	r3, #4
1a001380:	601a      	str	r2, [r3, #0]
1a001382:	2300      	movs	r3, #0
1a001384:	e005      	b.n	1a001392 <ResetISR+0x1e>
1a001386:	f04f 31ff 	mov.w	r1, #4294967295
1a00138a:	4a15      	ldr	r2, [pc, #84]	; (1a0013e0 <ResetISR+0x6c>)
1a00138c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
1a001390:	3301      	adds	r3, #1
1a001392:	2b07      	cmp	r3, #7
1a001394:	d9f7      	bls.n	1a001386 <ResetISR+0x12>
1a001396:	b510      	push	{r4, lr}
1a001398:	b662      	cpsie	i
1a00139a:	f000 f829 	bl	1a0013f0 <SystemInit>
1a00139e:	4b11      	ldr	r3, [pc, #68]	; (1a0013e4 <ResetISR+0x70>)
1a0013a0:	e007      	b.n	1a0013b2 <ResetISR+0x3e>
1a0013a2:	f103 040c 	add.w	r4, r3, #12
1a0013a6:	6818      	ldr	r0, [r3, #0]
1a0013a8:	6859      	ldr	r1, [r3, #4]
1a0013aa:	689a      	ldr	r2, [r3, #8]
1a0013ac:	f7fe fef8 	bl	1a0001a0 <data_init>
1a0013b0:	4623      	mov	r3, r4
1a0013b2:	4a0d      	ldr	r2, [pc, #52]	; (1a0013e8 <ResetISR+0x74>)
1a0013b4:	4293      	cmp	r3, r2
1a0013b6:	d3f4      	bcc.n	1a0013a2 <ResetISR+0x2e>
1a0013b8:	e006      	b.n	1a0013c8 <ResetISR+0x54>
1a0013ba:	461c      	mov	r4, r3
1a0013bc:	f854 0b08 	ldr.w	r0, [r4], #8
1a0013c0:	6859      	ldr	r1, [r3, #4]
1a0013c2:	f7fe fefb 	bl	1a0001bc <bss_init>
1a0013c6:	4623      	mov	r3, r4
1a0013c8:	4a08      	ldr	r2, [pc, #32]	; (1a0013ec <ResetISR+0x78>)
1a0013ca:	4293      	cmp	r3, r2
1a0013cc:	d3f5      	bcc.n	1a0013ba <ResetISR+0x46>
1a0013ce:	f7fe ffdf 	bl	1a000390 <main>
1a0013d2:	e7fe      	b.n	1a0013d2 <ResetISR+0x5e>
1a0013d4:	10df1000 	.word	0x10df1000
1a0013d8:	40053100 	.word	0x40053100
1a0013dc:	01dff7ff 	.word	0x01dff7ff
1a0013e0:	e000e280 	.word	0xe000e280
1a0013e4:	1a000114 	.word	0x1a000114
1a0013e8:	1a000150 	.word	0x1a000150
1a0013ec:	1a000178 	.word	0x1a000178

1a0013f0 <SystemInit>:
1a0013f0:	b508      	push	{r3, lr}
1a0013f2:	f7ff fb8d 	bl	1a000b10 <fpuInit>
1a0013f6:	f7ff ffb7 	bl	1a001368 <Board_SystemInit>
1a0013fa:	bd08      	pop	{r3, pc}

1a0013fc <boardConfig>:
1a0013fc:	b508      	push	{r3, lr}
1a0013fe:	f7ff f8cb 	bl	1a000598 <SystemCoreClockUpdate>
1a001402:	f7ff ff4d 	bl	1a0012a0 <Board_Init>
1a001406:	2001      	movs	r0, #1
1a001408:	2100      	movs	r1, #0
1a00140a:	2200      	movs	r2, #0
1a00140c:	f000 f9f8 	bl	1a001800 <tickConfig>
1a001410:	2000      	movs	r0, #0
1a001412:	2105      	movs	r1, #5
1a001414:	f000 f882 	bl	1a00151c <gpioConfig>
1a001418:	2024      	movs	r0, #36	; 0x24
1a00141a:	2100      	movs	r1, #0
1a00141c:	f000 f87e 	bl	1a00151c <gpioConfig>
1a001420:	2025      	movs	r0, #37	; 0x25
1a001422:	2100      	movs	r1, #0
1a001424:	f000 f87a 	bl	1a00151c <gpioConfig>
1a001428:	2026      	movs	r0, #38	; 0x26
1a00142a:	2100      	movs	r1, #0
1a00142c:	f000 f876 	bl	1a00151c <gpioConfig>
1a001430:	2027      	movs	r0, #39	; 0x27
1a001432:	2100      	movs	r1, #0
1a001434:	f000 f872 	bl	1a00151c <gpioConfig>
1a001438:	2028      	movs	r0, #40	; 0x28
1a00143a:	2101      	movs	r1, #1
1a00143c:	f000 f86e 	bl	1a00151c <gpioConfig>
1a001440:	2029      	movs	r0, #41	; 0x29
1a001442:	2101      	movs	r1, #1
1a001444:	f000 f86a 	bl	1a00151c <gpioConfig>
1a001448:	202a      	movs	r0, #42	; 0x2a
1a00144a:	2101      	movs	r1, #1
1a00144c:	f000 f866 	bl	1a00151c <gpioConfig>
1a001450:	202b      	movs	r0, #43	; 0x2b
1a001452:	2101      	movs	r1, #1
1a001454:	f000 f862 	bl	1a00151c <gpioConfig>
1a001458:	202c      	movs	r0, #44	; 0x2c
1a00145a:	2101      	movs	r1, #1
1a00145c:	f000 f85e 	bl	1a00151c <gpioConfig>
1a001460:	202d      	movs	r0, #45	; 0x2d
1a001462:	2101      	movs	r1, #1
1a001464:	f000 f85a 	bl	1a00151c <gpioConfig>
1a001468:	202e      	movs	r0, #46	; 0x2e
1a00146a:	2100      	movs	r1, #0
1a00146c:	f000 f856 	bl	1a00151c <gpioConfig>
1a001470:	202f      	movs	r0, #47	; 0x2f
1a001472:	2100      	movs	r1, #0
1a001474:	f000 f852 	bl	1a00151c <gpioConfig>
1a001478:	2030      	movs	r0, #48	; 0x30
1a00147a:	2100      	movs	r1, #0
1a00147c:	f000 f84e 	bl	1a00151c <gpioConfig>
1a001480:	2031      	movs	r0, #49	; 0x31
1a001482:	2100      	movs	r1, #0
1a001484:	f000 f84a 	bl	1a00151c <gpioConfig>
1a001488:	2032      	movs	r0, #50	; 0x32
1a00148a:	2100      	movs	r1, #0
1a00148c:	f000 f846 	bl	1a00151c <gpioConfig>
1a001490:	2033      	movs	r0, #51	; 0x33
1a001492:	2100      	movs	r1, #0
1a001494:	f000 f842 	bl	1a00151c <gpioConfig>
1a001498:	2034      	movs	r0, #52	; 0x34
1a00149a:	2100      	movs	r1, #0
1a00149c:	f000 f83e 	bl	1a00151c <gpioConfig>
1a0014a0:	2035      	movs	r0, #53	; 0x35
1a0014a2:	2100      	movs	r1, #0
1a0014a4:	f000 f83a 	bl	1a00151c <gpioConfig>
1a0014a8:	2036      	movs	r0, #54	; 0x36
1a0014aa:	2101      	movs	r1, #1
1a0014ac:	f000 f836 	bl	1a00151c <gpioConfig>
1a0014b0:	2037      	movs	r0, #55	; 0x37
1a0014b2:	2101      	movs	r1, #1
1a0014b4:	f000 f832 	bl	1a00151c <gpioConfig>
1a0014b8:	2038      	movs	r0, #56	; 0x38
1a0014ba:	2101      	movs	r1, #1
1a0014bc:	f000 f82e 	bl	1a00151c <gpioConfig>
1a0014c0:	2039      	movs	r0, #57	; 0x39
1a0014c2:	2101      	movs	r1, #1
1a0014c4:	f000 f82a 	bl	1a00151c <gpioConfig>
1a0014c8:	203a      	movs	r0, #58	; 0x3a
1a0014ca:	2101      	movs	r1, #1
1a0014cc:	f000 f826 	bl	1a00151c <gpioConfig>
1a0014d0:	203b      	movs	r0, #59	; 0x3b
1a0014d2:	2101      	movs	r1, #1
1a0014d4:	f000 f822 	bl	1a00151c <gpioConfig>
1a0014d8:	203c      	movs	r0, #60	; 0x3c
1a0014da:	2101      	movs	r1, #1
1a0014dc:	f000 f81e 	bl	1a00151c <gpioConfig>
1a0014e0:	203d      	movs	r0, #61	; 0x3d
1a0014e2:	2101      	movs	r1, #1
1a0014e4:	f000 f81a 	bl	1a00151c <gpioConfig>
1a0014e8:	bd08      	pop	{r3, pc}
1a0014ea:	bf00      	nop

1a0014ec <sAPI_NullFuncPtr>:
1a0014ec:	2001      	movs	r0, #1
1a0014ee:	4770      	bx	lr

1a0014f0 <gpioObtainPinConfig>:
1a0014f0:	b430      	push	{r4, r5}
1a0014f2:	4d09      	ldr	r5, [pc, #36]	; (1a001518 <gpioObtainPinConfig+0x28>)
1a0014f4:	eb00 0080 	add.w	r0, r0, r0, lsl #2
1a0014f8:	182c      	adds	r4, r5, r0
1a0014fa:	5c28      	ldrb	r0, [r5, r0]
1a0014fc:	7008      	strb	r0, [r1, #0]
1a0014fe:	7861      	ldrb	r1, [r4, #1]
1a001500:	7011      	strb	r1, [r2, #0]
1a001502:	78a2      	ldrb	r2, [r4, #2]
1a001504:	701a      	strb	r2, [r3, #0]
1a001506:	78e2      	ldrb	r2, [r4, #3]
1a001508:	9b02      	ldr	r3, [sp, #8]
1a00150a:	701a      	strb	r2, [r3, #0]
1a00150c:	7922      	ldrb	r2, [r4, #4]
1a00150e:	9b03      	ldr	r3, [sp, #12]
1a001510:	701a      	strb	r2, [r3, #0]
1a001512:	bc30      	pop	{r4, r5}
1a001514:	4770      	bx	lr
1a001516:	bf00      	nop
1a001518:	1a001ec8 	.word	0x1a001ec8

1a00151c <gpioConfig>:
1a00151c:	b530      	push	{r4, r5, lr}
1a00151e:	b085      	sub	sp, #20
1a001520:	460c      	mov	r4, r1
1a001522:	2300      	movs	r3, #0
1a001524:	f88d 300f 	strb.w	r3, [sp, #15]
1a001528:	f88d 300e 	strb.w	r3, [sp, #14]
1a00152c:	f88d 300d 	strb.w	r3, [sp, #13]
1a001530:	f88d 300c 	strb.w	r3, [sp, #12]
1a001534:	f88d 300b 	strb.w	r3, [sp, #11]
1a001538:	ab03      	add	r3, sp, #12
1a00153a:	9300      	str	r3, [sp, #0]
1a00153c:	f10d 030b 	add.w	r3, sp, #11
1a001540:	9301      	str	r3, [sp, #4]
1a001542:	f10d 010f 	add.w	r1, sp, #15
1a001546:	f10d 020e 	add.w	r2, sp, #14
1a00154a:	f10d 030d 	add.w	r3, sp, #13
1a00154e:	f7ff ffcf 	bl	1a0014f0 <gpioObtainPinConfig>
1a001552:	2c05      	cmp	r4, #5
1a001554:	f200 8095 	bhi.w	1a001682 <gpioConfig+0x166>
1a001558:	e8df f004 	tbb	[pc, r4]
1a00155c:	3c227008 	.word	0x3c227008
1a001560:	0356      	.short	0x0356
1a001562:	4849      	ldr	r0, [pc, #292]	; (1a001688 <gpioConfig+0x16c>)
1a001564:	f7ff fb00 	bl	1a000b68 <Chip_GPIO_Init>
1a001568:	2001      	movs	r0, #1
1a00156a:	e08b      	b.n	1a001684 <gpioConfig+0x168>
1a00156c:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a001570:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a001574:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a001578:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a00157c:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a001580:	4942      	ldr	r1, [pc, #264]	; (1a00168c <gpioConfig+0x170>)
1a001582:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
1a001586:	f99d 300b 	ldrsb.w	r3, [sp, #11]
1a00158a:	2401      	movs	r4, #1
1a00158c:	483e      	ldr	r0, [pc, #248]	; (1a001688 <gpioConfig+0x16c>)
1a00158e:	f89d 100c 	ldrb.w	r1, [sp, #12]
1a001592:	fa04 f203 	lsl.w	r2, r4, r3
1a001596:	2300      	movs	r3, #0
1a001598:	f7ff fae8 	bl	1a000b6c <Chip_GPIO_SetDir>
1a00159c:	4620      	mov	r0, r4
1a00159e:	e071      	b.n	1a001684 <gpioConfig+0x168>
1a0015a0:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a0015a4:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a0015a8:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a0015ac:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
1a0015b0:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a0015b4:	4935      	ldr	r1, [pc, #212]	; (1a00168c <gpioConfig+0x170>)
1a0015b6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
1a0015ba:	f99d 300b 	ldrsb.w	r3, [sp, #11]
1a0015be:	2401      	movs	r4, #1
1a0015c0:	4831      	ldr	r0, [pc, #196]	; (1a001688 <gpioConfig+0x16c>)
1a0015c2:	f89d 100c 	ldrb.w	r1, [sp, #12]
1a0015c6:	fa04 f203 	lsl.w	r2, r4, r3
1a0015ca:	2300      	movs	r3, #0
1a0015cc:	f7ff face 	bl	1a000b6c <Chip_GPIO_SetDir>
1a0015d0:	4620      	mov	r0, r4
1a0015d2:	e057      	b.n	1a001684 <gpioConfig+0x168>
1a0015d4:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a0015d8:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a0015dc:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a0015e0:	f042 02d8 	orr.w	r2, r2, #216	; 0xd8
1a0015e4:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a0015e8:	4928      	ldr	r1, [pc, #160]	; (1a00168c <gpioConfig+0x170>)
1a0015ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
1a0015ee:	f99d 300b 	ldrsb.w	r3, [sp, #11]
1a0015f2:	2401      	movs	r4, #1
1a0015f4:	4824      	ldr	r0, [pc, #144]	; (1a001688 <gpioConfig+0x16c>)
1a0015f6:	f89d 100c 	ldrb.w	r1, [sp, #12]
1a0015fa:	fa04 f203 	lsl.w	r2, r4, r3
1a0015fe:	2300      	movs	r3, #0
1a001600:	f7ff fab4 	bl	1a000b6c <Chip_GPIO_SetDir>
1a001604:	4620      	mov	r0, r4
1a001606:	e03d      	b.n	1a001684 <gpioConfig+0x168>
1a001608:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a00160c:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a001610:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a001614:	f042 02c8 	orr.w	r2, r2, #200	; 0xc8
1a001618:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a00161c:	491b      	ldr	r1, [pc, #108]	; (1a00168c <gpioConfig+0x170>)
1a00161e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
1a001622:	f99d 300b 	ldrsb.w	r3, [sp, #11]
1a001626:	2401      	movs	r4, #1
1a001628:	4817      	ldr	r0, [pc, #92]	; (1a001688 <gpioConfig+0x16c>)
1a00162a:	f89d 100c 	ldrb.w	r1, [sp, #12]
1a00162e:	fa04 f203 	lsl.w	r2, r4, r3
1a001632:	2300      	movs	r3, #0
1a001634:	f7ff fa9a 	bl	1a000b6c <Chip_GPIO_SetDir>
1a001638:	4620      	mov	r0, r4
1a00163a:	e023      	b.n	1a001684 <gpioConfig+0x168>
1a00163c:	f89d 100f 	ldrb.w	r1, [sp, #15]
1a001640:	f89d 300e 	ldrb.w	r3, [sp, #14]
1a001644:	f89d 200d 	ldrb.w	r2, [sp, #13]
1a001648:	f042 02d0 	orr.w	r2, r2, #208	; 0xd0
1a00164c:	eb03 1341 	add.w	r3, r3, r1, lsl #5
1a001650:	490e      	ldr	r1, [pc, #56]	; (1a00168c <gpioConfig+0x170>)
1a001652:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
1a001656:	f99d 300b 	ldrsb.w	r3, [sp, #11]
1a00165a:	2401      	movs	r4, #1
1a00165c:	4d0a      	ldr	r5, [pc, #40]	; (1a001688 <gpioConfig+0x16c>)
1a00165e:	4628      	mov	r0, r5
1a001660:	f89d 100c 	ldrb.w	r1, [sp, #12]
1a001664:	fa04 f203 	lsl.w	r2, r4, r3
1a001668:	4623      	mov	r3, r4
1a00166a:	f7ff fa7f 	bl	1a000b6c <Chip_GPIO_SetDir>
1a00166e:	f89d 200c 	ldrb.w	r2, [sp, #12]
1a001672:	f89d 300b 	ldrb.w	r3, [sp, #11]
1a001676:	eb03 1342 	add.w	r3, r3, r2, lsl #5
1a00167a:	2200      	movs	r2, #0
1a00167c:	54ea      	strb	r2, [r5, r3]
1a00167e:	4620      	mov	r0, r4
1a001680:	e000      	b.n	1a001684 <gpioConfig+0x168>
1a001682:	2000      	movs	r0, #0
1a001684:	b005      	add	sp, #20
1a001686:	bd30      	pop	{r4, r5, pc}
1a001688:	400f4000 	.word	0x400f4000
1a00168c:	40086000 	.word	0x40086000

1a001690 <gpioWrite>:
1a001690:	b510      	push	{r4, lr}
1a001692:	b084      	sub	sp, #16
1a001694:	460c      	mov	r4, r1
1a001696:	2300      	movs	r3, #0
1a001698:	f88d 300f 	strb.w	r3, [sp, #15]
1a00169c:	f88d 300e 	strb.w	r3, [sp, #14]
1a0016a0:	f88d 300d 	strb.w	r3, [sp, #13]
1a0016a4:	f88d 300c 	strb.w	r3, [sp, #12]
1a0016a8:	f88d 300b 	strb.w	r3, [sp, #11]
1a0016ac:	ab03      	add	r3, sp, #12
1a0016ae:	9300      	str	r3, [sp, #0]
1a0016b0:	f10d 030b 	add.w	r3, sp, #11
1a0016b4:	9301      	str	r3, [sp, #4]
1a0016b6:	f10d 010f 	add.w	r1, sp, #15
1a0016ba:	f10d 020e 	add.w	r2, sp, #14
1a0016be:	f10d 030d 	add.w	r3, sp, #13
1a0016c2:	f7ff ff15 	bl	1a0014f0 <gpioObtainPinConfig>
1a0016c6:	f89d 200c 	ldrb.w	r2, [sp, #12]
1a0016ca:	f89d 300b 	ldrb.w	r3, [sp, #11]
1a0016ce:	3400      	adds	r4, #0
1a0016d0:	bf18      	it	ne
1a0016d2:	2401      	movne	r4, #1
1a0016d4:	eb03 1342 	add.w	r3, r3, r2, lsl #5
1a0016d8:	4a02      	ldr	r2, [pc, #8]	; (1a0016e4 <gpioWrite+0x54>)
1a0016da:	54d4      	strb	r4, [r2, r3]
1a0016dc:	2001      	movs	r0, #1
1a0016de:	b004      	add	sp, #16
1a0016e0:	bd10      	pop	{r4, pc}
1a0016e2:	bf00      	nop
1a0016e4:	400f4000 	.word	0x400f4000

1a0016e8 <gpioRead>:
1a0016e8:	b500      	push	{lr}
1a0016ea:	b085      	sub	sp, #20
1a0016ec:	2300      	movs	r3, #0
1a0016ee:	f88d 300f 	strb.w	r3, [sp, #15]
1a0016f2:	f88d 300e 	strb.w	r3, [sp, #14]
1a0016f6:	f88d 300d 	strb.w	r3, [sp, #13]
1a0016fa:	f88d 300c 	strb.w	r3, [sp, #12]
1a0016fe:	f88d 300b 	strb.w	r3, [sp, #11]
1a001702:	ab03      	add	r3, sp, #12
1a001704:	9300      	str	r3, [sp, #0]
1a001706:	f10d 030b 	add.w	r3, sp, #11
1a00170a:	9301      	str	r3, [sp, #4]
1a00170c:	f10d 010f 	add.w	r1, sp, #15
1a001710:	f10d 020e 	add.w	r2, sp, #14
1a001714:	f10d 030d 	add.w	r3, sp, #13
1a001718:	f7ff feea 	bl	1a0014f0 <gpioObtainPinConfig>
1a00171c:	f99d 200c 	ldrsb.w	r2, [sp, #12]
1a001720:	f89d 300b 	ldrb.w	r3, [sp, #11]
1a001724:	eb03 1342 	add.w	r3, r3, r2, lsl #5
1a001728:	4a04      	ldr	r2, [pc, #16]	; (1a00173c <gpioRead+0x54>)
1a00172a:	5cd3      	ldrb	r3, [r2, r3]
1a00172c:	f013 0fff 	tst.w	r3, #255	; 0xff
1a001730:	bf14      	ite	ne
1a001732:	2001      	movne	r0, #1
1a001734:	2000      	moveq	r0, #0
1a001736:	b005      	add	sp, #20
1a001738:	f85d fb04 	ldr.w	pc, [sp], #4
1a00173c:	400f4000 	.word	0x400f4000

1a001740 <gpioToggle>:
1a001740:	b510      	push	{r4, lr}
1a001742:	4604      	mov	r4, r0
1a001744:	f7ff ffd0 	bl	1a0016e8 <gpioRead>
1a001748:	fab0 f180 	clz	r1, r0
1a00174c:	0949      	lsrs	r1, r1, #5
1a00174e:	4620      	mov	r0, r4
1a001750:	f7ff ff9e 	bl	1a001690 <gpioWrite>
1a001754:	bd10      	pop	{r4, pc}
1a001756:	bf00      	nop

1a001758 <i2cHardwareConfig>:
1a001758:	b538      	push	{r3, r4, r5, lr}
1a00175a:	4604      	mov	r4, r0
1a00175c:	460d      	mov	r5, r1
1a00175e:	f640 0208 	movw	r2, #2056	; 0x808
1a001762:	4b07      	ldr	r3, [pc, #28]	; (1a001780 <i2cHardwareConfig+0x28>)
1a001764:	f8c3 2c84 	str.w	r2, [r3, #3204]	; 0xc84
1a001768:	f7ff fab4 	bl	1a000cd4 <Chip_I2C_Init>
1a00176c:	4620      	mov	r0, r4
1a00176e:	4629      	mov	r1, r5
1a001770:	f7ff fac2 	bl	1a000cf8 <Chip_I2C_SetClockRate>
1a001774:	4620      	mov	r0, r4
1a001776:	4903      	ldr	r1, [pc, #12]	; (1a001784 <i2cHardwareConfig+0x2c>)
1a001778:	f7ff fad6 	bl	1a000d28 <Chip_I2C_SetMasterEventHandler>
1a00177c:	2001      	movs	r0, #1
1a00177e:	bd38      	pop	{r3, r4, r5, pc}
1a001780:	40086000 	.word	0x40086000
1a001784:	1a000da5 	.word	0x1a000da5

1a001788 <i2cHardwareRead>:
1a001788:	b500      	push	{lr}
1a00178a:	b085      	sub	sp, #20
1a00178c:	f88d 1000 	strb.w	r1, [sp]
1a001790:	2100      	movs	r1, #0
1a001792:	f88d 1001 	strb.w	r1, [sp, #1]
1a001796:	f8ad 1002 	strh.w	r1, [sp, #2]
1a00179a:	9202      	str	r2, [sp, #8]
1a00179c:	f8ad 3004 	strh.w	r3, [sp, #4]
1a0017a0:	9b07      	ldr	r3, [sp, #28]
1a0017a2:	9303      	str	r3, [sp, #12]
1a0017a4:	f8bd 3020 	ldrh.w	r3, [sp, #32]
1a0017a8:	f8ad 3006 	strh.w	r3, [sp, #6]
1a0017ac:	4804      	ldr	r0, [pc, #16]	; (1a0017c0 <i2cHardwareRead+0x38>)
1a0017ae:	4669      	mov	r1, sp
1a0017b0:	f7ff fbaa 	bl	1a000f08 <Chip_I2CM_XferBlocking>
1a0017b4:	b100      	cbz	r0, 1a0017b8 <i2cHardwareRead+0x30>
1a0017b6:	2001      	movs	r0, #1
1a0017b8:	b005      	add	sp, #20
1a0017ba:	f85d fb04 	ldr.w	pc, [sp], #4
1a0017be:	bf00      	nop
1a0017c0:	400a1000 	.word	0x400a1000

1a0017c4 <i2cConfig>:
1a0017c4:	b918      	cbnz	r0, 1a0017ce <i2cConfig+0xa>
1a0017c6:	b508      	push	{r3, lr}
1a0017c8:	f7ff ffc6 	bl	1a001758 <i2cHardwareConfig>
1a0017cc:	bd08      	pop	{r3, pc}
1a0017ce:	2000      	movs	r0, #0
1a0017d0:	4770      	bx	lr
1a0017d2:	bf00      	nop

1a0017d4 <i2cRead>:
1a0017d4:	b978      	cbnz	r0, 1a0017f6 <i2cRead+0x22>
1a0017d6:	b510      	push	{r4, lr}
1a0017d8:	b084      	sub	sp, #16
1a0017da:	f89d 4018 	ldrb.w	r4, [sp, #24]
1a0017de:	9400      	str	r4, [sp, #0]
1a0017e0:	9c07      	ldr	r4, [sp, #28]
1a0017e2:	9401      	str	r4, [sp, #4]
1a0017e4:	f8bd 4020 	ldrh.w	r4, [sp, #32]
1a0017e8:	9402      	str	r4, [sp, #8]
1a0017ea:	f89d 4024 	ldrb.w	r4, [sp, #36]	; 0x24
1a0017ee:	9403      	str	r4, [sp, #12]
1a0017f0:	f7ff ffca 	bl	1a001788 <i2cHardwareRead>
1a0017f4:	e001      	b.n	1a0017fa <i2cRead+0x26>
1a0017f6:	2000      	movs	r0, #0
1a0017f8:	4770      	bx	lr
1a0017fa:	b004      	add	sp, #16
1a0017fc:	bd10      	pop	{r4, pc}
1a0017fe:	bf00      	nop

1a001800 <tickConfig>:
1a001800:	b508      	push	{r3, lr}
1a001802:	b112      	cbz	r2, 1a00180a <tickConfig+0xa>
1a001804:	4613      	mov	r3, r2
1a001806:	4a17      	ldr	r2, [pc, #92]	; (1a001864 <tickConfig+0x64>)
1a001808:	6013      	str	r3, [r2, #0]
1a00180a:	f110 32ff 	adds.w	r2, r0, #4294967295
1a00180e:	f141 33ff 	adc.w	r3, r1, #4294967295
1a001812:	2b00      	cmp	r3, #0
1a001814:	bf08      	it	eq
1a001816:	2a32      	cmpeq	r2, #50	; 0x32
1a001818:	d220      	bcs.n	1a00185c <tickConfig+0x5c>
1a00181a:	4602      	mov	r2, r0
1a00181c:	460b      	mov	r3, r1
1a00181e:	4912      	ldr	r1, [pc, #72]	; (1a001868 <tickConfig+0x68>)
1a001820:	e9c1 2300 	strd	r2, r3, [r1]
1a001824:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
1a001828:	2100      	movs	r1, #0
1a00182a:	f000 f911 	bl	1a001a50 <__aeabi_uldivmod>
1a00182e:	4602      	mov	r2, r0
1a001830:	460b      	mov	r3, r1
1a001832:	490e      	ldr	r1, [pc, #56]	; (1a00186c <tickConfig+0x6c>)
1a001834:	6808      	ldr	r0, [r1, #0]
1a001836:	2100      	movs	r1, #0
1a001838:	f000 f90a 	bl	1a001a50 <__aeabi_uldivmod>
1a00183c:	3801      	subs	r0, #1
1a00183e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
1a001842:	d20d      	bcs.n	1a001860 <tickConfig+0x60>
1a001844:	4b0a      	ldr	r3, [pc, #40]	; (1a001870 <tickConfig+0x70>)
1a001846:	6058      	str	r0, [r3, #4]
1a001848:	21e0      	movs	r1, #224	; 0xe0
1a00184a:	4a0a      	ldr	r2, [pc, #40]	; (1a001874 <tickConfig+0x74>)
1a00184c:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
1a001850:	2200      	movs	r2, #0
1a001852:	609a      	str	r2, [r3, #8]
1a001854:	2207      	movs	r2, #7
1a001856:	601a      	str	r2, [r3, #0]
1a001858:	2001      	movs	r0, #1
1a00185a:	bd08      	pop	{r3, pc}
1a00185c:	2000      	movs	r0, #0
1a00185e:	bd08      	pop	{r3, pc}
1a001860:	2001      	movs	r0, #1
1a001862:	bd08      	pop	{r3, pc}
1a001864:	10000040 	.word	0x10000040
1a001868:	100000a0 	.word	0x100000a0
1a00186c:	10000090 	.word	0x10000090
1a001870:	e000e010 	.word	0xe000e010
1a001874:	e000ed00 	.word	0xe000ed00

1a001878 <SysTick_Handler>:
1a001878:	b508      	push	{r3, lr}
1a00187a:	4906      	ldr	r1, [pc, #24]	; (1a001894 <SysTick_Handler+0x1c>)
1a00187c:	e9d1 2300 	ldrd	r2, r3, [r1]
1a001880:	3201      	adds	r2, #1
1a001882:	f143 0300 	adc.w	r3, r3, #0
1a001886:	e9c1 2300 	strd	r2, r3, [r1]
1a00188a:	4b03      	ldr	r3, [pc, #12]	; (1a001898 <SysTick_Handler+0x20>)
1a00188c:	681b      	ldr	r3, [r3, #0]
1a00188e:	2000      	movs	r0, #0
1a001890:	4798      	blx	r3
1a001892:	bd08      	pop	{r3, pc}
1a001894:	10000098 	.word	0x10000098
1a001898:	10000040 	.word	0x10000040

1a00189c <errorOcurred>:
1a00189c:	e7fe      	b.n	1a00189c <errorOcurred>
1a00189e:	bf00      	nop

1a0018a0 <doNothing>:
1a0018a0:	4770      	bx	lr
1a0018a2:	bf00      	nop

1a0018a4 <TIMER0_IRQHandler>:
1a0018a4:	b510      	push	{r4, lr}
1a0018a6:	2400      	movs	r4, #0
1a0018a8:	e012      	b.n	1a0018d0 <TIMER0_IRQHandler+0x2c>
1a0018aa:	4b0b      	ldr	r3, [pc, #44]	; (1a0018d8 <TIMER0_IRQHandler+0x34>)
1a0018ac:	681a      	ldr	r2, [r3, #0]
1a0018ae:	f004 010f 	and.w	r1, r4, #15
1a0018b2:	2301      	movs	r3, #1
1a0018b4:	408b      	lsls	r3, r1
1a0018b6:	421a      	tst	r2, r3
1a0018b8:	d008      	beq.n	1a0018cc <TIMER0_IRQHandler+0x28>
1a0018ba:	4b08      	ldr	r3, [pc, #32]	; (1a0018dc <TIMER0_IRQHandler+0x38>)
1a0018bc:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
1a0018c0:	4798      	blx	r3
1a0018c2:	b262      	sxtb	r2, r4
1a0018c4:	2301      	movs	r3, #1
1a0018c6:	4093      	lsls	r3, r2
1a0018c8:	4a03      	ldr	r2, [pc, #12]	; (1a0018d8 <TIMER0_IRQHandler+0x34>)
1a0018ca:	6013      	str	r3, [r2, #0]
1a0018cc:	3401      	adds	r4, #1
1a0018ce:	b2e4      	uxtb	r4, r4
1a0018d0:	2c03      	cmp	r4, #3
1a0018d2:	d9ea      	bls.n	1a0018aa <TIMER0_IRQHandler+0x6>
1a0018d4:	bd10      	pop	{r4, pc}
1a0018d6:	bf00      	nop
1a0018d8:	40084000 	.word	0x40084000
1a0018dc:	10000044 	.word	0x10000044

1a0018e0 <TIMER1_IRQHandler>:
1a0018e0:	b510      	push	{r4, lr}
1a0018e2:	2400      	movs	r4, #0
1a0018e4:	e013      	b.n	1a00190e <TIMER1_IRQHandler+0x2e>
1a0018e6:	4b0b      	ldr	r3, [pc, #44]	; (1a001914 <TIMER1_IRQHandler+0x34>)
1a0018e8:	681a      	ldr	r2, [r3, #0]
1a0018ea:	f004 010f 	and.w	r1, r4, #15
1a0018ee:	2301      	movs	r3, #1
1a0018f0:	408b      	lsls	r3, r1
1a0018f2:	421a      	tst	r2, r3
1a0018f4:	d009      	beq.n	1a00190a <TIMER1_IRQHandler+0x2a>
1a0018f6:	1d23      	adds	r3, r4, #4
1a0018f8:	4a07      	ldr	r2, [pc, #28]	; (1a001918 <TIMER1_IRQHandler+0x38>)
1a0018fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
1a0018fe:	4798      	blx	r3
1a001900:	b262      	sxtb	r2, r4
1a001902:	2301      	movs	r3, #1
1a001904:	4093      	lsls	r3, r2
1a001906:	4a03      	ldr	r2, [pc, #12]	; (1a001914 <TIMER1_IRQHandler+0x34>)
1a001908:	6013      	str	r3, [r2, #0]
1a00190a:	3401      	adds	r4, #1
1a00190c:	b2e4      	uxtb	r4, r4
1a00190e:	2c03      	cmp	r4, #3
1a001910:	d9e9      	bls.n	1a0018e6 <TIMER1_IRQHandler+0x6>
1a001912:	bd10      	pop	{r4, pc}
1a001914:	40085000 	.word	0x40085000
1a001918:	10000044 	.word	0x10000044

1a00191c <TIMER2_IRQHandler>:
1a00191c:	b510      	push	{r4, lr}
1a00191e:	2400      	movs	r4, #0
1a001920:	e014      	b.n	1a00194c <TIMER2_IRQHandler+0x30>
1a001922:	4b0c      	ldr	r3, [pc, #48]	; (1a001954 <TIMER2_IRQHandler+0x38>)
1a001924:	681a      	ldr	r2, [r3, #0]
1a001926:	f004 010f 	and.w	r1, r4, #15
1a00192a:	2301      	movs	r3, #1
1a00192c:	408b      	lsls	r3, r1
1a00192e:	421a      	tst	r2, r3
1a001930:	d00a      	beq.n	1a001948 <TIMER2_IRQHandler+0x2c>
1a001932:	f104 0308 	add.w	r3, r4, #8
1a001936:	4a08      	ldr	r2, [pc, #32]	; (1a001958 <TIMER2_IRQHandler+0x3c>)
1a001938:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
1a00193c:	4798      	blx	r3
1a00193e:	b262      	sxtb	r2, r4
1a001940:	2301      	movs	r3, #1
1a001942:	4093      	lsls	r3, r2
1a001944:	4a03      	ldr	r2, [pc, #12]	; (1a001954 <TIMER2_IRQHandler+0x38>)
1a001946:	6013      	str	r3, [r2, #0]
1a001948:	3401      	adds	r4, #1
1a00194a:	b2e4      	uxtb	r4, r4
1a00194c:	2c03      	cmp	r4, #3
1a00194e:	d9e8      	bls.n	1a001922 <TIMER2_IRQHandler+0x6>
1a001950:	bd10      	pop	{r4, pc}
1a001952:	bf00      	nop
1a001954:	400c3000 	.word	0x400c3000
1a001958:	10000044 	.word	0x10000044

1a00195c <TIMER3_IRQHandler>:
1a00195c:	b510      	push	{r4, lr}
1a00195e:	2400      	movs	r4, #0
1a001960:	e014      	b.n	1a00198c <TIMER3_IRQHandler+0x30>
1a001962:	4b0c      	ldr	r3, [pc, #48]	; (1a001994 <TIMER3_IRQHandler+0x38>)
1a001964:	681a      	ldr	r2, [r3, #0]
1a001966:	f004 010f 	and.w	r1, r4, #15
1a00196a:	2301      	movs	r3, #1
1a00196c:	408b      	lsls	r3, r1
1a00196e:	421a      	tst	r2, r3
1a001970:	d00a      	beq.n	1a001988 <TIMER3_IRQHandler+0x2c>
1a001972:	f104 030c 	add.w	r3, r4, #12
1a001976:	4a08      	ldr	r2, [pc, #32]	; (1a001998 <TIMER3_IRQHandler+0x3c>)
1a001978:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
1a00197c:	4798      	blx	r3
1a00197e:	b262      	sxtb	r2, r4
1a001980:	2301      	movs	r3, #1
1a001982:	4093      	lsls	r3, r2
1a001984:	4a03      	ldr	r2, [pc, #12]	; (1a001994 <TIMER3_IRQHandler+0x38>)
1a001986:	6013      	str	r3, [r2, #0]
1a001988:	3401      	adds	r4, #1
1a00198a:	b2e4      	uxtb	r4, r4
1a00198c:	2c03      	cmp	r4, #3
1a00198e:	d9e8      	bls.n	1a001962 <TIMER3_IRQHandler+0x6>
1a001990:	bd10      	pop	{r4, pc}
1a001992:	bf00      	nop
1a001994:	400c4000 	.word	0x400c4000
1a001998:	10000044 	.word	0x10000044

1a00199c <uartConfig>:
1a00199c:	b538      	push	{r3, r4, r5, lr}
1a00199e:	460c      	mov	r4, r1
1a0019a0:	b110      	cbz	r0, 1a0019a8 <uartConfig+0xc>
1a0019a2:	2801      	cmp	r0, #1
1a0019a4:	d013      	beq.n	1a0019ce <uartConfig+0x32>
1a0019a6:	bd38      	pop	{r3, r4, r5, pc}
1a0019a8:	4d12      	ldr	r5, [pc, #72]	; (1a0019f4 <uartConfig+0x58>)
1a0019aa:	4628      	mov	r0, r5
1a0019ac:	f7ff fb80 	bl	1a0010b0 <Chip_UART_Init>
1a0019b0:	4628      	mov	r0, r5
1a0019b2:	4621      	mov	r1, r4
1a0019b4:	f7ff fba4 	bl	1a001100 <Chip_UART_SetBaud>
1a0019b8:	2301      	movs	r3, #1
1a0019ba:	60ab      	str	r3, [r5, #8]
1a0019bc:	65eb      	str	r3, [r5, #92]	; 0x5c
1a0019be:	4b0e      	ldr	r3, [pc, #56]	; (1a0019f8 <uartConfig+0x5c>)
1a0019c0:	221e      	movs	r2, #30
1a0019c2:	f8c3 2384 	str.w	r2, [r3, #900]	; 0x384
1a0019c6:	22d6      	movs	r2, #214	; 0xd6
1a0019c8:	f8c3 2388 	str.w	r2, [r3, #904]	; 0x388
1a0019cc:	bd38      	pop	{r3, r4, r5, pc}
1a0019ce:	4d0b      	ldr	r5, [pc, #44]	; (1a0019fc <uartConfig+0x60>)
1a0019d0:	4628      	mov	r0, r5
1a0019d2:	f7ff fb6d 	bl	1a0010b0 <Chip_UART_Init>
1a0019d6:	4628      	mov	r0, r5
1a0019d8:	4621      	mov	r1, r4
1a0019da:	f7ff fb91 	bl	1a001100 <Chip_UART_SetBaud>
1a0019de:	2301      	movs	r3, #1
1a0019e0:	60ab      	str	r3, [r5, #8]
1a0019e2:	65eb      	str	r3, [r5, #92]	; 0x5c
1a0019e4:	4b04      	ldr	r3, [pc, #16]	; (1a0019f8 <uartConfig+0x5c>)
1a0019e6:	221a      	movs	r2, #26
1a0019e8:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
1a0019ec:	22d2      	movs	r2, #210	; 0xd2
1a0019ee:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
1a0019f2:	bd38      	pop	{r3, r4, r5, pc}
1a0019f4:	400c1000 	.word	0x400c1000
1a0019f8:	40086000 	.word	0x40086000
1a0019fc:	400c2000 	.word	0x400c2000

1a001a00 <uartWriteByte>:
1a001a00:	b110      	cbz	r0, 1a001a08 <uartWriteByte+0x8>
1a001a02:	2801      	cmp	r0, #1
1a001a04:	d008      	beq.n	1a001a18 <uartWriteByte+0x18>
1a001a06:	4770      	bx	lr
1a001a08:	4b07      	ldr	r3, [pc, #28]	; (1a001a28 <uartWriteByte+0x28>)
1a001a0a:	695b      	ldr	r3, [r3, #20]
1a001a0c:	f013 0f20 	tst.w	r3, #32
1a001a10:	d0fa      	beq.n	1a001a08 <uartWriteByte+0x8>
1a001a12:	4b05      	ldr	r3, [pc, #20]	; (1a001a28 <uartWriteByte+0x28>)
1a001a14:	6019      	str	r1, [r3, #0]
1a001a16:	4770      	bx	lr
1a001a18:	4b04      	ldr	r3, [pc, #16]	; (1a001a2c <uartWriteByte+0x2c>)
1a001a1a:	695b      	ldr	r3, [r3, #20]
1a001a1c:	f013 0f20 	tst.w	r3, #32
1a001a20:	d0fa      	beq.n	1a001a18 <uartWriteByte+0x18>
1a001a22:	4b02      	ldr	r3, [pc, #8]	; (1a001a2c <uartWriteByte+0x2c>)
1a001a24:	6019      	str	r1, [r3, #0]
1a001a26:	4770      	bx	lr
1a001a28:	400c1000 	.word	0x400c1000
1a001a2c:	400c2000 	.word	0x400c2000

1a001a30 <uartWriteString>:
1a001a30:	b538      	push	{r3, r4, r5, lr}
1a001a32:	4605      	mov	r5, r0
1a001a34:	460c      	mov	r4, r1
1a001a36:	e003      	b.n	1a001a40 <uartWriteString+0x10>
1a001a38:	4628      	mov	r0, r5
1a001a3a:	f7ff ffe1 	bl	1a001a00 <uartWriteByte>
1a001a3e:	3401      	adds	r4, #1
1a001a40:	7821      	ldrb	r1, [r4, #0]
1a001a42:	2900      	cmp	r1, #0
1a001a44:	d1f8      	bne.n	1a001a38 <uartWriteString+0x8>
1a001a46:	bd38      	pop	{r3, r4, r5, pc}

1a001a48 <UART2_IRQHandler>:
1a001a48:	4770      	bx	lr
1a001a4a:	bf00      	nop

1a001a4c <UART3_IRQHandler>:
1a001a4c:	4770      	bx	lr
1a001a4e:	bf00      	nop

1a001a50 <__aeabi_uldivmod>:
1a001a50:	b953      	cbnz	r3, 1a001a68 <__aeabi_uldivmod+0x18>
1a001a52:	b94a      	cbnz	r2, 1a001a68 <__aeabi_uldivmod+0x18>
1a001a54:	2900      	cmp	r1, #0
1a001a56:	bf08      	it	eq
1a001a58:	2800      	cmpeq	r0, #0
1a001a5a:	bf1c      	itt	ne
1a001a5c:	f04f 31ff 	movne.w	r1, #4294967295
1a001a60:	f04f 30ff 	movne.w	r0, #4294967295
1a001a64:	f000 b97e 	b.w	1a001d64 <__aeabi_idiv0>
1a001a68:	f1ad 0c08 	sub.w	ip, sp, #8
1a001a6c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
1a001a70:	f000 f806 	bl	1a001a80 <__udivmoddi4>
1a001a74:	f8dd e004 	ldr.w	lr, [sp, #4]
1a001a78:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
1a001a7c:	b004      	add	sp, #16
1a001a7e:	4770      	bx	lr

1a001a80 <__udivmoddi4>:
1a001a80:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a001a84:	468c      	mov	ip, r1
1a001a86:	460e      	mov	r6, r1
1a001a88:	4604      	mov	r4, r0
1a001a8a:	9d08      	ldr	r5, [sp, #32]
1a001a8c:	2b00      	cmp	r3, #0
1a001a8e:	d150      	bne.n	1a001b32 <__udivmoddi4+0xb2>
1a001a90:	428a      	cmp	r2, r1
1a001a92:	4617      	mov	r7, r2
1a001a94:	d96c      	bls.n	1a001b70 <__udivmoddi4+0xf0>
1a001a96:	fab2 fe82 	clz	lr, r2
1a001a9a:	f1be 0f00 	cmp.w	lr, #0
1a001a9e:	d00b      	beq.n	1a001ab8 <__udivmoddi4+0x38>
1a001aa0:	f1ce 0420 	rsb	r4, lr, #32
1a001aa4:	fa20 f404 	lsr.w	r4, r0, r4
1a001aa8:	fa01 f60e 	lsl.w	r6, r1, lr
1a001aac:	ea44 0c06 	orr.w	ip, r4, r6
1a001ab0:	fa02 f70e 	lsl.w	r7, r2, lr
1a001ab4:	fa00 f40e 	lsl.w	r4, r0, lr
1a001ab8:	ea4f 4917 	mov.w	r9, r7, lsr #16
1a001abc:	0c22      	lsrs	r2, r4, #16
1a001abe:	fbbc f0f9 	udiv	r0, ip, r9
1a001ac2:	fa1f f887 	uxth.w	r8, r7
1a001ac6:	fb09 c610 	mls	r6, r9, r0, ip
1a001aca:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
1a001ace:	fb00 f308 	mul.w	r3, r0, r8
1a001ad2:	42b3      	cmp	r3, r6
1a001ad4:	d909      	bls.n	1a001aea <__udivmoddi4+0x6a>
1a001ad6:	19f6      	adds	r6, r6, r7
1a001ad8:	f100 32ff 	add.w	r2, r0, #4294967295
1a001adc:	f080 8122 	bcs.w	1a001d24 <__udivmoddi4+0x2a4>
1a001ae0:	42b3      	cmp	r3, r6
1a001ae2:	f240 811f 	bls.w	1a001d24 <__udivmoddi4+0x2a4>
1a001ae6:	3802      	subs	r0, #2
1a001ae8:	443e      	add	r6, r7
1a001aea:	1af6      	subs	r6, r6, r3
1a001aec:	b2a2      	uxth	r2, r4
1a001aee:	fbb6 f3f9 	udiv	r3, r6, r9
1a001af2:	fb09 6613 	mls	r6, r9, r3, r6
1a001af6:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
1a001afa:	fb03 f808 	mul.w	r8, r3, r8
1a001afe:	45a0      	cmp	r8, r4
1a001b00:	d909      	bls.n	1a001b16 <__udivmoddi4+0x96>
1a001b02:	19e4      	adds	r4, r4, r7
1a001b04:	f103 32ff 	add.w	r2, r3, #4294967295
1a001b08:	f080 810a 	bcs.w	1a001d20 <__udivmoddi4+0x2a0>
1a001b0c:	45a0      	cmp	r8, r4
1a001b0e:	f240 8107 	bls.w	1a001d20 <__udivmoddi4+0x2a0>
1a001b12:	3b02      	subs	r3, #2
1a001b14:	443c      	add	r4, r7
1a001b16:	ebc8 0404 	rsb	r4, r8, r4
1a001b1a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
1a001b1e:	2100      	movs	r1, #0
1a001b20:	2d00      	cmp	r5, #0
1a001b22:	d062      	beq.n	1a001bea <__udivmoddi4+0x16a>
1a001b24:	fa24 f40e 	lsr.w	r4, r4, lr
1a001b28:	2300      	movs	r3, #0
1a001b2a:	602c      	str	r4, [r5, #0]
1a001b2c:	606b      	str	r3, [r5, #4]
1a001b2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a001b32:	428b      	cmp	r3, r1
1a001b34:	d907      	bls.n	1a001b46 <__udivmoddi4+0xc6>
1a001b36:	2d00      	cmp	r5, #0
1a001b38:	d055      	beq.n	1a001be6 <__udivmoddi4+0x166>
1a001b3a:	2100      	movs	r1, #0
1a001b3c:	e885 0041 	stmia.w	r5, {r0, r6}
1a001b40:	4608      	mov	r0, r1
1a001b42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a001b46:	fab3 f183 	clz	r1, r3
1a001b4a:	2900      	cmp	r1, #0
1a001b4c:	f040 8090 	bne.w	1a001c70 <__udivmoddi4+0x1f0>
1a001b50:	42b3      	cmp	r3, r6
1a001b52:	d302      	bcc.n	1a001b5a <__udivmoddi4+0xda>
1a001b54:	4282      	cmp	r2, r0
1a001b56:	f200 80f8 	bhi.w	1a001d4a <__udivmoddi4+0x2ca>
1a001b5a:	1a84      	subs	r4, r0, r2
1a001b5c:	eb66 0603 	sbc.w	r6, r6, r3
1a001b60:	2001      	movs	r0, #1
1a001b62:	46b4      	mov	ip, r6
1a001b64:	2d00      	cmp	r5, #0
1a001b66:	d040      	beq.n	1a001bea <__udivmoddi4+0x16a>
1a001b68:	e885 1010 	stmia.w	r5, {r4, ip}
1a001b6c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a001b70:	b912      	cbnz	r2, 1a001b78 <__udivmoddi4+0xf8>
1a001b72:	2701      	movs	r7, #1
1a001b74:	fbb7 f7f2 	udiv	r7, r7, r2
1a001b78:	fab7 fe87 	clz	lr, r7
1a001b7c:	f1be 0f00 	cmp.w	lr, #0
1a001b80:	d135      	bne.n	1a001bee <__udivmoddi4+0x16e>
1a001b82:	1bf3      	subs	r3, r6, r7
1a001b84:	ea4f 4817 	mov.w	r8, r7, lsr #16
1a001b88:	fa1f fc87 	uxth.w	ip, r7
1a001b8c:	2101      	movs	r1, #1
1a001b8e:	fbb3 f0f8 	udiv	r0, r3, r8
1a001b92:	0c22      	lsrs	r2, r4, #16
1a001b94:	fb08 3610 	mls	r6, r8, r0, r3
1a001b98:	ea42 4606 	orr.w	r6, r2, r6, lsl #16
1a001b9c:	fb0c f300 	mul.w	r3, ip, r0
1a001ba0:	42b3      	cmp	r3, r6
1a001ba2:	d907      	bls.n	1a001bb4 <__udivmoddi4+0x134>
1a001ba4:	19f6      	adds	r6, r6, r7
1a001ba6:	f100 32ff 	add.w	r2, r0, #4294967295
1a001baa:	d202      	bcs.n	1a001bb2 <__udivmoddi4+0x132>
1a001bac:	42b3      	cmp	r3, r6
1a001bae:	f200 80ce 	bhi.w	1a001d4e <__udivmoddi4+0x2ce>
1a001bb2:	4610      	mov	r0, r2
1a001bb4:	1af6      	subs	r6, r6, r3
1a001bb6:	b2a2      	uxth	r2, r4
1a001bb8:	fbb6 f3f8 	udiv	r3, r6, r8
1a001bbc:	fb08 6613 	mls	r6, r8, r3, r6
1a001bc0:	ea42 4406 	orr.w	r4, r2, r6, lsl #16
1a001bc4:	fb0c fc03 	mul.w	ip, ip, r3
1a001bc8:	45a4      	cmp	ip, r4
1a001bca:	d907      	bls.n	1a001bdc <__udivmoddi4+0x15c>
1a001bcc:	19e4      	adds	r4, r4, r7
1a001bce:	f103 32ff 	add.w	r2, r3, #4294967295
1a001bd2:	d202      	bcs.n	1a001bda <__udivmoddi4+0x15a>
1a001bd4:	45a4      	cmp	ip, r4
1a001bd6:	f200 80b5 	bhi.w	1a001d44 <__udivmoddi4+0x2c4>
1a001bda:	4613      	mov	r3, r2
1a001bdc:	ebcc 0404 	rsb	r4, ip, r4
1a001be0:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
1a001be4:	e79c      	b.n	1a001b20 <__udivmoddi4+0xa0>
1a001be6:	4629      	mov	r1, r5
1a001be8:	4628      	mov	r0, r5
1a001bea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a001bee:	f1ce 0120 	rsb	r1, lr, #32
1a001bf2:	fa06 f30e 	lsl.w	r3, r6, lr
1a001bf6:	fa07 f70e 	lsl.w	r7, r7, lr
1a001bfa:	fa20 f901 	lsr.w	r9, r0, r1
1a001bfe:	ea4f 4817 	mov.w	r8, r7, lsr #16
1a001c02:	40ce      	lsrs	r6, r1
1a001c04:	ea49 0903 	orr.w	r9, r9, r3
1a001c08:	fbb6 faf8 	udiv	sl, r6, r8
1a001c0c:	ea4f 4419 	mov.w	r4, r9, lsr #16
1a001c10:	fb08 661a 	mls	r6, r8, sl, r6
1a001c14:	fa1f fc87 	uxth.w	ip, r7
1a001c18:	ea44 4306 	orr.w	r3, r4, r6, lsl #16
1a001c1c:	fb0a f20c 	mul.w	r2, sl, ip
1a001c20:	429a      	cmp	r2, r3
1a001c22:	fa00 f40e 	lsl.w	r4, r0, lr
1a001c26:	d90a      	bls.n	1a001c3e <__udivmoddi4+0x1be>
1a001c28:	19db      	adds	r3, r3, r7
1a001c2a:	f10a 31ff 	add.w	r1, sl, #4294967295
1a001c2e:	f080 8087 	bcs.w	1a001d40 <__udivmoddi4+0x2c0>
1a001c32:	429a      	cmp	r2, r3
1a001c34:	f240 8084 	bls.w	1a001d40 <__udivmoddi4+0x2c0>
1a001c38:	f1aa 0a02 	sub.w	sl, sl, #2
1a001c3c:	443b      	add	r3, r7
1a001c3e:	1a9b      	subs	r3, r3, r2
1a001c40:	fa1f f989 	uxth.w	r9, r9
1a001c44:	fbb3 f1f8 	udiv	r1, r3, r8
1a001c48:	fb08 3311 	mls	r3, r8, r1, r3
1a001c4c:	ea49 4303 	orr.w	r3, r9, r3, lsl #16
1a001c50:	fb01 f60c 	mul.w	r6, r1, ip
1a001c54:	429e      	cmp	r6, r3
1a001c56:	d907      	bls.n	1a001c68 <__udivmoddi4+0x1e8>
1a001c58:	19db      	adds	r3, r3, r7
1a001c5a:	f101 32ff 	add.w	r2, r1, #4294967295
1a001c5e:	d26b      	bcs.n	1a001d38 <__udivmoddi4+0x2b8>
1a001c60:	429e      	cmp	r6, r3
1a001c62:	d969      	bls.n	1a001d38 <__udivmoddi4+0x2b8>
1a001c64:	3902      	subs	r1, #2
1a001c66:	443b      	add	r3, r7
1a001c68:	1b9b      	subs	r3, r3, r6
1a001c6a:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
1a001c6e:	e78e      	b.n	1a001b8e <__udivmoddi4+0x10e>
1a001c70:	f1c1 0e20 	rsb	lr, r1, #32
1a001c74:	fa22 f40e 	lsr.w	r4, r2, lr
1a001c78:	408b      	lsls	r3, r1
1a001c7a:	4323      	orrs	r3, r4
1a001c7c:	fa20 f70e 	lsr.w	r7, r0, lr
1a001c80:	fa06 f401 	lsl.w	r4, r6, r1
1a001c84:	ea4f 4c13 	mov.w	ip, r3, lsr #16
1a001c88:	fa26 f60e 	lsr.w	r6, r6, lr
1a001c8c:	433c      	orrs	r4, r7
1a001c8e:	fbb6 f9fc 	udiv	r9, r6, ip
1a001c92:	0c27      	lsrs	r7, r4, #16
1a001c94:	fb0c 6619 	mls	r6, ip, r9, r6
1a001c98:	fa1f f883 	uxth.w	r8, r3
1a001c9c:	ea47 4606 	orr.w	r6, r7, r6, lsl #16
1a001ca0:	fb09 f708 	mul.w	r7, r9, r8
1a001ca4:	42b7      	cmp	r7, r6
1a001ca6:	fa02 f201 	lsl.w	r2, r2, r1
1a001caa:	fa00 fa01 	lsl.w	sl, r0, r1
1a001cae:	d908      	bls.n	1a001cc2 <__udivmoddi4+0x242>
1a001cb0:	18f6      	adds	r6, r6, r3
1a001cb2:	f109 30ff 	add.w	r0, r9, #4294967295
1a001cb6:	d241      	bcs.n	1a001d3c <__udivmoddi4+0x2bc>
1a001cb8:	42b7      	cmp	r7, r6
1a001cba:	d93f      	bls.n	1a001d3c <__udivmoddi4+0x2bc>
1a001cbc:	f1a9 0902 	sub.w	r9, r9, #2
1a001cc0:	441e      	add	r6, r3
1a001cc2:	1bf6      	subs	r6, r6, r7
1a001cc4:	b2a0      	uxth	r0, r4
1a001cc6:	fbb6 f4fc 	udiv	r4, r6, ip
1a001cca:	fb0c 6614 	mls	r6, ip, r4, r6
1a001cce:	ea40 4706 	orr.w	r7, r0, r6, lsl #16
1a001cd2:	fb04 f808 	mul.w	r8, r4, r8
1a001cd6:	45b8      	cmp	r8, r7
1a001cd8:	d907      	bls.n	1a001cea <__udivmoddi4+0x26a>
1a001cda:	18ff      	adds	r7, r7, r3
1a001cdc:	f104 30ff 	add.w	r0, r4, #4294967295
1a001ce0:	d228      	bcs.n	1a001d34 <__udivmoddi4+0x2b4>
1a001ce2:	45b8      	cmp	r8, r7
1a001ce4:	d926      	bls.n	1a001d34 <__udivmoddi4+0x2b4>
1a001ce6:	3c02      	subs	r4, #2
1a001ce8:	441f      	add	r7, r3
1a001cea:	ea44 4009 	orr.w	r0, r4, r9, lsl #16
1a001cee:	ebc8 0707 	rsb	r7, r8, r7
1a001cf2:	fba0 8902 	umull	r8, r9, r0, r2
1a001cf6:	454f      	cmp	r7, r9
1a001cf8:	4644      	mov	r4, r8
1a001cfa:	464e      	mov	r6, r9
1a001cfc:	d314      	bcc.n	1a001d28 <__udivmoddi4+0x2a8>
1a001cfe:	d029      	beq.n	1a001d54 <__udivmoddi4+0x2d4>
1a001d00:	b365      	cbz	r5, 1a001d5c <__udivmoddi4+0x2dc>
1a001d02:	ebba 0304 	subs.w	r3, sl, r4
1a001d06:	eb67 0706 	sbc.w	r7, r7, r6
1a001d0a:	fa07 fe0e 	lsl.w	lr, r7, lr
1a001d0e:	40cb      	lsrs	r3, r1
1a001d10:	40cf      	lsrs	r7, r1
1a001d12:	ea4e 0303 	orr.w	r3, lr, r3
1a001d16:	e885 0088 	stmia.w	r5, {r3, r7}
1a001d1a:	2100      	movs	r1, #0
1a001d1c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a001d20:	4613      	mov	r3, r2
1a001d22:	e6f8      	b.n	1a001b16 <__udivmoddi4+0x96>
1a001d24:	4610      	mov	r0, r2
1a001d26:	e6e0      	b.n	1a001aea <__udivmoddi4+0x6a>
1a001d28:	ebb8 0402 	subs.w	r4, r8, r2
1a001d2c:	eb69 0603 	sbc.w	r6, r9, r3
1a001d30:	3801      	subs	r0, #1
1a001d32:	e7e5      	b.n	1a001d00 <__udivmoddi4+0x280>
1a001d34:	4604      	mov	r4, r0
1a001d36:	e7d8      	b.n	1a001cea <__udivmoddi4+0x26a>
1a001d38:	4611      	mov	r1, r2
1a001d3a:	e795      	b.n	1a001c68 <__udivmoddi4+0x1e8>
1a001d3c:	4681      	mov	r9, r0
1a001d3e:	e7c0      	b.n	1a001cc2 <__udivmoddi4+0x242>
1a001d40:	468a      	mov	sl, r1
1a001d42:	e77c      	b.n	1a001c3e <__udivmoddi4+0x1be>
1a001d44:	3b02      	subs	r3, #2
1a001d46:	443c      	add	r4, r7
1a001d48:	e748      	b.n	1a001bdc <__udivmoddi4+0x15c>
1a001d4a:	4608      	mov	r0, r1
1a001d4c:	e70a      	b.n	1a001b64 <__udivmoddi4+0xe4>
1a001d4e:	3802      	subs	r0, #2
1a001d50:	443e      	add	r6, r7
1a001d52:	e72f      	b.n	1a001bb4 <__udivmoddi4+0x134>
1a001d54:	45c2      	cmp	sl, r8
1a001d56:	d3e7      	bcc.n	1a001d28 <__udivmoddi4+0x2a8>
1a001d58:	463e      	mov	r6, r7
1a001d5a:	e7d1      	b.n	1a001d00 <__udivmoddi4+0x280>
1a001d5c:	4629      	mov	r1, r5
1a001d5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a001d62:	bf00      	nop

1a001d64 <__aeabi_idiv0>:
1a001d64:	4770      	bx	lr
1a001d66:	bf00      	nop

1a001d68 <memset>:
1a001d68:	4402      	add	r2, r0
1a001d6a:	4603      	mov	r3, r0
1a001d6c:	4293      	cmp	r3, r2
1a001d6e:	d002      	beq.n	1a001d76 <memset+0xe>
1a001d70:	f803 1b01 	strb.w	r1, [r3], #1
1a001d74:	e7fa      	b.n	1a001d6c <memset+0x4>
1a001d76:	4770      	bx	lr
1a001d78:	08040201 	.word	0x08040201
1a001d7c:	0f0f0f03 	.word	0x0f0f0f03
1a001d80:	000000ff 	.word	0x000000ff

1a001d84 <periph_to_base>:
1a001d84:	00050000 0020000a 00090024 00400040     ...... .$...@.@.
1a001d94:	00600005 000400a6 00c300c0 00e00002     ..`.............
1a001da4:	000100e0 01000100 01200003 00060120     .......... . ...
1a001db4:	01400140 0142000c 00190142 01620162     @.@...B.B...b.b.
1a001dc4:	01820013 00120182 01a201a2 01c20011     ................
1a001dd4:	001001c2 01e201e2 0202000f 000e0202     ................
1a001de4:	02220222 0223000d 001c0223              "."...#.#...

1a001df0 <InitClkStates>:
1a001df0:	00010100 00010909 0001090a 01010701     ................
1a001e00:	00010902 00010906 0101090c 0001090d     ................
1a001e10:	0001090e 0001090f 00010910 00010911     ................
1a001e20:	00010912 00010913 00011114 00011119     ................
1a001e30:	0001111a 0001111b                       ........

1a001e38 <UART_BClock>:
1a001e38:	01a201c2 01620182                       ......b.

1a001e40 <UART_PClock>:
1a001e40:	00820081 00a200a1                       ........

1a001e48 <OscRateIn>:
1a001e48:	00b71b00                                ....

1a001e4c <ExtRateIn>:
1a001e4c:	00000000                                ....

1a001e50 <gpioLEDBits>:
1a001e50:	0b010e00 00050c01 02050105              ............

1a001e5c <InitClkStates>:
1a001e5c:	00010308 00010307 01010f01              ............

1a001e68 <pinmuxing>:
1a001e68:	00400a02 00400b02 00400c02 00440002     ..@...@...@...D.
1a001e78:	00440102 00440202 00520302 00520402     ..D...D...R...R.
1a001e88:	00520509 00570609 00570206 00500001     ..R...W...W...P.
1a001e98:	00500101 00500201 00500601 00f30f01     ..P...P...P.....
1a001ea8:	00f71001 00f31101 00b31201 00f01301     ................
1a001eb8:	00b31401 00b60707 00f20000 00b60100     ................

1a001ec8 <gpioPinsConfig>:
1a001ec8:	02000104 00050701 05010d03 04080100     ................
1a001ed8:	02020002 02000304 00000403 04070002     ................
1a001ee8:	030c0300 09050402 05040103 04030208     ................
1a001ef8:	04020305 06040504 0802000c 03000b06     ................
1a001f08:	00090607 07060503 060f0504 03030004     ................
1a001f18:	02000404 00050404 06040502 04060200     ................
1a001f28:	0c050408 05040a04 0003010e 14010a00     ................
1a001f38:	010f0000 0d000012 00001101 0010010c     ................
1a001f48:	07070300 000f0300 01000001 00000000     ................
1a001f58:	000a0600 08060603 06100504 04030005     ................
1a001f68:	03000106 04090400 04010d05 010b0000     ................
1a001f78:	0200000f 00000001 00010104 02010800     ................
1a001f88:	01090000 09010006 05040002 04010200     ................
1a001f98:	02020105 02020504 0e00000a 01000b02     ................
1a001fa8:	000c020b 00040c01 04000200 01020001     ................
1a001fb8:	02000204 00030402 03070302 070b0300     ................
1a001fc8:	0c030004 03000507 0006070d 01020e03     ................
1a001fd8:	04010504 06020006 02000504 00040405     ................
1a001fe8:	08040402 040c0504 0d050409 05040a04     ................
1a001ff8:	0005010e 00000801                       ........
