Analysis & Synthesis report for Cyclone_FPGA
Sun Jun 04 15:47:02 2017
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Post-Synthesis Netlist Statistics for Top Partition
 10. Elapsed Time Per Partition
 11. Analysis & Synthesis Messages
 12. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sun Jun 04 15:47:02 2017       ;
; Quartus Prime Version           ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                   ; Cyclone_FPGA                                ;
; Top-level Entity Name           ; Baseline_CV_SoCKit                          ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 0                                           ;
; Total pins                      ; 108                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; Baseline_CV_SoCKit ; Cyclone_FPGA       ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+
; File Name with User-Entered Path                                        ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                   ; Library      ;
+-------------------------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+
; cyclone_fpga/synthesis/submodules/cyclone_fpga_hps_0_fpga_interfaces.sv ; yes             ; User SystemVerilog HDL File  ; C:/Users/myself/Code/FPGA/cyclone-fpga/cyclone_fpga/synthesis/submodules/cyclone_fpga_hps_0_fpga_interfaces.sv ; cyclone_fpga ;
; baseline_cv_sockit.v                                                    ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v                                                    ;              ;
+-------------------------------------------------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------+--------------+


+---------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                         ;
+---------------------------------------------+-----------------------+
; Resource                                    ; Usage                 ;
+---------------------------------------------+-----------------------+
; Estimate of Logic utilization (ALMs needed) ; 0                     ;
;                                             ;                       ;
; Combinational ALUT usage for logic          ; 0                     ;
;     -- 7 input functions                    ; 0                     ;
;     -- 6 input functions                    ; 0                     ;
;     -- 5 input functions                    ; 0                     ;
;     -- 4 input functions                    ; 0                     ;
;     -- <=3 input functions                  ; 0                     ;
;                                             ;                       ;
; Dedicated logic registers                   ; 0                     ;
;                                             ;                       ;
; I/O pins                                    ; 108                   ;
;                                             ;                       ;
; Total DSP Blocks                            ; 0                     ;
;                                             ;                       ;
; Maximum fan-out node                        ; HPS_DDR3_DQ[0]~output ;
; Maximum fan-out                             ; 1                     ;
; Total fan-out                               ; 182                   ;
; Average fan-out                             ; 0.63                  ;
+---------------------------------------------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                           ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+--------------------+--------------+
; Compilation Hierarchy Node ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name ; Entity Name        ; Library Name ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+--------------------+--------------+
; |Baseline_CV_SoCKit        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 108  ; 0            ; |Baseline_CV_SoCKit ; Baseline_CV_SoCKit ; work         ;
+----------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+---------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_io_obuf        ; 74                          ;
; arriav_lcell_comb     ; 1                           ;
;     normal            ; 1                           ;
;         0 data inputs ; 1                           ;
; boundary_port         ; 108                         ;
;                       ;                             ;
; Max LUT depth         ; 0.00                        ;
; Average LUT depth     ; 0.00                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Sun Jun 04 15:43:58 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Cyclone_FPGA -c Cyclone_FPGA
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file cyclone_fpga/synthesis/cyclone_fpga.v
    Info (12023): Found entity 1: cyclone_fpga File: C:/Users/myself/Code/FPGA/cyclone-fpga/cyclone_fpga/synthesis/cyclone_fpga.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file cyclone_fpga/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/myself/Code/FPGA/cyclone-fpga/cyclone_fpga/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file cyclone_fpga/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/myself/Code/FPGA/cyclone-fpga/cyclone_fpga/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file cyclone_fpga/synthesis/submodules/cyclone_fpga_mm_interconnect_0.v
    Info (12023): Found entity 1: cyclone_fpga_mm_interconnect_0 File: C:/Users/myself/Code/FPGA/cyclone-fpga/cyclone_fpga/synthesis/submodules/cyclone_fpga_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file cyclone_fpga/synthesis/submodules/cyclone_fpga_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: cyclone_fpga_mm_interconnect_0_avalon_st_adapter File: C:/Users/myself/Code/FPGA/cyclone-fpga/cyclone_fpga/synthesis/submodules/cyclone_fpga_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file cyclone_fpga/synthesis/submodules/cyclone_fpga_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: cyclone_fpga_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/myself/Code/FPGA/cyclone-fpga/cyclone_fpga/synthesis/submodules/cyclone_fpga_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file cyclone_fpga/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: C:/Users/myself/Code/FPGA/cyclone-fpga/cyclone_fpga/synthesis/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file cyclone_fpga/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/Users/myself/Code/FPGA/cyclone-fpga/cyclone_fpga/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file cyclone_fpga/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/myself/Code/FPGA/cyclone-fpga/cyclone_fpga/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file cyclone_fpga/synthesis/submodules/cyclone_fpga_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: cyclone_fpga_mm_interconnect_0_rsp_mux File: C:/Users/myself/Code/FPGA/cyclone-fpga/cyclone_fpga/synthesis/submodules/cyclone_fpga_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file cyclone_fpga/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/myself/Code/FPGA/cyclone-fpga/cyclone_fpga/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/myself/Code/FPGA/cyclone-fpga/cyclone_fpga/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file cyclone_fpga/synthesis/submodules/cyclone_fpga_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: cyclone_fpga_mm_interconnect_0_rsp_demux File: C:/Users/myself/Code/FPGA/cyclone-fpga/cyclone_fpga/synthesis/submodules/cyclone_fpga_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file cyclone_fpga/synthesis/submodules/cyclone_fpga_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: cyclone_fpga_mm_interconnect_0_cmd_mux File: C:/Users/myself/Code/FPGA/cyclone-fpga/cyclone_fpga/synthesis/submodules/cyclone_fpga_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file cyclone_fpga/synthesis/submodules/cyclone_fpga_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: cyclone_fpga_mm_interconnect_0_cmd_demux File: C:/Users/myself/Code/FPGA/cyclone-fpga/cyclone_fpga/synthesis/submodules/cyclone_fpga_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file cyclone_fpga/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: C:/Users/myself/Code/FPGA/cyclone-fpga/cyclone_fpga/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file cyclone_fpga/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: C:/Users/myself/Code/FPGA/cyclone-fpga/cyclone_fpga/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file cyclone_fpga/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: C:/Users/myself/Code/FPGA/cyclone-fpga/cyclone_fpga/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: C:/Users/myself/Code/FPGA/cyclone-fpga/cyclone_fpga/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: C:/Users/myself/Code/FPGA/cyclone-fpga/cyclone_fpga/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: C:/Users/myself/Code/FPGA/cyclone-fpga/cyclone_fpga/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: C:/Users/myself/Code/FPGA/cyclone-fpga/cyclone_fpga/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file cyclone_fpga/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: C:/Users/myself/Code/FPGA/cyclone-fpga/cyclone_fpga/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file cyclone_fpga/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: C:/Users/myself/Code/FPGA/cyclone-fpga/cyclone_fpga/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file cyclone_fpga/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: C:/Users/myself/Code/FPGA/cyclone-fpga/cyclone_fpga/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file cyclone_fpga/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: C:/Users/myself/Code/FPGA/cyclone-fpga/cyclone_fpga/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file cyclone_fpga/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/Users/myself/Code/FPGA/cyclone-fpga/cyclone_fpga/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file cyclone_fpga/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/myself/Code/FPGA/cyclone-fpga/cyclone_fpga/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 2 design units, including 2 entities, in source file cyclone_fpga/synthesis/submodules/cyclone_fpga_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: cyclone_fpga_mm_interconnect_0_router_002_default_decode File: C:/Users/myself/Code/FPGA/cyclone-fpga/cyclone_fpga/synthesis/submodules/cyclone_fpga_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: cyclone_fpga_mm_interconnect_0_router_002 File: C:/Users/myself/Code/FPGA/cyclone-fpga/cyclone_fpga/synthesis/submodules/cyclone_fpga_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file cyclone_fpga/synthesis/submodules/cyclone_fpga_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: cyclone_fpga_mm_interconnect_0_router_default_decode File: C:/Users/myself/Code/FPGA/cyclone-fpga/cyclone_fpga/synthesis/submodules/cyclone_fpga_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: cyclone_fpga_mm_interconnect_0_router File: C:/Users/myself/Code/FPGA/cyclone-fpga/cyclone_fpga/synthesis/submodules/cyclone_fpga_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file cyclone_fpga/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/myself/Code/FPGA/cyclone-fpga/cyclone_fpga/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file cyclone_fpga/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/myself/Code/FPGA/cyclone-fpga/cyclone_fpga/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file cyclone_fpga/synthesis/submodules/altera_merlin_axi_master_ni.sv
    Info (12023): Found entity 1: altera_merlin_axi_master_ni File: C:/Users/myself/Code/FPGA/cyclone-fpga/cyclone_fpga/synthesis/submodules/altera_merlin_axi_master_ni.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file cyclone_fpga/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/myself/Code/FPGA/cyclone-fpga/cyclone_fpga/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file cyclone_fpga/synthesis/submodules/led_test.v
    Info (12023): Found entity 1: led_test File: C:/Users/myself/Code/FPGA/cyclone-fpga/cyclone_fpga/synthesis/submodules/led_test.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file cyclone_fpga/synthesis/submodules/cyclone_fpga_hps_0.v
    Info (12023): Found entity 1: cyclone_fpga_hps_0 File: C:/Users/myself/Code/FPGA/cyclone-fpga/cyclone_fpga/synthesis/submodules/cyclone_fpga_hps_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file cyclone_fpga/synthesis/submodules/cyclone_fpga_hps_0_hps_io.v
    Info (12023): Found entity 1: cyclone_fpga_hps_0_hps_io File: C:/Users/myself/Code/FPGA/cyclone-fpga/cyclone_fpga/synthesis/submodules/cyclone_fpga_hps_0_hps_io.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file cyclone_fpga/synthesis/submodules/hps_sdram.v
    Info (12023): Found entity 1: hps_sdram File: C:/Users/myself/Code/FPGA/cyclone-fpga/cyclone_fpga/synthesis/submodules/hps_sdram.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file cyclone_fpga/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
    Info (12023): Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev File: C:/Users/myself/Code/FPGA/cyclone-fpga/cyclone_fpga/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file cyclone_fpga/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_dll_cyclonev File: C:/Users/myself/Code/FPGA/cyclone-fpga/cyclone_fpga/synthesis/submodules/altera_mem_if_dll_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file cyclone_fpga/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev File: C:/Users/myself/Code/FPGA/cyclone-fpga/cyclone_fpga/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file cyclone_fpga/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v
    Info (12023): Found entity 1: altera_mem_if_hhp_qseq_synth_top File: C:/Users/myself/Code/FPGA/cyclone-fpga/cyclone_fpga/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file cyclone_fpga/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_oct_cyclonev File: C:/Users/myself/Code/FPGA/cyclone-fpga/cyclone_fpga/synthesis/submodules/altera_mem_if_oct_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file cyclone_fpga/synthesis/submodules/hps_sdram_p0.sv
    Info (12023): Found entity 1: hps_sdram_p0 File: C:/Users/myself/Code/FPGA/cyclone-fpga/cyclone_fpga/synthesis/submodules/hps_sdram_p0.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file cyclone_fpga/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads File: C:/Users/myself/Code/FPGA/cyclone-fpga/cyclone_fpga/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file cyclone_fpga/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_io_pads File: C:/Users/myself/Code/FPGA/cyclone-fpga/cyclone_fpga/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file cyclone_fpga/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_memphy File: C:/Users/myself/Code/FPGA/cyclone-fpga/cyclone_fpga/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file cyclone_fpga/synthesis/submodules/hps_sdram_p0_acv_ldc.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_ldc File: C:/Users/myself/Code/FPGA/cyclone-fpga/cyclone_fpga/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file cyclone_fpga/synthesis/submodules/hps_sdram_p0_altdqdqs.v
    Info (12023): Found entity 1: hps_sdram_p0_altdqdqs File: C:/Users/myself/Code/FPGA/cyclone-fpga/cyclone_fpga/synthesis/submodules/hps_sdram_p0_altdqdqs.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file cyclone_fpga/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v
    Info (12023): Found entity 1: hps_sdram_p0_clock_pair_generator File: C:/Users/myself/Code/FPGA/cyclone-fpga/cyclone_fpga/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file cyclone_fpga/synthesis/submodules/hps_sdram_p0_generic_ddio.v
    Info (12023): Found entity 1: hps_sdram_p0_generic_ddio File: C:/Users/myself/Code/FPGA/cyclone-fpga/cyclone_fpga/synthesis/submodules/hps_sdram_p0_generic_ddio.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file cyclone_fpga/synthesis/submodules/hps_sdram_p0_iss_probe.v
    Info (12023): Found entity 1: hps_sdram_p0_iss_probe File: C:/Users/myself/Code/FPGA/cyclone-fpga/cyclone_fpga/synthesis/submodules/hps_sdram_p0_iss_probe.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file cyclone_fpga/synthesis/submodules/hps_sdram_p0_phy_csr.sv
    Info (12023): Found entity 1: hps_sdram_p0_phy_csr File: C:/Users/myself/Code/FPGA/cyclone-fpga/cyclone_fpga/synthesis/submodules/hps_sdram_p0_phy_csr.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file cyclone_fpga/synthesis/submodules/hps_sdram_p0_reset.v
    Info (12023): Found entity 1: hps_sdram_p0_reset File: C:/Users/myself/Code/FPGA/cyclone-fpga/cyclone_fpga/synthesis/submodules/hps_sdram_p0_reset.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file cyclone_fpga/synthesis/submodules/hps_sdram_p0_reset_sync.v
    Info (12023): Found entity 1: hps_sdram_p0_reset_sync File: C:/Users/myself/Code/FPGA/cyclone-fpga/cyclone_fpga/synthesis/submodules/hps_sdram_p0_reset_sync.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file cyclone_fpga/synthesis/submodules/hps_sdram_pll.sv
    Info (12023): Found entity 1: hps_sdram_pll File: C:/Users/myself/Code/FPGA/cyclone-fpga/cyclone_fpga/synthesis/submodules/hps_sdram_pll.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file cyclone_fpga/synthesis/submodules/cyclone_fpga_hps_0_hps_io_border.sv
    Info (12023): Found entity 1: cyclone_fpga_hps_0_hps_io_border File: C:/Users/myself/Code/FPGA/cyclone-fpga/cyclone_fpga/synthesis/submodules/cyclone_fpga_hps_0_hps_io_border.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file cyclone_fpga/synthesis/submodules/cyclone_fpga_hps_0_fpga_interfaces.sv
    Info (12023): Found entity 1: cyclone_fpga_hps_0_fpga_interfaces File: C:/Users/myself/Code/FPGA/cyclone-fpga/cyclone_fpga/synthesis/submodules/cyclone_fpga_hps_0_fpga_interfaces.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file led_test.v
    Info (12023): Found entity 1: led_test File: C:/Users/myself/Code/FPGA/cyclone-fpga/led_test.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for "pll_dr_clk" File: C:/Users/myself/Code/FPGA/cyclone-fpga/cyclone_fpga/synthesis/submodules/hps_sdram_pll.sv Line: 168
Warning (12125): Using design file baseline_cv_sockit.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: Baseline_CV_SoCKit File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 5
Info (12127): Elaborating entity "Baseline_CV_SoCKit" for the top level hierarchy
Warning (10034): Output port "HPS_DDR3_A" at baseline_cv_sockit.v(10) has no driver File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 10
Warning (10034): Output port "HPS_DDR3_BA" at baseline_cv_sockit.v(11) has no driver File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 11
Warning (10034): Output port "HPS_DDR3_DM" at baseline_cv_sockit.v(17) has no driver File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 17
Warning (10034): Output port "HPS_DDR3_CAS_n" at baseline_cv_sockit.v(12) has no driver File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 12
Warning (10034): Output port "HPS_DDR3_CKE" at baseline_cv_sockit.v(13) has no driver File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 13
Warning (10034): Output port "HPS_DDR3_CK_n" at baseline_cv_sockit.v(14) has no driver File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 14
Warning (10034): Output port "HPS_DDR3_CK_p" at baseline_cv_sockit.v(15) has no driver File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 15
Warning (10034): Output port "HPS_DDR3_CS_n" at baseline_cv_sockit.v(16) has no driver File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 16
Warning (10034): Output port "HPS_DDR3_ODT" at baseline_cv_sockit.v(21) has no driver File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 21
Warning (10034): Output port "HPS_DDR3_RAS_n" at baseline_cv_sockit.v(22) has no driver File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 22
Warning (10034): Output port "HPS_DDR3_RESET_n" at baseline_cv_sockit.v(23) has no driver File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 23
Warning (10034): Output port "HPS_DDR3_WE_n" at baseline_cv_sockit.v(25) has no driver File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 25
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "HPS_DDR3_DQ[0]" has no driver File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 18
    Warning (13040): bidirectional pin "HPS_DDR3_DQ[1]" has no driver File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 18
    Warning (13040): bidirectional pin "HPS_DDR3_DQ[2]" has no driver File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 18
    Warning (13040): bidirectional pin "HPS_DDR3_DQ[3]" has no driver File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 18
    Warning (13040): bidirectional pin "HPS_DDR3_DQ[4]" has no driver File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 18
    Warning (13040): bidirectional pin "HPS_DDR3_DQ[5]" has no driver File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 18
    Warning (13040): bidirectional pin "HPS_DDR3_DQ[6]" has no driver File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 18
    Warning (13040): bidirectional pin "HPS_DDR3_DQ[7]" has no driver File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 18
    Warning (13040): bidirectional pin "HPS_DDR3_DQ[8]" has no driver File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 18
    Warning (13040): bidirectional pin "HPS_DDR3_DQ[9]" has no driver File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 18
    Warning (13040): bidirectional pin "HPS_DDR3_DQ[10]" has no driver File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 18
    Warning (13040): bidirectional pin "HPS_DDR3_DQ[11]" has no driver File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 18
    Warning (13040): bidirectional pin "HPS_DDR3_DQ[12]" has no driver File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 18
    Warning (13040): bidirectional pin "HPS_DDR3_DQ[13]" has no driver File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 18
    Warning (13040): bidirectional pin "HPS_DDR3_DQ[14]" has no driver File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 18
    Warning (13040): bidirectional pin "HPS_DDR3_DQ[15]" has no driver File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 18
    Warning (13040): bidirectional pin "HPS_DDR3_DQ[16]" has no driver File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 18
    Warning (13040): bidirectional pin "HPS_DDR3_DQ[17]" has no driver File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 18
    Warning (13040): bidirectional pin "HPS_DDR3_DQ[18]" has no driver File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 18
    Warning (13040): bidirectional pin "HPS_DDR3_DQ[19]" has no driver File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 18
    Warning (13040): bidirectional pin "HPS_DDR3_DQ[20]" has no driver File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 18
    Warning (13040): bidirectional pin "HPS_DDR3_DQ[21]" has no driver File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 18
    Warning (13040): bidirectional pin "HPS_DDR3_DQ[22]" has no driver File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 18
    Warning (13040): bidirectional pin "HPS_DDR3_DQ[23]" has no driver File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 18
    Warning (13040): bidirectional pin "HPS_DDR3_DQ[24]" has no driver File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 18
    Warning (13040): bidirectional pin "HPS_DDR3_DQ[25]" has no driver File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 18
    Warning (13040): bidirectional pin "HPS_DDR3_DQ[26]" has no driver File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 18
    Warning (13040): bidirectional pin "HPS_DDR3_DQ[27]" has no driver File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 18
    Warning (13040): bidirectional pin "HPS_DDR3_DQ[28]" has no driver File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 18
    Warning (13040): bidirectional pin "HPS_DDR3_DQ[29]" has no driver File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 18
    Warning (13040): bidirectional pin "HPS_DDR3_DQ[30]" has no driver File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 18
    Warning (13040): bidirectional pin "HPS_DDR3_DQ[31]" has no driver File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 18
    Warning (13040): bidirectional pin "HPS_DDR3_DQS_n[0]" has no driver File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 19
    Warning (13040): bidirectional pin "HPS_DDR3_DQS_n[1]" has no driver File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 19
    Warning (13040): bidirectional pin "HPS_DDR3_DQS_n[2]" has no driver File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 19
    Warning (13040): bidirectional pin "HPS_DDR3_DQS_n[3]" has no driver File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 19
    Warning (13040): bidirectional pin "HPS_DDR3_DQS_p[0]" has no driver File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 20
    Warning (13040): bidirectional pin "HPS_DDR3_DQS_p[1]" has no driver File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 20
    Warning (13040): bidirectional pin "HPS_DDR3_DQS_p[2]" has no driver File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 20
    Warning (13040): bidirectional pin "HPS_DDR3_DQS_p[3]" has no driver File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 20
    Warning (13040): bidirectional pin "HSMC_TX_n[0]" has no driver File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 83
    Warning (13040): bidirectional pin "HSMC_TX_n[1]" has no driver File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 83
    Warning (13040): bidirectional pin "HSMC_TX_n[2]" has no driver File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 83
    Warning (13040): bidirectional pin "HSMC_TX_n[3]" has no driver File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 83
    Warning (13040): bidirectional pin "HSMC_TX_n[4]" has no driver File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 83
    Warning (13040): bidirectional pin "HSMC_TX_n[5]" has no driver File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 83
    Warning (13040): bidirectional pin "HSMC_TX_n[6]" has no driver File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 83
    Warning (13040): bidirectional pin "HSMC_TX_n[7]" has no driver File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 83
    Warning (13040): bidirectional pin "HSMC_TX_n[8]" has no driver File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 83
    Warning (13040): bidirectional pin "HSMC_TX_n[9]" has no driver File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 83
    Warning (13040): bidirectional pin "HSMC_TX_n[10]" has no driver File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 83
    Warning (13040): bidirectional pin "HSMC_TX_n[11]" has no driver File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 83
    Warning (13040): bidirectional pin "HSMC_TX_n[12]" has no driver File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 83
    Warning (13040): bidirectional pin "HSMC_TX_n[13]" has no driver File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 83
    Warning (13040): bidirectional pin "HSMC_TX_n[14]" has no driver File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 83
    Warning (13040): bidirectional pin "HSMC_TX_n[15]" has no driver File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 83
    Warning (13040): bidirectional pin "HSMC_TX_n[16]" has no driver File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 83
    Warning (13040): bidirectional pin "HSMC_TX_p[0]" has no driver File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 84
    Warning (13040): bidirectional pin "HSMC_TX_p[1]" has no driver File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 84
    Warning (13040): bidirectional pin "HSMC_TX_p[2]" has no driver File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 84
    Warning (13040): bidirectional pin "HSMC_TX_p[3]" has no driver File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 84
    Warning (13040): bidirectional pin "HSMC_TX_p[4]" has no driver File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 84
    Warning (13040): bidirectional pin "HSMC_TX_p[5]" has no driver File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 84
    Warning (13040): bidirectional pin "HSMC_TX_p[6]" has no driver File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 84
    Warning (13040): bidirectional pin "HSMC_TX_p[7]" has no driver File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 84
    Warning (13040): bidirectional pin "HSMC_TX_p[8]" has no driver File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 84
    Warning (13040): bidirectional pin "HSMC_TX_p[9]" has no driver File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 84
    Warning (13040): bidirectional pin "HSMC_TX_p[10]" has no driver File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 84
    Warning (13040): bidirectional pin "HSMC_TX_p[11]" has no driver File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 84
    Warning (13040): bidirectional pin "HSMC_TX_p[12]" has no driver File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 84
    Warning (13040): bidirectional pin "HSMC_TX_p[13]" has no driver File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 84
    Warning (13040): bidirectional pin "HSMC_TX_p[14]" has no driver File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 84
    Warning (13040): bidirectional pin "HSMC_TX_p[15]" has no driver File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 84
    Warning (13040): bidirectional pin "HSMC_TX_p[16]" has no driver File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 84
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HPS_DDR3_A[0]" is stuck at GND File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 10
    Warning (13410): Pin "HPS_DDR3_A[1]" is stuck at GND File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 10
    Warning (13410): Pin "HPS_DDR3_A[2]" is stuck at GND File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 10
    Warning (13410): Pin "HPS_DDR3_A[3]" is stuck at GND File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 10
    Warning (13410): Pin "HPS_DDR3_A[4]" is stuck at GND File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 10
    Warning (13410): Pin "HPS_DDR3_A[5]" is stuck at GND File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 10
    Warning (13410): Pin "HPS_DDR3_A[6]" is stuck at GND File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 10
    Warning (13410): Pin "HPS_DDR3_A[7]" is stuck at GND File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 10
    Warning (13410): Pin "HPS_DDR3_A[8]" is stuck at GND File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 10
    Warning (13410): Pin "HPS_DDR3_A[9]" is stuck at GND File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 10
    Warning (13410): Pin "HPS_DDR3_A[10]" is stuck at GND File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 10
    Warning (13410): Pin "HPS_DDR3_A[11]" is stuck at GND File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 10
    Warning (13410): Pin "HPS_DDR3_A[12]" is stuck at GND File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 10
    Warning (13410): Pin "HPS_DDR3_A[13]" is stuck at GND File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 10
    Warning (13410): Pin "HPS_DDR3_A[14]" is stuck at GND File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 10
    Warning (13410): Pin "HPS_DDR3_BA[0]" is stuck at GND File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 11
    Warning (13410): Pin "HPS_DDR3_BA[1]" is stuck at GND File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 11
    Warning (13410): Pin "HPS_DDR3_BA[2]" is stuck at GND File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 11
    Warning (13410): Pin "HPS_DDR3_CAS_n" is stuck at GND File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 12
    Warning (13410): Pin "HPS_DDR3_CKE" is stuck at GND File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 13
    Warning (13410): Pin "HPS_DDR3_CK_n" is stuck at GND File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 14
    Warning (13410): Pin "HPS_DDR3_CK_p" is stuck at GND File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 15
    Warning (13410): Pin "HPS_DDR3_CS_n" is stuck at GND File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 16
    Warning (13410): Pin "HPS_DDR3_DM[0]" is stuck at GND File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 17
    Warning (13410): Pin "HPS_DDR3_DM[1]" is stuck at GND File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 17
    Warning (13410): Pin "HPS_DDR3_DM[2]" is stuck at GND File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 17
    Warning (13410): Pin "HPS_DDR3_DM[3]" is stuck at GND File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 17
    Warning (13410): Pin "HPS_DDR3_ODT" is stuck at GND File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 21
    Warning (13410): Pin "HPS_DDR3_RAS_n" is stuck at GND File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 22
    Warning (13410): Pin "HPS_DDR3_RESET_n" is stuck at GND File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 23
    Warning (13410): Pin "HPS_DDR3_WE_n" is stuck at GND File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 25
Warning (20013): Ignored 23 assignments for entity "altera_avalon_sc_fifo" -- entity does not exist in design
Warning (20013): Ignored 67 assignments for entity "altera_merlin_axi_master_ni" -- entity does not exist in design
Warning (20013): Ignored 43 assignments for entity "altera_merlin_burst_adapter" -- entity does not exist in design
Warning (20013): Ignored 53 assignments for entity "altera_merlin_slave_agent" -- entity does not exist in design
Warning (20013): Ignored 68 assignments for entity "altera_merlin_slave_translator" -- entity does not exist in design
Warning (20013): Ignored 60 assignments for entity "altera_merlin_width_adapter" -- entity does not exist in design
Warning (20013): Ignored 35 assignments for entity "altera_reset_controller" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "cyclone_fpga" -- entity does not exist in design
Warning (20013): Ignored 1677 assignments for entity "cyclone_fpga_hps_0" -- entity does not exist in design
Warning (20013): Ignored 1340 assignments for entity "cyclone_fpga_hps_0_fpga_interfaces" -- entity does not exist in design
Warning (20013): Ignored 1337 assignments for entity "cyclone_fpga_hps_0_hps_io" -- entity does not exist in design
Warning (20013): Ignored 1348 assignments for entity "cyclone_fpga_hps_0_hps_io_border" -- entity does not exist in design
Warning (20013): Ignored 12 assignments for entity "cyclone_fpga_mm_interconnect_0" -- entity does not exist in design
Warning (20013): Ignored 32 assignments for entity "cyclone_fpga_mm_interconnect_0_avalon_st_adapter" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "cyclone_fpga_mm_interconnect_0_avalon_st_adapter_error_adapter_0" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "cyclone_fpga_mm_interconnect_0_cmd_demux" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "cyclone_fpga_mm_interconnect_0_cmd_mux" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "cyclone_fpga_mm_interconnect_0_router" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "cyclone_fpga_mm_interconnect_0_router_002" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "cyclone_fpga_mm_interconnect_0_rsp_demux" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "cyclone_fpga_mm_interconnect_0_rsp_mux" -- entity does not exist in design
Info (144001): Generated suppressed messages file C:/Users/myself/Code/FPGA/cyclone-fpga/Cyclone_FPGA.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 3 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "HPS_DDR3_RZQ" File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 24
    Warning (15610): No output dependent on input pin "OSC_50_B8A" File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 88
    Warning (15610): No output dependent on input pin "RESET_n" File: C:/Users/myself/Code/FPGA/cyclone-fpga/baseline_cv_sockit.v Line: 92
Info (21057): Implemented 108 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 31 output pins
    Info (21060): Implemented 74 bidirectional pins
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 147 warnings
    Info: Peak virtual memory: 731 megabytes
    Info: Processing ended: Sun Jun 04 15:47:02 2017
    Info: Elapsed time: 00:03:04
    Info: Total CPU time (on all processors): 00:03:18


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/myself/Code/FPGA/cyclone-fpga/Cyclone_FPGA.map.smsg.


