Loading plugins phase: Elapsed time ==> 0s.957ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Matthew\Dropbox (MIT)\Sophomore Spring\6.115\6.115-Labs\project\DVDAC_Example01\DVDAC_Example01.cydsn\DVDAC_Example01.cyprj -d CY8C5868AXI-LP035 -s C:\Users\Matthew\Dropbox (MIT)\Sophomore Spring\6.115\6.115-Labs\project\DVDAC_Example01\DVDAC_Example01.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 4s.801ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.127ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  DVDAC_Example01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Matthew\Dropbox (MIT)\Sophomore Spring\6.115\6.115-Labs\project\DVDAC_Example01\DVDAC_Example01.cydsn\DVDAC_Example01.cyprj -dcpsoc3 DVDAC_Example01.v -verilog
======================================================================

======================================================================
Compiling:  DVDAC_Example01.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Matthew\Dropbox (MIT)\Sophomore Spring\6.115\6.115-Labs\project\DVDAC_Example01\DVDAC_Example01.cydsn\DVDAC_Example01.cyprj -dcpsoc3 DVDAC_Example01.v -verilog
======================================================================

======================================================================
Compiling:  DVDAC_Example01.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Matthew\Dropbox (MIT)\Sophomore Spring\6.115\6.115-Labs\project\DVDAC_Example01\DVDAC_Example01.cydsn\DVDAC_Example01.cyprj -dcpsoc3 -verilog DVDAC_Example01.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Wed May 15 17:02:05 2019


======================================================================
Compiling:  DVDAC_Example01.v
Program  :   vpp
Options  :    -yv2 -q10 DVDAC_Example01.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Wed May 15 17:02:05 2019

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'DVDAC_Example01.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  DVDAC_Example01.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Matthew\Dropbox (MIT)\Sophomore Spring\6.115\6.115-Labs\project\DVDAC_Example01\DVDAC_Example01.cydsn\DVDAC_Example01.cyprj -dcpsoc3 -verilog DVDAC_Example01.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Wed May 15 17:02:05 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Matthew\Dropbox (MIT)\Sophomore Spring\6.115\6.115-Labs\project\DVDAC_Example01\DVDAC_Example01.cydsn\codegentemp\DVDAC_Example01.ctl'.
Linking 'C:\Users\Matthew\Dropbox (MIT)\Sophomore Spring\6.115\6.115-Labs\project\DVDAC_Example01\DVDAC_Example01.cydsn\codegentemp\DVDAC_Example01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

tovif:  No errors.


======================================================================
Compiling:  DVDAC_Example01.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Matthew\Dropbox (MIT)\Sophomore Spring\6.115\6.115-Labs\project\DVDAC_Example01\DVDAC_Example01.cydsn\DVDAC_Example01.cyprj -dcpsoc3 -verilog DVDAC_Example01.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Wed May 15 17:02:07 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Matthew\Dropbox (MIT)\Sophomore Spring\6.115\6.115-Labs\project\DVDAC_Example01\DVDAC_Example01.cydsn\codegentemp\DVDAC_Example01.ctl'.
Linking 'C:\Users\Matthew\Dropbox (MIT)\Sophomore Spring\6.115\6.115-Labs\project\DVDAC_Example01\DVDAC_Example01.cydsn\codegentemp\DVDAC_Example01.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\ADC_DelSig:Net_268\
	\ADC_DelSig:Net_270\
	\Timer_1:Net_260\
	\Timer_1:TimerUDB:ctrl_ten\
	\Timer_1:TimerUDB:ctrl_cmode_0\
	\Timer_1:TimerUDB:ctrl_tmode_1\
	\Timer_1:TimerUDB:ctrl_tmode_0\
	\Timer_1:TimerUDB:ctrl_ic_1\
	\Timer_1:TimerUDB:ctrl_ic_0\
	Net_551
	\Timer_1:TimerUDB:zeros_3\
	\Timer_1:TimerUDB:zeros_2\
	\Timer_1:Net_102\
	\Timer_1:Net_266\
	Net_594
	Net_825
	Net_823
	\ms_counter:Net_49\
	\ms_counter:Net_82\
	\ms_counter:Net_95\
	\ms_counter:Net_91\
	\ms_counter:Net_102\
	\ms_counter:CounterUDB:ctrl_cmod_2\
	\ms_counter:CounterUDB:ctrl_cmod_1\
	\ms_counter:CounterUDB:ctrl_cmod_0\
	Net_824
	\SPI_OLED:BSPIM:mosi_after_ld\
	\SPI_OLED:BSPIM:so_send\
	\SPI_OLED:BSPIM:mosi_fin\
	\SPI_OLED:BSPIM:mosi_cpha_0\
	\SPI_OLED:BSPIM:mosi_cpha_1\
	\SPI_OLED:BSPIM:pre_mosi\
	\SPI_OLED:BSPIM:dpcounter_zero\
	Net_1620
	Net_1617
	\game_random_mode_generator:Net_89\
	\game_random_mode_generator:Net_95\
	\game_random_mode_generator:Net_102\


Deleted 38 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__DAC_OUT_net_0
Aliasing tmpOE__MUX_B_net_0 to tmpOE__DAC_OUT_net_0
Aliasing \LCD:tmpOE__LCDPort_net_6\ to tmpOE__DAC_OUT_net_0
Aliasing \LCD:tmpOE__LCDPort_net_5\ to tmpOE__DAC_OUT_net_0
Aliasing \LCD:tmpOE__LCDPort_net_4\ to tmpOE__DAC_OUT_net_0
Aliasing \LCD:tmpOE__LCDPort_net_3\ to tmpOE__DAC_OUT_net_0
Aliasing \LCD:tmpOE__LCDPort_net_2\ to tmpOE__DAC_OUT_net_0
Aliasing \LCD:tmpOE__LCDPort_net_1\ to tmpOE__DAC_OUT_net_0
Aliasing \LCD:tmpOE__LCDPort_net_0\ to tmpOE__DAC_OUT_net_0
Aliasing \ADC_DelSig:Net_482\ to zero
Aliasing \ADC_DelSig:Net_252\ to zero
Aliasing \ADC_DelSig:soc\ to tmpOE__DAC_OUT_net_0
Aliasing tmpOE__ADC_IN_6V_net_0 to tmpOE__DAC_OUT_net_0
Aliasing tmpOE__MUX_C_net_0 to tmpOE__DAC_OUT_net_0
Aliasing tmpOE__MUX_A_net_0 to tmpOE__DAC_OUT_net_0
Aliasing \VDAC8_1:Net_83\ to zero
Aliasing \VDAC8_1:Net_81\ to zero
Aliasing \VDAC8_1:Net_82\ to zero
Aliasing Net_12 to zero
Aliasing \Timer_1:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \Timer_1:TimerUDB:trigger_enable\ to tmpOE__DAC_OUT_net_0
Aliasing \Timer_1:TimerUDB:status_6\ to zero
Aliasing \Timer_1:TimerUDB:status_5\ to zero
Aliasing \Timer_1:TimerUDB:status_4\ to zero
Aliasing \Timer_1:TimerUDB:status_0\ to \Timer_1:TimerUDB:tc_i\
Aliasing tmpOE__TC_1_net_0 to tmpOE__DAC_OUT_net_0
Aliasing tmpOE__RED_LED_net_0 to tmpOE__DAC_OUT_net_0
Aliasing tmpOE__MUX_D_net_0 to tmpOE__DAC_OUT_net_0
Aliasing tmpOE__MUX_INHIBIT_net_0 to tmpOE__DAC_OUT_net_0
Aliasing tmpOE__Button1_net_0 to tmpOE__DAC_OUT_net_0
Aliasing tmpOE__Button2_net_0 to tmpOE__DAC_OUT_net_0
Aliasing Net_588 to zero
Aliasing \Timer_2:Net_260\ to zero
Aliasing \Timer_2:Net_102\ to tmpOE__DAC_OUT_net_0
Aliasing tmpOE__Button3_net_0 to tmpOE__DAC_OUT_net_0
Aliasing tmpOE__Button4_net_0 to tmpOE__DAC_OUT_net_0
Aliasing \ms_counter:Net_89\ to tmpOE__DAC_OUT_net_0
Aliasing \ms_counter:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \ms_counter:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \ms_counter:CounterUDB:capt_rising\ to zero
Aliasing \ms_counter:CounterUDB:reset\ to zero
Aliasing \ms_counter:CounterUDB:tc_i\ to \ms_counter:CounterUDB:reload_tc\
Aliasing tmpOE__Pot_net_0 to tmpOE__DAC_OUT_net_0
Aliasing \Num_Notes_Selector_ADC:vp_ctl_0\ to zero
Aliasing \Num_Notes_Selector_ADC:vp_ctl_2\ to zero
Aliasing \Num_Notes_Selector_ADC:vn_ctl_1\ to zero
Aliasing \Num_Notes_Selector_ADC:vn_ctl_3\ to zero
Aliasing \Num_Notes_Selector_ADC:vp_ctl_1\ to zero
Aliasing \Num_Notes_Selector_ADC:vp_ctl_3\ to zero
Aliasing \Num_Notes_Selector_ADC:vn_ctl_0\ to zero
Aliasing \Num_Notes_Selector_ADC:vn_ctl_2\ to zero
Aliasing \Num_Notes_Selector_ADC:soc\ to zero
Aliasing \Num_Notes_Selector_ADC:tmpOE__Bypass_net_0\ to tmpOE__DAC_OUT_net_0
Aliasing \Num_Notes_Selector_ADC:Net_383\ to zero
Aliasing tmpOE__Button5_net_0 to tmpOE__DAC_OUT_net_0
Aliasing \SPI_OLED:BSPIM:pol_supprt\ to zero
Aliasing \SPI_OLED:BSPIM:tx_status_3\ to \SPI_OLED:BSPIM:load_rx_data\
Aliasing \SPI_OLED:BSPIM:tx_status_6\ to zero
Aliasing \SPI_OLED:BSPIM:tx_status_5\ to zero
Aliasing \SPI_OLED:BSPIM:rx_status_3\ to zero
Aliasing \SPI_OLED:BSPIM:rx_status_2\ to zero
Aliasing \SPI_OLED:BSPIM:rx_status_1\ to zero
Aliasing \SPI_OLED:BSPIM:rx_status_0\ to zero
Aliasing \SPI_OLED:Net_289\ to zero
Aliasing tmpOE__OLED_CS_net_0 to tmpOE__DAC_OUT_net_0
Aliasing tmpOE__OLED_DC_net_0 to tmpOE__DAC_OUT_net_0
Aliasing tmpOE__OLED_RES_net_0 to tmpOE__DAC_OUT_net_0
Aliasing tmpOE__OLED_SCK_net_0 to tmpOE__DAC_OUT_net_0
Aliasing tmpOE__OLED_SDA_net_0 to tmpOE__DAC_OUT_net_0
Aliasing \game_random_mode_generator:Net_82\ to zero
Aliasing \game_random_mode_generator:Net_91\ to zero
Aliasing \Timer_1:TimerUDB:capture_last\\D\ to zero
Aliasing \Timer_1:TimerUDB:hwEnable_reg\\D\ to \Timer_1:TimerUDB:run_mode\
Aliasing \Timer_1:TimerUDB:capture_out_reg_i\\D\ to \Timer_1:TimerUDB:capt_fifo_load_int\
Aliasing \ms_counter:CounterUDB:prevCapture\\D\ to zero
Aliasing \ms_counter:CounterUDB:cmp_out_reg_i\\D\ to \ms_counter:CounterUDB:prevCompare\\D\
Aliasing \SPI_OLED:BSPIM:so_send_reg\\D\ to zero
Aliasing \SPI_OLED:BSPIM:mosi_pre_reg\\D\ to zero
Aliasing \SPI_OLED:BSPIM:dpcounter_one_reg\\D\ to \SPI_OLED:BSPIM:load_rx_data\
Removing Lhs of wire one[7] = tmpOE__DAC_OUT_net_0[1]
Removing Lhs of wire tmpOE__MUX_B_net_0[10] = tmpOE__DAC_OUT_net_0[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_6\[16] = tmpOE__DAC_OUT_net_0[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_5\[17] = tmpOE__DAC_OUT_net_0[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_4\[18] = tmpOE__DAC_OUT_net_0[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_3\[19] = tmpOE__DAC_OUT_net_0[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_2\[20] = tmpOE__DAC_OUT_net_0[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_1\[21] = tmpOE__DAC_OUT_net_0[1]
Removing Lhs of wire \LCD:tmpOE__LCDPort_net_0\[22] = tmpOE__DAC_OUT_net_0[1]
Removing Rhs of wire \ADC_DelSig:Net_488\[51] = \ADC_DelSig:Net_250\[87]
Removing Lhs of wire \ADC_DelSig:Net_481\[54] = zero[2]
Removing Lhs of wire \ADC_DelSig:Net_482\[55] = zero[2]
Removing Lhs of wire \ADC_DelSig:Net_252\[89] = zero[2]
Removing Lhs of wire \ADC_DelSig:soc\[91] = tmpOE__DAC_OUT_net_0[1]
Removing Lhs of wire tmpOE__ADC_IN_6V_net_0[97] = tmpOE__DAC_OUT_net_0[1]
Removing Lhs of wire tmpOE__MUX_C_net_0[103] = tmpOE__DAC_OUT_net_0[1]
Removing Lhs of wire tmpOE__MUX_A_net_0[109] = tmpOE__DAC_OUT_net_0[1]
Removing Lhs of wire \VDAC8_1:Net_83\[115] = zero[2]
Removing Lhs of wire \VDAC8_1:Net_81\[116] = zero[2]
Removing Lhs of wire \VDAC8_1:Net_82\[117] = zero[2]
Removing Lhs of wire Net_12[120] = zero[2]
Removing Rhs of wire Net_445[122] = \Timer_1:Net_55\[124]
Removing Rhs of wire Net_525[125] = \Timer_1:Net_53\[126]
Removing Rhs of wire Net_525[125] = \Timer_1:TimerUDB:tc_reg_i\[158]
Removing Lhs of wire \Timer_1:TimerUDB:ctrl_enable\[140] = \Timer_1:TimerUDB:control_7\[132]
Removing Lhs of wire \Timer_1:TimerUDB:ctrl_cmode_1\[142] = zero[2]
Removing Rhs of wire \Timer_1:TimerUDB:timer_enable\[151] = \Timer_1:TimerUDB:runmode_enable\[163]
Removing Rhs of wire \Timer_1:TimerUDB:run_mode\[152] = \Timer_1:TimerUDB:hwEnable\[153]
Removing Lhs of wire \Timer_1:TimerUDB:run_mode\[152] = \Timer_1:TimerUDB:control_7\[132]
Removing Lhs of wire \Timer_1:TimerUDB:trigger_enable\[155] = tmpOE__DAC_OUT_net_0[1]
Removing Lhs of wire \Timer_1:TimerUDB:tc_i\[157] = \Timer_1:TimerUDB:status_tc\[154]
Removing Lhs of wire \Timer_1:TimerUDB:capt_fifo_load_int\[162] = \Timer_1:TimerUDB:capt_fifo_load\[150]
Removing Lhs of wire \Timer_1:TimerUDB:status_6\[165] = zero[2]
Removing Lhs of wire \Timer_1:TimerUDB:status_5\[166] = zero[2]
Removing Lhs of wire \Timer_1:TimerUDB:status_4\[167] = zero[2]
Removing Lhs of wire \Timer_1:TimerUDB:status_0\[168] = \Timer_1:TimerUDB:status_tc\[154]
Removing Lhs of wire \Timer_1:TimerUDB:status_1\[169] = \Timer_1:TimerUDB:capt_fifo_load\[150]
Removing Rhs of wire \Timer_1:TimerUDB:status_2\[170] = \Timer_1:TimerUDB:fifo_full\[171]
Removing Rhs of wire \Timer_1:TimerUDB:status_3\[172] = \Timer_1:TimerUDB:fifo_nempty\[173]
Removing Lhs of wire \Timer_1:TimerUDB:cs_addr_2\[175] = zero[2]
Removing Lhs of wire \Timer_1:TimerUDB:cs_addr_1\[176] = \Timer_1:TimerUDB:trig_reg\[164]
Removing Lhs of wire \Timer_1:TimerUDB:cs_addr_0\[177] = \Timer_1:TimerUDB:per_zero\[156]
Removing Lhs of wire tmpOE__TC_1_net_0[261] = tmpOE__DAC_OUT_net_0[1]
Removing Lhs of wire tmpOE__RED_LED_net_0[267] = tmpOE__DAC_OUT_net_0[1]
Removing Lhs of wire tmpOE__MUX_D_net_0[273] = tmpOE__DAC_OUT_net_0[1]
Removing Lhs of wire tmpOE__MUX_INHIBIT_net_0[279] = tmpOE__DAC_OUT_net_0[1]
Removing Lhs of wire tmpOE__Button1_net_0[285] = tmpOE__DAC_OUT_net_0[1]
Removing Lhs of wire tmpOE__Button2_net_0[291] = tmpOE__DAC_OUT_net_0[1]
Removing Lhs of wire Net_588[298] = zero[2]
Removing Lhs of wire \Timer_2:Net_260\[300] = zero[2]
Removing Lhs of wire \Timer_2:Net_266\[301] = tmpOE__DAC_OUT_net_0[1]
Removing Rhs of wire Net_596[305] = \Timer_2:Net_57\[304]
Removing Lhs of wire \Timer_2:Net_102\[307] = tmpOE__DAC_OUT_net_0[1]
Removing Lhs of wire tmpOE__Button3_net_0[310] = tmpOE__DAC_OUT_net_0[1]
Removing Lhs of wire tmpOE__Button4_net_0[316] = tmpOE__DAC_OUT_net_0[1]
Removing Lhs of wire \ms_counter:Net_89\[326] = tmpOE__DAC_OUT_net_0[1]
Removing Lhs of wire \ms_counter:CounterUDB:ctrl_capmode_1\[336] = zero[2]
Removing Lhs of wire \ms_counter:CounterUDB:ctrl_capmode_0\[337] = zero[2]
Removing Lhs of wire \ms_counter:CounterUDB:ctrl_enable\[349] = \ms_counter:CounterUDB:control_7\[341]
Removing Lhs of wire \ms_counter:CounterUDB:capt_rising\[351] = zero[2]
Removing Lhs of wire \ms_counter:CounterUDB:capt_falling\[352] = \ms_counter:CounterUDB:prevCapture\[350]
Removing Rhs of wire \ms_counter:CounterUDB:reload\[355] = \ms_counter:CounterUDB:reload_tc\[356]
Removing Lhs of wire \ms_counter:CounterUDB:final_enable\[357] = \ms_counter:CounterUDB:control_7\[341]
Removing Lhs of wire \ms_counter:CounterUDB:counter_enable\[358] = \ms_counter:CounterUDB:control_7\[341]
Removing Rhs of wire \ms_counter:CounterUDB:status_0\[359] = \ms_counter:CounterUDB:cmp_out_status\[360]
Removing Rhs of wire \ms_counter:CounterUDB:status_1\[361] = \ms_counter:CounterUDB:per_zero\[362]
Removing Rhs of wire \ms_counter:CounterUDB:status_2\[363] = \ms_counter:CounterUDB:overflow_status\[364]
Removing Rhs of wire \ms_counter:CounterUDB:status_3\[365] = \ms_counter:CounterUDB:underflow_status\[366]
Removing Lhs of wire \ms_counter:CounterUDB:status_4\[367] = \ms_counter:CounterUDB:hwCapture\[354]
Removing Rhs of wire \ms_counter:CounterUDB:status_5\[368] = \ms_counter:CounterUDB:fifo_full\[369]
Removing Rhs of wire \ms_counter:CounterUDB:status_6\[370] = \ms_counter:CounterUDB:fifo_nempty\[371]
Removing Lhs of wire \ms_counter:CounterUDB:reset\[373] = zero[2]
Removing Lhs of wire \ms_counter:CounterUDB:dp_dir\[375] = tmpOE__DAC_OUT_net_0[1]
Removing Lhs of wire \ms_counter:CounterUDB:tc_i\[380] = \ms_counter:CounterUDB:reload\[355]
Removing Rhs of wire \ms_counter:CounterUDB:cmp_out_i\[382] = \ms_counter:CounterUDB:cmp_equal\[383]
Removing Lhs of wire \ms_counter:CounterUDB:cs_addr_2\[390] = tmpOE__DAC_OUT_net_0[1]
Removing Lhs of wire \ms_counter:CounterUDB:cs_addr_1\[391] = \ms_counter:CounterUDB:count_enable\[389]
Removing Lhs of wire \ms_counter:CounterUDB:cs_addr_0\[392] = \ms_counter:CounterUDB:reload\[355]
Removing Lhs of wire tmpOE__Pot_net_0[570] = tmpOE__DAC_OUT_net_0[1]
Removing Lhs of wire \Num_Notes_Selector_ADC:vp_ctl_0\[581] = zero[2]
Removing Lhs of wire \Num_Notes_Selector_ADC:vp_ctl_2\[582] = zero[2]
Removing Lhs of wire \Num_Notes_Selector_ADC:vn_ctl_1\[583] = zero[2]
Removing Lhs of wire \Num_Notes_Selector_ADC:vn_ctl_3\[584] = zero[2]
Removing Lhs of wire \Num_Notes_Selector_ADC:vp_ctl_1\[585] = zero[2]
Removing Lhs of wire \Num_Notes_Selector_ADC:vp_ctl_3\[586] = zero[2]
Removing Lhs of wire \Num_Notes_Selector_ADC:vn_ctl_0\[587] = zero[2]
Removing Lhs of wire \Num_Notes_Selector_ADC:vn_ctl_2\[588] = zero[2]
Removing Rhs of wire \Num_Notes_Selector_ADC:Net_188\[592] = \Num_Notes_Selector_ADC:Net_221\[593]
Removing Lhs of wire \Num_Notes_Selector_ADC:soc\[598] = zero[2]
Removing Lhs of wire \Num_Notes_Selector_ADC:tmpOE__Bypass_net_0\[616] = tmpOE__DAC_OUT_net_0[1]
Removing Lhs of wire \Num_Notes_Selector_ADC:Net_383\[631] = zero[2]
Removing Lhs of wire tmpOE__Button5_net_0[633] = tmpOE__DAC_OUT_net_0[1]
Removing Rhs of wire \SPI_OLED:Net_276\[638] = \SPI_OLED:Net_288\[639]
Removing Rhs of wire \SPI_OLED:BSPIM:load_rx_data\[643] = \SPI_OLED:BSPIM:dpcounter_one\[644]
Removing Lhs of wire \SPI_OLED:BSPIM:pol_supprt\[645] = zero[2]
Removing Lhs of wire \SPI_OLED:BSPIM:miso_to_dp\[646] = \SPI_OLED:Net_244\[647]
Removing Rhs of wire \SPI_OLED:Net_244\[647] = \SPI_OLED:Net_161\[741]
Removing Rhs of wire Net_1330[651] = \SPI_OLED:BSPIM:mosi_reg\[652]
Removing Rhs of wire \SPI_OLED:BSPIM:tx_status_1\[674] = \SPI_OLED:BSPIM:dpMOSI_fifo_empty\[675]
Removing Rhs of wire \SPI_OLED:BSPIM:tx_status_2\[676] = \SPI_OLED:BSPIM:dpMOSI_fifo_not_full\[677]
Removing Lhs of wire \SPI_OLED:BSPIM:tx_status_3\[678] = \SPI_OLED:BSPIM:load_rx_data\[643]
Removing Rhs of wire \SPI_OLED:BSPIM:rx_status_4\[680] = \SPI_OLED:BSPIM:dpMISO_fifo_full\[681]
Removing Rhs of wire \SPI_OLED:BSPIM:rx_status_5\[682] = \SPI_OLED:BSPIM:dpMISO_fifo_not_empty\[683]
Removing Lhs of wire \SPI_OLED:BSPIM:tx_status_6\[685] = zero[2]
Removing Lhs of wire \SPI_OLED:BSPIM:tx_status_5\[686] = zero[2]
Removing Lhs of wire \SPI_OLED:BSPIM:rx_status_3\[687] = zero[2]
Removing Lhs of wire \SPI_OLED:BSPIM:rx_status_2\[688] = zero[2]
Removing Lhs of wire \SPI_OLED:BSPIM:rx_status_1\[689] = zero[2]
Removing Lhs of wire \SPI_OLED:BSPIM:rx_status_0\[690] = zero[2]
Removing Rhs of wire \SPI_OLED:Net_294\[700] = \SPI_OLED:BSPIM:control_0\[699]
Removing Lhs of wire \SPI_OLED:Net_273\[701] = zero[2]
Removing Lhs of wire \SPI_OLED:tmpOE__cy_bufoe_2_net_0\[743] = \SPI_OLED:Net_294\[700]
Removing Lhs of wire \SPI_OLED:Net_289\[745] = zero[2]
Removing Lhs of wire tmpOE__OLED_CS_net_0[749] = tmpOE__DAC_OUT_net_0[1]
Removing Lhs of wire tmpOE__OLED_DC_net_0[755] = tmpOE__DAC_OUT_net_0[1]
Removing Lhs of wire tmpOE__OLED_RES_net_0[761] = tmpOE__DAC_OUT_net_0[1]
Removing Lhs of wire tmpOE__OLED_SCK_net_0[767] = tmpOE__DAC_OUT_net_0[1]
Removing Lhs of wire tmpOE__OLED_SDA_net_0[773] = tmpOE__DAC_OUT_net_0[1]
Removing Lhs of wire \game_random_mode_generator:Net_82\[780] = zero[2]
Removing Lhs of wire \game_random_mode_generator:Net_91\[781] = zero[2]
Removing Lhs of wire \Timer_1:TimerUDB:capture_last\\D\[791] = zero[2]
Removing Lhs of wire \Timer_1:TimerUDB:tc_reg_i\\D\[792] = \Timer_1:TimerUDB:status_tc\[154]
Removing Lhs of wire \Timer_1:TimerUDB:hwEnable_reg\\D\[793] = \Timer_1:TimerUDB:control_7\[132]
Removing Lhs of wire \Timer_1:TimerUDB:capture_out_reg_i\\D\[794] = \Timer_1:TimerUDB:capt_fifo_load\[150]
Removing Lhs of wire \ms_counter:CounterUDB:prevCapture\\D\[795] = zero[2]
Removing Lhs of wire \ms_counter:CounterUDB:overflow_reg_i\\D\[796] = \ms_counter:CounterUDB:overflow\[374]
Removing Lhs of wire \ms_counter:CounterUDB:underflow_reg_i\\D\[797] = \ms_counter:CounterUDB:underflow\[377]
Removing Lhs of wire \ms_counter:CounterUDB:tc_reg_i\\D\[798] = \ms_counter:CounterUDB:reload\[355]
Removing Lhs of wire \ms_counter:CounterUDB:prevCompare\\D\[799] = \ms_counter:CounterUDB:cmp_out_i\[382]
Removing Lhs of wire \ms_counter:CounterUDB:cmp_out_reg_i\\D\[800] = \ms_counter:CounterUDB:cmp_out_i\[382]
Removing Lhs of wire \ms_counter:CounterUDB:count_stored_i\\D\[801] = Net_671[388]
Removing Lhs of wire \SPI_OLED:BSPIM:so_send_reg\\D\[802] = zero[2]
Removing Lhs of wire \SPI_OLED:BSPIM:mosi_pre_reg\\D\[808] = zero[2]
Removing Lhs of wire \SPI_OLED:BSPIM:dpcounter_one_reg\\D\[810] = \SPI_OLED:BSPIM:load_rx_data\[643]
Removing Lhs of wire \SPI_OLED:BSPIM:mosi_from_dp_reg\\D\[811] = \SPI_OLED:BSPIM:mosi_from_dp\[658]

------------------------------------------------------
Aliased 0 equations, 135 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__DAC_OUT_net_0' (cost = 0):
tmpOE__DAC_OUT_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:fifo_load_polarized\' (cost = 0):
\Timer_1:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\Timer_1:TimerUDB:timer_enable\' (cost = 0):
\Timer_1:TimerUDB:timer_enable\ <= (\Timer_1:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\ms_counter:CounterUDB:capt_either_edge\' (cost = 0):
\ms_counter:CounterUDB:capt_either_edge\ <= (\ms_counter:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\ms_counter:CounterUDB:overflow\' (cost = 0):
\ms_counter:CounterUDB:overflow\ <= (\ms_counter:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\ms_counter:CounterUDB:underflow\' (cost = 0):
\ms_counter:CounterUDB:underflow\ <=  ('0') ;

Note:  Expanding virtual equation for '\SPI_OLED:BSPIM:load_rx_data\' (cost = 1):
\SPI_OLED:BSPIM:load_rx_data\ <= ((not \SPI_OLED:BSPIM:count_4\ and not \SPI_OLED:BSPIM:count_3\ and not \SPI_OLED:BSPIM:count_2\ and not \SPI_OLED:BSPIM:count_1\ and \SPI_OLED:BSPIM:count_0\));


Substituting virtuals - pass 2:


----------------------------------------------------------
Circuit simplification results:

	Expanded 8 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Timer_1:TimerUDB:capt_fifo_load\ to zero
Aliasing \ms_counter:CounterUDB:hwCapture\ to zero
Aliasing \ms_counter:CounterUDB:status_3\ to zero
Aliasing \ms_counter:CounterUDB:underflow\ to zero
Removing Lhs of wire \Timer_1:TimerUDB:capt_fifo_load\[150] = zero[2]
Removing Lhs of wire \Timer_1:TimerUDB:trig_reg\[164] = \Timer_1:TimerUDB:control_7\[132]
Removing Lhs of wire \ms_counter:CounterUDB:hwCapture\[354] = zero[2]
Removing Rhs of wire \ms_counter:CounterUDB:reload\[355] = \ms_counter:CounterUDB:per_equal\[376]
Removing Lhs of wire \ms_counter:CounterUDB:status_3\[365] = zero[2]
Removing Lhs of wire \ms_counter:CounterUDB:underflow\[377] = zero[2]
Removing Lhs of wire \Num_Notes_Selector_ADC:Net_188\[592] = \Num_Notes_Selector_ADC:Net_385\[590]

------------------------------------------------------
Aliased 0 equations, 7 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Matthew\Dropbox (MIT)\Sophomore Spring\6.115\6.115-Labs\project\DVDAC_Example01\DVDAC_Example01.cydsn\DVDAC_Example01.cyprj" -dcpsoc3 DVDAC_Example01.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 3s.446ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Wednesday, 15 May 2019 17:02:07
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Matthew\Dropbox (MIT)\Sophomore Spring\6.115\6.115-Labs\project\DVDAC_Example01\DVDAC_Example01.cydsn\DVDAC_Example01.cyprj -d CY8C5868AXI-LP035 DVDAC_Example01.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.039ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \Timer_1:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \Timer_1:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \ms_counter:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \ms_counter:CounterUDB:underflow_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \SPI_OLED:BSPIM:so_send_reg\ from registered to combinatorial
    Converted constant MacroCell: \SPI_OLED:BSPIM:mosi_pre_reg\ from registered to combinatorial
Assigning clock timer_clock to clock BUS_CLK because it is a pass-through
Assigning clock timer_clock_1 to clock BUS_CLK because it is a pass-through
Assigning clock timer_clock_2 to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'ADC_DelSig_Ext_CP_Clk'. Fanout=1, Signal=\ADC_DelSig:Net_93\
    Analog  Clock 0: Automatic-assigning  clock 'Num_Notes_Selector_ADC_theACLK'. Fanout=2, Signal=\Num_Notes_Selector_ADC:Net_385\
    Digital Clock 1: Automatic-assigning  clock 'SPI_OLED_IntClock'. Fanout=1, Signal=\SPI_OLED:Net_276\
    Analog  Clock 1: Automatic-assigning  clock 'ADC_DelSig_theACLK'. Fanout=1, Signal=\ADC_DelSig:Net_488\
    Digital Clock 2: Automatic-assigning  clock 'Clock_3'. Fanout=1, Signal=Net_1619
    Digital Clock 3: Automatic-assigning  clock 'Clock_2'. Fanout=1, Signal=Net_658
    Digital Clock 4: Automatic-assigning  clock 'Clock_1'. Fanout=1, Signal=Net_586
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \Timer_1:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \Timer_1:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \ms_counter:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \ms_counter:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \SPI_OLED:BSPIM:ClkEn\: with output requested to be synchronous
        ClockIn: SPI_OLED_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SPI_OLED_IntClock, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 1 pin(s) will be assigned a location by the fitter: \Num_Notes_Selector_ADC:Bypass(0)\

Info: plm.M0038: The pin named OLED_RES(0) at location P0[3] prevents usage of special purposes: DSM:ExtVref. (App=cydsfit)
Info: plm.M0038: The pin named OLED_SCK(0) at location P3[2] prevents usage of special purposes: DSM:ExtVref. (App=cydsfit)

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = DAC_OUT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DAC_OUT(0)__PA ,
            analog_term => Net_365 ,
            pad => DAC_OUT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MUX_B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MUX_B(0)__PA ,
            pad => MUX_B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(0)\__PA ,
            pad => \LCD:LCDPort(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(1)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(1)\__PA ,
            pad => \LCD:LCDPort(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(2)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(2)\__PA ,
            pad => \LCD:LCDPort(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(3)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(3)\__PA ,
            pad => \LCD:LCDPort(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(4)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(4)\__PA ,
            pad => \LCD:LCDPort(4)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(5)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(5)\__PA ,
            pad => \LCD:LCDPort(5)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \LCD:LCDPort(6)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \LCD:LCDPort(6)\__PA ,
            pad => \LCD:LCDPort(6)_PAD\ );
        Properties:
        {
        }

    Pin : Name = ADC_IN_6V(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ADC_IN_6V(0)__PA ,
            analog_term => Net_279 ,
            pad => ADC_IN_6V(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MUX_C(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MUX_C(0)__PA ,
            pad => MUX_C(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MUX_A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MUX_A(0)__PA ,
            pad => MUX_A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TC_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TC_1(0)__PA ,
            pin_input => Net_525 ,
            pad => TC_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RED_LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RED_LED(0)__PA ,
            pad => RED_LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MUX_D(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MUX_D(0)__PA ,
            pad => MUX_D(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MUX_INHIBIT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MUX_INHIBIT(0)__PA ,
            pad => MUX_INHIBIT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Button1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Button1(0)__PA ,
            pad => Button1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Button2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Button2(0)__PA ,
            pad => Button2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Button3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Button3(0)__PA ,
            pad => Button3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Button4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Button4(0)__PA ,
            pad => Button4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pot(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pot(0)__PA ,
            analog_term => Net_707 ,
            pad => Pot(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \Num_Notes_Selector_ADC:Bypass(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \Num_Notes_Selector_ADC:Bypass(0)\__PA ,
            analog_term => \Num_Notes_Selector_ADC:Net_210\ ,
            pad => \Num_Notes_Selector_ADC:Bypass(0)_PAD\ );

    Pin : Name = Button5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Button5(0)__PA ,
            pad => Button5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = OLED_CS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => OLED_CS(0)__PA ,
            pad => OLED_CS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = OLED_DC(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => OLED_DC(0)__PA ,
            pad => OLED_DC(0)_PAD );
        Properties:
        {
        }

    Pin : Name = OLED_RES(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => OLED_RES(0)__PA ,
            pad => OLED_RES(0)_PAD );
        Properties:
        {
        }

    Pin : Name = OLED_SCK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => OLED_SCK(0)__PA ,
            pin_input => Net_1362 ,
            pad => OLED_SCK(0)_PAD );
        Properties:
        {
        }

    Pin : Name = OLED_SDA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => OLED_SDA(0)__PA ,
            oe => \SPI_OLED:Net_294\ ,
            fb => \SPI_OLED:Net_244\ ,
            pin_input => Net_1330 ,
            pad => OLED_SDA(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\Timer_1:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_1:TimerUDB:control_7\ * \Timer_1:TimerUDB:per_zero\
        );
        Output = \Timer_1:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\ms_counter:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ms_counter:CounterUDB:cmp_out_i\ * 
              !\ms_counter:CounterUDB:prevCompare\
        );
        Output = \ms_counter:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\ms_counter:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ms_counter:CounterUDB:reload\ * 
              !\ms_counter:CounterUDB:overflow_reg_i\
        );
        Output = \ms_counter:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\ms_counter:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ms_counter:CounterUDB:control_7\ * 
              !\ms_counter:CounterUDB:count_stored_i\ * Net_671
        );
        Output = \ms_counter:CounterUDB:count_enable\ (fanout=4)

    MacroCell: Name=\SPI_OLED:BSPIM:load_rx_data\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI_OLED:BSPIM:count_4\ * !\SPI_OLED:BSPIM:count_3\ * 
              !\SPI_OLED:BSPIM:count_2\ * !\SPI_OLED:BSPIM:count_1\ * 
              \SPI_OLED:BSPIM:count_0\
        );
        Output = \SPI_OLED:BSPIM:load_rx_data\ (fanout=2)

    MacroCell: Name=\SPI_OLED:BSPIM:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPI_OLED:BSPIM:state_2\ * !\SPI_OLED:BSPIM:state_1\ * 
              \SPI_OLED:BSPIM:state_0\
        );
        Output = \SPI_OLED:BSPIM:tx_status_0\ (fanout=1)

    MacroCell: Name=\SPI_OLED:BSPIM:tx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI_OLED:BSPIM:state_2\ * !\SPI_OLED:BSPIM:state_1\ * 
              !\SPI_OLED:BSPIM:state_0\
        );
        Output = \SPI_OLED:BSPIM:tx_status_4\ (fanout=1)

    MacroCell: Name=\SPI_OLED:BSPIM:rx_status_6\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI_OLED:BSPIM:count_4\ * !\SPI_OLED:BSPIM:count_3\ * 
              !\SPI_OLED:BSPIM:count_2\ * !\SPI_OLED:BSPIM:count_1\ * 
              \SPI_OLED:BSPIM:count_0\ * \SPI_OLED:BSPIM:rx_status_4\
        );
        Output = \SPI_OLED:BSPIM:rx_status_6\ (fanout=1)

    MacroCell: Name=__ZERO__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = __ZERO__ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=6)

    MacroCell: Name=Net_525, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_1:TimerUDB:control_7\ * \Timer_1:TimerUDB:per_zero\
        );
        Output = Net_525 (fanout=1)

    MacroCell: Name=\ms_counter:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ms_counter:CounterUDB:reload\
        );
        Output = \ms_counter:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\ms_counter:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ms_counter:CounterUDB:cmp_out_i\
        );
        Output = \ms_counter:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\ms_counter:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_671
        );
        Output = \ms_counter:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=Net_1330, Mode=(D-Register)
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (\SPI_OLED:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !Net_1330 * !\SPI_OLED:BSPIM:state_2\ * 
              \SPI_OLED:BSPIM:state_0\
            + !\SPI_OLED:BSPIM:state_2\ * !\SPI_OLED:BSPIM:state_1\ * 
              !\SPI_OLED:BSPIM:state_0\
            + !\SPI_OLED:BSPIM:state_2\ * !\SPI_OLED:BSPIM:state_0\ * 
              !\SPI_OLED:BSPIM:count_4\ * !\SPI_OLED:BSPIM:count_3\ * 
              !\SPI_OLED:BSPIM:count_2\ * \SPI_OLED:BSPIM:count_1\ * 
              !\SPI_OLED:BSPIM:count_0\ * !\SPI_OLED:BSPIM:ld_ident\
            + \SPI_OLED:BSPIM:state_2\ * !\SPI_OLED:BSPIM:state_1\ * 
              \SPI_OLED:BSPIM:state_0\
            + \SPI_OLED:BSPIM:state_2\ * \SPI_OLED:BSPIM:state_1\ * 
              !\SPI_OLED:BSPIM:state_0\
            + \SPI_OLED:BSPIM:state_2\ * !\SPI_OLED:BSPIM:mosi_from_dp\
            + !\SPI_OLED:BSPIM:state_0\ * !\SPI_OLED:BSPIM:mosi_from_dp\
        );
        Output = Net_1330 (fanout=2)

    MacroCell: Name=\SPI_OLED:BSPIM:state_2\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPI_OLED:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPI_OLED:BSPIM:state_2\ * !\SPI_OLED:BSPIM:state_1\ * 
              \SPI_OLED:BSPIM:state_0\
            + !\SPI_OLED:BSPIM:state_2\ * \SPI_OLED:BSPIM:state_1\ * 
              !\SPI_OLED:BSPIM:state_0\ * !\SPI_OLED:BSPIM:count_4\ * 
              !\SPI_OLED:BSPIM:count_3\ * !\SPI_OLED:BSPIM:count_2\ * 
              \SPI_OLED:BSPIM:count_1\ * !\SPI_OLED:BSPIM:count_0\ * 
              !\SPI_OLED:BSPIM:ld_ident\
            + !\SPI_OLED:BSPIM:state_2\ * \SPI_OLED:BSPIM:state_0\ * 
              !\SPI_OLED:BSPIM:count_4\ * !\SPI_OLED:BSPIM:count_3\ * 
              \SPI_OLED:BSPIM:count_2\ * !\SPI_OLED:BSPIM:count_1\ * 
              \SPI_OLED:BSPIM:count_0\ * !\SPI_OLED:BSPIM:tx_status_1\
        );
        Output = \SPI_OLED:BSPIM:state_2\ (fanout=12)

    MacroCell: Name=\SPI_OLED:BSPIM:state_1\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPI_OLED:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPI_OLED:BSPIM:state_2\ * !\SPI_OLED:BSPIM:state_1\ * 
              \SPI_OLED:BSPIM:state_0\
            + !\SPI_OLED:BSPIM:state_2\ * \SPI_OLED:BSPIM:state_0\ * 
              !\SPI_OLED:BSPIM:count_4\ * !\SPI_OLED:BSPIM:count_3\ * 
              \SPI_OLED:BSPIM:count_2\ * !\SPI_OLED:BSPIM:count_1\ * 
              \SPI_OLED:BSPIM:count_0\ * !\SPI_OLED:BSPIM:tx_status_1\
            + \SPI_OLED:BSPIM:state_2\ * !\SPI_OLED:BSPIM:state_0\
            + \SPI_OLED:BSPIM:state_1\ * !\SPI_OLED:BSPIM:state_0\ * 
              !\SPI_OLED:BSPIM:count_4\ * !\SPI_OLED:BSPIM:count_3\ * 
              !\SPI_OLED:BSPIM:count_2\ * \SPI_OLED:BSPIM:count_1\ * 
              !\SPI_OLED:BSPIM:count_0\ * !\SPI_OLED:BSPIM:ld_ident\
        );
        Output = \SPI_OLED:BSPIM:state_1\ (fanout=12)

    MacroCell: Name=\SPI_OLED:BSPIM:state_0\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPI_OLED:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPI_OLED:BSPIM:state_2\ * \SPI_OLED:BSPIM:state_1\
            + \SPI_OLED:BSPIM:state_2\ * !\SPI_OLED:BSPIM:state_1\
            + !\SPI_OLED:BSPIM:state_1\ * !\SPI_OLED:BSPIM:state_0\ * 
              !\SPI_OLED:BSPIM:tx_status_1\
        );
        Output = \SPI_OLED:BSPIM:state_0\ (fanout=12)

    MacroCell: Name=Net_1609, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPI_OLED:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SPI_OLED:BSPIM:state_2\ * !\SPI_OLED:BSPIM:state_1\ * 
              \SPI_OLED:BSPIM:state_0\
            + !\SPI_OLED:BSPIM:state_2\ * \SPI_OLED:BSPIM:state_1\ * 
              !Net_1609
            + \SPI_OLED:BSPIM:state_2\ * !\SPI_OLED:BSPIM:state_1\ * 
              !\SPI_OLED:BSPIM:state_0\ * !Net_1609
            + \SPI_OLED:BSPIM:state_1\ * \SPI_OLED:BSPIM:state_0\ * !Net_1609
        );
        Output = Net_1609 (fanout=1)

    MacroCell: Name=\SPI_OLED:BSPIM:load_cond\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPI_OLED:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPI_OLED:BSPIM:state_2\ * !\SPI_OLED:BSPIM:count_4\ * 
              !\SPI_OLED:BSPIM:count_3\ * !\SPI_OLED:BSPIM:count_2\ * 
              !\SPI_OLED:BSPIM:count_1\ * !\SPI_OLED:BSPIM:count_0\ * 
              \SPI_OLED:BSPIM:load_cond\
            + \SPI_OLED:BSPIM:state_2\ * !\SPI_OLED:BSPIM:state_1\ * 
              !\SPI_OLED:BSPIM:state_0\ * !\SPI_OLED:BSPIM:load_cond\
            + \SPI_OLED:BSPIM:state_1\ * !\SPI_OLED:BSPIM:count_4\ * 
              !\SPI_OLED:BSPIM:count_3\ * !\SPI_OLED:BSPIM:count_2\ * 
              !\SPI_OLED:BSPIM:count_1\ * !\SPI_OLED:BSPIM:count_0\ * 
              \SPI_OLED:BSPIM:load_cond\
            + \SPI_OLED:BSPIM:state_0\ * !\SPI_OLED:BSPIM:count_4\ * 
              !\SPI_OLED:BSPIM:count_3\ * !\SPI_OLED:BSPIM:count_2\ * 
              !\SPI_OLED:BSPIM:count_1\ * !\SPI_OLED:BSPIM:count_0\ * 
              \SPI_OLED:BSPIM:load_cond\
        );
        Output = \SPI_OLED:BSPIM:load_cond\ (fanout=1)

    MacroCell: Name=\SPI_OLED:BSPIM:ld_ident\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPI_OLED:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \SPI_OLED:BSPIM:state_2\ * !\SPI_OLED:BSPIM:state_1\ * 
              !\SPI_OLED:BSPIM:state_0\ * !\SPI_OLED:BSPIM:ld_ident\
            + \SPI_OLED:BSPIM:state_2\ * \SPI_OLED:BSPIM:state_1\ * 
              !\SPI_OLED:BSPIM:state_0\ * \SPI_OLED:BSPIM:ld_ident\
            + \SPI_OLED:BSPIM:state_1\ * !\SPI_OLED:BSPIM:state_0\ * 
              !\SPI_OLED:BSPIM:count_4\ * !\SPI_OLED:BSPIM:count_3\ * 
              !\SPI_OLED:BSPIM:count_2\ * \SPI_OLED:BSPIM:count_1\ * 
              !\SPI_OLED:BSPIM:count_0\ * \SPI_OLED:BSPIM:ld_ident\
        );
        Output = \SPI_OLED:BSPIM:ld_ident\ (fanout=4)

    MacroCell: Name=\SPI_OLED:BSPIM:cnt_enable\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPI_OLED:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPI_OLED:BSPIM:state_2\ * !\SPI_OLED:BSPIM:state_1\ * 
              !\SPI_OLED:BSPIM:state_0\ * \SPI_OLED:BSPIM:cnt_enable\
            + !\SPI_OLED:BSPIM:state_2\ * \SPI_OLED:BSPIM:state_1\ * 
              \SPI_OLED:BSPIM:state_0\ * !\SPI_OLED:BSPIM:cnt_enable\
            + \SPI_OLED:BSPIM:state_2\ * !\SPI_OLED:BSPIM:state_1\ * 
              \SPI_OLED:BSPIM:state_0\ * \SPI_OLED:BSPIM:cnt_enable\
            + \SPI_OLED:BSPIM:state_2\ * \SPI_OLED:BSPIM:state_1\ * 
              !\SPI_OLED:BSPIM:state_0\ * \SPI_OLED:BSPIM:cnt_enable\
        );
        Output = \SPI_OLED:BSPIM:cnt_enable\ (fanout=2)

    MacroCell: Name=Net_1362, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SPI_OLED:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SPI_OLED:BSPIM:state_2\ * \SPI_OLED:BSPIM:state_1\ * 
              \SPI_OLED:BSPIM:state_0\
            + \SPI_OLED:BSPIM:state_1\ * \SPI_OLED:BSPIM:state_0\ * Net_1362
        );
        Output = Net_1362 (fanout=2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\Timer_1:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \Timer_1:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
            chain_out => \Timer_1:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Timer_1:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\Timer_1:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_1 => \Timer_1:TimerUDB:control_7\ ,
            cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
            z0_comb => \Timer_1:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \Timer_1:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \Timer_1:TimerUDB:status_2\ ,
            chain_in => \Timer_1:TimerUDB:sT16:timerdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Timer_1:TimerUDB:sT16:timerdp:u0\

    datapathcell: Name =\ms_counter:CounterUDB:sC32:counterdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \ms_counter:CounterUDB:count_enable\ ,
            cs_addr_0 => \ms_counter:CounterUDB:reload\ ,
            chain_out => \ms_counter:CounterUDB:sC32:counterdp:carry0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \ms_counter:CounterUDB:sC32:counterdp:u1\

    datapathcell: Name =\ms_counter:CounterUDB:sC32:counterdp:u1\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \ms_counter:CounterUDB:count_enable\ ,
            cs_addr_0 => \ms_counter:CounterUDB:reload\ ,
            chain_in => \ms_counter:CounterUDB:sC32:counterdp:carry0\ ,
            chain_out => \ms_counter:CounterUDB:sC32:counterdp:carry1\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \ms_counter:CounterUDB:sC32:counterdp:u0\
        Next in chain : \ms_counter:CounterUDB:sC32:counterdp:u2\

    datapathcell: Name =\ms_counter:CounterUDB:sC32:counterdp:u2\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \ms_counter:CounterUDB:count_enable\ ,
            cs_addr_0 => \ms_counter:CounterUDB:reload\ ,
            chain_in => \ms_counter:CounterUDB:sC32:counterdp:carry1\ ,
            chain_out => \ms_counter:CounterUDB:sC32:counterdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \ms_counter:CounterUDB:sC32:counterdp:u1\
        Next in chain : \ms_counter:CounterUDB:sC32:counterdp:u3\

    datapathcell: Name =\ms_counter:CounterUDB:sC32:counterdp:u3\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \ms_counter:CounterUDB:count_enable\ ,
            cs_addr_0 => \ms_counter:CounterUDB:reload\ ,
            ce0_comb => \ms_counter:CounterUDB:reload\ ,
            z0_comb => \ms_counter:CounterUDB:status_1\ ,
            ce1_comb => \ms_counter:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \ms_counter:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \ms_counter:CounterUDB:status_5\ ,
            chain_in => \ms_counter:CounterUDB:sC32:counterdp:carry2\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \ms_counter:CounterUDB:sC32:counterdp:u2\

    datapathcell: Name =\SPI_OLED:BSPIM:sR8:Dp:u0\
        PORT MAP (
            clock => \SPI_OLED:Net_276\ ,
            cs_addr_2 => \SPI_OLED:BSPIM:state_2\ ,
            cs_addr_1 => \SPI_OLED:BSPIM:state_1\ ,
            cs_addr_0 => \SPI_OLED:BSPIM:state_0\ ,
            route_si => \SPI_OLED:Net_244\ ,
            f1_load => \SPI_OLED:BSPIM:load_rx_data\ ,
            so_comb => \SPI_OLED:BSPIM:mosi_from_dp\ ,
            f0_bus_stat_comb => \SPI_OLED:BSPIM:tx_status_2\ ,
            f0_blk_stat_comb => \SPI_OLED:BSPIM:tx_status_1\ ,
            f1_bus_stat_comb => \SPI_OLED:BSPIM:rx_status_5\ ,
            f1_blk_stat_comb => \SPI_OLED:BSPIM:rx_status_4\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\Timer_1:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_3 => \Timer_1:TimerUDB:status_3\ ,
            status_2 => \Timer_1:TimerUDB:status_2\ ,
            status_0 => \Timer_1:TimerUDB:status_tc\ ,
            interrupt => Net_445 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\ms_counter:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_6 => \ms_counter:CounterUDB:status_6\ ,
            status_5 => \ms_counter:CounterUDB:status_5\ ,
            status_2 => \ms_counter:CounterUDB:status_2\ ,
            status_1 => \ms_counter:CounterUDB:status_1\ ,
            status_0 => \ms_counter:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPI_OLED:BSPIM:TxStsReg\
        PORT MAP (
            clock => \SPI_OLED:Net_276\ ,
            status_4 => \SPI_OLED:BSPIM:tx_status_4\ ,
            status_3 => \SPI_OLED:BSPIM:load_rx_data\ ,
            status_2 => \SPI_OLED:BSPIM:tx_status_2\ ,
            status_1 => \SPI_OLED:BSPIM:tx_status_1\ ,
            status_0 => \SPI_OLED:BSPIM:tx_status_0\ ,
            interrupt => Net_1336 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0001001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPI_OLED:BSPIM:RxStsReg\
        PORT MAP (
            clock => \SPI_OLED:Net_276\ ,
            status_6 => \SPI_OLED:BSPIM:rx_status_6\ ,
            status_5 => \SPI_OLED:BSPIM:rx_status_5\ ,
            status_4 => \SPI_OLED:BSPIM:rx_status_4\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "1000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =\Sync_1:genblk1[0]:INST\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            in => Net_658_local ,
            out => Net_671 );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \Timer_1:TimerUDB:control_7\ ,
            control_6 => \Timer_1:TimerUDB:control_6\ ,
            control_5 => \Timer_1:TimerUDB:control_5\ ,
            control_4 => \Timer_1:TimerUDB:control_4\ ,
            control_3 => \Timer_1:TimerUDB:control_3\ ,
            control_2 => \Timer_1:TimerUDB:control_2\ ,
            control_1 => \Timer_1:TimerUDB:control_1\ ,
            control_0 => \Timer_1:TimerUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\ms_counter:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            control_7 => \ms_counter:CounterUDB:control_7\ ,
            control_6 => \ms_counter:CounterUDB:control_6\ ,
            control_5 => \ms_counter:CounterUDB:control_5\ ,
            control_4 => \ms_counter:CounterUDB:control_4\ ,
            control_3 => \ms_counter:CounterUDB:control_3\ ,
            control_2 => \ms_counter:CounterUDB:control_2\ ,
            control_1 => \ms_counter:CounterUDB:control_1\ ,
            control_0 => \ms_counter:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\SPI_OLED:BSPIM:BidirMode:CtrlReg\
        PORT MAP (
            clock => \SPI_OLED:Net_276\ ,
            control_7 => \SPI_OLED:BSPIM:control_7\ ,
            control_6 => \SPI_OLED:BSPIM:control_6\ ,
            control_5 => \SPI_OLED:BSPIM:control_5\ ,
            control_4 => \SPI_OLED:BSPIM:control_4\ ,
            control_3 => \SPI_OLED:BSPIM:control_3\ ,
            control_2 => \SPI_OLED:BSPIM:control_2\ ,
            control_1 => \SPI_OLED:BSPIM:control_1\ ,
            control_0 => \SPI_OLED:Net_294\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\SPI_OLED:BSPIM:BitCounter\
        PORT MAP (
            clock => \SPI_OLED:Net_276\ ,
            enable => \SPI_OLED:BSPIM:cnt_enable\ ,
            count_6 => \SPI_OLED:BSPIM:count_6\ ,
            count_5 => \SPI_OLED:BSPIM:count_5\ ,
            count_4 => \SPI_OLED:BSPIM:count_4\ ,
            count_3 => \SPI_OLED:BSPIM:count_3\ ,
            count_2 => \SPI_OLED:BSPIM:count_2\ ,
            count_1 => \SPI_OLED:BSPIM:count_1\ ,
            count_0 => \SPI_OLED:BSPIM:count_0\ ,
            tc => \SPI_OLED:BSPIM:cnt_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0001111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\ADC_DelSig:IRQ\
        PORT MAP (
            interrupt => Net_347 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =audio_isr
        PORT MAP (
            interrupt => Net_445 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =harmonica_isr
        PORT MAP (
            interrupt => Net_596 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\Num_Notes_Selector_ADC:IRQ\
        PORT MAP (
            interrupt => Net_807 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =spi_done
        PORT MAP (
            interrupt => Net_1336 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    5 :    3 :    8 : 62.50 %
Analog Clocks                 :    2 :    2 :    4 : 50.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    5 :   27 :   32 : 15.63 %
IO                            :   31 :   41 :   72 : 43.06 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    2 :    2 :    4 : 50.00 %
UDB                           :      :      :      :        
  Macrocells                  :   23 :  169 :  192 : 11.98 %
  Unique P-terms              :   40 :  344 :  384 : 10.42 %
  Total P-terms               :   46 :      :      :        
  Datapath Cells              :    7 :   17 :   24 : 29.17 %
  Status Cells                :    6 :   18 :   24 : 25.00 %
    StatusI Registers         :    4 :      :      :        
    Sync Cells (x1)           :    1 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    4 :   20 :   24 : 16.67 %
    Control Registers         :    3 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    1 :    0 :    1 : 100.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    1 :    1 :    2 : 50.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    1 :    3 :    4 : 25.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.178ms
Tech Mapping phase: Elapsed time ==> 0s.303ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Info: apr.M0002: Analog signal "\ADC_DelSig:Net_35\" is connected to one terminal only. (App=cydsfit)
Initial Analog Placement Results:
IO_0@[IOP=(0)][IoId=(0)] : ADC_IN_6V(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : Button1(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : Button2(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : Button3(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : Button4(0) (fixed)
IO_1@[IOP=(6)][IoId=(1)] : Button5(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : DAC_OUT(0) (fixed)
IO_0@[IOP=(4)][IoId=(0)] : MUX_A(0) (fixed)
IO_1@[IOP=(4)][IoId=(1)] : MUX_B(0) (fixed)
IO_2@[IOP=(4)][IoId=(2)] : MUX_C(0) (fixed)
IO_3@[IOP=(4)][IoId=(3)] : MUX_D(0) (fixed)
IO_4@[IOP=(4)][IoId=(4)] : MUX_INHIBIT(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : OLED_CS(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : OLED_DC(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : OLED_RES(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : OLED_SCK(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : OLED_SDA(0) (fixed)
IO_5@[IOP=(6)][IoId=(5)] : Pot(0) (fixed)
IO_3@[IOP=(6)][IoId=(3)] : RED_LED(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : TC_1(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : \LCD:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \LCD:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \LCD:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \LCD:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \LCD:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \LCD:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \LCD:LCDPort(6)\ (fixed)
DSM[0]@[FFB(DSM,0)] : \ADC_DelSig:DSM\
Vref[6]@[FFB(Vref,6)] : \ADC_DelSig:vRef_2\
SAR[1]@[FFB(SAR,1)] : \Num_Notes_Selector_ADC:ADC_SAR\ (SAR-ExtVref)
IO_2@[IOP=(0)][IoId=(2)] : \Num_Notes_Selector_ADC:Bypass(0)\ (SAR-ExtVref)
Vref[13]@[FFB(Vref,13)] : \Num_Notes_Selector_ADC:vRef_Vdda_1\
VIDAC[2]@[FFB(VIDAC,2)] : \VDAC8_1:viDAC8\
Log: apr.M0058: The analog placement iterative improvement is 39% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 65% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 96% done. (App=cydsfit)
Analog Placement Results:
IO_0@[IOP=(0)][IoId=(0)] : ADC_IN_6V(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : Button1(0) (fixed)
IO_6@[IOP=(3)][IoId=(6)] : Button2(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : Button3(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : Button4(0) (fixed)
IO_1@[IOP=(6)][IoId=(1)] : Button5(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : DAC_OUT(0) (fixed)
IO_0@[IOP=(4)][IoId=(0)] : MUX_A(0) (fixed)
IO_1@[IOP=(4)][IoId=(1)] : MUX_B(0) (fixed)
IO_2@[IOP=(4)][IoId=(2)] : MUX_C(0) (fixed)
IO_3@[IOP=(4)][IoId=(3)] : MUX_D(0) (fixed)
IO_4@[IOP=(4)][IoId=(4)] : MUX_INHIBIT(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : OLED_CS(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : OLED_DC(0) (fixed)
IO_3@[IOP=(0)][IoId=(3)] : OLED_RES(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : OLED_SCK(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : OLED_SDA(0) (fixed)
IO_5@[IOP=(6)][IoId=(5)] : Pot(0) (fixed)
IO_3@[IOP=(6)][IoId=(3)] : RED_LED(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : TC_1(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : \LCD:LCDPort(0)\ (fixed)
IO_1@[IOP=(2)][IoId=(1)] : \LCD:LCDPort(1)\ (fixed)
IO_2@[IOP=(2)][IoId=(2)] : \LCD:LCDPort(2)\ (fixed)
IO_3@[IOP=(2)][IoId=(3)] : \LCD:LCDPort(3)\ (fixed)
IO_4@[IOP=(2)][IoId=(4)] : \LCD:LCDPort(4)\ (fixed)
IO_5@[IOP=(2)][IoId=(5)] : \LCD:LCDPort(5)\ (fixed)
IO_6@[IOP=(2)][IoId=(6)] : \LCD:LCDPort(6)\ (fixed)
DSM[0]@[FFB(DSM,0)] : \ADC_DelSig:DSM\
Vref[6]@[FFB(Vref,6)] : \ADC_DelSig:vRef_2\
SAR[1]@[FFB(SAR,1)] : \Num_Notes_Selector_ADC:ADC_SAR\ (SAR-ExtVref)
IO_2@[IOP=(0)][IoId=(2)] : \Num_Notes_Selector_ADC:Bypass(0)\ (SAR-ExtVref)
Vref[13]@[FFB(Vref,13)] : \Num_Notes_Selector_ADC:vRef_Vdda_1\
VIDAC[3]@[FFB(VIDAC,3)] : \VDAC8_1:viDAC8\

Analog Placement phase: Elapsed time ==> 1s.074ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.006ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: \ADC_DelSig:Net_20\ {
    dsm_0_vminus
  }
  Net: \ADC_DelSig:Net_244\ {
    common_vssa
  }
  Net: \ADC_DelSig:Net_35\ {
  }
  Net: Net_279 {
    dsm_0_vplus
    agl4_x_dsm_0_vplus
    agl4
    agl4_x_p0_0
    p0_0
  }
  Net: Net_365 {
    vidac_3_vout
    amuxbusr_x_vidac_3_vout
    amuxbusr
    amuxbusr_x_p1_6
    p1_6
  }
  Net: Net_707 {
    sar_1_vplus
    agr1_x_sar_1_vplus
    agr1
    agl1_x_agr1
    agl1
    agl1_x_p6_5
    p6_5
  }
  Net: \ADC_DelSig:Net_249\ {
  }
  Net: \ADC_DelSig:Net_257\ {
  }
  Net: \ADC_DelSig:Net_109\ {
  }
  Net: \ADC_DelSig:Net_34\ {
  }
  Net: \Num_Notes_Selector_ADC:Net_126\ {
    sar_1_vrefhi
    sar_1_vminus_x_sar_1_vrefhi
    sar_1_vminus
  }
  Net: \Num_Notes_Selector_ADC:Net_210\ {
    p0_2
    p0_2_exvref
  }
  Net: \Num_Notes_Selector_ADC:Net_235\ {
    common_sar_vref_vdda/2
    common_sar_vref_vdda/2_x_sar_1_vref_vdda_vdda_2
    sar_1_vref_vdda_vdda_2
    sar_1_vref_x_sar_1_vref_vdda_vdda_2
    sar_1_vref
  }
  Net: \VDAC8_1:Net_77\ {
  }
  Net: AmuxNet::\ADC_DelSig:AMux\ {
    dsm_0_vminus
    dsm_0_vminus_x_dsm_0_vminus_vssa
    dsm_0_vminus_vssa
    common_vssa
  }
}
Map of item to net {
  dsm_0_vplus                                      -> Net_279
  agl4_x_dsm_0_vplus                               -> Net_279
  agl4                                             -> Net_279
  agl4_x_p0_0                                      -> Net_279
  p0_0                                             -> Net_279
  vidac_3_vout                                     -> Net_365
  amuxbusr_x_vidac_3_vout                          -> Net_365
  amuxbusr                                         -> Net_365
  amuxbusr_x_p1_6                                  -> Net_365
  p1_6                                             -> Net_365
  sar_1_vplus                                      -> Net_707
  agr1_x_sar_1_vplus                               -> Net_707
  agr1                                             -> Net_707
  agl1_x_agr1                                      -> Net_707
  agl1                                             -> Net_707
  agl1_x_p6_5                                      -> Net_707
  p6_5                                             -> Net_707
  sar_1_vrefhi                                     -> \Num_Notes_Selector_ADC:Net_126\
  sar_1_vminus_x_sar_1_vrefhi                      -> \Num_Notes_Selector_ADC:Net_126\
  sar_1_vminus                                     -> \Num_Notes_Selector_ADC:Net_126\
  p0_2                                             -> \Num_Notes_Selector_ADC:Net_210\
  p0_2_exvref                                      -> \Num_Notes_Selector_ADC:Net_210\
  common_sar_vref_vdda/2                           -> \Num_Notes_Selector_ADC:Net_235\
  common_sar_vref_vdda/2_x_sar_1_vref_vdda_vdda_2  -> \Num_Notes_Selector_ADC:Net_235\
  sar_1_vref_vdda_vdda_2                           -> \Num_Notes_Selector_ADC:Net_235\
  sar_1_vref_x_sar_1_vref_vdda_vdda_2              -> \Num_Notes_Selector_ADC:Net_235\
  sar_1_vref                                       -> \Num_Notes_Selector_ADC:Net_235\
  dsm_0_vminus                                     -> \ADC_DelSig:Net_20\
  common_vssa                                      -> \ADC_DelSig:Net_244\
  dsm_0_vminus_x_dsm_0_vminus_vssa                 -> AmuxNet::\ADC_DelSig:AMux\
  dsm_0_vminus_vssa                                -> AmuxNet::\ADC_DelSig:AMux\
}
Mux Info {
  Mux: \ADC_DelSig:AMux\ {
     Mouth: \ADC_DelSig:Net_20\
     Guts:  AmuxNet::\ADC_DelSig:AMux\
     IsSingleSwitching: False
     IsStaticSwitching: True
     IsAtMostOneSwitch: False
    Arm: 0 {
      Net:   \ADC_DelSig:Net_244\
      Outer: dsm_0_vminus_x_dsm_0_vminus_vssa
      Inner: __open__
      Path {
        common_vssa
        dsm_0_vminus_vssa
        dsm_0_vminus_x_dsm_0_vminus_vssa
        dsm_0_vminus
      }
    }
    Arm: 1 {
      Net:   \ADC_DelSig:Net_35\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = True
Analog Code Generation phase: Elapsed time ==> 0s.316ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.2 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   15 :   33 :   48 :  31.25%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            4.87
                   Pterms :            2.93
               Macrocells :            1.53
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.107ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         11 :       4.36 :       2.09
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Timer_1:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_1:TimerUDB:control_7\ * \Timer_1:TimerUDB:per_zero\
        );
        Output = \Timer_1:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_525, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Timer_1:TimerUDB:control_7\ * \Timer_1:TimerUDB:per_zero\
        );
        Output = Net_525 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Timer_1:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \Timer_1:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
        z0_comb => \Timer_1:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \Timer_1:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \Timer_1:TimerUDB:status_2\ ,
        chain_in => \Timer_1:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Timer_1:TimerUDB:sT16:timerdp:u0\

statusicell: Name =\Timer_1:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_3 => \Timer_1:TimerUDB:status_3\ ,
        status_2 => \Timer_1:TimerUDB:status_2\ ,
        status_0 => \Timer_1:TimerUDB:status_tc\ ,
        interrupt => Net_445 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \Timer_1:TimerUDB:control_7\ ,
        control_6 => \Timer_1:TimerUDB:control_6\ ,
        control_5 => \Timer_1:TimerUDB:control_5\ ,
        control_4 => \Timer_1:TimerUDB:control_4\ ,
        control_3 => \Timer_1:TimerUDB:control_3\ ,
        control_2 => \Timer_1:TimerUDB:control_2\ ,
        control_1 => \Timer_1:TimerUDB:control_1\ ,
        control_0 => \Timer_1:TimerUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=2, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=__ZERO__, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = __ZERO__ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(1,1)] contents:
datapathcell: Name =\Timer_1:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_1 => \Timer_1:TimerUDB:control_7\ ,
        cs_addr_0 => \Timer_1:TimerUDB:per_zero\ ,
        chain_out => \Timer_1:TimerUDB:sT16:timerdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Timer_1:TimerUDB:sT16:timerdp:u1\

UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\ms_counter:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ms_counter:CounterUDB:control_7\ * 
              !\ms_counter:CounterUDB:count_stored_i\ * Net_671
        );
        Output = \ms_counter:CounterUDB:count_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ms_counter:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_671
        );
        Output = \ms_counter:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\ms_counter:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ms_counter:CounterUDB:reload\
        );
        Output = \ms_counter:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\ms_counter:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ms_counter:CounterUDB:reload\ * 
              !\ms_counter:CounterUDB:overflow_reg_i\
        );
        Output = \ms_counter:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\ms_counter:CounterUDB:sC32:counterdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \ms_counter:CounterUDB:count_enable\ ,
        cs_addr_0 => \ms_counter:CounterUDB:reload\ ,
        chain_out => \ms_counter:CounterUDB:sC32:counterdp:carry0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \ms_counter:CounterUDB:sC32:counterdp:u1\

controlcell: Name =\ms_counter:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        control_7 => \ms_counter:CounterUDB:control_7\ ,
        control_6 => \ms_counter:CounterUDB:control_6\ ,
        control_5 => \ms_counter:CounterUDB:control_5\ ,
        control_4 => \ms_counter:CounterUDB:control_4\ ,
        control_3 => \ms_counter:CounterUDB:control_3\ ,
        control_2 => \ms_counter:CounterUDB:control_2\ ,
        control_1 => \ms_counter:CounterUDB:control_1\ ,
        control_0 => \ms_counter:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\Sync_1:genblk1[0]:INST\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        in => Net_658_local ,
        out => Net_671 );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\ms_counter:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ms_counter:CounterUDB:cmp_out_i\ * 
              !\ms_counter:CounterUDB:prevCompare\
        );
        Output = \ms_counter:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\ms_counter:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \ms_counter:CounterUDB:cmp_out_i\
        );
        Output = \ms_counter:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\SPI_OLED:BSPIM:tx_status_4\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI_OLED:BSPIM:state_2\ * !\SPI_OLED:BSPIM:state_1\ * 
              !\SPI_OLED:BSPIM:state_0\
        );
        Output = \SPI_OLED:BSPIM:tx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\ms_counter:CounterUDB:sC32:counterdp:u3\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \ms_counter:CounterUDB:count_enable\ ,
        cs_addr_0 => \ms_counter:CounterUDB:reload\ ,
        ce0_comb => \ms_counter:CounterUDB:reload\ ,
        z0_comb => \ms_counter:CounterUDB:status_1\ ,
        ce1_comb => \ms_counter:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \ms_counter:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \ms_counter:CounterUDB:status_5\ ,
        chain_in => \ms_counter:CounterUDB:sC32:counterdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \ms_counter:CounterUDB:sC32:counterdp:u2\

statusicell: Name =\ms_counter:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_6 => \ms_counter:CounterUDB:status_6\ ,
        status_5 => \ms_counter:CounterUDB:status_5\ ,
        status_2 => \ms_counter:CounterUDB:status_2\ ,
        status_1 => \ms_counter:CounterUDB:status_1\ ,
        status_0 => \ms_counter:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=1] #macrocells=1, #inputs=4, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_1609, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPI_OLED:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SPI_OLED:BSPIM:state_2\ * !\SPI_OLED:BSPIM:state_1\ * 
              \SPI_OLED:BSPIM:state_0\
            + !\SPI_OLED:BSPIM:state_2\ * \SPI_OLED:BSPIM:state_1\ * 
              !Net_1609
            + \SPI_OLED:BSPIM:state_2\ * !\SPI_OLED:BSPIM:state_1\ * 
              !\SPI_OLED:BSPIM:state_0\ * !Net_1609
            + \SPI_OLED:BSPIM:state_1\ * \SPI_OLED:BSPIM:state_0\ * !Net_1609
        );
        Output = Net_1609 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=1, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\SPI_OLED:BSPIM:cnt_enable\, Mode=(T-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPI_OLED:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPI_OLED:BSPIM:state_2\ * !\SPI_OLED:BSPIM:state_1\ * 
              !\SPI_OLED:BSPIM:state_0\ * \SPI_OLED:BSPIM:cnt_enable\
            + !\SPI_OLED:BSPIM:state_2\ * \SPI_OLED:BSPIM:state_1\ * 
              \SPI_OLED:BSPIM:state_0\ * !\SPI_OLED:BSPIM:cnt_enable\
            + \SPI_OLED:BSPIM:state_2\ * !\SPI_OLED:BSPIM:state_1\ * 
              \SPI_OLED:BSPIM:state_0\ * \SPI_OLED:BSPIM:cnt_enable\
            + \SPI_OLED:BSPIM:state_2\ * \SPI_OLED:BSPIM:state_1\ * 
              !\SPI_OLED:BSPIM:state_0\ * \SPI_OLED:BSPIM:cnt_enable\
        );
        Output = \SPI_OLED:BSPIM:cnt_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=1, #inputs=4, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\SPI_OLED:BSPIM:state_0\, Mode=(T-Register) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPI_OLED:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPI_OLED:BSPIM:state_2\ * \SPI_OLED:BSPIM:state_1\
            + \SPI_OLED:BSPIM:state_2\ * !\SPI_OLED:BSPIM:state_1\
            + !\SPI_OLED:BSPIM:state_1\ * !\SPI_OLED:BSPIM:state_0\ * 
              !\SPI_OLED:BSPIM:tx_status_1\
        );
        Output = \SPI_OLED:BSPIM:state_0\ (fanout=12)
        Properties               : 
        {
        }
}

UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
datapathcell: Name =\ms_counter:CounterUDB:sC32:counterdp:u1\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \ms_counter:CounterUDB:count_enable\ ,
        cs_addr_0 => \ms_counter:CounterUDB:reload\ ,
        chain_in => \ms_counter:CounterUDB:sC32:counterdp:carry0\ ,
        chain_out => \ms_counter:CounterUDB:sC32:counterdp:carry1\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \ms_counter:CounterUDB:sC32:counterdp:u0\
    Next in chain : \ms_counter:CounterUDB:sC32:counterdp:u2\

controlcell: Name =\SPI_OLED:BSPIM:BidirMode:CtrlReg\
    PORT MAP (
        clock => \SPI_OLED:Net_276\ ,
        control_7 => \SPI_OLED:BSPIM:control_7\ ,
        control_6 => \SPI_OLED:BSPIM:control_6\ ,
        control_5 => \SPI_OLED:BSPIM:control_5\ ,
        control_4 => \SPI_OLED:BSPIM:control_4\ ,
        control_3 => \SPI_OLED:BSPIM:control_3\ ,
        control_2 => \SPI_OLED:BSPIM:control_2\ ,
        control_1 => \SPI_OLED:BSPIM:control_1\ ,
        control_0 => \SPI_OLED:Net_294\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\SPI_OLED:BSPIM:tx_status_0\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPI_OLED:BSPIM:state_2\ * !\SPI_OLED:BSPIM:state_1\ * 
              \SPI_OLED:BSPIM:state_0\
        );
        Output = \SPI_OLED:BSPIM:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_1362, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SPI_OLED:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SPI_OLED:BSPIM:state_2\ * \SPI_OLED:BSPIM:state_1\ * 
              \SPI_OLED:BSPIM:state_0\
            + \SPI_OLED:BSPIM:state_1\ * \SPI_OLED:BSPIM:state_0\ * Net_1362
        );
        Output = Net_1362 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\ms_counter:CounterUDB:sC32:counterdp:u2\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \ms_counter:CounterUDB:count_enable\ ,
        cs_addr_0 => \ms_counter:CounterUDB:reload\ ,
        chain_in => \ms_counter:CounterUDB:sC32:counterdp:carry1\ ,
        chain_out => \ms_counter:CounterUDB:sC32:counterdp:carry2\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \ms_counter:CounterUDB:sC32:counterdp:u1\
    Next in chain : \ms_counter:CounterUDB:sC32:counterdp:u3\

statusicell: Name =\SPI_OLED:BSPIM:TxStsReg\
    PORT MAP (
        clock => \SPI_OLED:Net_276\ ,
        status_4 => \SPI_OLED:BSPIM:tx_status_4\ ,
        status_3 => \SPI_OLED:BSPIM:load_rx_data\ ,
        status_2 => \SPI_OLED:BSPIM:tx_status_2\ ,
        status_1 => \SPI_OLED:BSPIM:tx_status_1\ ,
        status_0 => \SPI_OLED:BSPIM:tx_status_0\ ,
        interrupt => Net_1336 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0001001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=2, #inputs=10, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\SPI_OLED:BSPIM:ld_ident\, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPI_OLED:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \SPI_OLED:BSPIM:state_2\ * !\SPI_OLED:BSPIM:state_1\ * 
              !\SPI_OLED:BSPIM:state_0\ * !\SPI_OLED:BSPIM:ld_ident\
            + \SPI_OLED:BSPIM:state_2\ * \SPI_OLED:BSPIM:state_1\ * 
              !\SPI_OLED:BSPIM:state_0\ * \SPI_OLED:BSPIM:ld_ident\
            + \SPI_OLED:BSPIM:state_1\ * !\SPI_OLED:BSPIM:state_0\ * 
              !\SPI_OLED:BSPIM:count_4\ * !\SPI_OLED:BSPIM:count_3\ * 
              !\SPI_OLED:BSPIM:count_2\ * \SPI_OLED:BSPIM:count_1\ * 
              !\SPI_OLED:BSPIM:count_0\ * \SPI_OLED:BSPIM:ld_ident\
        );
        Output = \SPI_OLED:BSPIM:ld_ident\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\SPI_OLED:BSPIM:rx_status_6\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI_OLED:BSPIM:count_4\ * !\SPI_OLED:BSPIM:count_3\ * 
              !\SPI_OLED:BSPIM:count_2\ * !\SPI_OLED:BSPIM:count_1\ * 
              \SPI_OLED:BSPIM:count_0\ * \SPI_OLED:BSPIM:rx_status_4\
        );
        Output = \SPI_OLED:BSPIM:rx_status_6\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=2, #inputs=11, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\SPI_OLED:BSPIM:load_rx_data\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI_OLED:BSPIM:count_4\ * !\SPI_OLED:BSPIM:count_3\ * 
              !\SPI_OLED:BSPIM:count_2\ * !\SPI_OLED:BSPIM:count_1\ * 
              \SPI_OLED:BSPIM:count_0\
        );
        Output = \SPI_OLED:BSPIM:load_rx_data\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_1330, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 11
        Total # of product terms : 7
        List of special equations: 
            Clock  = (\SPI_OLED:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 7 pterms
        !(
              !Net_1330 * !\SPI_OLED:BSPIM:state_2\ * 
              \SPI_OLED:BSPIM:state_0\
            + !\SPI_OLED:BSPIM:state_2\ * !\SPI_OLED:BSPIM:state_1\ * 
              !\SPI_OLED:BSPIM:state_0\
            + !\SPI_OLED:BSPIM:state_2\ * !\SPI_OLED:BSPIM:state_0\ * 
              !\SPI_OLED:BSPIM:count_4\ * !\SPI_OLED:BSPIM:count_3\ * 
              !\SPI_OLED:BSPIM:count_2\ * \SPI_OLED:BSPIM:count_1\ * 
              !\SPI_OLED:BSPIM:count_0\ * !\SPI_OLED:BSPIM:ld_ident\
            + \SPI_OLED:BSPIM:state_2\ * !\SPI_OLED:BSPIM:state_1\ * 
              \SPI_OLED:BSPIM:state_0\
            + \SPI_OLED:BSPIM:state_2\ * \SPI_OLED:BSPIM:state_1\ * 
              !\SPI_OLED:BSPIM:state_0\
            + \SPI_OLED:BSPIM:state_2\ * !\SPI_OLED:BSPIM:mosi_from_dp\
            + !\SPI_OLED:BSPIM:state_0\ * !\SPI_OLED:BSPIM:mosi_from_dp\
        );
        Output = Net_1330 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\SPI_OLED:BSPIM:sR8:Dp:u0\
    PORT MAP (
        clock => \SPI_OLED:Net_276\ ,
        cs_addr_2 => \SPI_OLED:BSPIM:state_2\ ,
        cs_addr_1 => \SPI_OLED:BSPIM:state_1\ ,
        cs_addr_0 => \SPI_OLED:BSPIM:state_0\ ,
        route_si => \SPI_OLED:Net_244\ ,
        f1_load => \SPI_OLED:BSPIM:load_rx_data\ ,
        so_comb => \SPI_OLED:BSPIM:mosi_from_dp\ ,
        f0_bus_stat_comb => \SPI_OLED:BSPIM:tx_status_2\ ,
        f0_blk_stat_comb => \SPI_OLED:BSPIM:tx_status_1\ ,
        f1_bus_stat_comb => \SPI_OLED:BSPIM:rx_status_5\ ,
        f1_blk_stat_comb => \SPI_OLED:BSPIM:rx_status_4\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001000111100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\SPI_OLED:BSPIM:RxStsReg\
    PORT MAP (
        clock => \SPI_OLED:Net_276\ ,
        status_6 => \SPI_OLED:BSPIM:rx_status_6\ ,
        status_5 => \SPI_OLED:BSPIM:rx_status_5\ ,
        status_4 => \SPI_OLED:BSPIM:rx_status_4\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "1000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=1, #inputs=9, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\SPI_OLED:BSPIM:load_cond\, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPI_OLED:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPI_OLED:BSPIM:state_2\ * !\SPI_OLED:BSPIM:count_4\ * 
              !\SPI_OLED:BSPIM:count_3\ * !\SPI_OLED:BSPIM:count_2\ * 
              !\SPI_OLED:BSPIM:count_1\ * !\SPI_OLED:BSPIM:count_0\ * 
              \SPI_OLED:BSPIM:load_cond\
            + \SPI_OLED:BSPIM:state_2\ * !\SPI_OLED:BSPIM:state_1\ * 
              !\SPI_OLED:BSPIM:state_0\ * !\SPI_OLED:BSPIM:load_cond\
            + \SPI_OLED:BSPIM:state_1\ * !\SPI_OLED:BSPIM:count_4\ * 
              !\SPI_OLED:BSPIM:count_3\ * !\SPI_OLED:BSPIM:count_2\ * 
              !\SPI_OLED:BSPIM:count_1\ * !\SPI_OLED:BSPIM:count_0\ * 
              \SPI_OLED:BSPIM:load_cond\
            + \SPI_OLED:BSPIM:state_0\ * !\SPI_OLED:BSPIM:count_4\ * 
              !\SPI_OLED:BSPIM:count_3\ * !\SPI_OLED:BSPIM:count_2\ * 
              !\SPI_OLED:BSPIM:count_1\ * !\SPI_OLED:BSPIM:count_0\ * 
              \SPI_OLED:BSPIM:load_cond\
        );
        Output = \SPI_OLED:BSPIM:load_cond\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=2, #inputs=10, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\SPI_OLED:BSPIM:state_1\, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPI_OLED:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPI_OLED:BSPIM:state_2\ * !\SPI_OLED:BSPIM:state_1\ * 
              \SPI_OLED:BSPIM:state_0\
            + !\SPI_OLED:BSPIM:state_2\ * \SPI_OLED:BSPIM:state_0\ * 
              !\SPI_OLED:BSPIM:count_4\ * !\SPI_OLED:BSPIM:count_3\ * 
              \SPI_OLED:BSPIM:count_2\ * !\SPI_OLED:BSPIM:count_1\ * 
              \SPI_OLED:BSPIM:count_0\ * !\SPI_OLED:BSPIM:tx_status_1\
            + \SPI_OLED:BSPIM:state_2\ * !\SPI_OLED:BSPIM:state_0\
            + \SPI_OLED:BSPIM:state_1\ * !\SPI_OLED:BSPIM:state_0\ * 
              !\SPI_OLED:BSPIM:count_4\ * !\SPI_OLED:BSPIM:count_3\ * 
              !\SPI_OLED:BSPIM:count_2\ * \SPI_OLED:BSPIM:count_1\ * 
              !\SPI_OLED:BSPIM:count_0\ * !\SPI_OLED:BSPIM:ld_ident\
        );
        Output = \SPI_OLED:BSPIM:state_1\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPI_OLED:BSPIM:state_2\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPI_OLED:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPI_OLED:BSPIM:state_2\ * !\SPI_OLED:BSPIM:state_1\ * 
              \SPI_OLED:BSPIM:state_0\
            + !\SPI_OLED:BSPIM:state_2\ * \SPI_OLED:BSPIM:state_1\ * 
              !\SPI_OLED:BSPIM:state_0\ * !\SPI_OLED:BSPIM:count_4\ * 
              !\SPI_OLED:BSPIM:count_3\ * !\SPI_OLED:BSPIM:count_2\ * 
              \SPI_OLED:BSPIM:count_1\ * !\SPI_OLED:BSPIM:count_0\ * 
              !\SPI_OLED:BSPIM:ld_ident\
            + !\SPI_OLED:BSPIM:state_2\ * \SPI_OLED:BSPIM:state_0\ * 
              !\SPI_OLED:BSPIM:count_4\ * !\SPI_OLED:BSPIM:count_3\ * 
              \SPI_OLED:BSPIM:count_2\ * !\SPI_OLED:BSPIM:count_1\ * 
              \SPI_OLED:BSPIM:count_0\ * !\SPI_OLED:BSPIM:tx_status_1\
        );
        Output = \SPI_OLED:BSPIM:state_2\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

count7cell: Name =\SPI_OLED:BSPIM:BitCounter\
    PORT MAP (
        clock => \SPI_OLED:Net_276\ ,
        enable => \SPI_OLED:BSPIM:cnt_enable\ ,
        count_6 => \SPI_OLED:BSPIM:count_6\ ,
        count_5 => \SPI_OLED:BSPIM:count_5\ ,
        count_4 => \SPI_OLED:BSPIM:count_4\ ,
        count_3 => \SPI_OLED:BSPIM:count_3\ ,
        count_2 => \SPI_OLED:BSPIM:count_2\ ,
        count_1 => \SPI_OLED:BSPIM:count_1\ ,
        count_0 => \SPI_OLED:BSPIM:count_0\ ,
        tc => \SPI_OLED:BSPIM:cnt_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0001111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\Num_Notes_Selector_ADC:IRQ\
        PORT MAP (
            interrupt => Net_807 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =audio_isr
        PORT MAP (
            interrupt => Net_445 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =spi_done
        PORT MAP (
            interrupt => Net_1336 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(17)] 
    interrupt: Name =harmonica_isr
        PORT MAP (
            interrupt => Net_596 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(29)] 
    interrupt: Name =\ADC_DelSig:IRQ\
        PORT MAP (
            interrupt => Net_347 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = ADC_IN_6V(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ADC_IN_6V(0)__PA ,
        analog_term => Net_279 ,
        pad => ADC_IN_6V(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = OLED_CS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => OLED_CS(0)__PA ,
        pad => OLED_CS(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \Num_Notes_Selector_ADC:Bypass(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \Num_Notes_Selector_ADC:Bypass(0)\__PA ,
        analog_term => \Num_Notes_Selector_ADC:Net_210\ ,
        pad => \Num_Notes_Selector_ADC:Bypass(0)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = OLED_RES(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => OLED_RES(0)__PA ,
        pad => OLED_RES(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=6]: 
Pin : Name = DAC_OUT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DAC_OUT(0)__PA ,
        analog_term => Net_365 ,
        pad => DAC_OUT(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = TC_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TC_1(0)__PA ,
        pin_input => Net_525 ,
        pad => TC_1(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = \LCD:LCDPort(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(0)\__PA ,
        pad => \LCD:LCDPort(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \LCD:LCDPort(1)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(1)\__PA ,
        pad => \LCD:LCDPort(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \LCD:LCDPort(2)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(2)\__PA ,
        pad => \LCD:LCDPort(2)_PAD\ );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \LCD:LCDPort(3)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(3)\__PA ,
        pad => \LCD:LCDPort(3)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \LCD:LCDPort(4)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(4)\__PA ,
        pad => \LCD:LCDPort(4)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \LCD:LCDPort(5)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(5)\__PA ,
        pad => \LCD:LCDPort(5)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = \LCD:LCDPort(6)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \LCD:LCDPort(6)\__PA ,
        pad => \LCD:LCDPort(6)_PAD\ );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = OLED_DC(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => OLED_DC(0)__PA ,
        pad => OLED_DC(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = OLED_SDA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => OLED_SDA(0)__PA ,
        oe => \SPI_OLED:Net_294\ ,
        fb => \SPI_OLED:Net_244\ ,
        pin_input => Net_1330 ,
        pad => OLED_SDA(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = OLED_SCK(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => OLED_SCK(0)__PA ,
        pin_input => Net_1362 ,
        pad => OLED_SCK(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Button4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Button4(0)__PA ,
        pad => Button4(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Button3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Button3(0)__PA ,
        pad => Button3(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Button2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Button2(0)__PA ,
        pad => Button2(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Button1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Button1(0)__PA ,
        pad => Button1(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = MUX_A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MUX_A(0)__PA ,
        pad => MUX_A(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = MUX_B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MUX_B(0)__PA ,
        pad => MUX_B(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = MUX_C(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MUX_C(0)__PA ,
        pad => MUX_C(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = MUX_D(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MUX_D(0)__PA ,
        pad => MUX_D(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = MUX_INHIBIT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MUX_INHIBIT(0)__PA ,
        pad => MUX_INHIBIT(0)_PAD );
    Properties:
    {
    }

Port 5 contains the following IO cells:
Port 6 contains the following IO cells:
[IoId=1]: 
Pin : Name = Button5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Button5(0)__PA ,
        pad => Button5(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = RED_LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RED_LED(0)__PA ,
        pad => RED_LED(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Pot(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pot(0)__PA ,
        analog_term => Net_707 ,
        pad => Pot(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \ADC_DelSig:Net_93\ ,
            dclk_0 => \ADC_DelSig:Net_93_local\ ,
            aclk_glb_0 => \Num_Notes_Selector_ADC:Net_385\ ,
            aclk_0 => \Num_Notes_Selector_ADC:Net_385_local\ ,
            clk_a_dig_glb_0 => \Num_Notes_Selector_ADC:Net_381\ ,
            clk_a_dig_0 => \Num_Notes_Selector_ADC:Net_381_local\ ,
            dclk_glb_1 => \SPI_OLED:Net_276\ ,
            dclk_1 => \SPI_OLED:Net_276_local\ ,
            aclk_glb_1 => \ADC_DelSig:Net_488\ ,
            aclk_1 => \ADC_DelSig:Net_488_local\ ,
            clk_a_dig_glb_1 => \ADC_DelSig:Net_488_adig\ ,
            clk_a_dig_1 => \ADC_DelSig:Net_488_adig_local\ ,
            dclk_glb_2 => Net_1619 ,
            dclk_2 => Net_1619_local ,
            dclk_glb_3 => Net_658 ,
            dclk_3 => Net_658_local ,
            dclk_glb_4 => Net_586 ,
            dclk_4 => Net_586_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: 
    DS Modulator @ F(DSM,0): 
    dsmodcell: Name =\ADC_DelSig:DSM\
        PORT MAP (
            aclock => \ADC_DelSig:Net_488\ ,
            vplus => Net_279 ,
            vminus => \ADC_DelSig:Net_20\ ,
            reset_dec => \ADC_DelSig:mod_reset\ ,
            extclk_cp_udb => \ADC_DelSig:Net_93_local\ ,
            ext_pin_1 => \ADC_DelSig:Net_249\ ,
            ext_pin_2 => \ADC_DelSig:Net_257\ ,
            ext_vssa => \ADC_DelSig:Net_109\ ,
            qtz_ref => \ADC_DelSig:Net_34\ ,
            dec_clock => \ADC_DelSig:aclock\ ,
            mod_dat_3 => \ADC_DelSig:mod_dat_3\ ,
            mod_dat_2 => \ADC_DelSig:mod_dat_2\ ,
            mod_dat_1 => \ADC_DelSig:mod_dat_1\ ,
            mod_dat_0 => \ADC_DelSig:mod_dat_0\ ,
            dout_udb_7 => \ADC_DelSig:Net_245_7\ ,
            dout_udb_6 => \ADC_DelSig:Net_245_6\ ,
            dout_udb_5 => \ADC_DelSig:Net_245_5\ ,
            dout_udb_4 => \ADC_DelSig:Net_245_4\ ,
            dout_udb_3 => \ADC_DelSig:Net_245_3\ ,
            dout_udb_2 => \ADC_DelSig:Net_245_2\ ,
            dout_udb_1 => \ADC_DelSig:Net_245_1\ ,
            dout_udb_0 => \ADC_DelSig:Net_245_0\ );
        Properties:
        {
            cy_registers = ""
            resolution = 10
        }
Decimator group 0: 
    Decimator Block @ F(Decimator,0): 
    decimatorcell: Name =\ADC_DelSig:DEC\
        PORT MAP (
            aclock => \ADC_DelSig:aclock\ ,
            mod_dat_3 => \ADC_DelSig:mod_dat_3\ ,
            mod_dat_2 => \ADC_DelSig:mod_dat_2\ ,
            mod_dat_1 => \ADC_DelSig:mod_dat_1\ ,
            mod_dat_0 => \ADC_DelSig:mod_dat_0\ ,
            ext_start => __ONE__ ,
            modrst => \ADC_DelSig:mod_reset\ ,
            interrupt => Net_347 );
        Properties:
        {
            cy_registers = ""
        }
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\Timer_2:TimerHW\
        PORT MAP (
            clock => Net_586 ,
            enable => __ONE__ ,
            tc => \Timer_2:Net_51\ ,
            cmp => \Timer_2:Net_261\ ,
            irq => Net_596 );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,1): 
    timercell: Name =\game_random_mode_generator:CounterHW\
        PORT MAP (
            clock => Net_1619 ,
            enable => __ZERO__ ,
            tc => \game_random_mode_generator:Net_48\ ,
            cmp => \game_random_mode_generator:Net_47\ ,
            irq => \game_random_mode_generator:Net_42\ );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: empty
VIDAC group 0: 
    VIDAC Block @ F(VIDAC,3): 
    vidaccell: Name =\VDAC8_1:viDAC8\
        PORT MAP (
            vout => Net_365 ,
            iout => \VDAC8_1:Net_77\ );
        Properties:
        {
            cy_registers = ""
            is_all_if_any = 0
            reg_data = 0
        }
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,6): 
    vrefcell: Name =\ADC_DelSig:vRef_2\
        PORT MAP (
            vout => \ADC_DelSig:Net_244\ );
        Properties:
        {
            autoenable = 1
            guid = "15B3DB15-B7B3-4d62-A2DF-25EA392A7161"
            ignoresleep = 0
            name = "Vssa (GND)"
        }
    Vref Block @ F(Vref,13): 
    vrefcell: Name =\Num_Notes_Selector_ADC:vRef_Vdda_1\
        PORT MAP (
            vout => \Num_Notes_Selector_ADC:Net_235\ );
        Properties:
        {
            autoenable = 1
            guid = "4720866E-BC14-478d-B8A0-3E44F38CADAC"
            ignoresleep = 0
            name = "Vdda/2"
        }
LPF group 0: empty
SAR group 0: 
    SAR Block @ F(SAR,1): 
    sarcell: Name =\Num_Notes_Selector_ADC:ADC_SAR\
        PORT MAP (
            vplus => Net_707 ,
            vminus => \Num_Notes_Selector_ADC:Net_126\ ,
            ext_pin => \Num_Notes_Selector_ADC:Net_210\ ,
            vrefhi_out => \Num_Notes_Selector_ADC:Net_126\ ,
            vref => \Num_Notes_Selector_ADC:Net_235\ ,
            clock => \Num_Notes_Selector_ADC:Net_385\ ,
            pump_clock => \Num_Notes_Selector_ADC:Net_385\ ,
            irq => \Num_Notes_Selector_ADC:Net_252\ ,
            next => Net_810 ,
            data_out_udb_11 => \Num_Notes_Selector_ADC:Net_207_11\ ,
            data_out_udb_10 => \Num_Notes_Selector_ADC:Net_207_10\ ,
            data_out_udb_9 => \Num_Notes_Selector_ADC:Net_207_9\ ,
            data_out_udb_8 => \Num_Notes_Selector_ADC:Net_207_8\ ,
            data_out_udb_7 => \Num_Notes_Selector_ADC:Net_207_7\ ,
            data_out_udb_6 => \Num_Notes_Selector_ADC:Net_207_6\ ,
            data_out_udb_5 => \Num_Notes_Selector_ADC:Net_207_5\ ,
            data_out_udb_4 => \Num_Notes_Selector_ADC:Net_207_4\ ,
            data_out_udb_3 => \Num_Notes_Selector_ADC:Net_207_3\ ,
            data_out_udb_2 => \Num_Notes_Selector_ADC:Net_207_2\ ,
            data_out_udb_1 => \Num_Notes_Selector_ADC:Net_207_1\ ,
            data_out_udb_0 => \Num_Notes_Selector_ADC:Net_207_0\ ,
            eof_udb => Net_807 );
        Properties:
        {
            cy_registers = ""
        }
ANAIF group 0: empty
PHUB group 0: empty

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =\ADC_DelSig:AMux\
        PORT MAP (
            muxin_1 => \ADC_DelSig:Net_35\ ,
            muxin_0 => \ADC_DelSig:Net_244\ ,
            vout => \ADC_DelSig:Net_20\ );
        Properties:
        {
            api_type = 0
            connect_mode = 1
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "00"
            muxin_width = 2
            one_active = 0
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                                    | 
Port | Pin | Fixed |      Type |       Drive Mode |                               Name | Connections
-----+-----+-------+-----------+------------------+------------------------------------+-------------------------------------------------------------
   0 |   0 |     * |      NONE |      HI_Z_ANALOG |                       ADC_IN_6V(0) | Analog(Net_279)
     |   1 |     * |      NONE |         CMOS_OUT |                         OLED_CS(0) | 
     |   2 |       |      NONE |      HI_Z_ANALOG | \Num_Notes_Selector_ADC:Bypass(0)\ | Analog(\Num_Notes_Selector_ADC:Net_210\)
     |   3 |     * |      NONE |         CMOS_OUT |                        OLED_RES(0) | 
-----+-----+-------+-----------+------------------+------------------------------------+-------------------------------------------------------------
   1 |   6 |     * |      NONE |      HI_Z_ANALOG |                         DAC_OUT(0) | Analog(Net_365)
     |   7 |     * |      NONE |         CMOS_OUT |                            TC_1(0) | In(Net_525)
-----+-----+-------+-----------+------------------+------------------------------------+-------------------------------------------------------------
   2 |   0 |     * |      NONE |         CMOS_OUT |                   \LCD:LCDPort(0)\ | 
     |   1 |     * |      NONE |         CMOS_OUT |                   \LCD:LCDPort(1)\ | 
     |   2 |     * |      NONE |         CMOS_OUT |                   \LCD:LCDPort(2)\ | 
     |   3 |     * |      NONE |         CMOS_OUT |                   \LCD:LCDPort(3)\ | 
     |   4 |     * |      NONE |         CMOS_OUT |                   \LCD:LCDPort(4)\ | 
     |   5 |     * |      NONE |         CMOS_OUT |                   \LCD:LCDPort(5)\ | 
     |   6 |     * |      NONE |         CMOS_OUT |                   \LCD:LCDPort(6)\ | 
-----+-----+-------+-----------+------------------+------------------------------------+-------------------------------------------------------------
   3 |   0 |     * |      NONE |         CMOS_OUT |                         OLED_DC(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |                        OLED_SDA(0) | FB(\SPI_OLED:Net_244\), In(Net_1330), OE(\SPI_OLED:Net_294\)
     |   2 |     * |      NONE |         CMOS_OUT |                        OLED_SCK(0) | In(Net_1362)
     |   4 |     * |      NONE |      RES_PULL_UP |                         Button4(0) | 
     |   5 |     * |      NONE |      RES_PULL_UP |                         Button3(0) | 
     |   6 |     * |      NONE |      RES_PULL_UP |                         Button2(0) | 
     |   7 |     * |      NONE |      RES_PULL_UP |                         Button1(0) | 
-----+-----+-------+-----------+------------------+------------------------------------+-------------------------------------------------------------
   4 |   0 |     * |      NONE |         CMOS_OUT |                           MUX_A(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |                           MUX_B(0) | 
     |   2 |     * |      NONE |         CMOS_OUT |                           MUX_C(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |                           MUX_D(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |                     MUX_INHIBIT(0) | 
-----+-----+-------+-----------+------------------+------------------------------------+-------------------------------------------------------------
   6 |   1 |     * |      NONE |      RES_PULL_UP |                         Button5(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |                         RED_LED(0) | 
     |   5 |     * |      NONE |      HI_Z_ANALOG |                             Pot(0) | Analog(Net_707)
-----------------------------------------------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.072ms
Digital Placement phase: Elapsed time ==> 1s.899ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "DVDAC_Example01_r.vh2" --pcf-path "DVDAC_Example01.pco" --des-name "DVDAC_Example01" --dsf-path "DVDAC_Example01.dsf" --sdc-path "DVDAC_Example01.sdc" --lib-path "DVDAC_Example01_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.957ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.299ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.053ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in DVDAC_Example01_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.562ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.273ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 6s.839ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 6s.842ms
API generation phase: Elapsed time ==> 4s.131ms
Dependency generation phase: Elapsed time ==> 0s.097ms
Cleanup phase: Elapsed time ==> 0s.001ms
