|Data_Memory
RD_en => Q[7].IN1
RD_en => Q[31].IN1
WR_en => memory[0][0].ENA
WR_en => memory[0][1].ENA
WR_en => memory[0][2].ENA
WR_en => memory[0][3].ENA
WR_en => memory[0][4].ENA
WR_en => memory[0][5].ENA
WR_en => memory[0][6].ENA
WR_en => memory[0][7].ENA
WR_en => memory[0][8].ENA
WR_en => memory[0][9].ENA
WR_en => memory[0][10].ENA
WR_en => memory[0][11].ENA
WR_en => memory[0][12].ENA
WR_en => memory[0][13].ENA
WR_en => memory[0][14].ENA
WR_en => memory[0][15].ENA
WR_en => memory[0][16].ENA
WR_en => memory[0][17].ENA
WR_en => memory[0][18].ENA
WR_en => memory[0][19].ENA
WR_en => memory[0][20].ENA
WR_en => memory[0][21].ENA
WR_en => memory[0][22].ENA
WR_en => memory[0][23].ENA
WR_en => memory[0][24].ENA
WR_en => memory[0][25].ENA
WR_en => memory[0][26].ENA
WR_en => memory[0][27].ENA
WR_en => memory[0][28].ENA
WR_en => memory[0][29].ENA
WR_en => memory[0][30].ENA
WR_en => memory[0][31].ENA
mode[0] => Mux1.IN3
mode[0] => Mux2.IN3
mode[0] => Mux3.IN3
mode[0] => Mux4.IN3
mode[0] => Mux5.IN3
mode[0] => Mux6.IN3
mode[0] => Mux7.IN3
mode[0] => Mux8.IN3
mode[0] => Mux9.IN4
mode[0] => Mux10.IN4
mode[0] => Mux11.IN4
mode[0] => Mux12.IN4
mode[0] => Mux13.IN4
mode[0] => Mux14.IN4
mode[0] => Mux15.IN4
mode[0] => Mux16.IN4
mode[0] => Decoder1.IN1
mode[0] => Mux0.IN2
mode[0] => Mux17.IN2
mode[0] => Mux18.IN2
mode[0] => Mux19.IN2
mode[0] => Mux20.IN2
mode[0] => Mux21.IN2
mode[0] => Mux22.IN2
mode[0] => Mux23.IN2
mode[0] => Mux24.IN2
mode[0] => Mux25.IN2
mode[0] => Mux26.IN2
mode[0] => Mux27.IN2
mode[0] => Mux28.IN2
mode[0] => Mux29.IN2
mode[0] => Mux30.IN2
mode[0] => Mux31.IN2
mode[0] => Mux32.IN2
mode[0] => Mux33.IN2
mode[0] => Mux34.IN2
mode[0] => Mux35.IN2
mode[0] => Mux36.IN2
mode[0] => Mux37.IN2
mode[0] => Mux38.IN2
mode[0] => Mux39.IN2
mode[0] => Mux40.IN5
mode[1] => Mux1.IN2
mode[1] => Mux2.IN2
mode[1] => Mux3.IN2
mode[1] => Mux4.IN2
mode[1] => Mux5.IN2
mode[1] => Mux6.IN2
mode[1] => Mux7.IN2
mode[1] => Mux8.IN2
mode[1] => Mux9.IN3
mode[1] => Mux10.IN3
mode[1] => Mux11.IN3
mode[1] => Mux12.IN3
mode[1] => Mux13.IN3
mode[1] => Mux14.IN3
mode[1] => Mux15.IN3
mode[1] => Mux16.IN3
mode[1] => Decoder1.IN0
mode[1] => Mux0.IN1
mode[1] => Mux17.IN1
mode[1] => Mux18.IN1
mode[1] => Mux19.IN1
mode[1] => Mux20.IN1
mode[1] => Mux21.IN1
mode[1] => Mux22.IN1
mode[1] => Mux23.IN1
mode[1] => Mux24.IN1
mode[1] => Mux25.IN1
mode[1] => Mux26.IN1
mode[1] => Mux27.IN1
mode[1] => Mux28.IN1
mode[1] => Mux29.IN1
mode[1] => Mux30.IN1
mode[1] => Mux31.IN1
mode[1] => Mux32.IN1
mode[1] => Mux33.IN1
mode[1] => Mux34.IN1
mode[1] => Mux35.IN1
mode[1] => Mux36.IN1
mode[1] => Mux37.IN1
mode[1] => Mux38.IN1
mode[1] => Mux39.IN1
mode[1] => Mux40.IN4
Add[0] => Decoder0.IN0
Add[1] => LessThan0.IN62
Add[2] => LessThan0.IN61
Add[3] => LessThan0.IN60
Add[4] => LessThan0.IN59
Add[5] => LessThan0.IN58
Add[6] => LessThan0.IN57
Add[7] => LessThan0.IN56
Add[8] => LessThan0.IN55
Add[9] => LessThan0.IN54
Add[10] => LessThan0.IN53
Add[11] => LessThan0.IN52
Add[12] => LessThan0.IN51
Add[13] => LessThan0.IN50
Add[14] => LessThan0.IN49
Add[15] => LessThan0.IN48
Add[16] => LessThan0.IN47
Add[17] => LessThan0.IN46
Add[18] => LessThan0.IN45
Add[19] => LessThan0.IN44
Add[20] => LessThan0.IN43
Add[21] => LessThan0.IN42
Add[22] => LessThan0.IN41
Add[23] => LessThan0.IN40
Add[24] => LessThan0.IN39
Add[25] => LessThan0.IN38
Add[26] => LessThan0.IN37
Add[27] => LessThan0.IN36
Add[28] => LessThan0.IN35
Add[29] => LessThan0.IN34
Add[30] => LessThan0.IN33
Add[31] => LessThan0.IN32
Rd[0] => ~NO_FANOUT~
Rd[1] => ~NO_FANOUT~
Rd[2] => ~NO_FANOUT~
Rd[3] => ~NO_FANOUT~
Rd[4] => ~NO_FANOUT~
Rd[5] => ~NO_FANOUT~
Rd[6] => ~NO_FANOUT~
Rd[7] => ~NO_FANOUT~
Rd[8] => ~NO_FANOUT~
Rd[9] => ~NO_FANOUT~
Rd[10] => ~NO_FANOUT~
Rd[11] => ~NO_FANOUT~
Rd[12] => ~NO_FANOUT~
Rd[13] => ~NO_FANOUT~
Rd[14] => ~NO_FANOUT~
Rd[15] => ~NO_FANOUT~
Rd[16] => ~NO_FANOUT~
Rd[17] => ~NO_FANOUT~
Rd[18] => ~NO_FANOUT~
Rd[19] => ~NO_FANOUT~
Rd[20] => ~NO_FANOUT~
Rd[21] => ~NO_FANOUT~
Rd[22] => ~NO_FANOUT~
Rd[23] => ~NO_FANOUT~
Rd[24] => ~NO_FANOUT~
Rd[25] => ~NO_FANOUT~
Rd[26] => ~NO_FANOUT~
Rd[27] => ~NO_FANOUT~
Rd[28] => ~NO_FANOUT~
Rd[29] => ~NO_FANOUT~
Rd[30] => ~NO_FANOUT~
Rd[31] => ~NO_FANOUT~
D[0] => memory.DATAB
D[1] => memory.DATAB
D[2] => memory.DATAB
D[3] => memory.DATAB
D[4] => memory.DATAB
D[5] => memory.DATAB
D[6] => memory.DATAB
D[7] => memory.DATAB
D[8] => memory.DATAB
D[9] => memory.DATAB
D[10] => memory.DATAB
D[11] => memory.DATAB
D[12] => memory.DATAB
D[13] => memory.DATAB
D[14] => memory.DATAB
D[15] => memory.DATAB
D[16] => memory.DATAB
D[17] => memory.DATAB
D[18] => memory.DATAB
D[19] => memory.DATAB
D[20] => memory.DATAB
D[21] => memory.DATAB
D[22] => memory.DATAB
D[23] => memory.DATAB
D[24] => memory.DATAB
D[25] => memory.DATAB
D[26] => memory.DATAB
D[27] => memory.DATAB
D[28] => memory.DATAB
D[29] => memory.DATAB
D[30] => memory.DATAB
D[31] => memory.DATAB
Q[0] << Q[0].DB_MAX_OUTPUT_PORT_TYPE
Q[1] << Q[1].DB_MAX_OUTPUT_PORT_TYPE
Q[2] << Q[2].DB_MAX_OUTPUT_PORT_TYPE
Q[3] << Q[3].DB_MAX_OUTPUT_PORT_TYPE
Q[4] << Q[4].DB_MAX_OUTPUT_PORT_TYPE
Q[5] << Q[5].DB_MAX_OUTPUT_PORT_TYPE
Q[6] << Q[6].DB_MAX_OUTPUT_PORT_TYPE
Q[7] << Q[7].DB_MAX_OUTPUT_PORT_TYPE
Q[8] << Q[8].DB_MAX_OUTPUT_PORT_TYPE
Q[9] << Q[9].DB_MAX_OUTPUT_PORT_TYPE
Q[10] << Q[10].DB_MAX_OUTPUT_PORT_TYPE
Q[11] << Q[11].DB_MAX_OUTPUT_PORT_TYPE
Q[12] << Q[12].DB_MAX_OUTPUT_PORT_TYPE
Q[13] << Q[13].DB_MAX_OUTPUT_PORT_TYPE
Q[14] << Q[14].DB_MAX_OUTPUT_PORT_TYPE
Q[15] << Q[15].DB_MAX_OUTPUT_PORT_TYPE
Q[16] << Q[16].DB_MAX_OUTPUT_PORT_TYPE
Q[17] << Q[17].DB_MAX_OUTPUT_PORT_TYPE
Q[18] << Q[18].DB_MAX_OUTPUT_PORT_TYPE
Q[19] << Q[19].DB_MAX_OUTPUT_PORT_TYPE
Q[20] << Q[20].DB_MAX_OUTPUT_PORT_TYPE
Q[21] << Q[21].DB_MAX_OUTPUT_PORT_TYPE
Q[22] << Q[22].DB_MAX_OUTPUT_PORT_TYPE
Q[23] << Q[23].DB_MAX_OUTPUT_PORT_TYPE
Q[24] << Q[24].DB_MAX_OUTPUT_PORT_TYPE
Q[25] << Q[25].DB_MAX_OUTPUT_PORT_TYPE
Q[26] << Q[26].DB_MAX_OUTPUT_PORT_TYPE
Q[27] << Q[27].DB_MAX_OUTPUT_PORT_TYPE
Q[28] << Q[28].DB_MAX_OUTPUT_PORT_TYPE
Q[29] << Q[29].DB_MAX_OUTPUT_PORT_TYPE
Q[30] << Q[30].DB_MAX_OUTPUT_PORT_TYPE
Q[31] << Q[31].DB_MAX_OUTPUT_PORT_TYPE
CLK => memory[0][0].CLK
CLK => memory[0][1].CLK
CLK => memory[0][2].CLK
CLK => memory[0][3].CLK
CLK => memory[0][4].CLK
CLK => memory[0][5].CLK
CLK => memory[0][6].CLK
CLK => memory[0][7].CLK
CLK => memory[0][8].CLK
CLK => memory[0][9].CLK
CLK => memory[0][10].CLK
CLK => memory[0][11].CLK
CLK => memory[0][12].CLK
CLK => memory[0][13].CLK
CLK => memory[0][14].CLK
CLK => memory[0][15].CLK
CLK => memory[0][16].CLK
CLK => memory[0][17].CLK
CLK => memory[0][18].CLK
CLK => memory[0][19].CLK
CLK => memory[0][20].CLK
CLK => memory[0][21].CLK
CLK => memory[0][22].CLK
CLK => memory[0][23].CLK
CLK => memory[0][24].CLK
CLK => memory[0][25].CLK
CLK => memory[0][26].CLK
CLK => memory[0][27].CLK
CLK => memory[0][28].CLK
CLK => memory[0][29].CLK
CLK => memory[0][30].CLK
CLK => memory[0][31].CLK


