Analysis & Synthesis report for bus_dual
Wed Dec 10 10:29:56 2025
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |demo_top_bbA|bus:bus_a|split_owner
  9. State Machine - |demo_top_bbA|bus:bus_a|active_init
 10. State Machine - |demo_top_bbA|bus:bus_a|s3_owner
 11. State Machine - |demo_top_bbA|bus:bus_a|s2_owner
 12. State Machine - |demo_top_bbA|bus:bus_a|s1_owner
 13. State Machine - |demo_top_bbA|bus:bus_a|arbiter:u_arbiter|present_state
 14. State Machine - |demo_top_bbA|bus_bridge_s_uart_wrapper:u_bridge_slave|resp_rx_state
 15. State Machine - |demo_top_bbA|bus_bridge_s_uart_wrapper:u_bridge_slave|req_tx_state
 16. State Machine - |demo_top_bbA|bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx|state
 17. State Machine - |demo_top_bbA|bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|transmitter:uart_Tx|state
 18. State Machine - |demo_top_bbA|bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|present_state
 19. State Machine - |demo_top_bbA|master:u_master_2|current_state
 20. State Machine - |demo_top_bbA|master:u_master_1|current_state
 21. Registers Removed During Synthesis
 22. Removed Registers Triggering Further Register Optimizations
 23. General Register Statistics
 24. Inverted Register Statistics
 25. Multiplexer Restructuring Statistics (Restructuring Performed)
 26. Parameter Settings for User Entity Instance: master:u_master_1
 27. Parameter Settings for User Entity Instance: master:u_master_2
 28. Parameter Settings for User Entity Instance: slave:u_s_1
 29. Parameter Settings for User Entity Instance: slave:u_s_2
 30. Parameter Settings for User Entity Instance: bus_bridge_s_uart_wrapper:u_bridge_slave
 31. Parameter Settings for User Entity Instance: bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if
 32. Parameter Settings for User Entity Instance: bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart
 33. Parameter Settings for User Entity Instance: bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|baudrate:uart_baud
 34. Parameter Settings for User Entity Instance: bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|transmitter:uart_Tx
 35. Parameter Settings for User Entity Instance: bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx
 36. Parameter Settings for User Entity Instance: bus:bus_a
 37. Parameter Settings for User Entity Instance: bus:bus_a|address_decoder:u_address_decoder
 38. Port Connectivity Checks: "bus:bus_a|address_decoder:u_address_decoder"
 39. Port Connectivity Checks: "bus:bus_a|arbiter:u_arbiter"
 40. Port Connectivity Checks: "bus:bus_a|split_s_port:u_split_s_port"
 41. Port Connectivity Checks: "bus:bus_a|s_port:u_s_port_2"
 42. Port Connectivity Checks: "bus:bus_a|s_port:u_s_port_1"
 43. Port Connectivity Checks: "bus:bus_a|m_port:u_m_port_2"
 44. Port Connectivity Checks: "bus:bus_a|m_port:u_m_port_1"
 45. Port Connectivity Checks: "bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart"
 46. Port Connectivity Checks: "bus_bridge_s_uart_wrapper:u_bridge_slave"
 47. Port Connectivity Checks: "slave:u_s_2"
 48. Port Connectivity Checks: "slave:u_s_1"
 49. Port Connectivity Checks: "master:u_master_2"
 50. Port Connectivity Checks: "master:u_master_1"
 51. Post-Synthesis Netlist Statistics for Top Partition
 52. Elapsed Time Per Partition
 53. Analysis & Synthesis Messages
 54. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Dec 10 10:29:56 2025          ;
; Quartus Prime Version              ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Revision Name                      ; bus_dual                                       ;
; Top-level Entity Name              ; demo_top_bbA                                   ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; 636                                            ;
;     Total combinational functions  ; 532                                            ;
;     Dedicated logic registers      ; 408                                            ;
; Total registers                    ; 408                                            ;
; Total pins                         ; 5                                              ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 0                                              ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; demo_top_bbA       ; bus_dual           ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 14          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-14        ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                       ;
+---------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path      ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                              ; Library ;
+---------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------+---------+
; rtl/demo_top_bbA.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/demo_top_bbA.sv                   ;         ;
; rtl/uart/uart.v                       ; yes             ; User Verilog HDL File        ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/uart/uart.v                       ;         ;
; rtl/uart/transmitter.v                ; yes             ; User Verilog HDL File        ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/uart/transmitter.v                ;         ;
; rtl/uart/receiver.v                   ; yes             ; User Verilog HDL File        ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/uart/receiver.v                   ;         ;
; rtl/uart/buadrate.v                   ; yes             ; User Verilog HDL File        ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/uart/buadrate.v                   ;         ;
; rtl/target_port.sv                    ; yes             ; User SystemVerilog HDL File  ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/target_port.sv                    ;         ;
; rtl/target.sv                         ; yes             ; User SystemVerilog HDL File  ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/target.sv                         ;         ;
; rtl/split_target_port.sv              ; yes             ; User SystemVerilog HDL File  ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/split_target_port.sv              ;         ;
; rtl/initiator.sv                      ; yes             ; User SystemVerilog HDL File  ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/initiator.sv                      ;         ;
; rtl/init_port.sv                      ; yes             ; User SystemVerilog HDL File  ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/init_port.sv                      ;         ;
; rtl/bus_bridge_target_uart_wrapper.sv ; yes             ; User SystemVerilog HDL File  ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/bus_bridge_target_uart_wrapper.sv ;         ;
; rtl/bus_bridge_target_if.sv           ; yes             ; User SystemVerilog HDL File  ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/bus_bridge_target_if.sv           ;         ;
; rtl/bus_bridge_pkg.sv                 ; yes             ; User SystemVerilog HDL File  ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/bus_bridge_pkg.sv                 ;         ;
; rtl/bus.sv                            ; yes             ; User SystemVerilog HDL File  ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/bus.sv                            ;         ;
; rtl/arbiter.sv                        ; yes             ; User SystemVerilog HDL File  ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/arbiter.sv                        ;         ;
; rtl/addr_decoder.sv                   ; yes             ; User SystemVerilog HDL File  ; C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/addr_decoder.sv                   ;         ;
+---------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 636       ;
;                                             ;           ;
; Total combinational functions               ; 532       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 272       ;
;     -- 3 input functions                    ; 132       ;
;     -- <=2 input functions                  ; 128       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 496       ;
;     -- arithmetic mode                      ; 36        ;
;                                             ;           ;
; Total registers                             ; 408       ;
;     -- Dedicated logic registers            ; 408       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 5         ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 407       ;
; Total fan-out                               ; 3198      ;
; Average fan-out                             ; 3.37      ;
+---------------------------------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                            ;
+-----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------+---------------------------+--------------+
; Compilation Hierarchy Node                    ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                      ; Entity Name               ; Library Name ;
+-----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------+---------------------------+--------------+
; |demo_top_bbA                                 ; 532 (1)             ; 408 (5)                   ; 0           ; 0            ; 0       ; 0         ; 5    ; 0            ; |demo_top_bbA                                                                            ; demo_top_bbA              ; work         ;
;    |bus:bus_a|                                ; 314 (61)            ; 217 (27)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_top_bbA|bus:bus_a                                                                  ; bus                       ; work         ;
;       |address_decoder:u_address_decoder|     ; 27 (27)             ; 17 (17)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_top_bbA|bus:bus_a|address_decoder:u_address_decoder                                ; address_decoder           ; work         ;
;       |arbiter:u_arbiter|                     ; 5 (5)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_top_bbA|bus:bus_a|arbiter:u_arbiter                                                ; arbiter                   ; work         ;
;       |m_port:u_m_port_1|                     ; 52 (52)             ; 42 (42)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_top_bbA|bus:bus_a|m_port:u_m_port_1                                                ; m_port                    ; work         ;
;       |s_port:u_s_port_1|                     ; 31 (31)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_top_bbA|bus:bus_a|s_port:u_s_port_1                                                ; s_port                    ; work         ;
;       |s_port:u_s_port_2|                     ; 31 (31)             ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_top_bbA|bus:bus_a|s_port:u_s_port_2                                                ; s_port                    ; work         ;
;       |split_s_port:u_split_s_port|           ; 107 (107)           ; 90 (90)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_top_bbA|bus:bus_a|split_s_port:u_split_s_port                                      ; split_s_port              ; work         ;
;    |bus_bridge_s_uart_wrapper:u_bridge_slave| ; 169 (30)            ; 158 (50)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_top_bbA|bus_bridge_s_uart_wrapper:u_bridge_slave                                   ; bus_bridge_s_uart_wrapper ; work         ;
;       |bus_bridge_s_if:u_s_if|                ; 51 (51)             ; 61 (61)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_top_bbA|bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if            ; bus_bridge_s_if           ; work         ;
;       |uart:u_s_uart|                         ; 88 (0)              ; 47 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_top_bbA|bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart                     ; uart                      ; work         ;
;          |baudrate:uart_baud|                 ; 30 (30)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_top_bbA|bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|baudrate:uart_baud  ; baudrate                  ; work         ;
;          |receiver:uart_Rx|                   ; 33 (33)             ; 15 (15)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_top_bbA|bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx    ; receiver                  ; work         ;
;          |transmitter:uart_Tx|                ; 25 (25)             ; 18 (18)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_top_bbA|bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|transmitter:uart_Tx ; transmitter               ; work         ;
;    |master:u_master_1|                        ; 42 (42)             ; 22 (22)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_top_bbA|master:u_master_1                                                          ; master                    ; work         ;
;    |slave:u_s_1|                              ; 3 (3)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_top_bbA|slave:u_s_1                                                                ; slave                     ; work         ;
;    |slave:u_s_2|                              ; 3 (3)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |demo_top_bbA|slave:u_s_2                                                                ; slave                     ; work         ;
+-----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+------------------------------------------------------------------------------------------+---------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------+
; State Machine - |demo_top_bbA|bus:bus_a|split_owner                                     ;
+-----------------------+-----------------------+--------------------+--------------------+
; Name                  ; split_owner.INIT_NONE ; split_owner.INIT_2 ; split_owner.INIT_1 ;
+-----------------------+-----------------------+--------------------+--------------------+
; split_owner.INIT_NONE ; 0                     ; 0                  ; 0                  ;
; split_owner.INIT_1    ; 1                     ; 0                  ; 1                  ;
; split_owner.INIT_2    ; 1                     ; 1                  ; 0                  ;
+-----------------------+-----------------------+--------------------+--------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------+
; State Machine - |demo_top_bbA|bus:bus_a|active_init                                     ;
+-----------------------+-----------------------+--------------------+--------------------+
; Name                  ; active_init.INIT_NONE ; active_init.INIT_2 ; active_init.INIT_1 ;
+-----------------------+-----------------------+--------------------+--------------------+
; active_init.INIT_NONE ; 0                     ; 0                  ; 0                  ;
; active_init.INIT_1    ; 1                     ; 0                  ; 1                  ;
; active_init.INIT_2    ; 1                     ; 1                  ; 0                  ;
+-----------------------+-----------------------+--------------------+--------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------+
; State Machine - |demo_top_bbA|bus:bus_a|s3_owner                            ;
+--------------------+--------------------+-----------------+-----------------+
; Name               ; s3_owner.INIT_NONE ; s3_owner.INIT_2 ; s3_owner.INIT_1 ;
+--------------------+--------------------+-----------------+-----------------+
; s3_owner.INIT_NONE ; 0                  ; 0               ; 0               ;
; s3_owner.INIT_1    ; 1                  ; 0               ; 1               ;
; s3_owner.INIT_2    ; 1                  ; 1               ; 0               ;
+--------------------+--------------------+-----------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------+
; State Machine - |demo_top_bbA|bus:bus_a|s2_owner                            ;
+--------------------+--------------------+-----------------+-----------------+
; Name               ; s2_owner.INIT_NONE ; s2_owner.INIT_2 ; s2_owner.INIT_1 ;
+--------------------+--------------------+-----------------+-----------------+
; s2_owner.INIT_NONE ; 0                  ; 0               ; 0               ;
; s2_owner.INIT_1    ; 1                  ; 0               ; 1               ;
; s2_owner.INIT_2    ; 1                  ; 1               ; 0               ;
+--------------------+--------------------+-----------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------+
; State Machine - |demo_top_bbA|bus:bus_a|s1_owner                            ;
+--------------------+--------------------+-----------------+-----------------+
; Name               ; s1_owner.INIT_NONE ; s1_owner.INIT_2 ; s1_owner.INIT_1 ;
+--------------------+--------------------+-----------------+-----------------+
; s1_owner.INIT_NONE ; 0                  ; 0               ; 0               ;
; s1_owner.INIT_1    ; 1                  ; 0               ; 1               ;
; s1_owner.INIT_2    ; 1                  ; 1               ; 0               ;
+--------------------+--------------------+-----------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |demo_top_bbA|bus:bus_a|arbiter:u_arbiter|present_state                                                                                   ;
+----------------------------------+----------------------------------+------------------------------+------------------------------+-----------------------+
; Name                             ; present_state.ST_GRANT_SPLIT_TGT ; present_state.ST_GRANT_INIT2 ; present_state.ST_GRANT_INIT1 ; present_state.ST_IDLE ;
+----------------------------------+----------------------------------+------------------------------+------------------------------+-----------------------+
; present_state.ST_IDLE            ; 0                                ; 0                            ; 0                            ; 0                     ;
; present_state.ST_GRANT_INIT1     ; 0                                ; 0                            ; 1                            ; 1                     ;
; present_state.ST_GRANT_INIT2     ; 0                                ; 1                            ; 0                            ; 1                     ;
; present_state.ST_GRANT_SPLIT_TGT ; 1                                ; 0                            ; 0                            ; 1                     ;
+----------------------------------+----------------------------------+------------------------------+------------------------------+-----------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |demo_top_bbA|bus_bridge_s_uart_wrapper:u_bridge_slave|resp_rx_state                                          ;
+----------------------------------+----------------------------+----------------------------+----------------------------------+
; Name                             ; resp_rx_state.RESP_RX_IDLE ; resp_rx_state.RESP_RX_HOLD ; resp_rx_state.RESP_RX_WAIT_FLAGS ;
+----------------------------------+----------------------------+----------------------------+----------------------------------+
; resp_rx_state.RESP_RX_IDLE       ; 0                          ; 0                          ; 0                                ;
; resp_rx_state.RESP_RX_WAIT_FLAGS ; 1                          ; 0                          ; 1                                ;
; resp_rx_state.RESP_RX_HOLD       ; 1                          ; 1                          ; 0                                ;
+----------------------------------+----------------------------+----------------------------+----------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |demo_top_bbA|bus_bridge_s_uart_wrapper:u_bridge_slave|req_tx_state                                                                                                                                                                                                                                                  ;
+---------------------------------+--------------------------------+-------------------------------+-------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------------------+--------------------------------+
; Name                            ; req_tx_state.REQ_TX_SEND_FLAGS ; req_tx_state.REQ_TX_WAIT_DATA ; req_tx_state.REQ_TX_SEND_DATA ; req_tx_state.REQ_TX_WAIT_ADDR_H ; req_tx_state.REQ_TX_SEND_ADDR_H ; req_tx_state.REQ_TX_WAIT_ADDR_L ; req_tx_state.REQ_TX_SEND_ADDR_L ; req_tx_state.REQ_TX_IDLE ; req_tx_state.REQ_TX_WAIT_FLAGS ;
+---------------------------------+--------------------------------+-------------------------------+-------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------------------+--------------------------------+
; req_tx_state.REQ_TX_IDLE        ; 0                              ; 0                             ; 0                             ; 0                               ; 0                               ; 0                               ; 0                               ; 0                        ; 0                              ;
; req_tx_state.REQ_TX_SEND_ADDR_L ; 0                              ; 0                             ; 0                             ; 0                               ; 0                               ; 0                               ; 1                               ; 1                        ; 0                              ;
; req_tx_state.REQ_TX_WAIT_ADDR_L ; 0                              ; 0                             ; 0                             ; 0                               ; 0                               ; 1                               ; 0                               ; 1                        ; 0                              ;
; req_tx_state.REQ_TX_SEND_ADDR_H ; 0                              ; 0                             ; 0                             ; 0                               ; 1                               ; 0                               ; 0                               ; 1                        ; 0                              ;
; req_tx_state.REQ_TX_WAIT_ADDR_H ; 0                              ; 0                             ; 0                             ; 1                               ; 0                               ; 0                               ; 0                               ; 1                        ; 0                              ;
; req_tx_state.REQ_TX_SEND_DATA   ; 0                              ; 0                             ; 1                             ; 0                               ; 0                               ; 0                               ; 0                               ; 1                        ; 0                              ;
; req_tx_state.REQ_TX_WAIT_DATA   ; 0                              ; 1                             ; 0                             ; 0                               ; 0                               ; 0                               ; 0                               ; 1                        ; 0                              ;
; req_tx_state.REQ_TX_SEND_FLAGS  ; 1                              ; 0                             ; 0                             ; 0                               ; 0                               ; 0                               ; 0                               ; 1                        ; 0                              ;
; req_tx_state.REQ_TX_WAIT_FLAGS  ; 0                              ; 0                             ; 0                             ; 0                               ; 0                               ; 0                               ; 0                               ; 1                        ; 1                              ;
+---------------------------------+--------------------------------+-------------------------------+-------------------------------+---------------------------------+---------------------------------+---------------------------------+---------------------------------+--------------------------+--------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------+
; State Machine - |demo_top_bbA|bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx|state                ;
+----------------------------+----------------------------+---------------------+---------------------+----------------------+
; Name                       ; state.RX_STATE_READY_CLEAR ; state.RX_STATE_STOP ; state.RX_STATE_DATA ; state.RX_STATE_START ;
+----------------------------+----------------------------+---------------------+---------------------+----------------------+
; state.RX_STATE_START       ; 0                          ; 0                   ; 0                   ; 0                    ;
; state.RX_STATE_DATA        ; 0                          ; 0                   ; 1                   ; 1                    ;
; state.RX_STATE_STOP        ; 0                          ; 1                   ; 0                   ; 1                    ;
; state.RX_STATE_READY_CLEAR ; 1                          ; 0                   ; 0                   ; 1                    ;
+----------------------------+----------------------------+---------------------+---------------------+----------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------+
; State Machine - |demo_top_bbA|bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|transmitter:uart_Tx|state ;
+----------------------+---------------------+---------------------+----------------------+----------------------+
; Name                 ; state.TX_STATE_STOP ; state.TX_STATE_DATA ; state.TX_STATE_START ; state.TX_STATE_IDLE  ;
+----------------------+---------------------+---------------------+----------------------+----------------------+
; state.TX_STATE_IDLE  ; 0                   ; 0                   ; 0                    ; 0                    ;
; state.TX_STATE_START ; 0                   ; 0                   ; 1                    ; 1                    ;
; state.TX_STATE_DATA  ; 0                   ; 1                   ; 0                    ; 1                    ;
; state.TX_STATE_STOP  ; 1                   ; 0                   ; 0                    ; 1                    ;
+----------------------+---------------------+---------------------+----------------------+----------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |demo_top_bbA|bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|present_state                                                                                                                    ;
+---------------------------------------+-----------------------------------+--------------------------------------+--------------------------------------+------------------------------+---------------------------------------+
; Name                                  ; present_state.STATE_TGT_WAIT_RESP ; present_state.STATE_TGT_SEND_REQUEST ; present_state.STATE_TGT_WAIT_WR_DATA ; present_state.STATE_TGT_IDLE ; present_state.STATE_TGT_WAIT_RD_GRANT ;
+---------------------------------------+-----------------------------------+--------------------------------------+--------------------------------------+------------------------------+---------------------------------------+
; present_state.STATE_TGT_IDLE          ; 0                                 ; 0                                    ; 0                                    ; 0                            ; 0                                     ;
; present_state.STATE_TGT_WAIT_WR_DATA  ; 0                                 ; 0                                    ; 1                                    ; 1                            ; 0                                     ;
; present_state.STATE_TGT_SEND_REQUEST  ; 0                                 ; 1                                    ; 0                                    ; 1                            ; 0                                     ;
; present_state.STATE_TGT_WAIT_RESP     ; 1                                 ; 0                                    ; 0                                    ; 1                            ; 0                                     ;
; present_state.STATE_TGT_WAIT_RD_GRANT ; 0                                 ; 0                                    ; 0                                    ; 1                            ; 1                                     ;
+---------------------------------------+-----------------------------------+--------------------------------------+--------------------------------------+------------------------------+---------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |demo_top_bbA|master:u_master_2|current_state                                                                                                                                                                                             ;
+---------------------------------+------------------------------+-----------------------------+--------------------------------+---------------------------------+-----------------------------+--------------------------------+--------------------------+
; Name                            ; current_state.STATE_COMPLETE ; current_state.STATE_RD_WAIT ; current_state.STATE_RD_REQUEST ; current_state.STATE_WR_WAIT_ACK ; current_state.STATE_WR_HOLD ; current_state.STATE_WR_REQUEST ; current_state.STATE_IDLE ;
+---------------------------------+------------------------------+-----------------------------+--------------------------------+---------------------------------+-----------------------------+--------------------------------+--------------------------+
; current_state.STATE_IDLE        ; 0                            ; 0                           ; 0                              ; 0                               ; 0                           ; 0                              ; 0                        ;
; current_state.STATE_WR_REQUEST  ; 0                            ; 0                           ; 0                              ; 0                               ; 0                           ; 1                              ; 1                        ;
; current_state.STATE_WR_HOLD     ; 0                            ; 0                           ; 0                              ; 0                               ; 1                           ; 0                              ; 1                        ;
; current_state.STATE_WR_WAIT_ACK ; 0                            ; 0                           ; 0                              ; 1                               ; 0                           ; 0                              ; 1                        ;
; current_state.STATE_RD_REQUEST  ; 0                            ; 0                           ; 1                              ; 0                               ; 0                           ; 0                              ; 1                        ;
; current_state.STATE_RD_WAIT     ; 0                            ; 1                           ; 0                              ; 0                               ; 0                           ; 0                              ; 1                        ;
; current_state.STATE_COMPLETE    ; 1                            ; 0                           ; 0                              ; 0                               ; 0                           ; 0                              ; 1                        ;
+---------------------------------+------------------------------+-----------------------------+--------------------------------+---------------------------------+-----------------------------+--------------------------------+--------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |demo_top_bbA|master:u_master_1|current_state                                                                                                                                                                                             ;
+---------------------------------+------------------------------+-----------------------------+--------------------------------+---------------------------------+-----------------------------+--------------------------------+--------------------------+
; Name                            ; current_state.STATE_COMPLETE ; current_state.STATE_RD_WAIT ; current_state.STATE_RD_REQUEST ; current_state.STATE_WR_WAIT_ACK ; current_state.STATE_WR_HOLD ; current_state.STATE_WR_REQUEST ; current_state.STATE_IDLE ;
+---------------------------------+------------------------------+-----------------------------+--------------------------------+---------------------------------+-----------------------------+--------------------------------+--------------------------+
; current_state.STATE_IDLE        ; 0                            ; 0                           ; 0                              ; 0                               ; 0                           ; 0                              ; 0                        ;
; current_state.STATE_WR_REQUEST  ; 0                            ; 0                           ; 0                              ; 0                               ; 0                           ; 1                              ; 1                        ;
; current_state.STATE_WR_HOLD     ; 0                            ; 0                           ; 0                              ; 0                               ; 1                           ; 0                              ; 1                        ;
; current_state.STATE_WR_WAIT_ACK ; 0                            ; 0                           ; 0                              ; 1                               ; 0                           ; 0                              ; 1                        ;
; current_state.STATE_RD_REQUEST  ; 0                            ; 0                           ; 1                              ; 0                               ; 0                           ; 0                              ; 1                        ;
; current_state.STATE_RD_WAIT     ; 0                            ; 1                           ; 0                              ; 0                               ; 0                           ; 0                              ; 1                        ;
; current_state.STATE_COMPLETE    ; 1                            ; 0                           ; 0                              ; 0                               ; 0                           ; 0                              ; 1                        ;
+---------------------------------+------------------------------+-----------------------------+--------------------------------+---------------------------------+-----------------------------+--------------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                               ;
+------------------------------------------------------------------------------------+-------------------------------------------------------------+
; Register name                                                                      ; Reason for Removal                                          ;
+------------------------------------------------------------------------------------+-------------------------------------------------------------+
; bus:bus_a|m_port:u_m_port_1|address_pending[1,3..14]                               ; Merged with bus:bus_a|m_port:u_m_port_1|address_pending[0]  ;
; bus:bus_a|m_port:u_m_port_2|address_pending[1..3,5..15]                            ; Merged with bus:bus_a|m_port:u_m_port_2|address_pending[0]  ;
; master:u_master_1|address_out_reg[1,3..14]                                         ; Merged with master:u_master_1|address_out_reg[0]            ;
; master:u_master_2|address_out_reg[1..3,5..15]                                      ; Merged with master:u_master_2|address_out_reg[0]            ;
; bus:bus_a|m_port:u_m_port_1|address_pending[2]                                     ; Merged with bus:bus_a|m_port:u_m_port_1|address_pending[15] ;
; master:u_master_1|address_out_reg[2]                                               ; Merged with master:u_master_1|address_out_reg[15]           ;
; master:u_master_2|address_out_reg[0]                                               ; Stuck at GND due to stuck port data_in                      ;
; master:u_master_1|address_out_reg[0]                                               ; Stuck at GND due to stuck port data_in                      ;
; bus:bus_a|m_port:u_m_port_2|address_pending[0]                                     ; Stuck at GND due to stuck port data_in                      ;
; bus:bus_a|m_port:u_m_port_1|address_pending[0]                                     ; Stuck at GND due to stuck port data_in                      ;
; bus:bus_a|m_port:u_m_port_2|shift_tx[8..15]                                        ; Stuck at GND due to stuck port data_in                      ;
; bus:bus_a|address_decoder:u_address_decoder|shift_addr[1..11]                      ; Lost fanout                                                 ;
; master:u_master_1|data_out_reg[4..7]                                               ; Stuck at GND due to stuck port data_in                      ;
; bus:bus_a|m_port:u_m_port_1|data_pending[4,5]                                      ; Stuck at GND due to stuck port data_in                      ;
; master:u_master_2|data_out_reg[5]                                                  ; Stuck at GND due to stuck port data_in                      ;
; bus:bus_a|m_port:u_m_port_1|data_pending[6,7]                                      ; Stuck at GND due to stuck port data_in                      ;
; master:u_master_2|data_out_reg[7]                                                  ; Stuck at GND due to stuck port data_in                      ;
; bus:bus_a|m_port:u_m_port_2|data_pending[5,7]                                      ; Stuck at GND due to stuck port data_in                      ;
; bus:bus_a|m_port:u_m_port_2|shift_tx[7]                                            ; Stuck at GND due to stuck port data_in                      ;
; master:u_master_2|data_out_reg[6]                                                  ; Merged with master:u_master_2|data_out_reg[4]               ;
; master:u_master_2|data_out_reg[4]                                                  ; Merged with master:u_master_2|data_out_reg[3]               ;
; bus:bus_a|m_port:u_m_port_2|data_pending[4,6]                                      ; Merged with bus:bus_a|m_port:u_m_port_2|data_pending[3]     ;
; bus:bus_a|arbiter:u_arbiter|present_state~4                                        ; Lost fanout                                                 ;
; bus:bus_a|arbiter:u_arbiter|present_state~5                                        ; Lost fanout                                                 ;
; bus_bridge_s_uart_wrapper:u_bridge_slave|req_tx_state~12                           ; Lost fanout                                                 ;
; bus_bridge_s_uart_wrapper:u_bridge_slave|req_tx_state~13                           ; Lost fanout                                                 ;
; bus_bridge_s_uart_wrapper:u_bridge_slave|req_tx_state~14                           ; Lost fanout                                                 ;
; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx|state~6    ; Lost fanout                                                 ;
; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx|state~7    ; Lost fanout                                                 ;
; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|transmitter:uart_Tx|state~5 ; Lost fanout                                                 ;
; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|transmitter:uart_Tx|state~6 ; Lost fanout                                                 ;
; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|present_state~8    ; Lost fanout                                                 ;
; bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|present_state~9    ; Lost fanout                                                 ;
; master:u_master_2|current_state~11                                                 ; Lost fanout                                                 ;
; master:u_master_2|current_state~12                                                 ; Lost fanout                                                 ;
; master:u_master_2|current_state~13                                                 ; Lost fanout                                                 ;
; master:u_master_1|current_state~11                                                 ; Lost fanout                                                 ;
; master:u_master_1|current_state~12                                                 ; Lost fanout                                                 ;
; master:u_master_1|current_state~13                                                 ; Lost fanout                                                 ;
; bus_bridge_s_uart_wrapper:u_bridge_slave|resp_rx_state.RESP_RX_IDLE                ; Lost fanout                                                 ;
; master:u_master_2|current_state.STATE_WR_REQUEST                                   ; Stuck at GND due to stuck port data_in                      ;
; master:u_master_2|data_out_reg[2,3]                                                ; Stuck at GND due to stuck port clock_enable                 ;
; master:u_master_2|data_valid_reg                                                   ; Stuck at GND due to stuck port data_in                      ;
; bus:bus_a|m_port:u_m_port_2|data_pending[1]                                        ; Stuck at GND due to stuck port clock_enable                 ;
; master:u_master_2|data_out_reg[0]                                                  ; Stuck at GND due to stuck port clock_enable                 ;
; bus:bus_a|m_port:u_m_port_2|data_pending[2]                                        ; Stuck at GND due to stuck port clock_enable                 ;
; master:u_master_2|data_out_reg[1]                                                  ; Stuck at GND due to stuck port clock_enable                 ;
; bus:bus_a|m_port:u_m_port_2|data_pending[0,3]                                      ; Stuck at GND due to stuck port clock_enable                 ;
; bus:bus_a|m_port:u_m_port_2|pending_data                                           ; Stuck at GND due to stuck port data_in                      ;
; bus:bus_a|m_port:u_m_port_2|shift_tx[5,6]                                          ; Stuck at GND due to stuck port data_in                      ;
; master:u_master_2|sent_data                                                        ; Lost fanout                                                 ;
; master:u_master_2|ptr_write[0,1]                                                   ; Lost fanout                                                 ;
; master:u_master_2|current_state.STATE_WR_HOLD                                      ; Stuck at GND due to stuck port data_in                      ;
; master:u_master_2|current_state.STATE_WR_WAIT_ACK                                  ; Stuck at GND due to stuck port data_in                      ;
; bus:bus_a|split_s_port:u_split_s_port|shift_rx_data[7]                             ; Stuck at GND due to stuck port data_in                      ;
; master:u_master_2|current_state.STATE_RD_REQUEST                                   ; Stuck at GND due to stuck port data_in                      ;
; master:u_master_2|address_valid_reg                                                ; Stuck at GND due to stuck port data_in                      ;
; bus:bus_a|m_port:u_m_port_2|is_read_addr                                           ; Stuck at GND due to stuck port clock_enable                 ;
; bus:bus_a|m_port:u_m_port_2|address_pending[4]                                     ; Stuck at GND due to stuck port clock_enable                 ;
; master:u_master_2|sent_addr                                                        ; Lost fanout                                                 ;
; master:u_master_2|address_out_reg[4]                                               ; Lost fanout                                                 ;
; master:u_master_2|req_reg                                                          ; Stuck at GND due to stuck port data_in                      ;
; master:u_master_2|current_state.STATE_RD_WAIT                                      ; Stuck at GND due to stuck port data_in                      ;
; bus:bus_a|m_port:u_m_port_2|expected_read_data                                     ; Stuck at GND due to stuck port data_in                      ;
; bus:bus_a|m_port:u_m_port_2|pending_addr                                           ; Stuck at GND due to stuck port data_in                      ;
; bus:bus_a|m_port:u_m_port_2|ready_rx_byte                                          ; Lost fanout                                                 ;
; bus:bus_a|m_port:u_m_port_2|m_data_in_valid                                        ; Lost fanout                                                 ;
; bus:bus_a|m_port:u_m_port_2|reg_ack_init                                           ; Lost fanout                                                 ;
; bus:bus_a|arbiter:u_arbiter|present_state.ST_GRANT_INIT2                           ; Stuck at GND due to stuck port data_in                      ;
; master:u_master_2|current_state.STATE_COMPLETE                                     ; Stuck at GND due to stuck port data_in                      ;
; bus:bus_a|split_owner.INIT_2                                                       ; Lost fanout                                                 ;
; master:u_master_2|ack_resume_split                                                 ; Lost fanout                                                 ;
; master:u_master_2|active_split                                                     ; Lost fanout                                                 ;
; bus:bus_a|m_port:u_m_port_2|pending_ack_read                                       ; Lost fanout                                                 ;
; bus:bus_a|s1_owner.INIT_2                                                          ; Lost fanout                                                 ;
; bus:bus_a|s2_owner.INIT_2                                                          ; Lost fanout                                                 ;
; bus:bus_a|s3_owner.INIT_2                                                          ; Lost fanout                                                 ;
; bus:bus_a|m_port:u_m_port_2|count_rx_bit[0..2]                                     ; Lost fanout                                                 ;
; bus:bus_a|m_port:u_m_port_2|pending_read_data                                      ; Lost fanout                                                 ;
; master:u_master_2|current_state.STATE_IDLE                                         ; Merged with master:u_master_2|rw_reg                        ;
; master:u_master_2|rw_reg                                                           ; Stuck at GND due to stuck port data_in                      ;
; bus:bus_a|active_init.INIT_2                                                       ; Stuck at GND due to stuck port data_in                      ;
; bus:bus_a|m_port:u_m_port_2|bus_mode                                               ; Stuck at GND due to stuck port data_in                      ;
; bus:bus_a|m_port:u_m_port_2|active_tx                                              ; Stuck at GND due to stuck port data_in                      ;
; bus:bus_a|m_port:u_m_port_2|shift_tx[0]                                            ; Stuck at GND due to stuck port clock_enable                 ;
; bus:bus_a|m_port:u_m_port_2|shift_tx[1..3]                                         ; Lost fanout                                                 ;
; bus:bus_a|m_port:u_m_port_2|remaining_tx_bits[0..4]                                ; Stuck at GND due to stuck port clock                        ;
; bus:bus_a|m_port:u_m_port_2|bus_data_out_valid                                     ; Lost fanout                                                 ;
; bus:bus_a|m_port:u_m_port_2|bus_data_out                                           ; Lost fanout                                                 ;
; bus:bus_a|m_port:u_m_port_2|shift_tx[4]                                            ; Lost fanout                                                 ;
; Total Number of Removed Registers = 176                                            ;                                                             ;
+------------------------------------------------------------------------------------+-------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                              ;
+--------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------+
; Register name                                          ; Reason for Removal        ; Registers Removed due to This Register                                              ;
+--------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------+
; master:u_master_2|current_state.STATE_WR_REQUEST       ; Stuck at GND              ; master:u_master_2|data_out_reg[2], master:u_master_2|data_out_reg[3],               ;
;                                                        ; due to stuck port data_in ; master:u_master_2|data_valid_reg, bus:bus_a|m_port:u_m_port_2|data_pending[1],      ;
;                                                        ;                           ; master:u_master_2|data_out_reg[0], bus:bus_a|m_port:u_m_port_2|data_pending[2],     ;
;                                                        ;                           ; master:u_master_2|data_out_reg[1], bus:bus_a|m_port:u_m_port_2|data_pending[3],     ;
;                                                        ;                           ; bus:bus_a|m_port:u_m_port_2|data_pending[0],                                        ;
;                                                        ;                           ; bus:bus_a|m_port:u_m_port_2|pending_data, master:u_master_2|ptr_write[0],           ;
;                                                        ;                           ; master:u_master_2|ptr_write[1], master:u_master_2|address_valid_reg,                ;
;                                                        ;                           ; bus:bus_a|m_port:u_m_port_2|is_read_addr,                                           ;
;                                                        ;                           ; bus:bus_a|m_port:u_m_port_2|address_pending[4],                                     ;
;                                                        ;                           ; master:u_master_2|address_out_reg[4], master:u_master_2|req_reg,                    ;
;                                                        ;                           ; bus:bus_a|m_port:u_m_port_2|expected_read_data,                                     ;
;                                                        ;                           ; bus:bus_a|m_port:u_m_port_2|pending_addr,                                           ;
;                                                        ;                           ; bus:bus_a|m_port:u_m_port_2|ready_rx_byte,                                          ;
;                                                        ;                           ; bus:bus_a|m_port:u_m_port_2|m_data_in_valid,                                        ;
;                                                        ;                           ; bus:bus_a|m_port:u_m_port_2|reg_ack_init, bus:bus_a|split_owner.INIT_2,             ;
;                                                        ;                           ; master:u_master_2|ack_resume_split, master:u_master_2|active_split,                 ;
;                                                        ;                           ; bus:bus_a|m_port:u_m_port_2|pending_ack_read, bus:bus_a|s3_owner.INIT_2,            ;
;                                                        ;                           ; bus:bus_a|m_port:u_m_port_2|count_rx_bit[2],                                        ;
;                                                        ;                           ; bus:bus_a|m_port:u_m_port_2|count_rx_bit[1],                                        ;
;                                                        ;                           ; bus:bus_a|m_port:u_m_port_2|count_rx_bit[0],                                        ;
;                                                        ;                           ; bus:bus_a|m_port:u_m_port_2|pending_read_data, master:u_master_2|rw_reg,            ;
;                                                        ;                           ; bus:bus_a|active_init.INIT_2, bus:bus_a|m_port:u_m_port_2|bus_mode,                 ;
;                                                        ;                           ; bus:bus_a|m_port:u_m_port_2|active_tx,                                              ;
;                                                        ;                           ; bus:bus_a|m_port:u_m_port_2|remaining_tx_bits[0],                                   ;
;                                                        ;                           ; bus:bus_a|m_port:u_m_port_2|remaining_tx_bits[1],                                   ;
;                                                        ;                           ; bus:bus_a|m_port:u_m_port_2|remaining_tx_bits[2],                                   ;
;                                                        ;                           ; bus:bus_a|m_port:u_m_port_2|remaining_tx_bits[3],                                   ;
;                                                        ;                           ; bus:bus_a|m_port:u_m_port_2|remaining_tx_bits[4]                                    ;
; master:u_master_2|address_out_reg[0]                   ; Stuck at GND              ; bus:bus_a|m_port:u_m_port_2|address_pending[0],                                     ;
;                                                        ; due to stuck port data_in ; bus:bus_a|m_port:u_m_port_2|shift_tx[10], bus:bus_a|m_port:u_m_port_2|shift_tx[9],  ;
;                                                        ;                           ; bus:bus_a|m_port:u_m_port_2|shift_tx[8], bus:bus_a|m_port:u_m_port_2|shift_tx[7],   ;
;                                                        ;                           ; bus:bus_a|m_port:u_m_port_2|shift_tx[6], bus:bus_a|m_port:u_m_port_2|shift_tx[5],   ;
;                                                        ;                           ; master:u_master_2|sent_addr, bus:bus_a|m_port:u_m_port_2|shift_tx[0],               ;
;                                                        ;                           ; bus:bus_a|m_port:u_m_port_2|shift_tx[1], bus:bus_a|m_port:u_m_port_2|shift_tx[2],   ;
;                                                        ;                           ; bus:bus_a|m_port:u_m_port_2|shift_tx[3], bus:bus_a|m_port:u_m_port_2|shift_tx[4]    ;
; bus:bus_a|m_port:u_m_port_2|shift_tx[15]               ; Stuck at GND              ; bus:bus_a|m_port:u_m_port_2|shift_tx[14], bus:bus_a|m_port:u_m_port_2|shift_tx[13], ;
;                                                        ; due to stuck port data_in ; bus:bus_a|m_port:u_m_port_2|shift_tx[12], bus:bus_a|m_port:u_m_port_2|shift_tx[11]  ;
; master:u_master_2|data_out_reg[5]                      ; Stuck at GND              ; bus:bus_a|m_port:u_m_port_2|data_pending[5], master:u_master_2|sent_data            ;
;                                                        ; due to stuck port data_in ;                                                                                     ;
; bus:bus_a|split_s_port:u_split_s_port|shift_rx_data[7] ; Stuck at GND              ; bus:bus_a|m_port:u_m_port_2|bus_data_out_valid,                                     ;
;                                                        ; due to stuck port data_in ; bus:bus_a|m_port:u_m_port_2|bus_data_out                                            ;
; master:u_master_1|address_out_reg[0]                   ; Stuck at GND              ; bus:bus_a|m_port:u_m_port_1|address_pending[0]                                      ;
;                                                        ; due to stuck port data_in ;                                                                                     ;
; master:u_master_1|data_out_reg[4]                      ; Stuck at GND              ; bus:bus_a|m_port:u_m_port_1|data_pending[4]                                         ;
;                                                        ; due to stuck port data_in ;                                                                                     ;
; master:u_master_1|data_out_reg[5]                      ; Stuck at GND              ; bus:bus_a|m_port:u_m_port_1|data_pending[5]                                         ;
;                                                        ; due to stuck port data_in ;                                                                                     ;
; master:u_master_1|data_out_reg[6]                      ; Stuck at GND              ; bus:bus_a|m_port:u_m_port_1|data_pending[6]                                         ;
;                                                        ; due to stuck port data_in ;                                                                                     ;
; master:u_master_1|data_out_reg[7]                      ; Stuck at GND              ; bus:bus_a|m_port:u_m_port_1|data_pending[7]                                         ;
;                                                        ; due to stuck port data_in ;                                                                                     ;
; master:u_master_2|data_out_reg[7]                      ; Stuck at GND              ; bus:bus_a|m_port:u_m_port_2|data_pending[7]                                         ;
;                                                        ; due to stuck port data_in ;                                                                                     ;
+--------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 408   ;
; Number of registers using Synchronous Clear  ; 14    ;
; Number of registers using Synchronous Load   ; 16    ;
; Number of registers using Asynchronous Clear ; 357   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 252   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                               ;
+----------------------------------------------------------------------------------+---------+
; Inverted Register                                                                ; Fan out ;
+----------------------------------------------------------------------------------+---------+
; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|transmitter:uart_Tx|Tx    ; 2       ;
; bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|transmitter:uart_Tx|flag2 ; 3       ;
; master:u_master_1|rw_reg                                                         ; 3       ;
; Total number of inverted registers = 3                                           ;         ;
+----------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |demo_top_bbA|bus:bus_a|split_s_port:u_split_s_port|s_data_in[0]                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |demo_top_bbA|bus:bus_a|split_s_port:u_split_s_port|s_address_in_valid                                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |demo_top_bbA|bus:bus_a|address_decoder:u_address_decoder|shift_addr[13]                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |demo_top_bbA|bus:bus_a|s_port:u_s_port_2|s_address_in_valid                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |demo_top_bbA|bus:bus_a|s_port:u_s_port_1|s_address_in_valid                                           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |demo_top_bbA|bus:bus_a|split_s_port:u_split_s_port|remaining_tx_bits[3]                               ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |demo_top_bbA|bus:bus_a|s_port:u_s_port_2|remaining_tx_bits[1]                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |demo_top_bbA|bus:bus_a|s_port:u_s_port_1|remaining_tx_bits[1]                                         ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |demo_top_bbA|bus:bus_a|m_port:u_m_port_2|shift_tx[2]                                                  ;
; 4:1                ; 11 bits   ; 22 LEs        ; 11 LEs               ; 11 LEs                 ; Yes        ; |demo_top_bbA|bus:bus_a|m_port:u_m_port_1|shift_tx[4]                                                  ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |demo_top_bbA|bus:bus_a|m_port:u_m_port_1|shift_tx[0]                                                  ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |demo_top_bbA|bus:bus_a|split_s_port:u_split_s_port|buffer_data[3]                                     ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |demo_top_bbA|bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|address_busb_current[13] ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |demo_top_bbA|bus:bus_a|address_decoder:u_address_decoder|count_address_bits[4]                        ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |demo_top_bbA|bus:bus_a|m_port:u_m_port_2|remaining_tx_bits[0]                                         ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; Yes        ; |demo_top_bbA|bus:bus_a|m_port:u_m_port_1|remaining_tx_bits[0]                                         ;
; 5:1                ; 8 bits    ; 24 LEs        ; 0 LEs                ; 24 LEs                 ; Yes        ; |demo_top_bbA|bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|data_write_current[1]    ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; Yes        ; |demo_top_bbA|bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|transmitter:uart_Tx|bit_pos[1]    ;
; 7:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |demo_top_bbA|bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx|sample[2]        ;
; 7:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |demo_top_bbA|bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx|bit_count[3]     ;
; 9:1                ; 7 bits    ; 42 LEs        ; 14 LEs               ; 28 LEs                 ; Yes        ; |demo_top_bbA|bus_bridge_s_uart_wrapper:u_bridge_slave|uart_data_in[7]                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |demo_top_bbA|bus:bus_a|s2_owner                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |demo_top_bbA|bus:bus_a|s1_owner                                                                       ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |demo_top_bbA|bus:bus_a|active_init                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |demo_top_bbA|bus:bus_a|s3_owner                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |demo_top_bbA|bus:bus_a|Selector9                                                                      ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |demo_top_bbA|bus:bus_a|split_owner                                                                    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |demo_top_bbA|bus_bridge_s_uart_wrapper:u_bridge_slave|Selector20                                      ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |demo_top_bbA|bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|transmitter:uart_Tx|Selector1     ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |demo_top_bbA|bus:bus_a|response_owner.INIT_2                                                          ;
; 8:1                ; 4 bits    ; 20 LEs        ; 12 LEs               ; 8 LEs                  ; No         ; |demo_top_bbA|bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx|state            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; No         ; |demo_top_bbA|bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|transmitter:uart_Tx|Selector0     ;
; 10:1               ; 4 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |demo_top_bbA|bus:bus_a|arbiter:u_arbiter|Selector3                                                    ;
; 11:1               ; 2 bits    ; 14 LEs        ; 6 LEs                ; 8 LEs                  ; No         ; |demo_top_bbA|bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if|Selector21               ;
; 13:1               ; 7 bits    ; 56 LEs        ; 35 LEs               ; 21 LEs                 ; No         ; |demo_top_bbA|master:u_master_2|Selector8                                                              ;
; 15:1               ; 7 bits    ; 70 LEs        ; 42 LEs               ; 28 LEs                 ; No         ; |demo_top_bbA|master:u_master_1|Selector11                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master:u_master_1 ;
+----------------+------------------+----------------------------+
; Parameter Name ; Value            ; Type                       ;
+----------------+------------------+----------------------------+
; WRITE_ADDR     ; 1000000000000100 ; Unsigned Binary            ;
; READ_ADDR      ; 1000000000000100 ; Unsigned Binary            ;
; MEM_INIT_DATA  ; 00000101         ; Unsigned Binary            ;
+----------------+------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: master:u_master_2 ;
+----------------+------------------+----------------------------+
; Parameter Name ; Value            ; Type                       ;
+----------------+------------------+----------------------------+
; WRITE_ADDR     ; 0000000000010000 ; Unsigned Binary            ;
; READ_ADDR      ; 0000000000010000 ; Unsigned Binary            ;
; MEM_INIT_DATA  ; 01011010         ; Unsigned Binary            ;
+----------------+------------------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: slave:u_s_1 ;
+--------------------+-------+-----------------------------+
; Parameter Name     ; Value ; Type                        ;
+--------------------+-------+-----------------------------+
; INTERNAL_ADDR_BITS ; 11    ; Signed Integer              ;
+--------------------+-------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: slave:u_s_2 ;
+--------------------+-------+-----------------------------+
; Parameter Name     ; Value ; Type                        ;
+--------------------+-------+-----------------------------+
; INTERNAL_ADDR_BITS ; 11    ; Signed Integer              ;
+--------------------+-------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bus_bridge_s_uart_wrapper:u_bridge_slave ;
+-------------------+----------------------------------+--------------------------------+
; Parameter Name    ; Value                            ; Type                           ;
+-------------------+----------------------------------+--------------------------------+
; BRIDGE_BASE_ADDR  ; 1000000000000000                 ; Unsigned Binary                ;
; TARGET0_SIZE      ; 00000000000000000001000000000000 ; Unsigned Binary                ;
; TARGET1_SIZE      ; 00000000000000000000100000000000 ; Unsigned Binary                ;
; TARGET2_SIZE      ; 00000000000000000001000000000000 ; Unsigned Binary                ;
; BUSB_TARGET0_BASE ; 1000000000000000                 ; Unsigned Binary                ;
; BUSB_TARGET1_BASE ; 0000000000000000                 ; Unsigned Binary                ;
; BUSB_TARGET2_BASE ; 0100000000000000                 ; Unsigned Binary                ;
+-------------------+----------------------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if ;
+-------------------+----------------------------------+-------------------------------------------------------+
; Parameter Name    ; Value                            ; Type                                                  ;
+-------------------+----------------------------------+-------------------------------------------------------+
; BRIDGE_BASE_ADDR  ; 1000000000000000                 ; Unsigned Binary                                       ;
; TARGET0_SIZE      ; 00000000000000000001000000000000 ; Unsigned Binary                                       ;
; TARGET1_SIZE      ; 00000000000000000000100000000000 ; Unsigned Binary                                       ;
; TARGET2_SIZE      ; 00000000000000000001000000000000 ; Unsigned Binary                                       ;
; BUSB_TARGET0_BASE ; 1000000000000000                 ; Unsigned Binary                                       ;
; BUSB_TARGET1_BASE ; 0000000000000000                 ; Unsigned Binary                                       ;
; BUSB_TARGET2_BASE ; 0100000000000000                 ; Unsigned Binary                                       ;
+-------------------+----------------------------------+-------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; DATA_BITS      ; 8     ; Signed Integer                                                             ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|baudrate:uart_baud ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
; RX_ACC_MAX     ; 27    ; Signed Integer                                                                                ;
; TX_ACC_MAX     ; 434   ; Signed Integer                                                                                ;
; RX_ACC_WIDTH   ; 5     ; Signed Integer                                                                                ;
; TX_ACC_WIDTH   ; 9     ; Signed Integer                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|transmitter:uart_Tx ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------+
; DATA_BITS      ; 8     ; Signed Integer                                                                                 ;
+----------------+-------+------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------+
; DATA_BITS      ; 8     ; Signed Integer                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bus:bus_a              ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; TARGET1_BASE   ; 0000000000000000                 ; Unsigned Binary ;
; TARGET1_SIZE   ; 00000000000000000000100000000000 ; Unsigned Binary ;
; TARGET2_BASE   ; 0100000000000000                 ; Unsigned Binary ;
; TARGET2_SIZE   ; 00000000000000000001000000000000 ; Unsigned Binary ;
; TARGET3_BASE   ; 1000000000000000                 ; Unsigned Binary ;
; TARGET3_SIZE   ; 00000000000000000010100000000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bus:bus_a|address_decoder:u_address_decoder ;
+----------------+----------------------------------+--------------------------------------+
; Parameter Name ; Value                            ; Type                                 ;
+----------------+----------------------------------+--------------------------------------+
; TARGET1_BASE   ; 0000000000000000                 ; Unsigned Binary                      ;
; TARGET1_SIZE   ; 00000000000000000000100000000000 ; Unsigned Binary                      ;
; TARGET2_BASE   ; 0100000000000000                 ; Unsigned Binary                      ;
; TARGET2_SIZE   ; 00000000000000000001000000000000 ; Unsigned Binary                      ;
; TARGET3_BASE   ; 1000000000000000                 ; Unsigned Binary                      ;
; TARGET3_SIZE   ; 00000000000000000010100000000000 ; Unsigned Binary                      ;
+----------------+----------------------------------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bus:bus_a|address_decoder:u_address_decoder"                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; sel  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bus:bus_a|arbiter:u_arbiter"                                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; sel  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "bus:bus_a|split_s_port:u_split_s_port" ;
+-------------+--------+----------+---------------------------------+
; Port        ; Type   ; Severity ; Details                         ;
+-------------+--------+----------+---------------------------------+
; split_ack   ; Output ; Info     ; Explicitly unconnected          ;
; bus_s_ready ; Output ; Info     ; Explicitly unconnected          ;
; bus_s_rw    ; Output ; Info     ; Explicitly unconnected          ;
+-------------+--------+----------+---------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "bus:bus_a|s_port:u_s_port_2"  ;
+-------------+--------+----------+------------------------+
; Port        ; Type   ; Severity ; Details                ;
+-------------+--------+----------+------------------------+
; bus_s_ready ; Output ; Info     ; Explicitly unconnected ;
; bus_s_rw    ; Output ; Info     ; Explicitly unconnected ;
+-------------+--------+----------+------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "bus:bus_a|s_port:u_s_port_1"  ;
+-------------+--------+----------+------------------------+
; Port        ; Type   ; Severity ; Details                ;
+-------------+--------+----------+------------------------+
; bus_s_ready ; Output ; Info     ; Explicitly unconnected ;
; bus_s_rw    ; Output ; Info     ; Explicitly unconnected ;
+-------------+--------+----------+------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bus:bus_a|m_port:u_m_port_2"                                                               ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; bus_m_ready ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bus:bus_a|m_port:u_m_port_1"                                                               ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; bus_m_ready ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart" ;
+-------+-------+----------+---------------------------------------------------------+
; Port  ; Type  ; Severity ; Details                                                 ;
+-------+-------+----------+---------------------------------------------------------+
; clear ; Input ; Info     ; Stuck at GND                                            ;
+-------+-------+----------+---------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bus_bridge_s_uart_wrapper:u_bridge_slave"                                                         ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                             ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+
; split_s_last_write ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "slave:u_s_2"                   ;
+--------------+--------+----------+------------------------+
; Port         ; Type   ; Severity ; Details                ;
+--------------+--------+----------+------------------------+
; s_last_write ; Output ; Info     ; Explicitly unconnected ;
+--------------+--------+----------+------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "slave:u_s_1"                   ;
+--------------+--------+----------+------------------------+
; Port         ; Type   ; Severity ; Details                ;
+--------------+--------+----------+------------------------+
; s_last_write ; Output ; Info     ; Explicitly unconnected ;
+--------------+--------+----------+------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "master:u_master_2"                ;
+-----------------+--------+----------+------------------------+
; Port            ; Type   ; Severity ; Details                ;
+-----------------+--------+----------+------------------------+
; trigger         ; Input  ; Info     ; Stuck at GND           ;
; done            ; Output ; Info     ; Explicitly unconnected ;
; read_data_value ; Output ; Info     ; Explicitly unconnected ;
+-----------------+--------+----------+------------------------+


+--------------------------------------------------------------+
; Port Connectivity Checks: "master:u_master_1"                ;
+-----------------+--------+----------+------------------------+
; Port            ; Type   ; Severity ; Details                ;
+-----------------+--------+----------+------------------------+
; done            ; Output ; Info     ; Explicitly unconnected ;
; read_data_value ; Output ; Info     ; Explicitly unconnected ;
+-----------------+--------+----------+------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 5                           ;
; cycloneiii_ff         ; 408                         ;
;     CLR               ; 119                         ;
;     CLR SLD           ; 1                           ;
;     ENA               ; 15                          ;
;     ENA CLR           ; 215                         ;
;     ENA CLR SCLR      ; 7                           ;
;     ENA CLR SCLR SLD  ; 7                           ;
;     ENA CLR SLD       ; 8                           ;
;     plain             ; 36                          ;
; cycloneiii_lcell_comb ; 533                         ;
;     arith             ; 36                          ;
;         2 data inputs ; 34                          ;
;         3 data inputs ; 2                           ;
;     normal            ; 497                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 18                          ;
;         2 data inputs ; 76                          ;
;         3 data inputs ; 130                         ;
;         4 data inputs ; 272                         ;
;                       ;                             ;
; Max LUT depth         ; 7.00                        ;
; Average LUT depth     ; 2.46                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Wed Dec 10 10:29:45 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off bus_dual -c bus_dual
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 14 of the 14 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file rtl/demo_top_bba.sv
    Info (12023): Found entity 1: demo_top_bbA File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/demo_top_bbA.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file rtl/demo_top_bbb.sv
    Info (12023): Found entity 1: demo_top_bbB File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/demo_top_bbB.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file rtl/demo_top_bb_dual.sv
    Info (12023): Found entity 1: demo_top_bb_dual File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/demo_top_bb_dual.sv Line: 3
Warning (12019): Can't analyze file -- file rtl/System_top_unified.sv is missing
Info (12021): Found 1 design units, including 1 entities, in source file tb/target_integration_tb.sv
    Info (12023): Found entity 1: s_integration_tb File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/tb/target_integration_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file tb/system_top_with_bus_bridge_tb.sv
    Info (12023): Found entity 1: system_top_with_bus_bridge_tb File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/tb/system_top_with_bus_bridge_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file tb/system_top_with_bus_bridge_dual_init_tb.sv
    Info (12023): Found entity 1: system_top_with_bus_bridge_dual_m_tb File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/tb/system_top_with_bus_bridge_dual_init_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file tb/system_top_uart_dual_fpga_tb.sv
    Info (12023): Found entity 1: system_top_uart_dual_fpga_tb File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/tb/system_top_uart_dual_fpga_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file tb/system_top_tb.sv
    Info (12023): Found entity 1: system_top_tb File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/tb/system_top_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file tb/system_top_bidirectional_tb.sv
    Info (12023): Found entity 1: system_top_bidirectional_tb File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/tb/system_top_bidirectional_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file tb/system_integration_tb.sv
    Info (12023): Found entity 1: system_integration_tb File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/tb/system_integration_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file tb/split_target_port_tb.sv
    Info (12023): Found entity 1: split_s_port_tb File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/tb/split_target_port_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file tb/split_target_integration_tb.sv
    Info (12023): Found entity 1: split_s_integration_tb File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/tb/split_target_integration_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file tb/initiator_init_port_tb.sv
    Info (12023): Found entity 1: master_m_port_tb File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/tb/initiator_init_port_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file tb/init_port_tb.sv
    Info (12023): Found entity 1: m_port_tb File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/tb/init_port_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file tb/bus_integration_tb.sv
    Info (12023): Found entity 1: bus_integration_tb File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/tb/bus_integration_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file tb/bus_dual_transaction_tb.sv
    Info (12023): Found entity 1: bus_dual_transaction_tb File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/tb/bus_dual_transaction_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file tb/arbiter_tb.sv
    Info (12023): Found entity 1: arbiter_tb File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/tb/arbiter_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file tb/addr_decoder_tb.sv
    Info (12023): Found entity 1: address_decoder_tb File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/tb/addr_decoder_tb.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file rtl/uart/uart.v
    Info (12023): Found entity 1: uart File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/uart/uart.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/uart/transmitter.v
    Info (12023): Found entity 1: transmitter File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/uart/transmitter.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/uart/receiver.v
    Info (12023): Found entity 1: receiver File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/uart/receiver.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/uart/buadrate.v
    Info (12023): Found entity 1: baudrate File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/uart/buadrate.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file rtl/target_port.sv
    Info (12023): Found entity 1: s_port File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/target_port.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/target.sv
    Info (12023): Found entity 1: slave File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/target.sv Line: 1
Warning (12019): Can't analyze file -- file rtl/system_top_with_bus_bridge_b.sv is missing
Warning (12019): Can't analyze file -- file rtl/system_top_with_bus_bridge_a.sv is missing
Info (12021): Found 1 design units, including 1 entities, in source file rtl/system_top_with_bus_bridge.sv
    Info (12023): Found entity 1: system_top_with_bus_bridge File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/system_top_with_bus_bridge.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file rtl/system_top_bidirectional.sv
    Info (12023): Found entity 1: system_top_bidirectional File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/system_top_bidirectional.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file rtl/system_top.sv
    Info (12023): Found entity 1: system_top File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/system_top.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file rtl/split_target_port.sv
    Info (12023): Found entity 1: split_s_port File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/split_target_port.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/split_target.sv
    Info (12023): Found entity 1: split_s File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/split_target.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/initiator.sv
    Info (12023): Found entity 1: master File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/initiator.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/init_port.sv
    Info (12023): Found entity 1: m_port File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/init_port.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/bus_bridge_target_uart_wrapper.sv
    Info (12023): Found entity 1: bus_bridge_s_uart_wrapper File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/bus_bridge_target_uart_wrapper.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file rtl/bus_bridge_target_if.sv
    Info (12023): Found entity 1: bus_bridge_s_if File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/bus_bridge_target_if.sv Line: 3
Info (12021): Found 1 design units, including 0 entities, in source file rtl/bus_bridge_pkg.sv
    Info (12022): Found design unit 1: bus_bridge_pkg (SystemVerilog) File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/bus_bridge_pkg.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/bus_bridge_initiator_uart_wrapper.sv
    Info (12023): Found entity 1: bus_bridge_master_uart_wrapper File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/bus_bridge_initiator_uart_wrapper.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file rtl/bus_bridge_initiator_if.sv
    Info (12023): Found entity 1: bus_bridge_master_if File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/bus_bridge_initiator_if.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file rtl/bus_bridge.sv
    Info (12023): Found entity 1: bus_bridge File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/bus_bridge.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file rtl/bus.sv
    Info (12023): Found entity 1: bus File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/bus.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/arbiter.sv
    Info (12023): Found entity 1: arbiter File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/arbiter.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rtl/addr_decoder.sv
    Info (12023): Found entity 1: address_decoder File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/addr_decoder.sv Line: 1
Warning (10236): Verilog HDL Implicit Net warning at system_top_with_bus_bridge_dual_init_tb.sv(405): created implicit net for "b_split_s_rw" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/tb/system_top_with_bus_bridge_dual_init_tb.sv Line: 405
Warning (10222): Verilog HDL Parameter Declaration warning at transmitter.v(16): Parameter Declaration in module "transmitter" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/uart/transmitter.v Line: 16
Warning (10222): Verilog HDL Parameter Declaration warning at transmitter.v(17): Parameter Declaration in module "transmitter" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/uart/transmitter.v Line: 17
Warning (10222): Verilog HDL Parameter Declaration warning at transmitter.v(18): Parameter Declaration in module "transmitter" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/uart/transmitter.v Line: 18
Warning (10222): Verilog HDL Parameter Declaration warning at transmitter.v(19): Parameter Declaration in module "transmitter" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/uart/transmitter.v Line: 19
Warning (10222): Verilog HDL Parameter Declaration warning at receiver.v(16): Parameter Declaration in module "receiver" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/uart/receiver.v Line: 16
Warning (10222): Verilog HDL Parameter Declaration warning at receiver.v(17): Parameter Declaration in module "receiver" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/uart/receiver.v Line: 17
Warning (10222): Verilog HDL Parameter Declaration warning at receiver.v(18): Parameter Declaration in module "receiver" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/uart/receiver.v Line: 18
Warning (10222): Verilog HDL Parameter Declaration warning at receiver.v(19): Parameter Declaration in module "receiver" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/uart/receiver.v Line: 19
Info (12127): Elaborating entity "demo_top_bbA" for the top level hierarchy
Info (12128): Elaborating entity "master" for hierarchy "master:u_master_1" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/demo_top_bbA.sv Line: 136
Warning (10030): Net "mem_write.data_a" at initiator.sv(35) has no driver or initial value, using a default initial value '0' File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/initiator.sv Line: 35
Warning (10030): Net "mem_write.waddr_a" at initiator.sv(35) has no driver or initial value, using a default initial value '0' File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/initiator.sv Line: 35
Warning (10030): Net "mem_write.we_a" at initiator.sv(35) has no driver or initial value, using a default initial value '0' File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/initiator.sv Line: 35
Info (12128): Elaborating entity "master" for hierarchy "master:u_master_2" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/demo_top_bbA.sv Line: 160
Warning (10030): Net "mem_write.data_a" at initiator.sv(35) has no driver or initial value, using a default initial value '0' File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/initiator.sv Line: 35
Warning (10030): Net "mem_write.waddr_a" at initiator.sv(35) has no driver or initial value, using a default initial value '0' File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/initiator.sv Line: 35
Warning (10030): Net "mem_write.we_a" at initiator.sv(35) has no driver or initial value, using a default initial value '0' File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/initiator.sv Line: 35
Info (12128): Elaborating entity "slave" for hierarchy "slave:u_s_1" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/demo_top_bbA.sv Line: 178
Info (12128): Elaborating entity "bus_bridge_s_uart_wrapper" for hierarchy "bus_bridge_s_uart_wrapper:u_bridge_slave" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/demo_top_bbA.sv Line: 223
Info (10264): Verilog HDL Case Statement information at bus_bridge_target_uart_wrapper.sv(140): all case item expressions in this case statement are onehot File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/bus_bridge_target_uart_wrapper.sv Line: 140
Info (12128): Elaborating entity "bus_bridge_s_if" for hierarchy "bus_bridge_s_uart_wrapper:u_bridge_slave|bus_bridge_s_if:u_s_if" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/bus_bridge_target_uart_wrapper.sv Line: 68
Info (12128): Elaborating entity "uart" for hierarchy "bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/bus_bridge_target_uart_wrapper.sv Line: 112
Info (12128): Elaborating entity "baudrate" for hierarchy "bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|baudrate:uart_baud" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/uart/uart.v Line: 22
Info (12128): Elaborating entity "transmitter" for hierarchy "bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|transmitter:uart_Tx" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/uart/uart.v Line: 33
Info (12128): Elaborating entity "receiver" for hierarchy "bus_bridge_s_uart_wrapper:u_bridge_slave|uart:u_s_uart|receiver:uart_Rx" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/uart/uart.v Line: 44
Info (12128): Elaborating entity "bus" for hierarchy "bus:bus_a" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/demo_top_bbA.sv Line: 291
Info (10264): Verilog HDL Case Statement information at bus.sv(483): all case item expressions in this case statement are onehot File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/bus.sv Line: 483
Info (10264): Verilog HDL Case Statement information at bus.sv(505): all case item expressions in this case statement are onehot File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/bus.sv Line: 505
Info (10264): Verilog HDL Case Statement information at bus.sv(514): all case item expressions in this case statement are onehot File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/bus.sv Line: 514
Info (10264): Verilog HDL Case Statement information at bus.sv(593): all case item expressions in this case statement are onehot File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/bus.sv Line: 593
Info (10264): Verilog HDL Case Statement information at bus.sv(607): all case item expressions in this case statement are onehot File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/bus.sv Line: 607
Info (10264): Verilog HDL Case Statement information at bus.sv(638): all case item expressions in this case statement are onehot File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/bus.sv Line: 638
Info (10264): Verilog HDL Case Statement information at bus.sv(653): all case item expressions in this case statement are onehot File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/bus.sv Line: 653
Info (12128): Elaborating entity "m_port" for hierarchy "bus:bus_a|m_port:u_m_port_1" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/bus.sv Line: 199
Info (12128): Elaborating entity "s_port" for hierarchy "bus:bus_a|s_port:u_s_port_1" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/bus.sv Line: 251
Info (12128): Elaborating entity "split_s_port" for hierarchy "bus:bus_a|split_s_port:u_split_s_port" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/bus.sv Line: 304
Info (12128): Elaborating entity "arbiter" for hierarchy "bus:bus_a|arbiter:u_arbiter" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/bus.sv Line: 317
Warning (10270): Verilog HDL Case Statement warning at arbiter.sv(63): incomplete case statement has no default case item File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/arbiter.sv Line: 63
Info (10264): Verilog HDL Case Statement information at arbiter.sv(63): all case item expressions in this case statement are onehot File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/arbiter.sv Line: 63
Info (12128): Elaborating entity "address_decoder" for hierarchy "bus:bus_a|address_decoder:u_address_decoder" File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/bus.sv Line: 339
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276004): RAM logic "master:u_master_2|mem_write" is uninferred due to inappropriate RAM size File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/initiator.sv Line: 35
    Info (276004): RAM logic "master:u_master_1|mem_write" is uninferred due to inappropriate RAM size File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/initiator.sv Line: 35
Info (13000): Registers with preset signals will power-up high File: C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/rtl/initiator.sv Line: 87
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Info (17049): 54 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/output_files/bus_dual.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 674 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 1 output pins
    Info (21061): Implemented 669 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings
    Info: Peak virtual memory: 4882 megabytes
    Info: Processing ended: Wed Dec 10 10:29:56 2025
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:26


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/pasir/Desktop/Github/ads-system-bus-main/bus_dual/bus_dual/output_files/bus_dual.map.smsg.


