SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  8192 
2) Links:  40960 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 9.610363 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       49153
LinearPartition - Approx. Components per Rank:            1536
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.162152 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 922500 KB
[0:0] SST Core: # ------------------------------------------------------------
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[6:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:57:09
[7:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:57:09
[9:0] SST Core: # Start time: 2018/03/25 at: 21:57:09
[7:0] SST Core: # Start time: 2018/03/25 at: 21:57:09
[13:0] SST Core: # Start time: 2018/03/25 at: 21:57:09
[15:0] SST Core: # Start time: 2018/03/25 at: 21:57:09
[5:0] SST Core: # Start time: 2018/03/25 at: 21:57:09
[25:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:57:09
[1:0] SST Core: # Start time: 2018/03/25 at: 21:57:09
[16:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:57:09
[31:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[27:0] SST Core: # Start time: 2018/03/25 at: 21:57:09
[14:0] SST Core: # Start time: 2018/03/25 at: 21:57:09
[21:0] SST Core: # Start time: 2018/03/25 at: 21:57:09
[10:0] SST Core: # Start time: 2018/03/25 at: 21:57:09
[25:0] SST Core: # Start time: 2018/03/25 at: 21:57:09
[29:0] SST Core: # Start time: 2018/03/25 at: 21:57:09
[23:0] SST Core: # Start time: 2018/03/25 at: 21:57:09
[17:0] SST Core: # Start time: 2018/03/25 at: 21:57:09
[19:0] SST Core: # Start time: 2018/03/25 at: 21:57:09
[31:0] SST Core: # Start time: 2018/03/25 at: 21:57:09
[26:0] SST Core: # Start time: 2018/03/25 at: 21:57:09
[18:0] SST Core: # Start time: 2018/03/25 at: 21:57:09
[30:0] SST Core: # Start time: 2018/03/25 at: 21:57:09
[22:0] SST Core: # Start time: 2018/03/25 at: 21:57:09
[2:0] SST Core: # Start time: 2018/03/25 at: 21:57:09
[12:0] SST Core: # Start time: 2018/03/25 at: 21:57:09
[28:0] SST Core: # Start time: 2018/03/25 at: 21:57:09
[20:0] SST Core: # Start time: 2018/03/25 at: 21:57:09
[4:0] SST Core: # Start time: 2018/03/25 at: 21:57:09
[8:0] SST Core: # Start time: 2018/03/25 at: 21:57:09
[24:0] SST Core: # Start time: 2018/03/25 at: 21:57:09
[16:0] SST Core: # Start time: 2018/03/25 at: 21:57:09


------------------------------------------------------------
Simulation Timing Information:
Build time:                      11.839951 seconds
Simulation time:                 19.605209 seconds
Total time:                      31.152785 seconds
Simulated time:                  19.698 ms

Simulation Resource Information:
Max Resident Set Size:           442.428 MB
Approx. Global Max RSS Size:     3.5216 GB
Max Local Page Faults:           11 faults
Global Page Faults:              282 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1384 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            1539 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.698 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  8192 
2) Links:  40960 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 9.677727 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       49153
LinearPartition - Approx. Components per Rank:            1536
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.16246 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 922476 KB
[0:0] SST Core: # ------------------------------------------------------------
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[7:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:57:42
[13:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:57:42
[7:0] SST Core: # Start time: 2018/03/25 at: 21:57:42
[9:0] SST Core: # Start time: 2018/03/25 at: 21:57:42
[13:0] SST Core: # Start time: 2018/03/25 at: 21:57:42
[11:0] SST Core: # Start time: 2018/03/25 at: 21:57:42
[27:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:57:42
[16:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:57:42
[3:0] SST Core: # Start time: 2018/03/25 at: 21:57:42
[17:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:57:42
[23:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[19:0] SST Core: # Start time: 2018/03/25 at: 21:57:42
[31:0] SST Core: # Start time: 2018/03/25 at: 21:57:42
[10:0] SST Core: # Start time: 2018/03/25 at: 21:57:42
[17:0] SST Core: # Start time: 2018/03/25 at: 21:57:42
[14:0] SST Core: # Start time: 2018/03/25 at: 21:57:42
[25:0] SST Core: # Start time: 2018/03/25 at: 21:57:42
[23:0] SST Core: # Start time: 2018/03/25 at: 21:57:42
[21:0] SST Core: # Start time: 2018/03/25 at: 21:57:42
[29:0] SST Core: # Start time: 2018/03/25 at: 21:57:42
[27:0] SST Core: # Start time: 2018/03/25 at: 21:57:42
[18:0] SST Core: # Start time: 2018/03/25 at: 21:57:42
[26:0] SST Core: # Start time: 2018/03/25 at: 21:57:42
[30:0] SST Core: # Start time: 2018/03/25 at: 21:57:42
[22:0] SST Core: # Start time: 2018/03/25 at: 21:57:42
[2:0] SST Core: # Start time: 2018/03/25 at: 21:57:42
[12:0] SST Core: # Start time: 2018/03/25 at: 21:57:42
[28:0] SST Core: # Start time: 2018/03/25 at: 21:57:42
[20:0] SST Core: # Start time: 2018/03/25 at: 21:57:42
[4:0] SST Core: # Start time: 2018/03/25 at: 21:57:42
[8:0] SST Core: # Start time: 2018/03/25 at: 21:57:42
[24:0] SST Core: # Start time: 2018/03/25 at: 21:57:42
[16:0] SST Core: # Start time: 2018/03/25 at: 21:57:42


------------------------------------------------------------
Simulation Timing Information:
Build time:                      11.898134 seconds
Simulation time:                 19.239650 seconds
Total time:                      30.847632 seconds
Simulated time:                  19.408 ms

Simulation Resource Information:
Max Resident Set Size:           442.428 MB
Approx. Global Max RSS Size:     3.52246 GB
Max Local Page Faults:           12 faults
Global Page Faults:              269 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1256 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            1539 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.408 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  8192 
2) Links:  40960 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 9.728828 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       49153
LinearPartition - Approx. Components per Rank:            1536
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.162496 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 922564 KB
[0:0] SST Core: # ------------------------------------------------------------
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[9:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:58:14
[10:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 21:58:14
[26:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:58:14
[17:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:58:14
[13:0] SST Core: # Start time: 2018/03/25 at: 21:58:14
[15:0] SST Core: # Start time: 2018/03/25 at: 21:58:14
[27:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:58:14
[19:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:58:14
[22:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:58:14
[20:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[27:0] SST Core: # Start time: 2018/03/25 at: 21:58:14
[6:0] SST Core: # Start time: 2018/03/25 at: 21:58:14
[29:0] SST Core: # Start time: 2018/03/25 at: 21:58:14
[31:0] SST Core: # Start time: 2018/03/25 at: 21:58:14
[25:0] SST Core: # Start time: 2018/03/25 at: 21:58:14
[17:0] SST Core: # Start time: 2018/03/25 at: 21:58:14
[23:0] SST Core: # Start time: 2018/03/25 at: 21:58:14
[19:0] SST Core: # Start time: 2018/03/25 at: 21:58:14
[10:0] SST Core: # Start time: 2018/03/25 at: 21:58:14
[21:0] SST Core: # Start time: 2018/03/25 at: 21:58:14
[14:0] SST Core: # Start time: 2018/03/25 at: 21:58:14
[26:0] SST Core: # Start time: 2018/03/25 at: 21:58:14
[18:0] SST Core: # Start time: 2018/03/25 at: 21:58:14
[22:0] SST Core: # Start time: 2018/03/25 at: 21:58:14
[30:0] SST Core: # Start time: 2018/03/25 at: 21:58:14
[2:0] SST Core: # Start time: 2018/03/25 at: 21:58:14
[12:0] SST Core: # Start time: 2018/03/25 at: 21:58:14
[4:0] SST Core: # Start time: 2018/03/25 at: 21:58:14
[20:0] SST Core: # Start time: 2018/03/25 at: 21:58:14
[28:0] SST Core: # Start time: 2018/03/25 at: 21:58:14
[8:0] SST Core: # Start time: 2018/03/25 at: 21:58:14
[24:0] SST Core: # Start time: 2018/03/25 at: 21:58:14
[16:0] SST Core: # Start time: 2018/03/25 at: 21:58:14


------------------------------------------------------------
Simulation Timing Information:
Build time:                      11.963022 seconds
Simulation time:                 19.151266 seconds
Total time:                      30.755877 seconds
Simulated time:                  20.083 ms

Simulation Resource Information:
Max Resident Set Size:           442.44 MB
Approx. Global Max RSS Size:     3.52178 GB
Max Local Page Faults:           12 faults
Global Page Faults:              296 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1272 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            1539 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 20.083 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  8192 
2) Links:  40960 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 9.594534 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       49153
LinearPartition - Approx. Components per Rank:            1536
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.16357 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 922744 KB
[0:0] SST Core: # ------------------------------------------------------------
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[2:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:58:48
[12:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 21:58:48
[9:0] SST Core: # Start time: 2018/03/25 at: 21:58:48
[7:0] SST Core: # Start time: 2018/03/25 at: 21:58:48
[13:0] SST Core: # Start time: 2018/03/25 at: 21:58:48
[15:0] SST Core: # Start time: 2018/03/25 at: 21:58:48
[24:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:58:48
[27:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:58:48
[1:0] SST Core: # Start time: 2018/03/25 at: 21:58:48
[29:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:58:48
[23:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[31:0] SST Core: # Start time: 2018/03/25 at: 21:58:48
[27:0] SST Core: # Start time: 2018/03/25 at: 21:58:48
[14:0] SST Core: # Start time: 2018/03/25 at: 21:58:48
[29:0] SST Core: # Start time: 2018/03/25 at: 21:58:48
[10:0] SST Core: # Start time: 2018/03/25 at: 21:58:48
[17:0] SST Core: # Start time: 2018/03/25 at: 21:58:48
[21:0] SST Core: # Start time: 2018/03/25 at: 21:58:48
[23:0] SST Core: # Start time: 2018/03/25 at: 21:58:48
[25:0] SST Core: # Start time: 2018/03/25 at: 21:58:48
[19:0] SST Core: # Start time: 2018/03/25 at: 21:58:48
[26:0] SST Core: # Start time: 2018/03/25 at: 21:58:48
[22:0] SST Core: # Start time: 2018/03/25 at: 21:58:48
[18:0] SST Core: # Start time: 2018/03/25 at: 21:58:48
[30:0] SST Core: # Start time: 2018/03/25 at: 21:58:48
[2:0] SST Core: # Start time: 2018/03/25 at: 21:58:48
[4:0] SST Core: # Start time: 2018/03/25 at: 21:58:48
[12:0] SST Core: # Start time: 2018/03/25 at: 21:58:48
[20:0] SST Core: # Start time: 2018/03/25 at: 21:58:48
[28:0] SST Core: # Start time: 2018/03/25 at: 21:58:48
[8:0] SST Core: # Start time: 2018/03/25 at: 21:58:48
[24:0] SST Core: # Start time: 2018/03/25 at: 21:58:48
[16:0] SST Core: # Start time: 2018/03/25 at: 21:58:48


------------------------------------------------------------
Simulation Timing Information:
Build time:                      11.843110 seconds
Simulation time:                 19.218143 seconds
Total time:                      30.704079 seconds
Simulated time:                  19.652 ms

Simulation Resource Information:
Max Resident Set Size:           442.392 MB
Approx. Global Max RSS Size:     3.52195 GB
Max Local Page Faults:           11 faults
Global Page Faults:              292 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1272 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            1539 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.652 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  8192 
2) Links:  40960 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 9.750154 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       49153
LinearPartition - Approx. Components per Rank:            1536
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.162075 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 922532 KB
[0:0] SST Core: # ------------------------------------------------------------
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[6:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:59:21
[11:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 21:59:21
[15:0] SST Core: # Start time: 2018/03/25 at: 21:59:21
[7:0] SST Core: # Start time: 2018/03/25 at: 21:59:21
[13:0] SST Core: # Start time: 2018/03/25 at: 21:59:21
[11:0] SST Core: # Start time: 2018/03/25 at: 21:59:21
[5:0] SST Core: # Start time: 2018/03/25 at: 21:59:21
[31:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:59:21
[30:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:59:21
[25:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 21:59:21
[27:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 21:59:21
[19:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:59:21
[27:0] SST Core: # Start time: 2018/03/25 at: 21:59:21
[23:0] SST Core: # Start time: 2018/03/25 at: 21:59:21
[19:0] SST Core: # Start time: 2018/03/25 at: 21:59:21
[21:0] SST Core: # Start time: 2018/03/25 at: 21:59:21
[29:0] SST Core: # Start time: 2018/03/25 at: 21:59:21
[31:0] SST Core: # Start time: 2018/03/25 at: 21:59:21
[17:0] SST Core: # Start time: 2018/03/25 at: 21:59:21
[25:0] SST Core: # Start time: 2018/03/25 at: 21:59:21
[2:0] SST Core: # Start time: 2018/03/25 at: 21:59:21
[26:0] SST Core: # Start time: 2018/03/25 at: 21:59:21
[18:0] SST Core: # Start time: 2018/03/25 at: 21:59:21
[30:0] SST Core: # Start time: 2018/03/25 at: 21:59:21
[22:0] SST Core: # Start time: 2018/03/25 at: 21:59:21
[4:0] SST Core: # Start time: 2018/03/25 at: 21:59:21
[12:0] SST Core: # Start time: 2018/03/25 at: 21:59:21
[20:0] SST Core: # Start time: 2018/03/25 at: 21:59:21
[28:0] SST Core: # Start time: 2018/03/25 at: 21:59:21
[8:0] SST Core: # Start time: 2018/03/25 at: 21:59:21
[24:0] SST Core: # Start time: 2018/03/25 at: 21:59:21
[16:0] SST Core: # Start time: 2018/03/25 at: 21:59:21


------------------------------------------------------------
Simulation Timing Information:
Build time:                      12.030725 seconds
Simulation time:                 19.296264 seconds
Total time:                      30.969414 seconds
Simulated time:                  19.707 ms

Simulation Resource Information:
Max Resident Set Size:           442.384 MB
Approx. Global Max RSS Size:     3.52147 GB
Max Local Page Faults:           11 faults
Global Page Faults:              278 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1272 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            1539 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.707 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  8192 
2) Links:  40960 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 9.585870 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       49153
LinearPartition - Approx. Components per Rank:            1536
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.162614 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 922372 KB
[0:0] SST Core: # ------------------------------------------------------------
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[15:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 21:59:53
[8:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 21:59:53
[11:0] SST Core: # Start time: 2018/03/25 at: 21:59:53
[13:0] SST Core: # Start time: 2018/03/25 at: 21:59:53
[9:0] SST Core: # Start time: 2018/03/25 at: 21:59:53
[7:0] SST Core: # Start time: 2018/03/25 at: 21:59:53
[20:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 21:59:53
[22:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 21:59:53
[24:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 21:59:53
[19:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 21:59:53
[19:0] SST Core: # Start time: 2018/03/25 at: 21:59:53
[17:0] SST Core: # Start time: 2018/03/25 at: 21:59:53
[29:0] SST Core: # Start time: 2018/03/25 at: 21:59:53
[27:0] SST Core: # Start time: 2018/03/25 at: 21:59:53
[10:0] SST Core: # Start time: 2018/03/25 at: 21:59:53
[14:0] SST Core: # Start time: 2018/03/25 at: 21:59:53
[21:0] SST Core: # Start time: 2018/03/25 at: 21:59:53
[31:0] SST Core: # Start time: 2018/03/25 at: 21:59:53
[25:0] SST Core: # Start time: 2018/03/25 at: 21:59:53
[23:0] SST Core: # Start time: 2018/03/25 at: 21:59:53
[30:0] SST Core: # Start time: 2018/03/25 at: 21:59:53
[26:0] SST Core: # Start time: 2018/03/25 at: 21:59:53
[22:0] SST Core: # Start time: 2018/03/25 at: 21:59:53
[18:0] SST Core: # Start time: 2018/03/25 at: 21:59:53
[2:0] SST Core: # Start time: 2018/03/25 at: 21:59:53
[12:0] SST Core: # Start time: 2018/03/25 at: 21:59:53
[4:0] SST Core: # Start time: 2018/03/25 at: 21:59:53
[20:0] SST Core: # Start time: 2018/03/25 at: 21:59:53
[28:0] SST Core: # Start time: 2018/03/25 at: 21:59:53
[8:0] SST Core: # Start time: 2018/03/25 at: 21:59:53
[24:0] SST Core: # Start time: 2018/03/25 at: 21:59:53
[16:0] SST Core: # Start time: 2018/03/25 at: 21:59:53


------------------------------------------------------------
Simulation Timing Information:
Build time:                      11.821184 seconds
Simulation time:                 19.254295 seconds
Total time:                      30.711697 seconds
Simulated time:                  19.529 ms

Simulation Resource Information:
Max Resident Set Size:           442.432 MB
Approx. Global Max RSS Size:     3.52228 GB
Max Local Page Faults:           10 faults
Global Page Faults:              261 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1304 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            1539 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.529 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  8192 
2) Links:  40960 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 9.618187 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       49153
LinearPartition - Approx. Components per Rank:            1536
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.162068 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 922864 KB
[0:0] SST Core: # ------------------------------------------------------------
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[7:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 22:00:26
[12:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 22:00:26
[13:0] SST Core: # Start time: 2018/03/25 at: 22:00:26
[29:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 22:00:26
[26:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 22:00:26
[15:0] SST Core: # Start time: 2018/03/25 at: 22:00:26
[16:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 22:00:26
[18:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 22:00:26
[31:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 22:00:26
[20:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[25:0] SST Core: # Start time: 2018/03/25 at: 22:00:26
[6:0] SST Core: # Start time: 2018/03/25 at: 22:00:26
[31:0] SST Core: # Start time: 2018/03/25 at: 22:00:26
[29:0] SST Core: # Start time: 2018/03/25 at: 22:00:26
[27:0] SST Core: # Start time: 2018/03/25 at: 22:00:26
[17:0] SST Core: # Start time: 2018/03/25 at: 22:00:26
[10:0] SST Core: # Start time: 2018/03/25 at: 22:00:26
[19:0] SST Core: # Start time: 2018/03/25 at: 22:00:26
[23:0] SST Core: # Start time: 2018/03/25 at: 22:00:26
[14:0] SST Core: # Start time: 2018/03/25 at: 22:00:26
[21:0] SST Core: # Start time: 2018/03/25 at: 22:00:26
[26:0] SST Core: # Start time: 2018/03/25 at: 22:00:26
[18:0] SST Core: # Start time: 2018/03/25 at: 22:00:26
[22:0] SST Core: # Start time: 2018/03/25 at: 22:00:26
[30:0] SST Core: # Start time: 2018/03/25 at: 22:00:26
[2:0] SST Core: # Start time: 2018/03/25 at: 22:00:26
[12:0] SST Core: # Start time: 2018/03/25 at: 22:00:26
[20:0] SST Core: # Start time: 2018/03/25 at: 22:00:26
[4:0] SST Core: # Start time: 2018/03/25 at: 22:00:26
[28:0] SST Core: # Start time: 2018/03/25 at: 22:00:26
[8:0] SST Core: # Start time: 2018/03/25 at: 22:00:26
[24:0] SST Core: # Start time: 2018/03/25 at: 22:00:26
[16:0] SST Core: # Start time: 2018/03/25 at: 22:00:26


------------------------------------------------------------
Simulation Timing Information:
Build time:                      11.871971 seconds
Simulation time:                 19.283170 seconds
Total time:                      30.790972 seconds
Simulated time:                  19.324 ms

Simulation Resource Information:
Max Resident Set Size:           442.46 MB
Approx. Global Max RSS Size:     3.52244 GB
Max Local Page Faults:           11 faults
Global Page Faults:              293 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1256 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            1539 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.324 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  8192 
2) Links:  40960 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 10.542407 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       49153
LinearPartition - Approx. Components per Rank:            1536
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.161251 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 922640 KB
[0:0] SST Core: # ------------------------------------------------------------
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[2:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 22:01:00
[8:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 22:01:00
[15:0] SST Core: # Start time: 2018/03/25 at: 22:01:00
[9:0] SST Core: # Start time: 2018/03/25 at: 22:01:00
[11:0] SST Core: # Start time: 2018/03/25 at: 22:01:00
[7:0] SST Core: # Start time: 2018/03/25 at: 22:01:00
[31:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 22:01:00
[28:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 22:01:00
[25:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 22:01:00
[22:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 22:01:00
[30:0] SST Core: # Starting main event loop
[19:0] SST Core: # Start time: 2018/03/25 at: 22:01:00
[23:0] SST Core: # Start time: 2018/03/25 at: 22:01:00
[27:0] SST Core: # Start time: 2018/03/25 at: 22:01:00
[10:0] SST Core: # Start time: 2018/03/25 at: 22:01:00
[17:0] SST Core: # Start time: 2018/03/25 at: 22:01:00
[14:0] SST Core: # Start time: 2018/03/25 at: 22:01:00
[31:0] SST Core: # Start time: 2018/03/25 at: 22:01:00
[21:0] SST Core: # Start time: 2018/03/25 at: 22:01:00
[29:0] SST Core: # Start time: 2018/03/25 at: 22:01:00
[25:0] SST Core: # Start time: 2018/03/25 at: 22:01:00
[30:0] SST Core: # Start time: 2018/03/25 at: 22:01:00
[22:0] SST Core: # Start time: 2018/03/25 at: 22:01:00
[26:0] SST Core: # Start time: 2018/03/25 at: 22:01:00
[18:0] SST Core: # Start time: 2018/03/25 at: 22:01:00
[2:0] SST Core: # Start time: 2018/03/25 at: 22:01:00
[12:0] SST Core: # Start time: 2018/03/25 at: 22:01:00
[4:0] SST Core: # Start time: 2018/03/25 at: 22:01:00
[20:0] SST Core: # Start time: 2018/03/25 at: 22:01:00
[28:0] SST Core: # Start time: 2018/03/25 at: 22:01:00
[8:0] SST Core: # Start time: 2018/03/25 at: 22:01:00
[24:0] SST Core: # Start time: 2018/03/25 at: 22:01:00
[16:0] SST Core: # Start time: 2018/03/25 at: 22:01:00


------------------------------------------------------------
Simulation Timing Information:
Build time:                      12.972798 seconds
Simulation time:                 19.622806 seconds
Total time:                      32.129122 seconds
Simulated time:                  19.273 ms

Simulation Resource Information:
Max Resident Set Size:           442.392 MB
Approx. Global Max RSS Size:     3.52228 GB
Max Local Page Faults:           10 faults
Global Page Faults:              246 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1408 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            1539 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.273 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  8192 
2) Links:  40960 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 9.695838 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       49153
LinearPartition - Approx. Components per Rank:            1536
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.16215 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 922524 KB
[0:0] SST Core: # ------------------------------------------------------------
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[7:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 22:01:33
[9:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 22:01:33
[9:0] SST Core: # Start time: 2018/03/25 at: 22:01:33
[7:0] SST Core: # Start time: 2018/03/25 at: 22:01:33
[13:0] SST Core: # Start time: 2018/03/25 at: 22:01:33
[16:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 22:01:33
[20:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 22:01:33
[27:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 22:01:33
[31:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 22:01:33
[18:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 22:01:33
[23:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 22:01:33
[19:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 22:01:33
[17:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[25:0] SST Core: # Start time: 2018/03/25 at: 22:01:33
[27:0] SST Core: # Start time: 2018/03/25 at: 22:01:33
[31:0] SST Core: # Start time: 2018/03/25 at: 22:01:33
[29:0] SST Core: # Start time: 2018/03/25 at: 22:01:33
[17:0] SST Core: # Start time: 2018/03/25 at: 22:01:33
[23:0] SST Core: # Start time: 2018/03/25 at: 22:01:33
[21:0] SST Core: # Start time: 2018/03/25 at: 22:01:33
[19:0] SST Core: # Start time: 2018/03/25 at: 22:01:33
[26:0] SST Core: # Start time: 2018/03/25 at: 22:01:33
[18:0] SST Core: # Start time: 2018/03/25 at: 22:01:33
[22:0] SST Core: # Start time: 2018/03/25 at: 22:01:33
[30:0] SST Core: # Start time: 2018/03/25 at: 22:01:33
[2:0] SST Core: # Start time: 2018/03/25 at: 22:01:33
[12:0] SST Core: # Start time: 2018/03/25 at: 22:01:33
[28:0] SST Core: # Start time: 2018/03/25 at: 22:01:33
[20:0] SST Core: # Start time: 2018/03/25 at: 22:01:33
[4:0] SST Core: # Start time: 2018/03/25 at: 22:01:33
[8:0] SST Core: # Start time: 2018/03/25 at: 22:01:33
[24:0] SST Core: # Start time: 2018/03/25 at: 22:01:33
[16:0] SST Core: # Start time: 2018/03/25 at: 22:01:33


------------------------------------------------------------
Simulation Timing Information:
Build time:                      11.978209 seconds
Simulation time:                 19.405247 seconds
Total time:                      31.016086 seconds
Simulated time:                  19.783 ms

Simulation Resource Information:
Max Resident Set Size:           442.392 MB
Approx. Global Max RSS Size:     3.52162 GB
Max Local Page Faults:           10 faults
Global Page Faults:              258 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1272 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            1539 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.783 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  8192 
2) Links:  40960 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 9.669761 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       49153
LinearPartition - Approx. Components per Rank:            1536
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.162484 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 922652 KB
[0:0] SST Core: # ------------------------------------------------------------
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[4:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 22:02:06
[9:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 22:02:06
[30:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 22:02:06
[9:0] SST Core: # Start time: 2018/03/25 at: 22:02:06
[13:0] SST Core: # Start time: 2018/03/25 at: 22:02:06
[15:0] SST Core: # Start time: 2018/03/25 at: 22:02:06
[28:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 22:02:06
[21:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 22:02:06
[31:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 22:02:06
[20:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 22:02:06
[27:0] SST Core: # Start time: 2018/03/25 at: 22:02:06
[29:0] SST Core: # Start time: 2018/03/25 at: 22:02:06
[31:0] SST Core: # Start time: 2018/03/25 at: 22:02:06
[25:0] SST Core: # Start time: 2018/03/25 at: 22:02:06
[10:0] SST Core: # Start time: 2018/03/25 at: 22:02:06
[17:0] SST Core: # Start time: 2018/03/25 at: 22:02:06
[14:0] SST Core: # Start time: 2018/03/25 at: 22:02:06
[19:0] SST Core: # Start time: 2018/03/25 at: 22:02:06
[23:0] SST Core: # Start time: 2018/03/25 at: 22:02:06
[21:0] SST Core: # Start time: 2018/03/25 at: 22:02:06
[26:0] SST Core: # Start time: 2018/03/25 at: 22:02:06
[30:0] SST Core: # Start time: 2018/03/25 at: 22:02:06
[18:0] SST Core: # Start time: 2018/03/25 at: 22:02:06
[22:0] SST Core: # Start time: 2018/03/25 at: 22:02:06
[12:0] SST Core: # Start time: 2018/03/25 at: 22:02:06
[2:0] SST Core: # Start time: 2018/03/25 at: 22:02:06
[4:0] SST Core: # Start time: 2018/03/25 at: 22:02:06
[28:0] SST Core: # Start time: 2018/03/25 at: 22:02:06
[20:0] SST Core: # Start time: 2018/03/25 at: 22:02:06
[8:0] SST Core: # Start time: 2018/03/25 at: 22:02:06
[24:0] SST Core: # Start time: 2018/03/25 at: 22:02:06
[16:0] SST Core: # Start time: 2018/03/25 at: 22:02:06


------------------------------------------------------------
Simulation Timing Information:
Build time:                      11.935393 seconds
Simulation time:                 19.396547 seconds
Total time:                      30.937544 seconds
Simulated time:                  19.665 ms

Simulation Resource Information:
Max Resident Set Size:           442.408 MB
Approx. Global Max RSS Size:     3.52208 GB
Max Local Page Faults:           11 faults
Global Page Faults:              293 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1248 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            1539 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.665 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  8192 
2) Links:  40960 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 9.690733 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       49153
LinearPartition - Approx. Components per Rank:            1536
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.163339 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 922424 KB
[0:0] SST Core: # ------------------------------------------------------------
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[15:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 22:02:38
[10:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 22:02:38
[17:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 22:02:38
[21:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 22:02:38
[13:0] SST Core: # Start time: 2018/03/25 at: 22:02:38
[9:0] SST Core: # Start time: 2018/03/25 at: 22:02:38
[16:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 22:02:38
[28:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 22:02:38
[27:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 22:02:38
[23:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[25:0] SST Core: # Start time: 2018/03/25 at: 22:02:38
[6:0] SST Core: # Start time: 2018/03/25 at: 22:02:38
[29:0] SST Core: # Start time: 2018/03/25 at: 22:02:38
[31:0] SST Core: # Start time: 2018/03/25 at: 22:02:38
[19:0] SST Core: # Start time: 2018/03/25 at: 22:02:38
[27:0] SST Core: # Start time: 2018/03/25 at: 22:02:38
[23:0] SST Core: # Start time: 2018/03/25 at: 22:02:38
[14:0] SST Core: # Start time: 2018/03/25 at: 22:02:38
[10:0] SST Core: # Start time: 2018/03/25 at: 22:02:38
[17:0] SST Core: # Start time: 2018/03/25 at: 22:02:38
[21:0] SST Core: # Start time: 2018/03/25 at: 22:02:38
[30:0] SST Core: # Start time: 2018/03/25 at: 22:02:38
[26:0] SST Core: # Start time: 2018/03/25 at: 22:02:38
[22:0] SST Core: # Start time: 2018/03/25 at: 22:02:38
[18:0] SST Core: # Start time: 2018/03/25 at: 22:02:38
[12:0] SST Core: # Start time: 2018/03/25 at: 22:02:38
[2:0] SST Core: # Start time: 2018/03/25 at: 22:02:38
[4:0] SST Core: # Start time: 2018/03/25 at: 22:02:38
[20:0] SST Core: # Start time: 2018/03/25 at: 22:02:38
[28:0] SST Core: # Start time: 2018/03/25 at: 22:02:38
[8:0] SST Core: # Start time: 2018/03/25 at: 22:02:38
[24:0] SST Core: # Start time: 2018/03/25 at: 22:02:38
[16:0] SST Core: # Start time: 2018/03/25 at: 22:02:38


------------------------------------------------------------
Simulation Timing Information:
Build time:                      11.964170 seconds
Simulation time:                 19.534313 seconds
Total time:                      31.202877 seconds
Simulated time:                  19.53 ms

Simulation Resource Information:
Max Resident Set Size:           442.416 MB
Approx. Global Max RSS Size:     3.52164 GB
Max Local Page Faults:           10 faults
Global Page Faults:              259 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1432 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            1539 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.53 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  8192 
2) Links:  40960 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 9.624320 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       49153
LinearPartition - Approx. Components per Rank:            1536
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.162587 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 922480 KB
[0:0] SST Core: # ------------------------------------------------------------
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[11:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 22:03:11
[15:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 22:03:11
[13:0] SST Core: # Start time: 2018/03/25 at: 22:03:11
[20:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 22:03:11
[7:0] SST Core: # Start time: 2018/03/25 at: 22:03:11
[11:0] SST Core: # Start time: 2018/03/25 at: 22:03:11
[29:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 22:03:11
[26:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 22:03:11
[21:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 22:03:11
[18:0] SST Core: # Starting main event loop
[17:0] SST Core: # Start time: 2018/03/25 at: 22:03:11
[31:0] SST Core: # Start time: 2018/03/25 at: 22:03:11
[6:0] SST Core: # Start time: 2018/03/25 at: 22:03:11
[27:0] SST Core: # Start time: 2018/03/25 at: 22:03:11
[25:0] SST Core: # Start time: 2018/03/25 at: 22:03:11
[29:0] SST Core: # Start time: 2018/03/25 at: 22:03:11
[19:0] SST Core: # Start time: 2018/03/25 at: 22:03:11
[14:0] SST Core: # Start time: 2018/03/25 at: 22:03:11
[23:0] SST Core: # Start time: 2018/03/25 at: 22:03:11
[10:0] SST Core: # Start time: 2018/03/25 at: 22:03:11
[21:0] SST Core: # Start time: 2018/03/25 at: 22:03:11
[30:0] SST Core: # Start time: 2018/03/25 at: 22:03:11
[18:0] SST Core: # Start time: 2018/03/25 at: 22:03:11
[26:0] SST Core: # Start time: 2018/03/25 at: 22:03:11
[22:0] SST Core: # Start time: 2018/03/25 at: 22:03:11
[12:0] SST Core: # Start time: 2018/03/25 at: 22:03:11
[2:0] SST Core: # Start time: 2018/03/25 at: 22:03:11
[28:0] SST Core: # Start time: 2018/03/25 at: 22:03:11
[4:0] SST Core: # Start time: 2018/03/25 at: 22:03:11
[20:0] SST Core: # Start time: 2018/03/25 at: 22:03:11
[8:0] SST Core: # Start time: 2018/03/25 at: 22:03:11
[24:0] SST Core: # Start time: 2018/03/25 at: 22:03:11
[16:0] SST Core: # Start time: 2018/03/25 at: 22:03:11


------------------------------------------------------------
Simulation Timing Information:
Build time:                      12.083221 seconds
Simulation time:                 19.324081 seconds
Total time:                      30.939216 seconds
Simulated time:                  19.625 ms

Simulation Resource Information:
Max Resident Set Size:           442.404 MB
Approx. Global Max RSS Size:     3.52168 GB
Max Local Page Faults:           10 faults
Global Page Faults:              273 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1272 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            1539 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.625 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  8192 
2) Links:  40960 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 9.614611 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       49153
LinearPartition - Approx. Components per Rank:            1536
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.161828 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 922492 KB
[0:0] SST Core: # ------------------------------------------------------------
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[13:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 22:03:44
[14:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 22:03:44
[30:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 22:03:44
[5:0] SST Core: # Start time: 2018/03/25 at: 22:03:44
[9:0] SST Core: # Start time: 2018/03/25 at: 22:03:44
[11:0] SST Core: # Start time: 2018/03/25 at: 22:03:44
[13:0] SST Core: # Start time: 2018/03/25 at: 22:03:44
[19:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 22:03:44
[18:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 22:03:44
[17:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 22:03:44
[23:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 22:03:44
[26:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 22:03:44
[31:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[27:0] SST Core: # Start time: 2018/03/25 at: 22:03:44
[31:0] SST Core: # Start time: 2018/03/25 at: 22:03:44
[21:0] SST Core: # Start time: 2018/03/25 at: 22:03:44
[19:0] SST Core: # Start time: 2018/03/25 at: 22:03:44
[29:0] SST Core: # Start time: 2018/03/25 at: 22:03:44
[17:0] SST Core: # Start time: 2018/03/25 at: 22:03:44
[25:0] SST Core: # Start time: 2018/03/25 at: 22:03:44
[23:0] SST Core: # Start time: 2018/03/25 at: 22:03:44
[22:0] SST Core: # Start time: 2018/03/25 at: 22:03:44
[26:0] SST Core: # Start time: 2018/03/25 at: 22:03:44
[30:0] SST Core: # Start time: 2018/03/25 at: 22:03:44
[18:0] SST Core: # Start time: 2018/03/25 at: 22:03:44
[2:0] SST Core: # Start time: 2018/03/25 at: 22:03:44
[12:0] SST Core: # Start time: 2018/03/25 at: 22:03:44
[20:0] SST Core: # Start time: 2018/03/25 at: 22:03:44
[4:0] SST Core: # Start time: 2018/03/25 at: 22:03:44
[28:0] SST Core: # Start time: 2018/03/25 at: 22:03:44
[8:0] SST Core: # Start time: 2018/03/25 at: 22:03:44
[24:0] SST Core: # Start time: 2018/03/25 at: 22:03:44
[16:0] SST Core: # Start time: 2018/03/25 at: 22:03:44


------------------------------------------------------------
Simulation Timing Information:
Build time:                      11.887846 seconds
Simulation time:                 19.297577 seconds
Total time:                      30.899083 seconds
Simulated time:                  19.556 ms

Simulation Resource Information:
Max Resident Set Size:           442.388 MB
Approx. Global Max RSS Size:     3.52217 GB
Max Local Page Faults:           11 faults
Global Page Faults:              273 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1400 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            1539 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.556 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  8192 
2) Links:  40960 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 9.597884 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       49153
LinearPartition - Approx. Components per Rank:            1536
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.163206 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 922680 KB
[0:0] SST Core: # ------------------------------------------------------------
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[12:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 22:04:18
[1:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 22:04:18
[7:0] SST Core: # Start time: 2018/03/25 at: 22:04:18
[19:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 22:04:18
[15:0] SST Core: # Start time: 2018/03/25 at: 22:04:18
[13:0] SST Core: # Start time: 2018/03/25 at: 22:04:18
[18:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 22:04:18
[28:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 22:04:18
[26:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 22:04:18
[24:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 22:04:18
[30:0] SST Core: # Starting main event loop
[31:0] SST Core: # Start time: 2018/03/25 at: 22:04:18
[25:0] SST Core: # Start time: 2018/03/25 at: 22:04:18
[27:0] SST Core: # Start time: 2018/03/25 at: 22:04:18
[10:0] SST Core: # Start time: 2018/03/25 at: 22:04:18
[29:0] SST Core: # Start time: 2018/03/25 at: 22:04:18
[14:0] SST Core: # Start time: 2018/03/25 at: 22:04:18
[17:0] SST Core: # Start time: 2018/03/25 at: 22:04:18
[19:0] SST Core: # Start time: 2018/03/25 at: 22:04:18
[21:0] SST Core: # Start time: 2018/03/25 at: 22:04:18
[23:0] SST Core: # Start time: 2018/03/25 at: 22:04:18
[30:0] SST Core: # Start time: 2018/03/25 at: 22:04:18
[26:0] SST Core: # Start time: 2018/03/25 at: 22:04:18
[18:0] SST Core: # Start time: 2018/03/25 at: 22:04:18
[22:0] SST Core: # Start time: 2018/03/25 at: 22:04:18
[2:0] SST Core: # Start time: 2018/03/25 at: 22:04:18
[12:0] SST Core: # Start time: 2018/03/25 at: 22:04:18
[28:0] SST Core: # Start time: 2018/03/25 at: 22:04:18
[20:0] SST Core: # Start time: 2018/03/25 at: 22:04:18
[4:0] SST Core: # Start time: 2018/03/25 at: 22:04:18
[8:0] SST Core: # Start time: 2018/03/25 at: 22:04:18
[24:0] SST Core: # Start time: 2018/03/25 at: 22:04:18
[16:0] SST Core: # Start time: 2018/03/25 at: 22:04:18


------------------------------------------------------------
Simulation Timing Information:
Build time:                      11.839443 seconds
Simulation time:                 19.293632 seconds
Total time:                      30.829748 seconds
Simulated time:                  19.69 ms

Simulation Resource Information:
Max Resident Set Size:           442.436 MB
Approx. Global Max RSS Size:     3.52174 GB
Max Local Page Faults:           11 faults
Global Page Faults:              291 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1264 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            1539 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.69 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  8192 
2) Links:  40960 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 9.546238 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       49153
LinearPartition - Approx. Components per Rank:            1536
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.162528 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 922480 KB
[0:0] SST Core: # ------------------------------------------------------------
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[11:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 22:04:51
[4:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 22:04:51
[30:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 22:04:51
[31:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 22:04:51
[13:0] SST Core: # Start time: 2018/03/25 at: 22:04:51
[11:0] SST Core: # Start time: 2018/03/25 at: 22:04:51
[5:0] SST Core: # Start time: 2018/03/25 at: 22:04:51
[23:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 22:04:51
[3:0] SST Core: # Start time: 2018/03/25 at: 22:04:51
[25:0] SST Core: # Start time: 2018/03/25 at: 22:04:51
[19:0] SST Core: # Start time: 2018/03/25 at: 22:04:51
[17:0] SST Core: # Start time: 2018/03/25 at: 22:04:51
[31:0] SST Core: # Start time: 2018/03/25 at: 22:04:51
[14:0] SST Core: # Start time: 2018/03/25 at: 22:04:51
[23:0] SST Core: # Start time: 2018/03/25 at: 22:04:51
[29:0] SST Core: # Start time: 2018/03/25 at: 22:04:51
[27:0] SST Core: # Start time: 2018/03/25 at: 22:04:51
[21:0] SST Core: # Start time: 2018/03/25 at: 22:04:51
[10:0] SST Core: # Start time: 2018/03/25 at: 22:04:51
[6:0] SST Core: # Start time: 2018/03/25 at: 22:04:51
[30:0] SST Core: # Start time: 2018/03/25 at: 22:04:51
[18:0] SST Core: # Start time: 2018/03/25 at: 22:04:51
[26:0] SST Core: # Start time: 2018/03/25 at: 22:04:51
[22:0] SST Core: # Start time: 2018/03/25 at: 22:04:51
[2:0] SST Core: # Start time: 2018/03/25 at: 22:04:51
[12:0] SST Core: # Start time: 2018/03/25 at: 22:04:51
[20:0] SST Core: # Start time: 2018/03/25 at: 22:04:51
[28:0] SST Core: # Start time: 2018/03/25 at: 22:04:51
[4:0] SST Core: # Start time: 2018/03/25 at: 22:04:51
[8:0] SST Core: # Start time: 2018/03/25 at: 22:04:51
[24:0] SST Core: # Start time: 2018/03/25 at: 22:04:51
[16:0] SST Core: # Start time: 2018/03/25 at: 22:04:51


------------------------------------------------------------
Simulation Timing Information:
Build time:                      11.995125 seconds
Simulation time:                 19.395761 seconds
Total time:                      30.921695 seconds
Simulated time:                  19.784 ms

Simulation Resource Information:
Max Resident Set Size:           442.408 MB
Approx. Global Max RSS Size:     3.52158 GB
Max Local Page Faults:           11 faults
Global Page Faults:              281 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1240 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            1539 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.784 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  8192 
2) Links:  40960 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 9.643142 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       49153
LinearPartition - Approx. Components per Rank:            1536
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.161979 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 922348 KB
[0:0] SST Core: # ------------------------------------------------------------
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[13:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 22:05:24
[14:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 22:05:24
[5:0] SST Core: # Start time: 2018/03/25 at: 22:05:24
[11:0] SST Core: # Start time: 2018/03/25 at: 22:05:24
[13:0] SST Core: # Start time: 2018/03/25 at: 22:05:24
[7:0] SST Core: # Start time: 2018/03/25 at: 22:05:24
[9:0] SST Core: # Start time: 2018/03/25 at: 22:05:24
[29:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 22:05:24
[20:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 22:05:24
[18:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 22:05:24
[28:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[31:0] SST Core: # Start time: 2018/03/25 at: 22:05:24
[27:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 22:05:24
[26:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 22:05:24
[23:0] SST Core: # Start time: 2018/03/25 at: 22:05:24
[21:0] SST Core: # Start time: 2018/03/25 at: 22:05:24
[27:0] SST Core: # Start time: 2018/03/25 at: 22:05:24
[19:0] SST Core: # Start time: 2018/03/25 at: 22:05:24
[25:0] SST Core: # Start time: 2018/03/25 at: 22:05:24
[29:0] SST Core: # Start time: 2018/03/25 at: 22:05:24
[17:0] SST Core: # Start time: 2018/03/25 at: 22:05:24
[26:0] SST Core: # Start time: 2018/03/25 at: 22:05:24
[30:0] SST Core: # Start time: 2018/03/25 at: 22:05:24
[18:0] SST Core: # Start time: 2018/03/25 at: 22:05:24
[22:0] SST Core: # Start time: 2018/03/25 at: 22:05:24
[2:0] SST Core: # Start time: 2018/03/25 at: 22:05:24
[12:0] SST Core: # Start time: 2018/03/25 at: 22:05:24
[28:0] SST Core: # Start time: 2018/03/25 at: 22:05:24
[20:0] SST Core: # Start time: 2018/03/25 at: 22:05:24
[4:0] SST Core: # Start time: 2018/03/25 at: 22:05:24
[8:0] SST Core: # Start time: 2018/03/25 at: 22:05:24
[24:0] SST Core: # Start time: 2018/03/25 at: 22:05:24
[16:0] SST Core: # Start time: 2018/03/25 at: 22:05:24


------------------------------------------------------------
Simulation Timing Information:
Build time:                      11.878805 seconds
Simulation time:                 19.114459 seconds
Total time:                      30.629828 seconds
Simulated time:                  19.866 ms

Simulation Resource Information:
Max Resident Set Size:           442.4 MB
Approx. Global Max RSS Size:     3.52216 GB
Max Local Page Faults:           11 faults
Global Page Faults:              275 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1272 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            1539 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.866 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  8192 
2) Links:  40960 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 9.561810 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       49153
LinearPartition - Approx. Components per Rank:            1536
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.161881 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 922632 KB
[0:0] SST Core: # ------------------------------------------------------------
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[11:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 22:05:57
[12:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 22:05:57
[29:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 22:05:57
[9:0] SST Core: # Start time: 2018/03/25 at: 22:05:57
[5:0] SST Core: # Start time: 2018/03/25 at: 22:05:57
[13:0] SST Core: # Start time: 2018/03/25 at: 22:05:57
[15:0] SST Core: # Start time: 2018/03/25 at: 22:05:57
[24:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 22:05:57
[23:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 22:05:57
[18:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 22:05:57
[26:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[27:0] SST Core: # Start time: 2018/03/25 at: 22:05:57
[14:0] SST Core: # Start time: 2018/03/25 at: 22:05:57
[31:0] SST Core: # Start time: 2018/03/25 at: 22:05:57
[10:0] SST Core: # Start time: 2018/03/25 at: 22:05:57
[25:0] SST Core: # Start time: 2018/03/25 at: 22:05:57
[29:0] SST Core: # Start time: 2018/03/25 at: 22:05:57
[19:0] SST Core: # Start time: 2018/03/25 at: 22:05:57
[21:0] SST Core: # Start time: 2018/03/25 at: 22:05:57
[23:0] SST Core: # Start time: 2018/03/25 at: 22:05:57
[17:0] SST Core: # Start time: 2018/03/25 at: 22:05:57
[22:0] SST Core: # Start time: 2018/03/25 at: 22:05:57
[18:0] SST Core: # Start time: 2018/03/25 at: 22:05:57
[30:0] SST Core: # Start time: 2018/03/25 at: 22:05:57
[26:0] SST Core: # Start time: 2018/03/25 at: 22:05:57
[2:0] SST Core: # Start time: 2018/03/25 at: 22:05:57
[12:0] SST Core: # Start time: 2018/03/25 at: 22:05:57
[4:0] SST Core: # Start time: 2018/03/25 at: 22:05:57
[28:0] SST Core: # Start time: 2018/03/25 at: 22:05:57
[20:0] SST Core: # Start time: 2018/03/25 at: 22:05:57
[24:0] SST Core: # Start time: 2018/03/25 at: 22:05:57
[8:0] SST Core: # Start time: 2018/03/25 at: 22:05:57
[16:0] SST Core: # Start time: 2018/03/25 at: 22:05:57


------------------------------------------------------------
Simulation Timing Information:
Build time:                      11.826619 seconds
Simulation time:                 19.360467 seconds
Total time:                      30.902173 seconds
Simulated time:                  19.43 ms

Simulation Resource Information:
Max Resident Set Size:           442.432 MB
Approx. Global Max RSS Size:     3.52181 GB
Max Local Page Faults:           11 faults
Global Page Faults:              270 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1240 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            1539 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.43 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  8192 
2) Links:  40960 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 9.592241 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       49153
LinearPartition - Approx. Components per Rank:            1536
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.161744 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 922744 KB
[0:0] SST Core: # ------------------------------------------------------------
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[6:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 22:06:30
[13:0] SST Core: # Start time: 2018/03/25 at: 22:06:30
[7:0] SST Core: # Start time: 2018/03/25 at: 22:06:30
[29:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 22:06:30
[16:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 22:06:30
[11:0] SST Core: # Start time: 2018/03/25 at: 22:06:30
[20:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 22:06:30
[19:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 22:06:30
[25:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 22:06:30
[18:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 22:06:30
[17:0] SST Core: # Start time: 2018/03/25 at: 22:06:30
[29:0] SST Core: # Start time: 2018/03/25 at: 22:06:30
[31:0] SST Core: # Start time: 2018/03/25 at: 22:06:30
[27:0] SST Core: # Start time: 2018/03/25 at: 22:06:30
[25:0] SST Core: # Start time: 2018/03/25 at: 22:06:30
[14:0] SST Core: # Start time: 2018/03/25 at: 22:06:30
[23:0] SST Core: # Start time: 2018/03/25 at: 22:06:30
[10:0] SST Core: # Start time: 2018/03/25 at: 22:06:30
[19:0] SST Core: # Start time: 2018/03/25 at: 22:06:30
[21:0] SST Core: # Start time: 2018/03/25 at: 22:06:30
[18:0] SST Core: # Start time: 2018/03/25 at: 22:06:30
[22:0] SST Core: # Start time: 2018/03/25 at: 22:06:30
[26:0] SST Core: # Start time: 2018/03/25 at: 22:06:30
[30:0] SST Core: # Start time: 2018/03/25 at: 22:06:30
[12:0] SST Core: # Start time: 2018/03/25 at: 22:06:30
[2:0] SST Core: # Start time: 2018/03/25 at: 22:06:30
[28:0] SST Core: # Start time: 2018/03/25 at: 22:06:30
[20:0] SST Core: # Start time: 2018/03/25 at: 22:06:30
[4:0] SST Core: # Start time: 2018/03/25 at: 22:06:30
[8:0] SST Core: # Start time: 2018/03/25 at: 22:06:30
[24:0] SST Core: # Start time: 2018/03/25 at: 22:06:30
[16:0] SST Core: # Start time: 2018/03/25 at: 22:06:30


------------------------------------------------------------
Simulation Timing Information:
Build time:                      12.043894 seconds
Simulation time:                 19.428399 seconds
Total time:                      31.071048 seconds
Simulated time:                  20.07 ms

Simulation Resource Information:
Max Resident Set Size:           442.46 MB
Approx. Global Max RSS Size:     3.52183 GB
Max Local Page Faults:           12 faults
Global Page Faults:              272 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1272 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            1539 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 20.07 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  8192 
2) Links:  40960 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 9.560859 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       49153
LinearPartition - Approx. Components per Rank:            1536
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.162319 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 922648 KB
[0:0] SST Core: # ------------------------------------------------------------
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[5:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 22:07:03
[3:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 22:07:03
[15:0] SST Core: # Start time: 2018/03/25 at: 22:07:03
[9:0] SST Core: # Start time: 2018/03/25 at: 22:07:03
[7:0] SST Core: # Start time: 2018/03/25 at: 22:07:03
[11:0] SST Core: # Start time: 2018/03/25 at: 22:07:03
[5:0] SST Core: # Start time: 2018/03/25 at: 22:07:03
[26:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[29:0] SST Core: # Start time: 2018/03/25 at: 22:07:03
[30:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[17:0] SST Core: # Start time: 2018/03/25 at: 22:07:03
[1:0] SST Core: # Start time: 2018/03/25 at: 22:07:03
[28:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 22:07:03
[19:0] SST Core: # Starting main event loop
[19:0] SST Core: # Start time: 2018/03/25 at: 22:07:03
[16:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[31:0] SST Core: # Start time: 2018/03/25 at: 22:07:03
[6:0] SST Core: # Start time: 2018/03/25 at: 22:07:03
[23:0] SST Core: # Starting main event loop
[23:0] SST Core: # Start time: 2018/03/25 at: 22:07:03
[22:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[25:0] SST Core: # Start time: 2018/03/25 at: 22:07:03
[27:0] SST Core: # Starting main event loop
[27:0] SST Core: # Start time: 2018/03/25 at: 22:07:03
[21:0] SST Core: # Start time: 2018/03/25 at: 22:07:03
[10:0] SST Core: # Start time: 2018/03/25 at: 22:07:03
[14:0] SST Core: # Start time: 2018/03/25 at: 22:07:03
[2:0] SST Core: # Start time: 2018/03/25 at: 22:07:03
[30:0] SST Core: # Start time: 2018/03/25 at: 22:07:03
[18:0] SST Core: # Start time: 2018/03/25 at: 22:07:03
[22:0] SST Core: # Start time: 2018/03/25 at: 22:07:03
[26:0] SST Core: # Start time: 2018/03/25 at: 22:07:03
[4:0] SST Core: # Start time: 2018/03/25 at: 22:07:03
[12:0] SST Core: # Start time: 2018/03/25 at: 22:07:03
[20:0] SST Core: # Start time: 2018/03/25 at: 22:07:03
[28:0] SST Core: # Start time: 2018/03/25 at: 22:07:03
[8:0] SST Core: # Start time: 2018/03/25 at: 22:07:03
[24:0] SST Core: # Start time: 2018/03/25 at: 22:07:03
[16:0] SST Core: # Start time: 2018/03/25 at: 22:07:03


------------------------------------------------------------
Simulation Timing Information:
Build time:                      11.799850 seconds
Simulation time:                 19.386547 seconds
Total time:                      30.892869 seconds
Simulated time:                  19.321 ms

Simulation Resource Information:
Max Resident Set Size:           442.436 MB
Approx. Global Max RSS Size:     3.52197 GB
Max Local Page Faults:           10 faults
Global Page Faults:              265 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1272 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            1539 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.321 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  8192 
2) Links:  40960 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 9.550939 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       49153
LinearPartition - Approx. Components per Rank:            1536
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.161523 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 922724 KB
[0:0] SST Core: # ------------------------------------------------------------
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[6:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 22:07:36
[8:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 22:07:36
[15:0] SST Core: # Start time: 2018/03/25 at: 22:07:36
[11:0] SST Core: # Start time: 2018/03/25 at: 22:07:36
[7:0] SST Core: # Start time: 2018/03/25 at: 22:07:36
[9:0] SST Core: # Start time: 2018/03/25 at: 22:07:36
[5:0] SST Core: # Start time: 2018/03/25 at: 22:07:36
[27:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 22:07:36
[29:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 22:07:36
[26:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 22:07:36
[23:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[17:0] SST Core: # Start time: 2018/03/25 at: 22:07:36
[27:0] SST Core: # Start time: 2018/03/25 at: 22:07:36
[14:0] SST Core: # Start time: 2018/03/25 at: 22:07:36
[21:0] SST Core: # Start time: 2018/03/25 at: 22:07:36
[10:0] SST Core: # Start time: 2018/03/25 at: 22:07:36
[25:0] SST Core: # Start time: 2018/03/25 at: 22:07:36
[29:0] SST Core: # Start time: 2018/03/25 at: 22:07:36
[23:0] SST Core: # Start time: 2018/03/25 at: 22:07:36
[31:0] SST Core: # Start time: 2018/03/25 at: 22:07:36
[19:0] SST Core: # Start time: 2018/03/25 at: 22:07:36
[30:0] SST Core: # Start time: 2018/03/25 at: 22:07:36
[26:0] SST Core: # Start time: 2018/03/25 at: 22:07:36
[18:0] SST Core: # Start time: 2018/03/25 at: 22:07:36
[22:0] SST Core: # Start time: 2018/03/25 at: 22:07:36
[2:0] SST Core: # Start time: 2018/03/25 at: 22:07:36
[12:0] SST Core: # Start time: 2018/03/25 at: 22:07:36
[4:0] SST Core: # Start time: 2018/03/25 at: 22:07:36
[28:0] SST Core: # Start time: 2018/03/25 at: 22:07:36
[20:0] SST Core: # Start time: 2018/03/25 at: 22:07:36
[8:0] SST Core: # Start time: 2018/03/25 at: 22:07:36
[24:0] SST Core: # Start time: 2018/03/25 at: 22:07:36
[16:0] SST Core: # Start time: 2018/03/25 at: 22:07:36


------------------------------------------------------------
Simulation Timing Information:
Build time:                      11.795964 seconds
Simulation time:                 19.303514 seconds
Total time:                      30.806670 seconds
Simulated time:                  19.533 ms

Simulation Resource Information:
Max Resident Set Size:           442.412 MB
Approx. Global Max RSS Size:     3.52173 GB
Max Local Page Faults:           10 faults
Global Page Faults:              251 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1272 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            1539 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.533 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  8192 
2) Links:  40960 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 9.579485 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       49153
LinearPartition - Approx. Components per Rank:            1536
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.162902 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 922756 KB
[0:0] SST Core: # ------------------------------------------------------------
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[5:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 22:08:09
[14:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 22:08:09
[11:0] SST Core: # Start time: 2018/03/25 at: 22:08:09
[9:0] SST Core: # Start time: 2018/03/25 at: 22:08:09
[13:0] SST Core: # Start time: 2018/03/25 at: 22:08:09
[15:0] SST Core: # Start time: 2018/03/25 at: 22:08:09
[22:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 22:08:09
[27:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 22:08:09
[1:0] SST Core: # Start time: 2018/03/25 at: 22:08:09
[28:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 22:08:09
[20:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 22:08:09
[24:0] SST Core: # Starting main event loop
[17:0] SST Core: # Start time: 2018/03/25 at: 22:08:09
[10:0] SST Core: # Start time: 2018/03/25 at: 22:08:09
[31:0] SST Core: # Start time: 2018/03/25 at: 22:08:09
[19:0] SST Core: # Start time: 2018/03/25 at: 22:08:09
[29:0] SST Core: # Start time: 2018/03/25 at: 22:08:09
[27:0] SST Core: # Start time: 2018/03/25 at: 22:08:09
[23:0] SST Core: # Start time: 2018/03/25 at: 22:08:09
[25:0] SST Core: # Start time: 2018/03/25 at: 22:08:09
[21:0] SST Core: # Start time: 2018/03/25 at: 22:08:09
[22:0] SST Core: # Start time: 2018/03/25 at: 22:08:09
[30:0] SST Core: # Start time: 2018/03/25 at: 22:08:09
[26:0] SST Core: # Start time: 2018/03/25 at: 22:08:09
[18:0] SST Core: # Start time: 2018/03/25 at: 22:08:09
[2:0] SST Core: # Start time: 2018/03/25 at: 22:08:09
[12:0] SST Core: # Start time: 2018/03/25 at: 22:08:09
[20:0] SST Core: # Start time: 2018/03/25 at: 22:08:09
[4:0] SST Core: # Start time: 2018/03/25 at: 22:08:09
[28:0] SST Core: # Start time: 2018/03/25 at: 22:08:09
[8:0] SST Core: # Start time: 2018/03/25 at: 22:08:09
[24:0] SST Core: # Start time: 2018/03/25 at: 22:08:09
[16:0] SST Core: # Start time: 2018/03/25 at: 22:08:09


------------------------------------------------------------
Simulation Timing Information:
Build time:                      11.868781 seconds
Simulation time:                 19.352340 seconds
Total time:                      30.929719 seconds
Simulated time:                  19.427 ms

Simulation Resource Information:
Max Resident Set Size:           442.4 MB
Approx. Global Max RSS Size:     3.52191 GB
Max Local Page Faults:           11 faults
Global Page Faults:              291 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1392 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            1539 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.427 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  8192 
2) Links:  40960 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 9.531479 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       49153
LinearPartition - Approx. Components per Rank:            1536
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.162207 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 922548 KB
[0:0] SST Core: # ------------------------------------------------------------
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[5:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 22:08:42
[15:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 22:08:42
[15:0] SST Core: # Start time: 2018/03/25 at: 22:08:42
[9:0] SST Core: # Start time: 2018/03/25 at: 22:08:42
[13:0] SST Core: # Start time: 2018/03/25 at: 22:08:42
[11:0] SST Core: # Start time: 2018/03/25 at: 22:08:42
[21:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 22:08:42
[18:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 22:08:42
[20:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 22:08:42
[29:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 22:08:42
[19:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[25:0] SST Core: # Start time: 2018/03/25 at: 22:08:42
[23:0] SST Core: # Start time: 2018/03/25 at: 22:08:42
[29:0] SST Core: # Start time: 2018/03/25 at: 22:08:42
[14:0] SST Core: # Start time: 2018/03/25 at: 22:08:42
[10:0] SST Core: # Start time: 2018/03/25 at: 22:08:42
[31:0] SST Core: # Start time: 2018/03/25 at: 22:08:42
[19:0] SST Core: # Start time: 2018/03/25 at: 22:08:42
[17:0] SST Core: # Start time: 2018/03/25 at: 22:08:42
[27:0] SST Core: # Start time: 2018/03/25 at: 22:08:42
[21:0] SST Core: # Start time: 2018/03/25 at: 22:08:42
[18:0] SST Core: # Start time: 2018/03/25 at: 22:08:42
[30:0] SST Core: # Start time: 2018/03/25 at: 22:08:42
[26:0] SST Core: # Start time: 2018/03/25 at: 22:08:42
[22:0] SST Core: # Start time: 2018/03/25 at: 22:08:42
[2:0] SST Core: # Start time: 2018/03/25 at: 22:08:42
[12:0] SST Core: # Start time: 2018/03/25 at: 22:08:42
[20:0] SST Core: # Start time: 2018/03/25 at: 22:08:42
[4:0] SST Core: # Start time: 2018/03/25 at: 22:08:42
[28:0] SST Core: # Start time: 2018/03/25 at: 22:08:42
[8:0] SST Core: # Start time: 2018/03/25 at: 22:08:42
[24:0] SST Core: # Start time: 2018/03/25 at: 22:08:42
[16:0] SST Core: # Start time: 2018/03/25 at: 22:08:42


------------------------------------------------------------
Simulation Timing Information:
Build time:                      11.766571 seconds
Simulation time:                 19.168559 seconds
Total time:                      30.569820 seconds
Simulated time:                  19.568 ms

Simulation Resource Information:
Max Resident Set Size:           442.428 MB
Approx. Global Max RSS Size:     3.52177 GB
Max Local Page Faults:           10 faults
Global Page Faults:              281 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1264 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            1539 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.568 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  8192 
2) Links:  40960 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 9.712121 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       49153
LinearPartition - Approx. Components per Rank:            1536
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.162505 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 922496 KB
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 22:09:15
[8:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 22:09:15
[7:0] SST Core: # Start time: 2018/03/25 at: 22:09:15
[28:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 22:09:15
[27:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 22:09:15
[15:0] SST Core: # Start time: 2018/03/25 at: 22:09:15
[24:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 22:09:15
[21:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 22:09:15
[1:0] SST Core: # Start time: 2018/03/25 at: 22:09:15
[20:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 22:09:15
[23:0] SST Core: # Starting main event loop
[31:0] SST Core: # Start time: 2018/03/25 at: 22:09:15
[19:0] SST Core: # Start time: 2018/03/25 at: 22:09:15
[29:0] SST Core: # Start time: 2018/03/25 at: 22:09:15
[14:0] SST Core: # Start time: 2018/03/25 at: 22:09:15
[25:0] SST Core: # Start time: 2018/03/25 at: 22:09:15
[10:0] SST Core: # Start time: 2018/03/25 at: 22:09:15
[23:0] SST Core: # Start time: 2018/03/25 at: 22:09:15
[17:0] SST Core: # Start time: 2018/03/25 at: 22:09:15
[27:0] SST Core: # Start time: 2018/03/25 at: 22:09:15
[21:0] SST Core: # Start time: 2018/03/25 at: 22:09:15
[26:0] SST Core: # Start time: 2018/03/25 at: 22:09:15
[22:0] SST Core: # Start time: 2018/03/25 at: 22:09:15
[18:0] SST Core: # Start time: 2018/03/25 at: 22:09:15
[30:0] SST Core: # Start time: 2018/03/25 at: 22:09:15
[2:0] SST Core: # Start time: 2018/03/25 at: 22:09:15
[12:0] SST Core: # Start time: 2018/03/25 at: 22:09:15
[4:0] SST Core: # Start time: 2018/03/25 at: 22:09:15
[20:0] SST Core: # Start time: 2018/03/25 at: 22:09:15
[28:0] SST Core: # Start time: 2018/03/25 at: 22:09:15
[8:0] SST Core: # Start time: 2018/03/25 at: 22:09:15
[24:0] SST Core: # Start time: 2018/03/25 at: 22:09:15
[16:0] SST Core: # Start time: 2018/03/25 at: 22:09:15


------------------------------------------------------------
Simulation Timing Information:
Build time:                      12.151526 seconds
Simulation time:                 19.212519 seconds
Total time:                      30.901120 seconds
Simulated time:                  19.463 ms

Simulation Resource Information:
Max Resident Set Size:           442.416 MB
Approx. Global Max RSS Size:     3.52148 GB
Max Local Page Faults:           10 faults
Global Page Faults:              275 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1424 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            1539 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.463 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  8192 
2) Links:  40960 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 9.985017 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       49153
LinearPartition - Approx. Components per Rank:            1536
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.162876 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 922468 KB
[0:0] SST Core: # ------------------------------------------------------------
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 22:09:47
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 22:09:47
[15:0] SST Core: # Start time: 2018/03/25 at: 22:09:47
[13:0] SST Core: # Start time: 2018/03/25 at: 22:09:47
[7:0] SST Core: # Start time: 2018/03/25 at: 22:09:47
[9:0] SST Core: # Start time: 2018/03/25 at: 22:09:47
[18:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 22:09:47
[31:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 22:09:47
[17:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 22:09:47
[26:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 22:09:47
[29:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 22:09:47
[30:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 22:09:47
[16:0] SST Core: # Starting main event loop
[31:0] SST Core: # Start time: 2018/03/25 at: 22:09:47
[21:0] SST Core: # Start time: 2018/03/25 at: 22:09:47
[23:0] SST Core: # Start time: 2018/03/25 at: 22:09:47
[25:0] SST Core: # Start time: 2018/03/25 at: 22:09:47
[17:0] SST Core: # Start time: 2018/03/25 at: 22:09:47
[27:0] SST Core: # Start time: 2018/03/25 at: 22:09:47
[29:0] SST Core: # Start time: 2018/03/25 at: 22:09:47
[19:0] SST Core: # Start time: 2018/03/25 at: 22:09:47
[30:0] SST Core: # Start time: 2018/03/25 at: 22:09:47
[26:0] SST Core: # Start time: 2018/03/25 at: 22:09:47
[22:0] SST Core: # Start time: 2018/03/25 at: 22:09:47
[18:0] SST Core: # Start time: 2018/03/25 at: 22:09:47
[12:0] SST Core: # Start time: 2018/03/25 at: 22:09:47
[2:0] SST Core: # Start time: 2018/03/25 at: 22:09:47
[28:0] SST Core: # Start time: 2018/03/25 at: 22:09:47
[4:0] SST Core: # Start time: 2018/03/25 at: 22:09:47
[20:0] SST Core: # Start time: 2018/03/25 at: 22:09:47
[8:0] SST Core: # Start time: 2018/03/25 at: 22:09:47
[24:0] SST Core: # Start time: 2018/03/25 at: 22:09:47
[16:0] SST Core: # Start time: 2018/03/25 at: 22:09:47


------------------------------------------------------------
Simulation Timing Information:
Build time:                      12.205319 seconds
Simulation time:                 19.615796 seconds
Total time:                      31.530818 seconds
Simulated time:                  19.385 ms

Simulation Resource Information:
Max Resident Set Size:           442.424 MB
Approx. Global Max RSS Size:     3.52159 GB
Max Local Page Faults:           10 faults
Global Page Faults:              267 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1256 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            1539 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.385 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  8192 
2) Links:  40960 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 9.525423 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       49153
LinearPartition - Approx. Components per Rank:            1536
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.162407 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 922764 KB
[0:0] SST Core: # ------------------------------------------------------------
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[11:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 22:10:20
[14:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 22:10:20
[7:0] SST Core: # Start time: 2018/03/25 at: 22:10:20
[13:0] SST Core: # Start time: 2018/03/25 at: 22:10:20
[15:0] SST Core: # Start time: 2018/03/25 at: 22:10:20
[23:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 22:10:20
[22:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 22:10:20
[26:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 22:10:20
[1:0] SST Core: # Start time: 2018/03/25 at: 22:10:20
[18:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 22:10:20
[25:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[29:0] SST Core: # Start time: 2018/03/25 at: 22:10:20
[27:0] SST Core: # Start time: 2018/03/25 at: 22:10:20
[31:0] SST Core: # Start time: 2018/03/25 at: 22:10:20
[25:0] SST Core: # Start time: 2018/03/25 at: 22:10:20
[10:0] SST Core: # Start time: 2018/03/25 at: 22:10:20
[23:0] SST Core: # Start time: 2018/03/25 at: 22:10:20
[14:0] SST Core: # Start time: 2018/03/25 at: 22:10:20
[21:0] SST Core: # Start time: 2018/03/25 at: 22:10:20
[17:0] SST Core: # Start time: 2018/03/25 at: 22:10:20
[19:0] SST Core: # Start time: 2018/03/25 at: 22:10:20
[22:0] SST Core: # Start time: 2018/03/25 at: 22:10:20
[26:0] SST Core: # Start time: 2018/03/25 at: 22:10:20
[30:0] SST Core: # Start time: 2018/03/25 at: 22:10:20
[18:0] SST Core: # Start time: 2018/03/25 at: 22:10:20
[2:0] SST Core: # Start time: 2018/03/25 at: 22:10:20
[4:0] SST Core: # Start time: 2018/03/25 at: 22:10:20
[12:0] SST Core: # Start time: 2018/03/25 at: 22:10:20
[28:0] SST Core: # Start time: 2018/03/25 at: 22:10:20
[20:0] SST Core: # Start time: 2018/03/25 at: 22:10:20
[8:0] SST Core: # Start time: 2018/03/25 at: 22:10:20
[24:0] SST Core: # Start time: 2018/03/25 at: 22:10:20
[16:0] SST Core: # Start time: 2018/03/25 at: 22:10:20


------------------------------------------------------------
Simulation Timing Information:
Build time:                      11.981639 seconds
Simulation time:                 19.462120 seconds
Total time:                      31.043952 seconds
Simulated time:                  19.558 ms

Simulation Resource Information:
Max Resident Set Size:           442.4 MB
Approx. Global Max RSS Size:     3.52235 GB
Max Local Page Faults:           10 faults
Global Page Faults:              263 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1256 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            1539 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.558 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  8192 
2) Links:  40960 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 9.550461 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       49153
LinearPartition - Approx. Components per Rank:            1536
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.162043 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 922500 KB
[0:0] SST Core: # ------------------------------------------------------------
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[12:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 22:10:53
[2:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 22:10:53
[9:0] SST Core: # Start time: 2018/03/25 at: 22:10:53
[7:0] SST Core: # Start time: 2018/03/25 at: 22:10:53
[15:0] SST Core: # Start time: 2018/03/25 at: 22:10:53
[5:0] SST Core: # Start time: 2018/03/25 at: 22:10:53
[11:0] SST Core: # Start time: 2018/03/25 at: 22:10:53
[17:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 22:10:53
[21:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 22:10:53
[31:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 22:10:53
[23:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[19:0] SST Core: # Start time: 2018/03/25 at: 22:10:53
[10:0] SST Core: # Start time: 2018/03/25 at: 22:10:53
[29:0] SST Core: # Start time: 2018/03/25 at: 22:10:53
[14:0] SST Core: # Start time: 2018/03/25 at: 22:10:53
[25:0] SST Core: # Start time: 2018/03/25 at: 22:10:53
[27:0] SST Core: # Start time: 2018/03/25 at: 22:10:53
[21:0] SST Core: # Start time: 2018/03/25 at: 22:10:53
[31:0] SST Core: # Start time: 2018/03/25 at: 22:10:53
[23:0] SST Core: # Start time: 2018/03/25 at: 22:10:53
[17:0] SST Core: # Start time: 2018/03/25 at: 22:10:53
[30:0] SST Core: # Start time: 2018/03/25 at: 22:10:53
[26:0] SST Core: # Start time: 2018/03/25 at: 22:10:53
[18:0] SST Core: # Start time: 2018/03/25 at: 22:10:53
[22:0] SST Core: # Start time: 2018/03/25 at: 22:10:53
[2:0] SST Core: # Start time: 2018/03/25 at: 22:10:53
[12:0] SST Core: # Start time: 2018/03/25 at: 22:10:53
[4:0] SST Core: # Start time: 2018/03/25 at: 22:10:53
[28:0] SST Core: # Start time: 2018/03/25 at: 22:10:53
[20:0] SST Core: # Start time: 2018/03/25 at: 22:10:53
[8:0] SST Core: # Start time: 2018/03/25 at: 22:10:53
[24:0] SST Core: # Start time: 2018/03/25 at: 22:10:53
[16:0] SST Core: # Start time: 2018/03/25 at: 22:10:53


------------------------------------------------------------
Simulation Timing Information:
Build time:                      11.782725 seconds
Simulation time:                 19.439630 seconds
Total time:                      30.858485 seconds
Simulated time:                  19.595 ms

Simulation Resource Information:
Max Resident Set Size:           442.4 MB
Approx. Global Max RSS Size:     3.52227 GB
Max Local Page Faults:           11 faults
Global Page Faults:              294 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1264 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            1539 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.595 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  8192 
2) Links:  40960 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 9.730731 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       49153
LinearPartition - Approx. Components per Rank:            1536
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.163158 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 922580 KB
[0:0] SST Core: # ------------------------------------------------------------
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[3:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 22:11:26
[7:0] SST Core: # Start time: 2018/03/25 at: 22:11:26
[15:0] SST Core: # Start time: 2018/03/25 at: 22:11:26
[11:0] SST Core: # Start time: 2018/03/25 at: 22:11:26
[9:0] SST Core: # Start time: 2018/03/25 at: 22:11:26
[24:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 22:11:26
[5:0] SST Core: # Start time: 2018/03/25 at: 22:11:26
[28:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 22:11:26
[19:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 22:11:26
[30:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 22:11:26
[29:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 22:11:26
[26:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 22:11:26
[18:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[29:0] SST Core: # Start time: 2018/03/25 at: 22:11:26
[17:0] SST Core: # Start time: 2018/03/25 at: 22:11:26
[27:0] SST Core: # Start time: 2018/03/25 at: 22:11:26
[31:0] SST Core: # Start time: 2018/03/25 at: 22:11:26
[25:0] SST Core: # Start time: 2018/03/25 at: 22:11:26
[21:0] SST Core: # Start time: 2018/03/25 at: 22:11:26
[23:0] SST Core: # Start time: 2018/03/25 at: 22:11:26
[19:0] SST Core: # Start time: 2018/03/25 at: 22:11:26
[18:0] SST Core: # Start time: 2018/03/25 at: 22:11:26
[30:0] SST Core: # Start time: 2018/03/25 at: 22:11:26
[22:0] SST Core: # Start time: 2018/03/25 at: 22:11:26
[26:0] SST Core: # Start time: 2018/03/25 at: 22:11:26
[2:0] SST Core: # Start time: 2018/03/25 at: 22:11:26
[12:0] SST Core: # Start time: 2018/03/25 at: 22:11:26
[4:0] SST Core: # Start time: 2018/03/25 at: 22:11:26
[28:0] SST Core: # Start time: 2018/03/25 at: 22:11:26
[20:0] SST Core: # Start time: 2018/03/25 at: 22:11:26
[8:0] SST Core: # Start time: 2018/03/25 at: 22:11:26
[24:0] SST Core: # Start time: 2018/03/25 at: 22:11:26
[16:0] SST Core: # Start time: 2018/03/25 at: 22:11:26


------------------------------------------------------------
Simulation Timing Information:
Build time:                      11.979620 seconds
Simulation time:                 19.425750 seconds
Total time:                      31.092210 seconds
Simulated time:                  19.646 ms

Simulation Resource Information:
Max Resident Set Size:           442.396 MB
Approx. Global Max RSS Size:     3.52169 GB
Max Local Page Faults:           10 faults
Global Page Faults:              263 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1264 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            1539 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.646 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  8192 
2) Links:  40960 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 9.551335 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       49153
LinearPartition - Approx. Components per Rank:            1536
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.162871 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 922680 KB
[0:0] SST Core: # ------------------------------------------------------------
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[7:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 22:11:59
[15:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 22:11:59
[18:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 22:11:59
[28:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 22:11:59
[31:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 22:11:59
[11:0] SST Core: # Start time: 2018/03/25 at: 22:11:59
[30:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 22:11:59
[20:0] SST Core: # Starting main event loop
[27:0] SST Core: # Start time: 2018/03/25 at: 22:11:59
[5:0] SST Core: # Start time: 2018/03/25 at: 22:11:59
[29:0] SST Core: # Start time: 2018/03/25 at: 22:11:59
[31:0] SST Core: # Start time: 2018/03/25 at: 22:11:59
[17:0] SST Core: # Start time: 2018/03/25 at: 22:11:59
[25:0] SST Core: # Start time: 2018/03/25 at: 22:11:59
[19:0] SST Core: # Start time: 2018/03/25 at: 22:11:59
[21:0] SST Core: # Start time: 2018/03/25 at: 22:11:59
[6:0] SST Core: # Start time: 2018/03/25 at: 22:11:59
[23:0] SST Core: # Start time: 2018/03/25 at: 22:11:59
[1:0] SST Core: # Start time: 2018/03/25 at: 22:11:59
[10:0] SST Core: # Start time: 2018/03/25 at: 22:11:59
[14:0] SST Core: # Start time: 2018/03/25 at: 22:11:59
[22:0] SST Core: # Start time: 2018/03/25 at: 22:11:59
[26:0] SST Core: # Start time: 2018/03/25 at: 22:11:59
[18:0] SST Core: # Start time: 2018/03/25 at: 22:11:59
[30:0] SST Core: # Start time: 2018/03/25 at: 22:11:59
[2:0] SST Core: # Start time: 2018/03/25 at: 22:11:59
[12:0] SST Core: # Start time: 2018/03/25 at: 22:11:59
[4:0] SST Core: # Start time: 2018/03/25 at: 22:11:59
[20:0] SST Core: # Start time: 2018/03/25 at: 22:11:59
[28:0] SST Core: # Start time: 2018/03/25 at: 22:11:59
[8:0] SST Core: # Start time: 2018/03/25 at: 22:11:59
[24:0] SST Core: # Start time: 2018/03/25 at: 22:11:59
[16:0] SST Core: # Start time: 2018/03/25 at: 22:11:59


------------------------------------------------------------
Simulation Timing Information:
Build time:                      11.833517 seconds
Simulation time:                 19.530411 seconds
Total time:                      31.071492 seconds
Simulated time:                  19.663 ms

Simulation Resource Information:
Max Resident Set Size:           442.4 MB
Approx. Global Max RSS Size:     3.52192 GB
Max Local Page Faults:           10 faults
Global Page Faults:              283 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1360 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            1539 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.663 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  8192 
2) Links:  40960 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 9.546830 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       49153
LinearPartition - Approx. Components per Rank:            1536
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.164366 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 922604 KB
[0:0] SST Core: # ------------------------------------------------------------
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[5:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 22:12:32
[10:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 22:12:32
[15:0] SST Core: # Start time: 2018/03/25 at: 22:12:32
[13:0] SST Core: # Start time: 2018/03/25 at: 22:12:32
[11:0] SST Core: # Start time: 2018/03/25 at: 22:12:32
[25:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 22:12:32
[9:0] SST Core: # Start time: 2018/03/25 at: 22:12:32
[30:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 22:12:32
[3:0] SST Core: # Start time: 2018/03/25 at: 22:12:32
[31:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 22:12:32
[17:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[19:0] SST Core: # Start time: 2018/03/25 at: 22:12:32
[29:0] SST Core: # Start time: 2018/03/25 at: 22:12:32
[31:0] SST Core: # Start time: 2018/03/25 at: 22:12:32
[10:0] SST Core: # Start time: 2018/03/25 at: 22:12:32
[14:0] SST Core: # Start time: 2018/03/25 at: 22:12:32
[17:0] SST Core: # Start time: 2018/03/25 at: 22:12:32
[25:0] SST Core: # Start time: 2018/03/25 at: 22:12:32
[21:0] SST Core: # Start time: 2018/03/25 at: 22:12:32
[27:0] SST Core: # Start time: 2018/03/25 at: 22:12:32
[23:0] SST Core: # Start time: 2018/03/25 at: 22:12:32
[18:0] SST Core: # Start time: 2018/03/25 at: 22:12:32
[22:0] SST Core: # Start time: 2018/03/25 at: 22:12:32
[30:0] SST Core: # Start time: 2018/03/25 at: 22:12:32
[26:0] SST Core: # Start time: 2018/03/25 at: 22:12:32
[2:0] SST Core: # Start time: 2018/03/25 at: 22:12:32
[12:0] SST Core: # Start time: 2018/03/25 at: 22:12:32
[4:0] SST Core: # Start time: 2018/03/25 at: 22:12:32
[20:0] SST Core: # Start time: 2018/03/25 at: 22:12:32
[28:0] SST Core: # Start time: 2018/03/25 at: 22:12:32
[8:0] SST Core: # Start time: 2018/03/25 at: 22:12:32
[24:0] SST Core: # Start time: 2018/03/25 at: 22:12:32
[16:0] SST Core: # Start time: 2018/03/25 at: 22:12:32


------------------------------------------------------------
Simulation Timing Information:
Build time:                      11.783197 seconds
Simulation time:                 19.710316 seconds
Total time:                      31.205488 seconds
Simulated time:                  19.481 ms

Simulation Resource Information:
Max Resident Set Size:           442.428 MB
Approx. Global Max RSS Size:     3.52158 GB
Max Local Page Faults:           10 faults
Global Page Faults:              256 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1248 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            1539 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.481 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  8192 
2) Links:  40960 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 9.563902 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       49153
LinearPartition - Approx. Components per Rank:            1536
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.162064 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 922520 KB
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[6:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 22:13:05
[13:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 22:13:05
[15:0] SST Core: # Start time: 2018/03/25 at: 22:13:05
[11:0] SST Core: # Start time: 2018/03/25 at: 22:13:05
[9:0] SST Core: # Start time: 2018/03/25 at: 22:13:05
[18:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 22:13:05
[26:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 22:13:05
[30:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 22:13:05
[19:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 22:13:05
[28:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 22:13:05
[17:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[27:0] SST Core: # Start time: 2018/03/25 at: 22:13:05
[17:0] SST Core: # Start time: 2018/03/25 at: 22:13:05
[14:0] SST Core: # Start time: 2018/03/25 at: 22:13:05
[10:0] SST Core: # Start time: 2018/03/25 at: 22:13:05
[25:0] SST Core: # Start time: 2018/03/25 at: 22:13:05
[31:0] SST Core: # Start time: 2018/03/25 at: 22:13:05
[29:0] SST Core: # Start time: 2018/03/25 at: 22:13:05
[21:0] SST Core: # Start time: 2018/03/25 at: 22:13:05
[23:0] SST Core: # Start time: 2018/03/25 at: 22:13:05
[19:0] SST Core: # Start time: 2018/03/25 at: 22:13:05
[18:0] SST Core: # Start time: 2018/03/25 at: 22:13:05
[26:0] SST Core: # Start time: 2018/03/25 at: 22:13:05
[22:0] SST Core: # Start time: 2018/03/25 at: 22:13:05
[30:0] SST Core: # Start time: 2018/03/25 at: 22:13:05
[2:0] SST Core: # Start time: 2018/03/25 at: 22:13:05
[12:0] SST Core: # Start time: 2018/03/25 at: 22:13:05
[4:0] SST Core: # Start time: 2018/03/25 at: 22:13:05
[20:0] SST Core: # Start time: 2018/03/25 at: 22:13:05
[28:0] SST Core: # Start time: 2018/03/25 at: 22:13:05
[8:0] SST Core: # Start time: 2018/03/25 at: 22:13:05
[24:0] SST Core: # Start time: 2018/03/25 at: 22:13:05
[16:0] SST Core: # Start time: 2018/03/25 at: 22:13:05


------------------------------------------------------------
Simulation Timing Information:
Build time:                      12.011071 seconds
Simulation time:                 19.413540 seconds
Total time:                      31.023438 seconds
Simulated time:                  19.578 ms

Simulation Resource Information:
Max Resident Set Size:           442.388 MB
Approx. Global Max RSS Size:     3.52222 GB
Max Local Page Faults:           11 faults
Global Page Faults:              289 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1376 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            1539 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.578 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  8192 
2) Links:  40960 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 9.680919 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       49153
LinearPartition - Approx. Components per Rank:            1536
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.16358 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 922584 KB
[0:0] SST Core: # ------------------------------------------------------------
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 22:13:38
[8:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 22:13:38
[13:0] SST Core: # Start time: 2018/03/25 at: 22:13:38
[9:0] SST Core: # Start time: 2018/03/25 at: 22:13:38
[7:0] SST Core: # Start time: 2018/03/25 at: 22:13:38
[15:0] SST Core: # Start time: 2018/03/25 at: 22:13:38
[22:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 22:13:38
[19:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 22:13:38
[31:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 22:13:38
[20:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 22:13:38
[26:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[17:0] SST Core: # Start time: 2018/03/25 at: 22:13:38
[19:0] SST Core: # Start time: 2018/03/25 at: 22:13:38
[23:0] SST Core: # Start time: 2018/03/25 at: 22:13:38
[10:0] SST Core: # Start time: 2018/03/25 at: 22:13:38
[14:0] SST Core: # Start time: 2018/03/25 at: 22:13:38
[27:0] SST Core: # Start time: 2018/03/25 at: 22:13:38
[29:0] SST Core: # Start time: 2018/03/25 at: 22:13:38
[31:0] SST Core: # Start time: 2018/03/25 at: 22:13:38
[21:0] SST Core: # Start time: 2018/03/25 at: 22:13:38
[25:0] SST Core: # Start time: 2018/03/25 at: 22:13:38
[22:0] SST Core: # Start time: 2018/03/25 at: 22:13:38
[30:0] SST Core: # Start time: 2018/03/25 at: 22:13:38
[18:0] SST Core: # Start time: 2018/03/25 at: 22:13:38
[26:0] SST Core: # Start time: 2018/03/25 at: 22:13:38
[2:0] SST Core: # Start time: 2018/03/25 at: 22:13:38
[4:0] SST Core: # Start time: 2018/03/25 at: 22:13:38
[12:0] SST Core: # Start time: 2018/03/25 at: 22:13:38
[20:0] SST Core: # Start time: 2018/03/25 at: 22:13:38
[28:0] SST Core: # Start time: 2018/03/25 at: 22:13:38
[8:0] SST Core: # Start time: 2018/03/25 at: 22:13:38
[24:0] SST Core: # Start time: 2018/03/25 at: 22:13:38
[16:0] SST Core: # Start time: 2018/03/25 at: 22:13:38


------------------------------------------------------------
Simulation Timing Information:
Build time:                      11.944879 seconds
Simulation time:                 19.120398 seconds
Total time:                      30.697975 seconds
Simulated time:                  19.803 ms

Simulation Resource Information:
Max Resident Set Size:           442.388 MB
Approx. Global Max RSS Size:     3.52152 GB
Max Local Page Faults:           11 faults
Global Page Faults:              260 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1272 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            1539 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.803 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  8192 
2) Links:  40960 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 9.629979 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       49153
LinearPartition - Approx. Components per Rank:            1536
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.162162 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 923176 KB
[0:0] SST Core: # ------------------------------------------------------------
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[13:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 22:14:10
[1:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 22:14:10
[15:0] SST Core: # Start time: 2018/03/25 at: 22:14:10
[9:0] SST Core: # Start time: 2018/03/25 at: 22:14:10
[13:0] SST Core: # Start time: 2018/03/25 at: 22:14:10
[7:0] SST Core: # Start time: 2018/03/25 at: 22:14:10
[20:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 22:14:10
[28:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 22:14:10
[27:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 22:14:10
[24:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 22:14:10
[22:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[29:0] SST Core: # Start time: 2018/03/25 at: 22:14:10
[19:0] SST Core: # Start time: 2018/03/25 at: 22:14:10
[14:0] SST Core: # Start time: 2018/03/25 at: 22:14:10
[17:0] SST Core: # Start time: 2018/03/25 at: 22:14:10
[10:0] SST Core: # Start time: 2018/03/25 at: 22:14:10
[23:0] SST Core: # Start time: 2018/03/25 at: 22:14:10
[25:0] SST Core: # Start time: 2018/03/25 at: 22:14:10
[27:0] SST Core: # Start time: 2018/03/25 at: 22:14:10
[31:0] SST Core: # Start time: 2018/03/25 at: 22:14:10
[21:0] SST Core: # Start time: 2018/03/25 at: 22:14:10
[30:0] SST Core: # Start time: 2018/03/25 at: 22:14:10
[22:0] SST Core: # Start time: 2018/03/25 at: 22:14:10
[18:0] SST Core: # Start time: 2018/03/25 at: 22:14:10
[26:0] SST Core: # Start time: 2018/03/25 at: 22:14:10
[12:0] SST Core: # Start time: 2018/03/25 at: 22:14:10
[2:0] SST Core: # Start time: 2018/03/25 at: 22:14:10
[20:0] SST Core: # Start time: 2018/03/25 at: 22:14:10
[28:0] SST Core: # Start time: 2018/03/25 at: 22:14:10
[4:0] SST Core: # Start time: 2018/03/25 at: 22:14:10
[8:0] SST Core: # Start time: 2018/03/25 at: 22:14:10
[24:0] SST Core: # Start time: 2018/03/25 at: 22:14:10
[16:0] SST Core: # Start time: 2018/03/25 at: 22:14:10


------------------------------------------------------------
Simulation Timing Information:
Build time:                      11.903224 seconds
Simulation time:                 19.132101 seconds
Total time:                      30.672794 seconds
Simulated time:                  19.58 ms

Simulation Resource Information:
Max Resident Set Size:           442.4 MB
Approx. Global Max RSS Size:     3.52215 GB
Max Local Page Faults:           12 faults
Global Page Faults:              271 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1256 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            1539 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.58 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  8192 
2) Links:  40960 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 9.594001 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       49153
LinearPartition - Approx. Components per Rank:            1536
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.163055 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 922520 KB
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[6:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 22:14:43
[9:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 22:14:43
[23:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 22:14:43
[15:0] SST Core: # Start time: 2018/03/25 at: 22:14:43
[11:0] SST Core: # Start time: 2018/03/25 at: 22:14:43
[13:0] SST Core: # Start time: 2018/03/25 at: 22:14:43
[26:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 22:14:43
[24:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 22:14:43
[17:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 22:14:43
[16:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 22:14:43
[27:0] SST Core: # Start time: 2018/03/25 at: 22:14:43
[25:0] SST Core: # Start time: 2018/03/25 at: 22:14:43
[31:0] SST Core: # Start time: 2018/03/25 at: 22:14:43
[29:0] SST Core: # Start time: 2018/03/25 at: 22:14:43
[19:0] SST Core: # Start time: 2018/03/25 at: 22:14:43
[14:0] SST Core: # Start time: 2018/03/25 at: 22:14:43
[21:0] SST Core: # Start time: 2018/03/25 at: 22:14:43
[10:0] SST Core: # Start time: 2018/03/25 at: 22:14:43
[23:0] SST Core: # Start time: 2018/03/25 at: 22:14:43
[17:0] SST Core: # Start time: 2018/03/25 at: 22:14:43
[26:0] SST Core: # Start time: 2018/03/25 at: 22:14:43
[30:0] SST Core: # Start time: 2018/03/25 at: 22:14:43
[22:0] SST Core: # Start time: 2018/03/25 at: 22:14:43
[18:0] SST Core: # Start time: 2018/03/25 at: 22:14:43
[2:0] SST Core: # Start time: 2018/03/25 at: 22:14:43
[12:0] SST Core: # Start time: 2018/03/25 at: 22:14:43
[28:0] SST Core: # Start time: 2018/03/25 at: 22:14:43
[20:0] SST Core: # Start time: 2018/03/25 at: 22:14:43
[4:0] SST Core: # Start time: 2018/03/25 at: 22:14:43
[8:0] SST Core: # Start time: 2018/03/25 at: 22:14:43
[24:0] SST Core: # Start time: 2018/03/25 at: 22:14:43
[16:0] SST Core: # Start time: 2018/03/25 at: 22:14:43


------------------------------------------------------------
Simulation Timing Information:
Build time:                      12.045238 seconds
Simulation time:                 19.485277 seconds
Total time:                      31.125450 seconds
Simulated time:                  19.618 ms

Simulation Resource Information:
Max Resident Set Size:           442.404 MB
Approx. Global Max RSS Size:     3.52233 GB
Max Local Page Faults:           10 faults
Global Page Faults:              277 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1272 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            1539 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.618 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  8192 
2) Links:  40960 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 9.680561 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       49153
LinearPartition - Approx. Components per Rank:            1536
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.164986 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 922596 KB
[0:0] SST Core: # ------------------------------------------------------------
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[5:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 22:15:16
[13:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 22:15:16
[11:0] SST Core: # Start time: 2018/03/25 at: 22:15:16
[13:0] SST Core: # Start time: 2018/03/25 at: 22:15:16
[9:0] SST Core: # Start time: 2018/03/25 at: 22:15:16
[27:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 22:15:16
[30:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 22:15:16
[18:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 22:15:16
[3:0] SST Core: # Start time: 2018/03/25 at: 22:15:16
[20:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 22:15:16
[25:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[27:0] SST Core: # Start time: 2018/03/25 at: 22:15:16
[31:0] SST Core: # Start time: 2018/03/25 at: 22:15:16
[25:0] SST Core: # Start time: 2018/03/25 at: 22:15:16
[29:0] SST Core: # Start time: 2018/03/25 at: 22:15:16
[14:0] SST Core: # Start time: 2018/03/25 at: 22:15:16
[23:0] SST Core: # Start time: 2018/03/25 at: 22:15:16
[10:0] SST Core: # Start time: 2018/03/25 at: 22:15:16
[17:0] SST Core: # Start time: 2018/03/25 at: 22:15:16
[19:0] SST Core: # Start time: 2018/03/25 at: 22:15:16
[21:0] SST Core: # Start time: 2018/03/25 at: 22:15:16
[26:0] SST Core: # Start time: 2018/03/25 at: 22:15:16
[22:0] SST Core: # Start time: 2018/03/25 at: 22:15:16
[30:0] SST Core: # Start time: 2018/03/25 at: 22:15:16
[18:0] SST Core: # Start time: 2018/03/25 at: 22:15:16
[2:0] SST Core: # Start time: 2018/03/25 at: 22:15:16
[12:0] SST Core: # Start time: 2018/03/25 at: 22:15:16
[4:0] SST Core: # Start time: 2018/03/25 at: 22:15:16
[28:0] SST Core: # Start time: 2018/03/25 at: 22:15:16
[20:0] SST Core: # Start time: 2018/03/25 at: 22:15:16
[8:0] SST Core: # Start time: 2018/03/25 at: 22:15:16
[24:0] SST Core: # Start time: 2018/03/25 at: 22:15:16
[16:0] SST Core: # Start time: 2018/03/25 at: 22:15:16


------------------------------------------------------------
Simulation Timing Information:
Build time:                      11.921295 seconds
Simulation time:                 19.495210 seconds
Total time:                      31.125917 seconds
Simulated time:                  19.461 ms

Simulation Resource Information:
Max Resident Set Size:           442.396 MB
Approx. Global Max RSS Size:     3.52181 GB
Max Local Page Faults:           11 faults
Global Page Faults:              289 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1256 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            1539 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.461 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  8192 
2) Links:  40960 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 9.599433 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       49153
LinearPartition - Approx. Components per Rank:            1536
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.161918 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 922576 KB
[0:0] SST Core: # ------------------------------------------------------------
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 22:15:49
[6:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 22:15:49
[13:0] SST Core: # Start time: 2018/03/25 at: 22:15:49
[7:0] SST Core: # Start time: 2018/03/25 at: 22:15:49
[15:0] SST Core: # Start time: 2018/03/25 at: 22:15:49
[11:0] SST Core: # Start time: 2018/03/25 at: 22:15:49
[20:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 22:15:49
[30:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 22:15:49
[25:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 22:15:49
[19:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 22:15:49
[29:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[25:0] SST Core: # Start time: 2018/03/25 at: 22:15:49
[29:0] SST Core: # Start time: 2018/03/25 at: 22:15:49
[14:0] SST Core: # Start time: 2018/03/25 at: 22:15:49
[27:0] SST Core: # Start time: 2018/03/25 at: 22:15:49
[10:0] SST Core: # Start time: 2018/03/25 at: 22:15:49
[31:0] SST Core: # Start time: 2018/03/25 at: 22:15:49
[23:0] SST Core: # Start time: 2018/03/25 at: 22:15:49
[21:0] SST Core: # Start time: 2018/03/25 at: 22:15:49
[19:0] SST Core: # Start time: 2018/03/25 at: 22:15:49
[17:0] SST Core: # Start time: 2018/03/25 at: 22:15:49
[26:0] SST Core: # Start time: 2018/03/25 at: 22:15:49
[22:0] SST Core: # Start time: 2018/03/25 at: 22:15:49
[30:0] SST Core: # Start time: 2018/03/25 at: 22:15:49
[18:0] SST Core: # Start time: 2018/03/25 at: 22:15:49
[2:0] SST Core: # Start time: 2018/03/25 at: 22:15:49
[12:0] SST Core: # Start time: 2018/03/25 at: 22:15:49
[20:0] SST Core: # Start time: 2018/03/25 at: 22:15:49
[4:0] SST Core: # Start time: 2018/03/25 at: 22:15:49
[28:0] SST Core: # Start time: 2018/03/25 at: 22:15:49
[8:0] SST Core: # Start time: 2018/03/25 at: 22:15:49
[24:0] SST Core: # Start time: 2018/03/25 at: 22:15:49
[16:0] SST Core: # Start time: 2018/03/25 at: 22:15:49


------------------------------------------------------------
Simulation Timing Information:
Build time:                      11.868900 seconds
Simulation time:                 19.316687 seconds
Total time:                      30.820913 seconds
Simulated time:                  20.243 ms

Simulation Resource Information:
Max Resident Set Size:           442.424 MB
Approx. Global Max RSS Size:     3.52166 GB
Max Local Page Faults:           11 faults
Global Page Faults:              234 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1256 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            1539 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 20.243 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  8192 
2) Links:  40960 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 9.550827 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       49153
LinearPartition - Approx. Components per Rank:            1536
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.162894 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 922544 KB
[0:0] SST Core: # ------------------------------------------------------------
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[2:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 22:16:25
[8:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 22:16:25
[13:0] SST Core: # Start time: 2018/03/25 at: 22:16:25
[7:0] SST Core: # Start time: 2018/03/25 at: 22:16:25
[11:0] SST Core: # Start time: 2018/03/25 at: 22:16:25
[15:0] SST Core: # Start time: 2018/03/25 at: 22:16:25
[19:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 22:16:25
[26:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 22:16:25
[25:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 22:16:25
[30:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 22:16:25
[23:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 22:16:25
[31:0] SST Core: # Start time: 2018/03/25 at: 22:16:25
[25:0] SST Core: # Start time: 2018/03/25 at: 22:16:25
[14:0] SST Core: # Start time: 2018/03/25 at: 22:16:25
[19:0] SST Core: # Start time: 2018/03/25 at: 22:16:25
[27:0] SST Core: # Start time: 2018/03/25 at: 22:16:25
[17:0] SST Core: # Start time: 2018/03/25 at: 22:16:25
[29:0] SST Core: # Start time: 2018/03/25 at: 22:16:25
[23:0] SST Core: # Start time: 2018/03/25 at: 22:16:25
[21:0] SST Core: # Start time: 2018/03/25 at: 22:16:25
[30:0] SST Core: # Start time: 2018/03/25 at: 22:16:25
[22:0] SST Core: # Start time: 2018/03/25 at: 22:16:25
[26:0] SST Core: # Start time: 2018/03/25 at: 22:16:25
[18:0] SST Core: # Start time: 2018/03/25 at: 22:16:25
[2:0] SST Core: # Start time: 2018/03/25 at: 22:16:25
[12:0] SST Core: # Start time: 2018/03/25 at: 22:16:25
[28:0] SST Core: # Start time: 2018/03/25 at: 22:16:25
[20:0] SST Core: # Start time: 2018/03/25 at: 22:16:25
[4:0] SST Core: # Start time: 2018/03/25 at: 22:16:25
[8:0] SST Core: # Start time: 2018/03/25 at: 22:16:25
[24:0] SST Core: # Start time: 2018/03/25 at: 22:16:25
[16:0] SST Core: # Start time: 2018/03/25 at: 22:16:25


------------------------------------------------------------
Simulation Timing Information:
Build time:                      11.959645 seconds
Simulation time:                 19.517882 seconds
Total time:                      31.043036 seconds
Simulated time:                  19.727 ms

Simulation Resource Information:
Max Resident Set Size:           442.428 MB
Approx. Global Max RSS Size:     3.52172 GB
Max Local Page Faults:           11 faults
Global Page Faults:              285 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1272 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            1539 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.727 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  8192 
2) Links:  40960 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 9.722903 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       49153
LinearPartition - Approx. Components per Rank:            1536
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.163465 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 922492 KB
[0:0] SST Core: # ------------------------------------------------------------
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 22:16:58
[12:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 22:16:58
[17:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 22:16:58
[23:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 22:16:58
[13:0] SST Core: # Start time: 2018/03/25 at: 22:16:58
[9:0] SST Core: # Start time: 2018/03/25 at: 22:16:58
[16:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 22:16:58
[26:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 22:16:58
[3:0] SST Core: # Start time: 2018/03/25 at: 22:16:58
[20:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[29:0] SST Core: # Start time: 2018/03/25 at: 22:16:58
[6:0] SST Core: # Start time: 2018/03/25 at: 22:16:58
[31:0] SST Core: # Start time: 2018/03/25 at: 22:16:58
[25:0] SST Core: # Start time: 2018/03/25 at: 22:16:58
[27:0] SST Core: # Start time: 2018/03/25 at: 22:16:58
[17:0] SST Core: # Start time: 2018/03/25 at: 22:16:58
[19:0] SST Core: # Start time: 2018/03/25 at: 22:16:58
[10:0] SST Core: # Start time: 2018/03/25 at: 22:16:58
[14:0] SST Core: # Start time: 2018/03/25 at: 22:16:58
[23:0] SST Core: # Start time: 2018/03/25 at: 22:16:58
[21:0] SST Core: # Start time: 2018/03/25 at: 22:16:58
[30:0] SST Core: # Start time: 2018/03/25 at: 22:16:58
[22:0] SST Core: # Start time: 2018/03/25 at: 22:16:58
[18:0] SST Core: # Start time: 2018/03/25 at: 22:16:58
[26:0] SST Core: # Start time: 2018/03/25 at: 22:16:58
[2:0] SST Core: # Start time: 2018/03/25 at: 22:16:58
[12:0] SST Core: # Start time: 2018/03/25 at: 22:16:58
[20:0] SST Core: # Start time: 2018/03/25 at: 22:16:58
[28:0] SST Core: # Start time: 2018/03/25 at: 22:16:58
[4:0] SST Core: # Start time: 2018/03/25 at: 22:16:58
[8:0] SST Core: # Start time: 2018/03/25 at: 22:16:58
[24:0] SST Core: # Start time: 2018/03/25 at: 22:16:58
[16:0] SST Core: # Start time: 2018/03/25 at: 22:16:58


------------------------------------------------------------
Simulation Timing Information:
Build time:                      11.977221 seconds
Simulation time:                 19.175083 seconds
Total time:                      30.863971 seconds
Simulated time:                  19.493 ms

Simulation Resource Information:
Max Resident Set Size:           442.388 MB
Approx. Global Max RSS Size:     3.52225 GB
Max Local Page Faults:           10 faults
Global Page Faults:              297 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1272 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            1539 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.493 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  8192 
2) Links:  40960 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 9.721835 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       49153
LinearPartition - Approx. Components per Rank:            1536
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.162626 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 922592 KB
[0:0] SST Core: # ------------------------------------------------------------
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[12:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 22:17:31
[20:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 22:17:31
[19:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 22:17:31
[27:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 22:17:31
[7:0] SST Core: # Start time: 2018/03/25 at: 22:17:31
[13:0] SST Core: # Start time: 2018/03/25 at: 22:17:31
[5:0] SST Core: # Start time: 2018/03/25 at: 22:17:31
[23:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 22:17:31
[28:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 22:17:31
[29:0] SST Core: # Start time: 2018/03/25 at: 22:17:31
[27:0] SST Core: # Start time: 2018/03/25 at: 22:17:31
[6:0] SST Core: # Start time: 2018/03/25 at: 22:17:31
[25:0] SST Core: # Start time: 2018/03/25 at: 22:17:31
[31:0] SST Core: # Start time: 2018/03/25 at: 22:17:31
[19:0] SST Core: # Start time: 2018/03/25 at: 22:17:31
[23:0] SST Core: # Start time: 2018/03/25 at: 22:17:31
[17:0] SST Core: # Start time: 2018/03/25 at: 22:17:31
[21:0] SST Core: # Start time: 2018/03/25 at: 22:17:31
[10:0] SST Core: # Start time: 2018/03/25 at: 22:17:31
[14:0] SST Core: # Start time: 2018/03/25 at: 22:17:31
[22:0] SST Core: # Start time: 2018/03/25 at: 22:17:31
[30:0] SST Core: # Start time: 2018/03/25 at: 22:17:31
[18:0] SST Core: # Start time: 2018/03/25 at: 22:17:31
[26:0] SST Core: # Start time: 2018/03/25 at: 22:17:31
[2:0] SST Core: # Start time: 2018/03/25 at: 22:17:31
[12:0] SST Core: # Start time: 2018/03/25 at: 22:17:31
[4:0] SST Core: # Start time: 2018/03/25 at: 22:17:31
[20:0] SST Core: # Start time: 2018/03/25 at: 22:17:31
[28:0] SST Core: # Start time: 2018/03/25 at: 22:17:31
[8:0] SST Core: # Start time: 2018/03/25 at: 22:17:31
[24:0] SST Core: # Start time: 2018/03/25 at: 22:17:31
[16:0] SST Core: # Start time: 2018/03/25 at: 22:17:31


------------------------------------------------------------
Simulation Timing Information:
Build time:                      11.953382 seconds
Simulation time:                 19.227618 seconds
Total time:                      30.887396 seconds
Simulated time:                  19.503 ms

Simulation Resource Information:
Max Resident Set Size:           442.404 MB
Approx. Global Max RSS Size:     3.52161 GB
Max Local Page Faults:           11 faults
Global Page Faults:              280 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1264 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            1539 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.503 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  8192 
2) Links:  40960 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 9.707703 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       49153
LinearPartition - Approx. Components per Rank:            1536
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.16311 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 922608 KB
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[6:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 22:18:05
[4:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 22:18:05
[30:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 22:18:05
[26:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 22:18:05
[9:0] SST Core: # Start time: 2018/03/25 at: 22:18:05
[7:0] SST Core: # Start time: 2018/03/25 at: 22:18:05
[18:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 22:18:05
[19:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 22:18:05
[31:0] SST Core: # Starting main event loop
[29:0] SST Core: # Start time: 2018/03/25 at: 22:18:05
[1:0] SST Core: # Start time: 2018/03/25 at: 22:18:05
[31:0] SST Core: # Start time: 2018/03/25 at: 22:18:05
[25:0] SST Core: # Start time: 2018/03/25 at: 22:18:05
[27:0] SST Core: # Start time: 2018/03/25 at: 22:18:05
[23:0] SST Core: # Start time: 2018/03/25 at: 22:18:05
[17:0] SST Core: # Start time: 2018/03/25 at: 22:18:05
[6:0] SST Core: # Start time: 2018/03/25 at: 22:18:05
[19:0] SST Core: # Start time: 2018/03/25 at: 22:18:05
[21:0] SST Core: # Start time: 2018/03/25 at: 22:18:05
[10:0] SST Core: # Start time: 2018/03/25 at: 22:18:05
[14:0] SST Core: # Start time: 2018/03/25 at: 22:18:05
[30:0] SST Core: # Start time: 2018/03/25 at: 22:18:05
[22:0] SST Core: # Start time: 2018/03/25 at: 22:18:05
[26:0] SST Core: # Start time: 2018/03/25 at: 22:18:05
[18:0] SST Core: # Start time: 2018/03/25 at: 22:18:05
[2:0] SST Core: # Start time: 2018/03/25 at: 22:18:05
[12:0] SST Core: # Start time: 2018/03/25 at: 22:18:05
[4:0] SST Core: # Start time: 2018/03/25 at: 22:18:05
[20:0] SST Core: # Start time: 2018/03/25 at: 22:18:05
[28:0] SST Core: # Start time: 2018/03/25 at: 22:18:05
[8:0] SST Core: # Start time: 2018/03/25 at: 22:18:05
[24:0] SST Core: # Start time: 2018/03/25 at: 22:18:05
[16:0] SST Core: # Start time: 2018/03/25 at: 22:18:05


------------------------------------------------------------
Simulation Timing Information:
Build time:                      11.944878 seconds
Simulation time:                 19.245511 seconds
Total time:                      30.823123 seconds
Simulated time:                  19.846 ms

Simulation Resource Information:
Max Resident Set Size:           442.412 MB
Approx. Global Max RSS Size:     3.52198 GB
Max Local Page Faults:           11 faults
Global Page Faults:              271 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1264 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            1539 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.846 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  8192 
2) Links:  40960 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 9.541824 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       49153
LinearPartition - Approx. Components per Rank:            1536
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.161966 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 922572 KB
[0:0] SST Core: # ------------------------------------------------------------
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[9:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 22:18:38
[24:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 22:18:38
[16:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 22:18:38
[11:0] SST Core: # Start time: 2018/03/25 at: 22:18:38
[5:0] SST Core: # Start time: 2018/03/25 at: 22:18:38
[9:0] SST Core: # Start time: 2018/03/25 at: 22:18:38
[15:0] SST Core: # Start time: 2018/03/25 at: 22:18:38
[28:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 22:18:38
[18:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 22:18:38
[26:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 22:18:38
[29:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 22:18:38
[20:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 22:18:38
[23:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[17:0] SST Core: # Start time: 2018/03/25 at: 22:18:38
[19:0] SST Core: # Start time: 2018/03/25 at: 22:18:38
[31:0] SST Core: # Start time: 2018/03/25 at: 22:18:38
[29:0] SST Core: # Start time: 2018/03/25 at: 22:18:38
[23:0] SST Core: # Start time: 2018/03/25 at: 22:18:38
[25:0] SST Core: # Start time: 2018/03/25 at: 22:18:38
[27:0] SST Core: # Start time: 2018/03/25 at: 22:18:38
[21:0] SST Core: # Start time: 2018/03/25 at: 22:18:38
[18:0] SST Core: # Start time: 2018/03/25 at: 22:18:38
[26:0] SST Core: # Start time: 2018/03/25 at: 22:18:38
[22:0] SST Core: # Start time: 2018/03/25 at: 22:18:38
[30:0] SST Core: # Start time: 2018/03/25 at: 22:18:38
[2:0] SST Core: # Start time: 2018/03/25 at: 22:18:38
[12:0] SST Core: # Start time: 2018/03/25 at: 22:18:38
[20:0] SST Core: # Start time: 2018/03/25 at: 22:18:38
[28:0] SST Core: # Start time: 2018/03/25 at: 22:18:38
[4:0] SST Core: # Start time: 2018/03/25 at: 22:18:38
[8:0] SST Core: # Start time: 2018/03/25 at: 22:18:38
[24:0] SST Core: # Start time: 2018/03/25 at: 22:18:38
[16:0] SST Core: # Start time: 2018/03/25 at: 22:18:38


------------------------------------------------------------
Simulation Timing Information:
Build time:                      12.032402 seconds
Simulation time:                 19.348011 seconds
Total time:                      30.980391 seconds
Simulated time:                  19.34 ms

Simulation Resource Information:
Max Resident Set Size:           442.432 MB
Approx. Global Max RSS Size:     3.52183 GB
Max Local Page Faults:           11 faults
Global Page Faults:              290 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1272 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            1539 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.34 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  8192 
2) Links:  40960 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 9.640724 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       49153
LinearPartition - Approx. Components per Rank:            1536
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.162724 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 922548 KB
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[8:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 22:19:11
[12:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 22:19:11
[31:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 22:19:11
[13:0] SST Core: # Start time: 2018/03/25 at: 22:19:11
[15:0] SST Core: # Start time: 2018/03/25 at: 22:19:11
[9:0] SST Core: # Start time: 2018/03/25 at: 22:19:11
[11:0] SST Core: # Start time: 2018/03/25 at: 22:19:11
[27:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 22:19:11
[29:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 22:19:11
[16:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 22:19:11
[21:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[21:0] SST Core: # Start time: 2018/03/25 at: 22:19:11
[14:0] SST Core: # Start time: 2018/03/25 at: 22:19:11
[23:0] SST Core: # Start time: 2018/03/25 at: 22:19:11
[10:0] SST Core: # Start time: 2018/03/25 at: 22:19:11
[31:0] SST Core: # Start time: 2018/03/25 at: 22:19:11
[27:0] SST Core: # Start time: 2018/03/25 at: 22:19:11
[19:0] SST Core: # Start time: 2018/03/25 at: 22:19:11
[17:0] SST Core: # Start time: 2018/03/25 at: 22:19:11
[25:0] SST Core: # Start time: 2018/03/25 at: 22:19:11
[29:0] SST Core: # Start time: 2018/03/25 at: 22:19:11
[30:0] SST Core: # Start time: 2018/03/25 at: 22:19:11
[18:0] SST Core: # Start time: 2018/03/25 at: 22:19:11
[22:0] SST Core: # Start time: 2018/03/25 at: 22:19:11
[26:0] SST Core: # Start time: 2018/03/25 at: 22:19:11
[2:0] SST Core: # Start time: 2018/03/25 at: 22:19:11
[12:0] SST Core: # Start time: 2018/03/25 at: 22:19:11
[20:0] SST Core: # Start time: 2018/03/25 at: 22:19:11
[28:0] SST Core: # Start time: 2018/03/25 at: 22:19:11
[4:0] SST Core: # Start time: 2018/03/25 at: 22:19:11
[8:0] SST Core: # Start time: 2018/03/25 at: 22:19:11
[24:0] SST Core: # Start time: 2018/03/25 at: 22:19:11
[16:0] SST Core: # Start time: 2018/03/25 at: 22:19:11


------------------------------------------------------------
Simulation Timing Information:
Build time:                      11.879559 seconds
Simulation time:                 19.261397 seconds
Total time:                      30.849513 seconds
Simulated time:                  19.605 ms

Simulation Resource Information:
Max Resident Set Size:           442.396 MB
Approx. Global Max RSS Size:     3.52296 GB
Max Local Page Faults:           10 faults
Global Page Faults:              260 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1272 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            1539 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.605 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  8192 
2) Links:  40960 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 9.693935 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       49153
LinearPartition - Approx. Components per Rank:            1536
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.162531 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 922568 KB
[0:0] SST Core: # ------------------------------------------------------------
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[3:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 22:19:46
[14:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 22:19:46
[13:0] SST Core: # Start time: 2018/03/25 at: 22:19:46
[15:0] SST Core: # Start time: 2018/03/25 at: 22:19:46
[11:0] SST Core: # Start time: 2018/03/25 at: 22:19:46
[9:0] SST Core: # Start time: 2018/03/25 at: 22:19:46
[22:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 22:19:46
[26:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 22:19:46
[28:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 22:19:46
[29:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 22:19:46
[27:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[17:0] SST Core: # Start time: 2018/03/25 at: 22:19:46
[10:0] SST Core: # Start time: 2018/03/25 at: 22:19:46
[31:0] SST Core: # Start time: 2018/03/25 at: 22:19:46
[6:0] SST Core: # Start time: 2018/03/25 at: 22:19:46
[29:0] SST Core: # Start time: 2018/03/25 at: 22:19:46
[23:0] SST Core: # Start time: 2018/03/25 at: 22:19:46
[25:0] SST Core: # Start time: 2018/03/25 at: 22:19:46
[27:0] SST Core: # Start time: 2018/03/25 at: 22:19:46
[19:0] SST Core: # Start time: 2018/03/25 at: 22:19:46
[21:0] SST Core: # Start time: 2018/03/25 at: 22:19:46
[18:0] SST Core: # Start time: 2018/03/25 at: 22:19:46
[30:0] SST Core: # Start time: 2018/03/25 at: 22:19:46
[26:0] SST Core: # Start time: 2018/03/25 at: 22:19:46
[22:0] SST Core: # Start time: 2018/03/25 at: 22:19:46
[2:0] SST Core: # Start time: 2018/03/25 at: 22:19:46
[12:0] SST Core: # Start time: 2018/03/25 at: 22:19:46
[4:0] SST Core: # Start time: 2018/03/25 at: 22:19:46
[20:0] SST Core: # Start time: 2018/03/25 at: 22:19:46
[28:0] SST Core: # Start time: 2018/03/25 at: 22:19:46
[8:0] SST Core: # Start time: 2018/03/25 at: 22:19:46
[24:0] SST Core: # Start time: 2018/03/25 at: 22:19:46
[16:0] SST Core: # Start time: 2018/03/25 at: 22:19:46


------------------------------------------------------------
Simulation Timing Information:
Build time:                      12.155420 seconds
Simulation time:                 19.366767 seconds
Total time:                      31.058445 seconds
Simulated time:                  20.067 ms

Simulation Resource Information:
Max Resident Set Size:           442.392 MB
Approx. Global Max RSS Size:     3.52201 GB
Max Local Page Faults:           11 faults
Global Page Faults:              291 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1256 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            1539 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 20.067 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  8192 
2) Links:  40960 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 9.944489 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       49153
LinearPartition - Approx. Components per Rank:            1536
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.164002 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 922680 KB
[0:0] SST Core: # ------------------------------------------------------------
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[9:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 22:20:19
[8:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 22:20:19
[22:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 22:20:19
[15:0] SST Core: # Start time: 2018/03/25 at: 22:20:19
[9:0] SST Core: # Start time: 2018/03/25 at: 22:20:19
[17:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 22:20:19
[11:0] SST Core: # Start time: 2018/03/25 at: 22:20:19
[20:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 22:20:19
[3:0] SST Core: # Start time: 2018/03/25 at: 22:20:19
[25:0] SST Core: # Starting main event loop
[31:0] SST Core: # Start time: 2018/03/25 at: 22:20:19
[29:0] SST Core: # Start time: 2018/03/25 at: 22:20:19
[6:0] SST Core: # Start time: 2018/03/25 at: 22:20:19
[27:0] SST Core: # Start time: 2018/03/25 at: 22:20:19
[25:0] SST Core: # Start time: 2018/03/25 at: 22:20:19
[17:0] SST Core: # Start time: 2018/03/25 at: 22:20:19
[23:0] SST Core: # Start time: 2018/03/25 at: 22:20:19
[19:0] SST Core: # Start time: 2018/03/25 at: 22:20:19
[10:0] SST Core: # Start time: 2018/03/25 at: 22:20:19
[21:0] SST Core: # Start time: 2018/03/25 at: 22:20:19
[14:0] SST Core: # Start time: 2018/03/25 at: 22:20:19
[26:0] SST Core: # Start time: 2018/03/25 at: 22:20:19
[22:0] SST Core: # Start time: 2018/03/25 at: 22:20:19
[30:0] SST Core: # Start time: 2018/03/25 at: 22:20:19
[18:0] SST Core: # Start time: 2018/03/25 at: 22:20:19
[12:0] SST Core: # Start time: 2018/03/25 at: 22:20:19
[2:0] SST Core: # Start time: 2018/03/25 at: 22:20:19
[4:0] SST Core: # Start time: 2018/03/25 at: 22:20:19
[28:0] SST Core: # Start time: 2018/03/25 at: 22:20:19
[20:0] SST Core: # Start time: 2018/03/25 at: 22:20:19
[8:0] SST Core: # Start time: 2018/03/25 at: 22:20:19
[24:0] SST Core: # Start time: 2018/03/25 at: 22:20:19
[16:0] SST Core: # Start time: 2018/03/25 at: 22:20:19


------------------------------------------------------------
Simulation Timing Information:
Build time:                      12.183238 seconds
Simulation time:                 19.472771 seconds
Total time:                      31.364329 seconds
Simulated time:                  19.691 ms

Simulation Resource Information:
Max Resident Set Size:           442.432 MB
Approx. Global Max RSS Size:     3.52142 GB
Max Local Page Faults:           10 faults
Global Page Faults:              272 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1264 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            1539 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.691 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  8192 
2) Links:  40960 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 9.643460 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       49153
LinearPartition - Approx. Components per Rank:            1536
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.162634 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 922636 KB
[0:0] SST Core: # ------------------------------------------------------------
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[1:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 22:20:52
[9:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 22:20:52
[15:0] SST Core: # Start time: 2018/03/25 at: 22:20:52
[13:0] SST Core: # Start time: 2018/03/25 at: 22:20:52
[9:0] SST Core: # Start time: 2018/03/25 at: 22:20:52
[19:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 22:20:52
[18:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 22:20:52
[20:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 22:20:52
[27:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 22:20:52
[23:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 22:20:52
[26:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[31:0] SST Core: # Start time: 2018/03/25 at: 22:20:52
[29:0] SST Core: # Start time: 2018/03/25 at: 22:20:52
[19:0] SST Core: # Start time: 2018/03/25 at: 22:20:52
[10:0] SST Core: # Start time: 2018/03/25 at: 22:20:52
[25:0] SST Core: # Start time: 2018/03/25 at: 22:20:52
[14:0] SST Core: # Start time: 2018/03/25 at: 22:20:52
[21:0] SST Core: # Start time: 2018/03/25 at: 22:20:52
[17:0] SST Core: # Start time: 2018/03/25 at: 22:20:52
[27:0] SST Core: # Start time: 2018/03/25 at: 22:20:52
[23:0] SST Core: # Start time: 2018/03/25 at: 22:20:52
[18:0] SST Core: # Start time: 2018/03/25 at: 22:20:52
[30:0] SST Core: # Start time: 2018/03/25 at: 22:20:52
[22:0] SST Core: # Start time: 2018/03/25 at: 22:20:52
[26:0] SST Core: # Start time: 2018/03/25 at: 22:20:52
[2:0] SST Core: # Start time: 2018/03/25 at: 22:20:52
[4:0] SST Core: # Start time: 2018/03/25 at: 22:20:52
[12:0] SST Core: # Start time: 2018/03/25 at: 22:20:52
[28:0] SST Core: # Start time: 2018/03/25 at: 22:20:52
[20:0] SST Core: # Start time: 2018/03/25 at: 22:20:52
[8:0] SST Core: # Start time: 2018/03/25 at: 22:20:52
[24:0] SST Core: # Start time: 2018/03/25 at: 22:20:52
[16:0] SST Core: # Start time: 2018/03/25 at: 22:20:52


------------------------------------------------------------
Simulation Timing Information:
Build time:                      12.120412 seconds
Simulation time:                 19.352503 seconds
Total time:                      31.015033 seconds
Simulated time:                  19.501 ms

Simulation Resource Information:
Max Resident Set Size:           442.4 MB
Approx. Global Max RSS Size:     3.52191 GB
Max Local Page Faults:           10 faults
Global Page Faults:              279 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1272 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            1539 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.501 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  8192 
2) Links:  40960 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 9.591487 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       49153
LinearPartition - Approx. Components per Rank:            1536
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.162573 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 922436 KB
[0:0] SST Core: # ------------------------------------------------------------
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[10:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 22:21:24
[7:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 22:21:24
[13:0] SST Core: # Start time: 2018/03/25 at: 22:21:24
[9:0] SST Core: # Start time: 2018/03/25 at: 22:21:24
[29:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 22:21:24
[11:0] SST Core: # Start time: 2018/03/25 at: 22:21:24
[31:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 22:21:24
[30:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 22:21:24
[19:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 22:21:24
[25:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 22:21:24
[23:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[21:0] SST Core: # Start time: 2018/03/25 at: 22:21:24
[27:0] SST Core: # Start time: 2018/03/25 at: 22:21:24
[10:0] SST Core: # Start time: 2018/03/25 at: 22:21:24
[14:0] SST Core: # Start time: 2018/03/25 at: 22:21:24
[19:0] SST Core: # Start time: 2018/03/25 at: 22:21:24
[25:0] SST Core: # Start time: 2018/03/25 at: 22:21:24
[17:0] SST Core: # Start time: 2018/03/25 at: 22:21:24
[23:0] SST Core: # Start time: 2018/03/25 at: 22:21:24
[29:0] SST Core: # Start time: 2018/03/25 at: 22:21:24
[31:0] SST Core: # Start time: 2018/03/25 at: 22:21:24
[30:0] SST Core: # Start time: 2018/03/25 at: 22:21:24
[26:0] SST Core: # Start time: 2018/03/25 at: 22:21:24
[18:0] SST Core: # Start time: 2018/03/25 at: 22:21:24
[22:0] SST Core: # Start time: 2018/03/25 at: 22:21:24
[2:0] SST Core: # Start time: 2018/03/25 at: 22:21:24
[12:0] SST Core: # Start time: 2018/03/25 at: 22:21:24
[4:0] SST Core: # Start time: 2018/03/25 at: 22:21:24
[20:0] SST Core: # Start time: 2018/03/25 at: 22:21:24
[28:0] SST Core: # Start time: 2018/03/25 at: 22:21:24
[24:0] SST Core: # Start time: 2018/03/25 at: 22:21:24
[8:0] SST Core: # Start time: 2018/03/25 at: 22:21:24
[16:0] SST Core: # Start time: 2018/03/25 at: 22:21:24


------------------------------------------------------------
Simulation Timing Information:
Build time:                      12.053994 seconds
Simulation time:                 19.321464 seconds
Total time:                      30.978998 seconds
Simulated time:                  19.622 ms

Simulation Resource Information:
Max Resident Set Size:           442.404 MB
Approx. Global Max RSS Size:     3.52217 GB
Max Local Page Faults:           12 faults
Global Page Faults:              281 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1376 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            1539 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.622 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  8192 
2) Links:  40960 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 9.702177 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       49153
LinearPartition - Approx. Components per Rank:            1536
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.167203 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 922600 KB
[0:0] SST Core: # ------------------------------------------------------------
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[11:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 22:21:57
[8:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 22:21:57
[11:0] SST Core: # Start time: 2018/03/25 at: 22:21:57
[7:0] SST Core: # Start time: 2018/03/25 at: 22:21:57
[13:0] SST Core: # Start time: 2018/03/25 at: 22:21:57
[9:0] SST Core: # Start time: 2018/03/25 at: 22:21:57
[19:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 22:21:57
[31:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 22:21:57
[3:0] SST Core: # Start time: 2018/03/25 at: 22:21:57
[24:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 22:21:57
[18:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[31:0] SST Core: # Start time: 2018/03/25 at: 22:21:57
[25:0] SST Core: # Start time: 2018/03/25 at: 22:21:57
[23:0] SST Core: # Start time: 2018/03/25 at: 22:21:57
[10:0] SST Core: # Start time: 2018/03/25 at: 22:21:57
[29:0] SST Core: # Start time: 2018/03/25 at: 22:21:57
[14:0] SST Core: # Start time: 2018/03/25 at: 22:21:57
[27:0] SST Core: # Start time: 2018/03/25 at: 22:21:57
[17:0] SST Core: # Start time: 2018/03/25 at: 22:21:57
[21:0] SST Core: # Start time: 2018/03/25 at: 22:21:57
[19:0] SST Core: # Start time: 2018/03/25 at: 22:21:57
[26:0] SST Core: # Start time: 2018/03/25 at: 22:21:57
[30:0] SST Core: # Start time: 2018/03/25 at: 22:21:57
[18:0] SST Core: # Start time: 2018/03/25 at: 22:21:57
[22:0] SST Core: # Start time: 2018/03/25 at: 22:21:57
[2:0] SST Core: # Start time: 2018/03/25 at: 22:21:57
[12:0] SST Core: # Start time: 2018/03/25 at: 22:21:57
[4:0] SST Core: # Start time: 2018/03/25 at: 22:21:57
[28:0] SST Core: # Start time: 2018/03/25 at: 22:21:57
[20:0] SST Core: # Start time: 2018/03/25 at: 22:21:57
[8:0] SST Core: # Start time: 2018/03/25 at: 22:21:57
[24:0] SST Core: # Start time: 2018/03/25 at: 22:21:57
[16:0] SST Core: # Start time: 2018/03/25 at: 22:21:57


------------------------------------------------------------
Simulation Timing Information:
Build time:                      11.922309 seconds
Simulation time:                 19.496007 seconds
Total time:                      31.063331 seconds
Simulated time:                  19.377 ms

Simulation Resource Information:
Max Resident Set Size:           442.388 MB
Approx. Global Max RSS Size:     3.52146 GB
Max Local Page Faults:           11 faults
Global Page Faults:              264 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1272 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            1539 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.377 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  8192 
2) Links:  40960 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 9.618190 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       49153
LinearPartition - Approx. Components per Rank:            1536
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.163895 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 922500 KB
[0:0] SST Core: # ------------------------------------------------------------
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[11:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 22:22:30
[13:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 22:22:30
[18:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 22:22:30
[11:0] SST Core: # Start time: 2018/03/25 at: 22:22:30
[28:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 22:22:30
[15:0] SST Core: # Start time: 2018/03/25 at: 22:22:30
[19:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 22:22:30
[27:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 22:22:30
[23:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 22:22:30
[26:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 22:22:30
[22:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[17:0] SST Core: # Start time: 2018/03/25 at: 22:22:30
[27:0] SST Core: # Start time: 2018/03/25 at: 22:22:30
[29:0] SST Core: # Start time: 2018/03/25 at: 22:22:30
[31:0] SST Core: # Start time: 2018/03/25 at: 22:22:30
[6:0] SST Core: # Start time: 2018/03/25 at: 22:22:30
[10:0] SST Core: # Start time: 2018/03/25 at: 22:22:30
[25:0] SST Core: # Start time: 2018/03/25 at: 22:22:30
[21:0] SST Core: # Start time: 2018/03/25 at: 22:22:30
[23:0] SST Core: # Start time: 2018/03/25 at: 22:22:30
[19:0] SST Core: # Start time: 2018/03/25 at: 22:22:30
[18:0] SST Core: # Start time: 2018/03/25 at: 22:22:30
[30:0] SST Core: # Start time: 2018/03/25 at: 22:22:30
[26:0] SST Core: # Start time: 2018/03/25 at: 22:22:30
[22:0] SST Core: # Start time: 2018/03/25 at: 22:22:30
[2:0] SST Core: # Start time: 2018/03/25 at: 22:22:30
[12:0] SST Core: # Start time: 2018/03/25 at: 22:22:30
[4:0] SST Core: # Start time: 2018/03/25 at: 22:22:30
[28:0] SST Core: # Start time: 2018/03/25 at: 22:22:30
[20:0] SST Core: # Start time: 2018/03/25 at: 22:22:30
[8:0] SST Core: # Start time: 2018/03/25 at: 22:22:30
[24:0] SST Core: # Start time: 2018/03/25 at: 22:22:30
[16:0] SST Core: # Start time: 2018/03/25 at: 22:22:30


------------------------------------------------------------
Simulation Timing Information:
Build time:                      11.852990 seconds
Simulation time:                 19.277430 seconds
Total time:                      30.835050 seconds
Simulated time:                  19.531 ms

Simulation Resource Information:
Max Resident Set Size:           442.408 MB
Approx. Global Max RSS Size:     3.52155 GB
Max Local Page Faults:           11 faults
Global Page Faults:              278 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1392 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            1539 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.531 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  8192 
2) Links:  40960 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 9.607750 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       49153
LinearPartition - Approx. Components per Rank:            1536
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.163697 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 922444 KB
[0:0] SST Core: # ------------------------------------------------------------
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[1:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 22:23:02
[6:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 22:23:02
[13:0] SST Core: # Start time: 2018/03/25 at: 22:23:02
[11:0] SST Core: # Start time: 2018/03/25 at: 22:23:02
[9:0] SST Core: # Start time: 2018/03/25 at: 22:23:02
[15:0] SST Core: # Start time: 2018/03/25 at: 22:23:02
[22:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 22:23:02
[31:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 22:23:02
[3:0] SST Core: # Start time: 2018/03/25 at: 22:23:02
[23:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 22:23:02
[20:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 22:23:02
[10:0] SST Core: # Start time: 2018/03/25 at: 22:23:02
[24:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[19:0] SST Core: # Start time: 2018/03/25 at: 22:23:02
[21:0] SST Core: # Start time: 2018/03/25 at: 22:23:02
[29:0] SST Core: # Start time: 2018/03/25 at: 22:23:02
[31:0] SST Core: # Start time: 2018/03/25 at: 22:23:02
[25:0] SST Core: # Start time: 2018/03/25 at: 22:23:02
[23:0] SST Core: # Start time: 2018/03/25 at: 22:23:02
[17:0] SST Core: # Start time: 2018/03/25 at: 22:23:02
[27:0] SST Core: # Start time: 2018/03/25 at: 22:23:02
[22:0] SST Core: # Start time: 2018/03/25 at: 22:23:02
[30:0] SST Core: # Start time: 2018/03/25 at: 22:23:02
[18:0] SST Core: # Start time: 2018/03/25 at: 22:23:02
[26:0] SST Core: # Start time: 2018/03/25 at: 22:23:02
[2:0] SST Core: # Start time: 2018/03/25 at: 22:23:02
[12:0] SST Core: # Start time: 2018/03/25 at: 22:23:02
[4:0] SST Core: # Start time: 2018/03/25 at: 22:23:02
[28:0] SST Core: # Start time: 2018/03/25 at: 22:23:02
[20:0] SST Core: # Start time: 2018/03/25 at: 22:23:02
[8:0] SST Core: # Start time: 2018/03/25 at: 22:23:02
[24:0] SST Core: # Start time: 2018/03/25 at: 22:23:02
[16:0] SST Core: # Start time: 2018/03/25 at: 22:23:02


------------------------------------------------------------
Simulation Timing Information:
Build time:                      11.837619 seconds
Simulation time:                 19.260967 seconds
Total time:                      30.805667 seconds
Simulated time:                  19.814 ms

Simulation Resource Information:
Max Resident Set Size:           442.396 MB
Approx. Global Max RSS Size:     3.52159 GB
Max Local Page Faults:           11 faults
Global Page Faults:              271 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1264 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            1539 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.814 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  8192 
2) Links:  40960 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 9.699790 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       49153
LinearPartition - Approx. Components per Rank:            1536
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.162979 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 922536 KB
[0:0] SST Core: # ------------------------------------------------------------
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 22:23:35
[11:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 22:23:35
[11:0] SST Core: # Start time: 2018/03/25 at: 22:23:35
[9:0] SST Core: # Start time: 2018/03/25 at: 22:23:35
[13:0] SST Core: # Start time: 2018/03/25 at: 22:23:35
[15:0] SST Core: # Start time: 2018/03/25 at: 22:23:35
[5:0] SST Core: # Start time: 2018/03/25 at: 22:23:35
[22:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 22:23:35
[20:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 22:23:35
[19:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 22:23:35
[27:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[29:0] SST Core: # Start time: 2018/03/25 at: 22:23:35
[23:0] SST Core: # Start time: 2018/03/25 at: 22:23:35
[10:0] SST Core: # Start time: 2018/03/25 at: 22:23:35
[19:0] SST Core: # Start time: 2018/03/25 at: 22:23:35
[14:0] SST Core: # Start time: 2018/03/25 at: 22:23:35
[17:0] SST Core: # Start time: 2018/03/25 at: 22:23:35
[31:0] SST Core: # Start time: 2018/03/25 at: 22:23:35
[21:0] SST Core: # Start time: 2018/03/25 at: 22:23:35
[27:0] SST Core: # Start time: 2018/03/25 at: 22:23:35
[25:0] SST Core: # Start time: 2018/03/25 at: 22:23:35
[22:0] SST Core: # Start time: 2018/03/25 at: 22:23:35
[18:0] SST Core: # Start time: 2018/03/25 at: 22:23:35
[26:0] SST Core: # Start time: 2018/03/25 at: 22:23:35
[30:0] SST Core: # Start time: 2018/03/25 at: 22:23:35
[2:0] SST Core: # Start time: 2018/03/25 at: 22:23:35
[4:0] SST Core: # Start time: 2018/03/25 at: 22:23:35
[12:0] SST Core: # Start time: 2018/03/25 at: 22:23:35
[28:0] SST Core: # Start time: 2018/03/25 at: 22:23:35
[20:0] SST Core: # Start time: 2018/03/25 at: 22:23:35
[8:0] SST Core: # Start time: 2018/03/25 at: 22:23:35
[24:0] SST Core: # Start time: 2018/03/25 at: 22:23:35
[16:0] SST Core: # Start time: 2018/03/25 at: 22:23:35


------------------------------------------------------------
Simulation Timing Information:
Build time:                      11.923669 seconds
Simulation time:                 19.120792 seconds
Total time:                      30.685164 seconds
Simulated time:                  19.56 ms

Simulation Resource Information:
Max Resident Set Size:           442.392 MB
Approx. Global Max RSS Size:     3.52166 GB
Max Local Page Faults:           11 faults
Global Page Faults:              274 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1400 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            1539 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.56 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  8192 
2) Links:  40960 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 9.638094 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       49153
LinearPartition - Approx. Components per Rank:            1536
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.161802 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 923148 KB
[0:0] SST Core: # ------------------------------------------------------------
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[3:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 22:24:08
[15:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 22:24:08
[15:0] SST Core: # Start time: 2018/03/25 at: 22:24:08
[11:0] SST Core: # Start time: 2018/03/25 at: 22:24:08
[9:0] SST Core: # Start time: 2018/03/25 at: 22:24:08
[7:0] SST Core: # Start time: 2018/03/25 at: 22:24:08
[28:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 22:24:08
[29:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 22:24:08
[20:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 22:24:08
[21:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 22:24:08
[24:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[23:0] SST Core: # Start time: 2018/03/25 at: 22:24:08
[10:0] SST Core: # Start time: 2018/03/25 at: 22:24:08
[27:0] SST Core: # Start time: 2018/03/25 at: 22:24:08
[14:0] SST Core: # Start time: 2018/03/25 at: 22:24:08
[29:0] SST Core: # Start time: 2018/03/25 at: 22:24:08
[31:0] SST Core: # Start time: 2018/03/25 at: 22:24:08
[25:0] SST Core: # Start time: 2018/03/25 at: 22:24:08
[21:0] SST Core: # Start time: 2018/03/25 at: 22:24:08
[19:0] SST Core: # Start time: 2018/03/25 at: 22:24:08
[17:0] SST Core: # Start time: 2018/03/25 at: 22:24:08
[30:0] SST Core: # Start time: 2018/03/25 at: 22:24:08
[18:0] SST Core: # Start time: 2018/03/25 at: 22:24:08
[26:0] SST Core: # Start time: 2018/03/25 at: 22:24:08
[22:0] SST Core: # Start time: 2018/03/25 at: 22:24:08
[2:0] SST Core: # Start time: 2018/03/25 at: 22:24:08
[12:0] SST Core: # Start time: 2018/03/25 at: 22:24:08
[20:0] SST Core: # Start time: 2018/03/25 at: 22:24:08
[28:0] SST Core: # Start time: 2018/03/25 at: 22:24:08
[4:0] SST Core: # Start time: 2018/03/25 at: 22:24:08
[8:0] SST Core: # Start time: 2018/03/25 at: 22:24:08
[24:0] SST Core: # Start time: 2018/03/25 at: 22:24:08
[16:0] SST Core: # Start time: 2018/03/25 at: 22:24:08


------------------------------------------------------------
Simulation Timing Information:
Build time:                      12.079457 seconds
Simulation time:                 19.250875 seconds
Total time:                      30.864516 seconds
Simulated time:                  19.477 ms

Simulation Resource Information:
Max Resident Set Size:           442.436 MB
Approx. Global Max RSS Size:     3.52212 GB
Max Local Page Faults:           11 faults
Global Page Faults:              281 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1248 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            1539 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.477 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  8192 
2) Links:  40960 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 9.834140 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       49153
LinearPartition - Approx. Components per Rank:            1536
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.162956 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 922692 KB
[0:0] SST Core: # ------------------------------------------------------------
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[6:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 22:24:41
[5:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 22:24:41
[15:0] SST Core: # Start time: 2018/03/25 at: 22:24:41
[5:0] SST Core: # Start time: 2018/03/25 at: 22:24:41
[13:0] SST Core: # Start time: 2018/03/25 at: 22:24:41
[11:0] SST Core: # Start time: 2018/03/25 at: 22:24:41
[9:0] SST Core: # Start time: 2018/03/25 at: 22:24:41
[20:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 22:24:41
[19:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 22:24:41
[24:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 22:24:41
[23:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 22:24:41
[29:0] SST Core: # Starting main event loop
[21:0] SST Core: # Start time: 2018/03/25 at: 22:24:41
[10:0] SST Core: # Start time: 2018/03/25 at: 22:24:41
[31:0] SST Core: # Start time: 2018/03/25 at: 22:24:41
[19:0] SST Core: # Start time: 2018/03/25 at: 22:24:41
[27:0] SST Core: # Start time: 2018/03/25 at: 22:24:41
[29:0] SST Core: # Start time: 2018/03/25 at: 22:24:41
[23:0] SST Core: # Start time: 2018/03/25 at: 22:24:41
[25:0] SST Core: # Start time: 2018/03/25 at: 22:24:41
[17:0] SST Core: # Start time: 2018/03/25 at: 22:24:41
[30:0] SST Core: # Start time: 2018/03/25 at: 22:24:41
[26:0] SST Core: # Start time: 2018/03/25 at: 22:24:41
[22:0] SST Core: # Start time: 2018/03/25 at: 22:24:41
[18:0] SST Core: # Start time: 2018/03/25 at: 22:24:41
[12:0] SST Core: # Start time: 2018/03/25 at: 22:24:41
[2:0] SST Core: # Start time: 2018/03/25 at: 22:24:41
[4:0] SST Core: # Start time: 2018/03/25 at: 22:24:41
[28:0] SST Core: # Start time: 2018/03/25 at: 22:24:41
[20:0] SST Core: # Start time: 2018/03/25 at: 22:24:41
[8:0] SST Core: # Start time: 2018/03/25 at: 22:24:41
[24:0] SST Core: # Start time: 2018/03/25 at: 22:24:41
[16:0] SST Core: # Start time: 2018/03/25 at: 22:24:41


------------------------------------------------------------
Simulation Timing Information:
Build time:                      12.314988 seconds
Simulation time:                 19.510509 seconds
Total time:                      31.425198 seconds
Simulated time:                  19.474 ms

Simulation Resource Information:
Max Resident Set Size:           442.428 MB
Approx. Global Max RSS Size:     3.52196 GB
Max Local Page Faults:           11 faults
Global Page Faults:              285 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1360 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            1539 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.474 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  8192 
2) Links:  40960 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 9.572431 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       49153
LinearPartition - Approx. Components per Rank:            1536
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.163912 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 922432 KB
[0:0] SST Core: # ------------------------------------------------------------
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[5:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 22:25:13
[3:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 22:25:13
[9:0] SST Core: # Start time: 2018/03/25 at: 22:25:13
[11:0] SST Core: # Start time: 2018/03/25 at: 22:25:13
[7:0] SST Core: # Start time: 2018/03/25 at: 22:25:13
[15:0] SST Core: # Start time: 2018/03/25 at: 22:25:13
[24:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 22:25:13
[16:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 22:25:13
[18:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 22:25:13
[31:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 22:25:13
[21:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[27:0] SST Core: # Start time: 2018/03/25 at: 22:25:13
[17:0] SST Core: # Start time: 2018/03/25 at: 22:25:13
[29:0] SST Core: # Start time: 2018/03/25 at: 22:25:13
[14:0] SST Core: # Start time: 2018/03/25 at: 22:25:13
[31:0] SST Core: # Start time: 2018/03/25 at: 22:25:13
[10:0] SST Core: # Start time: 2018/03/25 at: 22:25:13
[25:0] SST Core: # Start time: 2018/03/25 at: 22:25:13
[23:0] SST Core: # Start time: 2018/03/25 at: 22:25:13
[21:0] SST Core: # Start time: 2018/03/25 at: 22:25:13
[19:0] SST Core: # Start time: 2018/03/25 at: 22:25:13
[18:0] SST Core: # Start time: 2018/03/25 at: 22:25:13
[30:0] SST Core: # Start time: 2018/03/25 at: 22:25:13
[22:0] SST Core: # Start time: 2018/03/25 at: 22:25:13
[26:0] SST Core: # Start time: 2018/03/25 at: 22:25:13
[2:0] SST Core: # Start time: 2018/03/25 at: 22:25:13
[12:0] SST Core: # Start time: 2018/03/25 at: 22:25:13
[4:0] SST Core: # Start time: 2018/03/25 at: 22:25:13
[28:0] SST Core: # Start time: 2018/03/25 at: 22:25:13
[20:0] SST Core: # Start time: 2018/03/25 at: 22:25:13
[8:0] SST Core: # Start time: 2018/03/25 at: 22:25:13
[24:0] SST Core: # Start time: 2018/03/25 at: 22:25:13
[16:0] SST Core: # Start time: 2018/03/25 at: 22:25:13


------------------------------------------------------------
Simulation Timing Information:
Build time:                      11.804741 seconds
Simulation time:                 19.291165 seconds
Total time:                      30.761516 seconds
Simulated time:                  19.431 ms

Simulation Resource Information:
Max Resident Set Size:           442.444 MB
Approx. Global Max RSS Size:     3.52237 GB
Max Local Page Faults:           11 faults
Global Page Faults:              280 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1240 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            1539 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.431 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  8192 
2) Links:  40960 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 9.573428 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       49153
LinearPartition - Approx. Components per Rank:            1536
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.1619 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 922416 KB
[0:0] SST Core: # ------------------------------------------------------------
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[3:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 22:25:46
[14:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 22:25:46
[21:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 22:25:46
[9:0] SST Core: # Start time: 2018/03/25 at: 22:25:46
[13:0] SST Core: # Start time: 2018/03/25 at: 22:25:46
[11:0] SST Core: # Start time: 2018/03/25 at: 22:25:46
[27:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 22:25:46
[17:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 22:25:46
[1:0] SST Core: # Start time: 2018/03/25 at: 22:25:46
[29:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 22:25:46
[30:0] SST Core: # Starting main event loop
[29:0] SST Core: # Start time: 2018/03/25 at: 22:25:46
[27:0] SST Core: # Start time: 2018/03/25 at: 22:25:46
[17:0] SST Core: # Start time: 2018/03/25 at: 22:25:46
[31:0] SST Core: # Start time: 2018/03/25 at: 22:25:46
[25:0] SST Core: # Start time: 2018/03/25 at: 22:25:46
[10:0] SST Core: # Start time: 2018/03/25 at: 22:25:46
[21:0] SST Core: # Start time: 2018/03/25 at: 22:25:46
[14:0] SST Core: # Start time: 2018/03/25 at: 22:25:46
[19:0] SST Core: # Start time: 2018/03/25 at: 22:25:46
[23:0] SST Core: # Start time: 2018/03/25 at: 22:25:46
[26:0] SST Core: # Start time: 2018/03/25 at: 22:25:46
[30:0] SST Core: # Start time: 2018/03/25 at: 22:25:46
[18:0] SST Core: # Start time: 2018/03/25 at: 22:25:46
[22:0] SST Core: # Start time: 2018/03/25 at: 22:25:46
[12:0] SST Core: # Start time: 2018/03/25 at: 22:25:46
[2:0] SST Core: # Start time: 2018/03/25 at: 22:25:46
[20:0] SST Core: # Start time: 2018/03/25 at: 22:25:46
[28:0] SST Core: # Start time: 2018/03/25 at: 22:25:46
[4:0] SST Core: # Start time: 2018/03/25 at: 22:25:46
[8:0] SST Core: # Start time: 2018/03/25 at: 22:25:46
[24:0] SST Core: # Start time: 2018/03/25 at: 22:25:46
[16:0] SST Core: # Start time: 2018/03/25 at: 22:25:46


------------------------------------------------------------
Simulation Timing Information:
Build time:                      11.796155 seconds
Simulation time:                 19.476330 seconds
Total time:                      30.983751 seconds
Simulated time:                  19.638 ms

Simulation Resource Information:
Max Resident Set Size:           442.388 MB
Approx. Global Max RSS Size:     3.52202 GB
Max Local Page Faults:           11 faults
Global Page Faults:              283 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1272 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            1539 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.638 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  8192 
2) Links:  40960 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 9.517843 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       49153
LinearPartition - Approx. Components per Rank:            1536
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.161837 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 922540 KB
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[15:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 22:26:19
[10:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 22:26:19
[15:0] SST Core: # Start time: 2018/03/25 at: 22:26:19
[13:0] SST Core: # Start time: 2018/03/25 at: 22:26:19
[7:0] SST Core: # Start time: 2018/03/25 at: 22:26:19
[9:0] SST Core: # Start time: 2018/03/25 at: 22:26:19
[22:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 22:26:19
[25:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 22:26:19
[27:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 22:26:19
[26:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 22:26:19
[18:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[27:0] SST Core: # Start time: 2018/03/25 at: 22:26:19
[17:0] SST Core: # Start time: 2018/03/25 at: 22:26:19
[10:0] SST Core: # Start time: 2018/03/25 at: 22:26:19
[29:0] SST Core: # Start time: 2018/03/25 at: 22:26:19
[14:0] SST Core: # Start time: 2018/03/25 at: 22:26:19
[31:0] SST Core: # Start time: 2018/03/25 at: 22:26:19
[25:0] SST Core: # Start time: 2018/03/25 at: 22:26:19
[19:0] SST Core: # Start time: 2018/03/25 at: 22:26:19
[21:0] SST Core: # Start time: 2018/03/25 at: 22:26:19
[23:0] SST Core: # Start time: 2018/03/25 at: 22:26:19
[26:0] SST Core: # Start time: 2018/03/25 at: 22:26:19
[18:0] SST Core: # Start time: 2018/03/25 at: 22:26:19
[22:0] SST Core: # Start time: 2018/03/25 at: 22:26:19
[30:0] SST Core: # Start time: 2018/03/25 at: 22:26:19
[2:0] SST Core: # Start time: 2018/03/25 at: 22:26:19
[4:0] SST Core: # Start time: 2018/03/25 at: 22:26:19
[12:0] SST Core: # Start time: 2018/03/25 at: 22:26:19
[20:0] SST Core: # Start time: 2018/03/25 at: 22:26:19
[28:0] SST Core: # Start time: 2018/03/25 at: 22:26:19
[8:0] SST Core: # Start time: 2018/03/25 at: 22:26:19
[24:0] SST Core: # Start time: 2018/03/25 at: 22:26:19
[16:0] SST Core: # Start time: 2018/03/25 at: 22:26:19


------------------------------------------------------------
Simulation Timing Information:
Build time:                      11.746818 seconds
Simulation time:                 19.387319 seconds
Total time:                      30.835634 seconds
Simulated time:                  19.29 ms

Simulation Resource Information:
Max Resident Set Size:           442.44 MB
Approx. Global Max RSS Size:     3.5216 GB
Max Local Page Faults:           11 faults
Global Page Faults:              259 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1248 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            1539 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.29 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  8192 
2) Links:  40960 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 9.604556 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       49153
LinearPartition - Approx. Components per Rank:            1536
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.163203 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 922632 KB
[0:0] SST Core: # ------------------------------------------------------------
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[1:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 22:26:51
[10:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 22:26:51
[24:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 22:26:51
[19:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 22:26:51
[9:0] SST Core: # Start time: 2018/03/25 at: 22:26:51
[31:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 22:26:51
[16:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 22:26:51
[20:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 22:26:51
[30:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 22:26:51
[28:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[27:0] SST Core: # Start time: 2018/03/25 at: 22:26:51
[29:0] SST Core: # Start time: 2018/03/25 at: 22:26:51
[6:0] SST Core: # Start time: 2018/03/25 at: 22:26:51
[31:0] SST Core: # Start time: 2018/03/25 at: 22:26:51
[25:0] SST Core: # Start time: 2018/03/25 at: 22:26:51
[17:0] SST Core: # Start time: 2018/03/25 at: 22:26:51
[19:0] SST Core: # Start time: 2018/03/25 at: 22:26:51
[10:0] SST Core: # Start time: 2018/03/25 at: 22:26:51
[21:0] SST Core: # Start time: 2018/03/25 at: 22:26:51
[14:0] SST Core: # Start time: 2018/03/25 at: 22:26:51
[23:0] SST Core: # Start time: 2018/03/25 at: 22:26:51
[30:0] SST Core: # Start time: 2018/03/25 at: 22:26:51
[26:0] SST Core: # Start time: 2018/03/25 at: 22:26:51
[18:0] SST Core: # Start time: 2018/03/25 at: 22:26:51
[22:0] SST Core: # Start time: 2018/03/25 at: 22:26:51
[2:0] SST Core: # Start time: 2018/03/25 at: 22:26:51
[4:0] SST Core: # Start time: 2018/03/25 at: 22:26:51
[12:0] SST Core: # Start time: 2018/03/25 at: 22:26:51
[20:0] SST Core: # Start time: 2018/03/25 at: 22:26:51
[28:0] SST Core: # Start time: 2018/03/25 at: 22:26:51
[8:0] SST Core: # Start time: 2018/03/25 at: 22:26:51
[24:0] SST Core: # Start time: 2018/03/25 at: 22:26:51
[16:0] SST Core: # Start time: 2018/03/25 at: 22:26:51


------------------------------------------------------------
Simulation Timing Information:
Build time:                      11.890357 seconds
Simulation time:                 19.679929 seconds
Total time:                      31.277084 seconds
Simulated time:                  19.7 ms

Simulation Resource Information:
Max Resident Set Size:           442.392 MB
Approx. Global Max RSS Size:     3.52166 GB
Max Local Page Faults:           10 faults
Global Page Faults:              281 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1264 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            1539 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.7 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  8192 
2) Links:  40960 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 9.599797 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       49153
LinearPartition - Approx. Components per Rank:            1536
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.162496 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 922540 KB
[0:0] SST Core: # ------------------------------------------------------------
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[4:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 22:27:25
[14:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 22:27:25
[22:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 22:27:25
[19:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 22:27:25
[27:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 22:27:25
[5:0] SST Core: # Start time: 2018/03/25 at: 22:27:25
[13:0] SST Core: # Start time: 2018/03/25 at: 22:27:25
[21:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 22:27:25
[31:0] SST Core: # Start time: 2018/03/25 at: 22:27:25
[27:0] SST Core: # Start time: 2018/03/25 at: 22:27:25
[17:0] SST Core: # Start time: 2018/03/25 at: 22:27:25
[1:0] SST Core: # Start time: 2018/03/25 at: 22:27:25
[29:0] SST Core: # Start time: 2018/03/25 at: 22:27:25
[25:0] SST Core: # Start time: 2018/03/25 at: 22:27:25
[23:0] SST Core: # Start time: 2018/03/25 at: 22:27:25
[6:0] SST Core: # Start time: 2018/03/25 at: 22:27:25
[19:0] SST Core: # Start time: 2018/03/25 at: 22:27:25
[21:0] SST Core: # Start time: 2018/03/25 at: 22:27:25
[14:0] SST Core: # Start time: 2018/03/25 at: 22:27:25
[10:0] SST Core: # Start time: 2018/03/25 at: 22:27:25
[26:0] SST Core: # Start time: 2018/03/25 at: 22:27:25
[18:0] SST Core: # Start time: 2018/03/25 at: 22:27:25
[30:0] SST Core: # Start time: 2018/03/25 at: 22:27:25
[22:0] SST Core: # Start time: 2018/03/25 at: 22:27:25
[12:0] SST Core: # Start time: 2018/03/25 at: 22:27:25
[2:0] SST Core: # Start time: 2018/03/25 at: 22:27:25
[28:0] SST Core: # Start time: 2018/03/25 at: 22:27:25
[20:0] SST Core: # Start time: 2018/03/25 at: 22:27:25
[4:0] SST Core: # Start time: 2018/03/25 at: 22:27:25
[8:0] SST Core: # Start time: 2018/03/25 at: 22:27:25
[24:0] SST Core: # Start time: 2018/03/25 at: 22:27:25
[16:0] SST Core: # Start time: 2018/03/25 at: 22:27:25


------------------------------------------------------------
Simulation Timing Information:
Build time:                      12.032566 seconds
Simulation time:                 19.368395 seconds
Total time:                      30.943741 seconds
Simulated time:                  19.638 ms

Simulation Resource Information:
Max Resident Set Size:           442.428 MB
Approx. Global Max RSS Size:     3.5218 GB
Max Local Page Faults:           11 faults
Global Page Faults:              243 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1392 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            1539 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.638 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  8192 
2) Links:  40960 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 9.649420 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       49153
LinearPartition - Approx. Components per Rank:            1536
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.162188 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 922428 KB
[0:0] SST Core: # ------------------------------------------------------------
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[2:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 22:27:57
[8:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 22:27:57
[26:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 22:27:57
[11:0] SST Core: # Start time: 2018/03/25 at: 22:27:57
[9:0] SST Core: # Start time: 2018/03/25 at: 22:27:57
[13:0] SST Core: # Start time: 2018/03/25 at: 22:27:57
[29:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 22:27:57
[25:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 22:27:57
[19:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 22:27:57
[16:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 22:27:57
[21:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[29:0] SST Core: # Start time: 2018/03/25 at: 22:27:57
[10:0] SST Core: # Start time: 2018/03/25 at: 22:27:57
[31:0] SST Core: # Start time: 2018/03/25 at: 22:27:57
[14:0] SST Core: # Start time: 2018/03/25 at: 22:27:57
[17:0] SST Core: # Start time: 2018/03/25 at: 22:27:57
[27:0] SST Core: # Start time: 2018/03/25 at: 22:27:57
[25:0] SST Core: # Start time: 2018/03/25 at: 22:27:57
[23:0] SST Core: # Start time: 2018/03/25 at: 22:27:57
[19:0] SST Core: # Start time: 2018/03/25 at: 22:27:57
[21:0] SST Core: # Start time: 2018/03/25 at: 22:27:57
[30:0] SST Core: # Start time: 2018/03/25 at: 22:27:57
[18:0] SST Core: # Start time: 2018/03/25 at: 22:27:57
[26:0] SST Core: # Start time: 2018/03/25 at: 22:27:57
[22:0] SST Core: # Start time: 2018/03/25 at: 22:27:57
[2:0] SST Core: # Start time: 2018/03/25 at: 22:27:57
[12:0] SST Core: # Start time: 2018/03/25 at: 22:27:57
[4:0] SST Core: # Start time: 2018/03/25 at: 22:27:57
[20:0] SST Core: # Start time: 2018/03/25 at: 22:27:57
[28:0] SST Core: # Start time: 2018/03/25 at: 22:27:57
[8:0] SST Core: # Start time: 2018/03/25 at: 22:27:57
[24:0] SST Core: # Start time: 2018/03/25 at: 22:27:57
[16:0] SST Core: # Start time: 2018/03/25 at: 22:27:57


------------------------------------------------------------
Simulation Timing Information:
Build time:                      11.884963 seconds
Simulation time:                 19.306497 seconds
Total time:                      30.905556 seconds
Simulated time:                  19.555 ms

Simulation Resource Information:
Max Resident Set Size:           442.4 MB
Approx. Global Max RSS Size:     3.52164 GB
Max Local Page Faults:           10 faults
Global Page Faults:              271 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1272 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            1539 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.555 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  8192 
2) Links:  40960 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 9.688386 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       49153
LinearPartition - Approx. Components per Rank:            1536
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.163644 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 922548 KB
[0:0] SST Core: # ------------------------------------------------------------
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[2:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 22:28:30
[11:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 22:28:30
[30:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 22:28:30
[26:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 22:28:30
[28:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 22:28:30
[15:0] SST Core: # Start time: 2018/03/25 at: 22:28:30
[19:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 22:28:30
[21:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 22:28:30
[20:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 22:28:30
[25:0] SST Core: # Start time: 2018/03/25 at: 22:28:30
[29:0] SST Core: # Start time: 2018/03/25 at: 22:28:30
[31:0] SST Core: # Start time: 2018/03/25 at: 22:28:30
[19:0] SST Core: # Start time: 2018/03/25 at: 22:28:30
[6:0] SST Core: # Start time: 2018/03/25 at: 22:28:30
[17:0] SST Core: # Start time: 2018/03/25 at: 22:28:30
[23:0] SST Core: # Start time: 2018/03/25 at: 22:28:30
[27:0] SST Core: # Start time: 2018/03/25 at: 22:28:30
[21:0] SST Core: # Start time: 2018/03/25 at: 22:28:30
[10:0] SST Core: # Start time: 2018/03/25 at: 22:28:30
[14:0] SST Core: # Start time: 2018/03/25 at: 22:28:30
[30:0] SST Core: # Start time: 2018/03/25 at: 22:28:30
[26:0] SST Core: # Start time: 2018/03/25 at: 22:28:30
[18:0] SST Core: # Start time: 2018/03/25 at: 22:28:30
[22:0] SST Core: # Start time: 2018/03/25 at: 22:28:30
[2:0] SST Core: # Start time: 2018/03/25 at: 22:28:30
[12:0] SST Core: # Start time: 2018/03/25 at: 22:28:30
[28:0] SST Core: # Start time: 2018/03/25 at: 22:28:30
[4:0] SST Core: # Start time: 2018/03/25 at: 22:28:30
[20:0] SST Core: # Start time: 2018/03/25 at: 22:28:30
[8:0] SST Core: # Start time: 2018/03/25 at: 22:28:30
[24:0] SST Core: # Start time: 2018/03/25 at: 22:28:30
[16:0] SST Core: # Start time: 2018/03/25 at: 22:28:30


------------------------------------------------------------
Simulation Timing Information:
Build time:                      12.191528 seconds
Simulation time:                 19.493973 seconds
Total time:                      31.287276 seconds
Simulated time:                  19.615 ms

Simulation Resource Information:
Max Resident Set Size:           442.392 MB
Approx. Global Max RSS Size:     3.52154 GB
Max Local Page Faults:           10 faults
Global Page Faults:              272 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1384 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            1539 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.615 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  8192 
2) Links:  40960 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 9.582286 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       49153
LinearPartition - Approx. Components per Rank:            1536
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.164754 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 922572 KB
[0:0] SST Core: # ------------------------------------------------------------
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[8:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 22:29:03
[11:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 22:29:03
[7:0] SST Core: # Start time: 2018/03/25 at: 22:29:03
[9:0] SST Core: # Start time: 2018/03/25 at: 22:29:03
[15:0] SST Core: # Start time: 2018/03/25 at: 22:29:03
[11:0] SST Core: # Start time: 2018/03/25 at: 22:29:03
[17:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 22:29:03
[16:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 22:29:03
[19:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 22:29:03
[25:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 22:29:03
[24:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 22:29:03
[10:0] SST Core: # Start time: 2018/03/25 at: 22:29:03
[17:0] SST Core: # Start time: 2018/03/25 at: 22:29:03
[27:0] SST Core: # Start time: 2018/03/25 at: 22:29:03
[29:0] SST Core: # Start time: 2018/03/25 at: 22:29:03
[31:0] SST Core: # Start time: 2018/03/25 at: 22:29:03
[19:0] SST Core: # Start time: 2018/03/25 at: 22:29:03
[25:0] SST Core: # Start time: 2018/03/25 at: 22:29:03
[23:0] SST Core: # Start time: 2018/03/25 at: 22:29:03
[21:0] SST Core: # Start time: 2018/03/25 at: 22:29:03
[18:0] SST Core: # Start time: 2018/03/25 at: 22:29:03
[26:0] SST Core: # Start time: 2018/03/25 at: 22:29:03
[30:0] SST Core: # Start time: 2018/03/25 at: 22:29:03
[22:0] SST Core: # Start time: 2018/03/25 at: 22:29:03
[2:0] SST Core: # Start time: 2018/03/25 at: 22:29:03
[4:0] SST Core: # Start time: 2018/03/25 at: 22:29:03
[12:0] SST Core: # Start time: 2018/03/25 at: 22:29:03
[20:0] SST Core: # Start time: 2018/03/25 at: 22:29:03
[28:0] SST Core: # Start time: 2018/03/25 at: 22:29:03
[8:0] SST Core: # Start time: 2018/03/25 at: 22:29:03
[24:0] SST Core: # Start time: 2018/03/25 at: 22:29:03
[16:0] SST Core: # Start time: 2018/03/25 at: 22:29:03


------------------------------------------------------------
Simulation Timing Information:
Build time:                      11.820634 seconds
Simulation time:                 19.221228 seconds
Total time:                      30.679004 seconds
Simulated time:                  19.67 ms

Simulation Resource Information:
Max Resident Set Size:           442.44 MB
Approx. Global Max RSS Size:     3.52186 GB
Max Local Page Faults:           11 faults
Global Page Faults:              294 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1264 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            1539 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.67 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  8192 
2) Links:  40960 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 9.667177 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       49153
LinearPartition - Approx. Components per Rank:            1536
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.162045 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 922356 KB
[0:0] SST Core: # ------------------------------------------------------------
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[3:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 22:29:36
[15:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 22:29:36
[25:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 22:29:36
[15:0] SST Core: # Start time: 2018/03/25 at: 22:29:36
[11:0] SST Core: # Start time: 2018/03/25 at: 22:29:36
[18:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 22:29:36
[5:0] SST Core: # Start time: 2018/03/25 at: 22:29:36
[30:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[29:0] SST Core: # Start time: 2018/03/25 at: 22:29:36
[3:0] SST Core: # Start time: 2018/03/25 at: 22:29:36
[1:0] SST Core: # Start time: 2018/03/25 at: 22:29:36
[27:0] SST Core: # Start time: 2018/03/25 at: 22:29:36
[25:0] SST Core: # Start time: 2018/03/25 at: 22:29:36
[31:0] SST Core: # Start time: 2018/03/25 at: 22:29:36
[6:0] SST Core: # Start time: 2018/03/25 at: 22:29:36
[19:0] SST Core: # Start time: 2018/03/25 at: 22:29:36
[23:0] SST Core: # Start time: 2018/03/25 at: 22:29:36
[17:0] SST Core: # Start time: 2018/03/25 at: 22:29:36
[21:0] SST Core: # Start time: 2018/03/25 at: 22:29:36
[14:0] SST Core: # Start time: 2018/03/25 at: 22:29:36
[10:0] SST Core: # Start time: 2018/03/25 at: 22:29:36
[26:0] SST Core: # Start time: 2018/03/25 at: 22:29:36
[18:0] SST Core: # Start time: 2018/03/25 at: 22:29:36
[30:0] SST Core: # Start time: 2018/03/25 at: 22:29:36
[22:0] SST Core: # Start time: 2018/03/25 at: 22:29:36
[2:0] SST Core: # Start time: 2018/03/25 at: 22:29:36
[12:0] SST Core: # Start time: 2018/03/25 at: 22:29:36
[20:0] SST Core: # Start time: 2018/03/25 at: 22:29:36
[28:0] SST Core: # Start time: 2018/03/25 at: 22:29:36
[4:0] SST Core: # Start time: 2018/03/25 at: 22:29:36
[8:0] SST Core: # Start time: 2018/03/25 at: 22:29:36
[24:0] SST Core: # Start time: 2018/03/25 at: 22:29:36
[16:0] SST Core: # Start time: 2018/03/25 at: 22:29:36


------------------------------------------------------------
Simulation Timing Information:
Build time:                      11.969904 seconds
Simulation time:                 19.157610 seconds
Total time:                      30.764136 seconds
Simulated time:                  19.482 ms

Simulation Resource Information:
Max Resident Set Size:           442.448 MB
Approx. Global Max RSS Size:     3.52151 GB
Max Local Page Faults:           11 faults
Global Page Faults:              291 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1256 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            1539 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.482 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  8192 
2) Links:  40960 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 9.577200 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       49153
LinearPartition - Approx. Components per Rank:            1536
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.162978 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 923052 KB
[0:0] SST Core: # ------------------------------------------------------------
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[12:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 22:30:08
[11:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 22:30:08
[25:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 22:30:08
[11:0] SST Core: # Start time: 2018/03/25 at: 22:30:08
[15:0] SST Core: # Start time: 2018/03/25 at: 22:30:08
[13:0] SST Core: # Start time: 2018/03/25 at: 22:30:08
[5:0] SST Core: # Start time: 2018/03/25 at: 22:30:08
[24:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 22:30:08
[31:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 22:30:08
[21:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 22:30:08
[17:0] SST Core: # Start time: 2018/03/25 at: 22:30:08
[27:0] SST Core: # Start time: 2018/03/25 at: 22:30:08
[31:0] SST Core: # Start time: 2018/03/25 at: 22:30:08
[29:0] SST Core: # Start time: 2018/03/25 at: 22:30:08
[23:0] SST Core: # Start time: 2018/03/25 at: 22:30:08
[10:0] SST Core: # Start time: 2018/03/25 at: 22:30:08
[21:0] SST Core: # Start time: 2018/03/25 at: 22:30:08
[14:0] SST Core: # Start time: 2018/03/25 at: 22:30:08
[25:0] SST Core: # Start time: 2018/03/25 at: 22:30:08
[19:0] SST Core: # Start time: 2018/03/25 at: 22:30:08
[30:0] SST Core: # Start time: 2018/03/25 at: 22:30:08
[22:0] SST Core: # Start time: 2018/03/25 at: 22:30:08
[18:0] SST Core: # Start time: 2018/03/25 at: 22:30:08
[26:0] SST Core: # Start time: 2018/03/25 at: 22:30:08
[2:0] SST Core: # Start time: 2018/03/25 at: 22:30:08
[12:0] SST Core: # Start time: 2018/03/25 at: 22:30:08
[4:0] SST Core: # Start time: 2018/03/25 at: 22:30:08
[28:0] SST Core: # Start time: 2018/03/25 at: 22:30:08
[20:0] SST Core: # Start time: 2018/03/25 at: 22:30:08
[8:0] SST Core: # Start time: 2018/03/25 at: 22:30:08
[24:0] SST Core: # Start time: 2018/03/25 at: 22:30:08
[16:0] SST Core: # Start time: 2018/03/25 at: 22:30:08


------------------------------------------------------------
Simulation Timing Information:
Build time:                      11.816913 seconds
Simulation time:                 19.161859 seconds
Total time:                      30.621305 seconds
Simulated time:                  19.196 ms

Simulation Resource Information:
Max Resident Set Size:           442.472 MB
Approx. Global Max RSS Size:     3.52296 GB
Max Local Page Faults:           11 faults
Global Page Faults:              291 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1256 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            1539 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.196 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  8192 
2) Links:  40960 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 9.664941 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       49153
LinearPartition - Approx. Components per Rank:            1536
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.162891 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 922556 KB
[0:0] SST Core: # ------------------------------------------------------------
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[8:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 22:30:41
[9:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 22:30:41
[11:0] SST Core: # Start time: 2018/03/25 at: 22:30:41
[15:0] SST Core: # Start time: 2018/03/25 at: 22:30:41
[13:0] SST Core: # Start time: 2018/03/25 at: 22:30:41
[9:0] SST Core: # Start time: 2018/03/25 at: 22:30:41
[23:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 22:30:41
[16:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 22:30:41
[21:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 22:30:41
[18:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 22:30:41
[22:0] SST Core: # Starting main event loop
[27:0] SST Core: # Start time: 2018/03/25 at: 22:30:41
[17:0] SST Core: # Start time: 2018/03/25 at: 22:30:41
[25:0] SST Core: # Start time: 2018/03/25 at: 22:30:41
[10:0] SST Core: # Start time: 2018/03/25 at: 22:30:41
[29:0] SST Core: # Start time: 2018/03/25 at: 22:30:41
[6:0] SST Core: # Start time: 2018/03/25 at: 22:30:41
[31:0] SST Core: # Start time: 2018/03/25 at: 22:30:41
[23:0] SST Core: # Start time: 2018/03/25 at: 22:30:41
[19:0] SST Core: # Start time: 2018/03/25 at: 22:30:41
[21:0] SST Core: # Start time: 2018/03/25 at: 22:30:41
[30:0] SST Core: # Start time: 2018/03/25 at: 22:30:41
[26:0] SST Core: # Start time: 2018/03/25 at: 22:30:41
[18:0] SST Core: # Start time: 2018/03/25 at: 22:30:41
[22:0] SST Core: # Start time: 2018/03/25 at: 22:30:41
[12:0] SST Core: # Start time: 2018/03/25 at: 22:30:41
[2:0] SST Core: # Start time: 2018/03/25 at: 22:30:41
[20:0] SST Core: # Start time: 2018/03/25 at: 22:30:41
[4:0] SST Core: # Start time: 2018/03/25 at: 22:30:41
[28:0] SST Core: # Start time: 2018/03/25 at: 22:30:41
[8:0] SST Core: # Start time: 2018/03/25 at: 22:30:41
[24:0] SST Core: # Start time: 2018/03/25 at: 22:30:41
[16:0] SST Core: # Start time: 2018/03/25 at: 22:30:41


------------------------------------------------------------
Simulation Timing Information:
Build time:                      11.982400 seconds
Simulation time:                 19.260938 seconds
Total time:                      30.956717 seconds
Simulated time:                  19.774 ms

Simulation Resource Information:
Max Resident Set Size:           442.428 MB
Approx. Global Max RSS Size:     3.52174 GB
Max Local Page Faults:           11 faults
Global Page Faults:              272 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1384 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            1539 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.774 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  8192 
2) Links:  40960 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 9.667335 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       49153
LinearPartition - Approx. Components per Rank:            1536
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.163051 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 922812 KB
[0:0] SST Core: # ------------------------------------------------------------
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[15:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 22:31:13
[14:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 22:31:13
[28:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 22:31:13
[22:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 22:31:13
[13:0] SST Core: # Start time: 2018/03/25 at: 22:31:13
[15:0] SST Core: # Start time: 2018/03/25 at: 22:31:13
[19:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 22:31:13
[18:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 22:31:13
[3:0] SST Core: # Start time: 2018/03/25 at: 22:31:13
[24:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[29:0] SST Core: # Start time: 2018/03/25 at: 22:31:13
[27:0] SST Core: # Start time: 2018/03/25 at: 22:31:13
[23:0] SST Core: # Start time: 2018/03/25 at: 22:31:13
[6:0] SST Core: # Start time: 2018/03/25 at: 22:31:13
[25:0] SST Core: # Start time: 2018/03/25 at: 22:31:13
[21:0] SST Core: # Start time: 2018/03/25 at: 22:31:13
[19:0] SST Core: # Start time: 2018/03/25 at: 22:31:13
[17:0] SST Core: # Start time: 2018/03/25 at: 22:31:13
[14:0] SST Core: # Start time: 2018/03/25 at: 22:31:13
[10:0] SST Core: # Start time: 2018/03/25 at: 22:31:13
[31:0] SST Core: # Start time: 2018/03/25 at: 22:31:13
[26:0] SST Core: # Start time: 2018/03/25 at: 22:31:13
[30:0] SST Core: # Start time: 2018/03/25 at: 22:31:13
[22:0] SST Core: # Start time: 2018/03/25 at: 22:31:13
[18:0] SST Core: # Start time: 2018/03/25 at: 22:31:13
[2:0] SST Core: # Start time: 2018/03/25 at: 22:31:13
[12:0] SST Core: # Start time: 2018/03/25 at: 22:31:13
[4:0] SST Core: # Start time: 2018/03/25 at: 22:31:13
[20:0] SST Core: # Start time: 2018/03/25 at: 22:31:13
[28:0] SST Core: # Start time: 2018/03/25 at: 22:31:13
[8:0] SST Core: # Start time: 2018/03/25 at: 22:31:13
[24:0] SST Core: # Start time: 2018/03/25 at: 22:31:13
[16:0] SST Core: # Start time: 2018/03/25 at: 22:31:13


------------------------------------------------------------
Simulation Timing Information:
Build time:                      11.914027 seconds
Simulation time:                 19.328942 seconds
Total time:                      30.881825 seconds
Simulated time:                  19.738 ms

Simulation Resource Information:
Max Resident Set Size:           442.388 MB
Approx. Global Max RSS Size:     3.52163 GB
Max Local Page Faults:           10 faults
Global Page Faults:              281 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1264 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            1539 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.738 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  8192 
2) Links:  40960 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 9.586899 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       49153
LinearPartition - Approx. Components per Rank:            1536
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.161783 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 922784 KB
[0:0] SST Core: # ------------------------------------------------------------
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[4:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 22:31:47
[11:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 22:31:47
[14:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 22:31:47
[5:0] SST Core: # Start time: 2018/03/25 at: 22:31:47
[9:0] SST Core: # Start time: 2018/03/25 at: 22:31:47
[15:0] SST Core: # Start time: 2018/03/25 at: 22:31:47
[11:0] SST Core: # Start time: 2018/03/25 at: 22:31:47
[28:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 22:31:47
[16:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 22:31:47
[21:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 22:31:47
[29:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 22:31:47
[23:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 22:31:47
[25:0] SST Core: # Start time: 2018/03/25 at: 22:31:47
[31:0] SST Core: # Start time: 2018/03/25 at: 22:31:47
[29:0] SST Core: # Start time: 2018/03/25 at: 22:31:47
[27:0] SST Core: # Start time: 2018/03/25 at: 22:31:47
[19:0] SST Core: # Start time: 2018/03/25 at: 22:31:47
[21:0] SST Core: # Start time: 2018/03/25 at: 22:31:47
[23:0] SST Core: # Start time: 2018/03/25 at: 22:31:47
[17:0] SST Core: # Start time: 2018/03/25 at: 22:31:47
[18:0] SST Core: # Start time: 2018/03/25 at: 22:31:47
[26:0] SST Core: # Start time: 2018/03/25 at: 22:31:47
[30:0] SST Core: # Start time: 2018/03/25 at: 22:31:47
[22:0] SST Core: # Start time: 2018/03/25 at: 22:31:47
[2:0] SST Core: # Start time: 2018/03/25 at: 22:31:47
[4:0] SST Core: # Start time: 2018/03/25 at: 22:31:47
[12:0] SST Core: # Start time: 2018/03/25 at: 22:31:47
[28:0] SST Core: # Start time: 2018/03/25 at: 22:31:47
[20:0] SST Core: # Start time: 2018/03/25 at: 22:31:47
[8:0] SST Core: # Start time: 2018/03/25 at: 22:31:47
[24:0] SST Core: # Start time: 2018/03/25 at: 22:31:47
[16:0] SST Core: # Start time: 2018/03/25 at: 22:31:47


------------------------------------------------------------
Simulation Timing Information:
Build time:                      11.816252 seconds
Simulation time:                 19.441402 seconds
Total time:                      30.965430 seconds
Simulated time:                  19.802 ms

Simulation Resource Information:
Max Resident Set Size:           442.424 MB
Approx. Global Max RSS Size:     3.522 GB
Max Local Page Faults:           11 faults
Global Page Faults:              286 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1264 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            1539 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.802 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  8192 
2) Links:  40960 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 9.575435 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       49153
LinearPartition - Approx. Components per Rank:            1536
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.162075 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 922784 KB
[0:0] SST Core: # ------------------------------------------------------------
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[9:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 22:32:19
[15:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 22:32:19
[21:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 22:32:19
[13:0] SST Core: # Start time: 2018/03/25 at: 22:32:19
[9:0] SST Core: # Start time: 2018/03/25 at: 22:32:19
[11:0] SST Core: # Start time: 2018/03/25 at: 22:32:19
[16:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 22:32:19
[24:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 22:32:19
[1:0] SST Core: # Start time: 2018/03/25 at: 22:32:19
[20:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 22:32:19
[29:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[31:0] SST Core: # Start time: 2018/03/25 at: 22:32:19
[10:0] SST Core: # Start time: 2018/03/25 at: 22:32:19
[29:0] SST Core: # Start time: 2018/03/25 at: 22:32:19
[14:0] SST Core: # Start time: 2018/03/25 at: 22:32:19
[19:0] SST Core: # Start time: 2018/03/25 at: 22:32:19
[25:0] SST Core: # Start time: 2018/03/25 at: 22:32:19
[27:0] SST Core: # Start time: 2018/03/25 at: 22:32:19
[23:0] SST Core: # Start time: 2018/03/25 at: 22:32:19
[17:0] SST Core: # Start time: 2018/03/25 at: 22:32:19
[21:0] SST Core: # Start time: 2018/03/25 at: 22:32:19
[22:0] SST Core: # Start time: 2018/03/25 at: 22:32:19
[26:0] SST Core: # Start time: 2018/03/25 at: 22:32:19
[18:0] SST Core: # Start time: 2018/03/25 at: 22:32:19
[30:0] SST Core: # Start time: 2018/03/25 at: 22:32:19
[2:0] SST Core: # Start time: 2018/03/25 at: 22:32:19
[12:0] SST Core: # Start time: 2018/03/25 at: 22:32:19
[28:0] SST Core: # Start time: 2018/03/25 at: 22:32:19
[4:0] SST Core: # Start time: 2018/03/25 at: 22:32:19
[20:0] SST Core: # Start time: 2018/03/25 at: 22:32:19
[8:0] SST Core: # Start time: 2018/03/25 at: 22:32:19
[24:0] SST Core: # Start time: 2018/03/25 at: 22:32:19
[16:0] SST Core: # Start time: 2018/03/25 at: 22:32:19


------------------------------------------------------------
Simulation Timing Information:
Build time:                      11.816078 seconds
Simulation time:                 19.386266 seconds
Total time:                      30.906134 seconds
Simulated time:                  20.029 ms

Simulation Resource Information:
Max Resident Set Size:           442.384 MB
Approx. Global Max RSS Size:     3.52167 GB
Max Local Page Faults:           11 faults
Global Page Faults:              285 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1304 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            1539 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 20.029 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  8192 
2) Links:  40960 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 9.536047 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       49153
LinearPartition - Approx. Components per Rank:            1536
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.162123 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 922668 KB
[0:0] SST Core: # ------------------------------------------------------------
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[4:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 22:32:54
[7:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 22:32:54
[31:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 22:32:54
[9:0] SST Core: # Start time: 2018/03/25 at: 22:32:54
[13:0] SST Core: # Start time: 2018/03/25 at: 22:32:54
[7:0] SST Core: # Start time: 2018/03/25 at: 22:32:54
[19:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 22:32:54
[24:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 22:32:54
[30:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 22:32:54
[25:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 22:32:54
[27:0] SST Core: # Start time: 2018/03/25 at: 22:32:54
[31:0] SST Core: # Start time: 2018/03/25 at: 22:32:54
[25:0] SST Core: # Start time: 2018/03/25 at: 22:32:54
[6:0] SST Core: # Start time: 2018/03/25 at: 22:32:54
[10:0] SST Core: # Start time: 2018/03/25 at: 22:32:54
[29:0] SST Core: # Start time: 2018/03/25 at: 22:32:54
[17:0] SST Core: # Start time: 2018/03/25 at: 22:32:54
[23:0] SST Core: # Start time: 2018/03/25 at: 22:32:54
[19:0] SST Core: # Start time: 2018/03/25 at: 22:32:54
[21:0] SST Core: # Start time: 2018/03/25 at: 22:32:54
[30:0] SST Core: # Start time: 2018/03/25 at: 22:32:54
[18:0] SST Core: # Start time: 2018/03/25 at: 22:32:54
[26:0] SST Core: # Start time: 2018/03/25 at: 22:32:54
[22:0] SST Core: # Start time: 2018/03/25 at: 22:32:54
[12:0] SST Core: # Start time: 2018/03/25 at: 22:32:54
[2:0] SST Core: # Start time: 2018/03/25 at: 22:32:54
[4:0] SST Core: # Start time: 2018/03/25 at: 22:32:54
[28:0] SST Core: # Start time: 2018/03/25 at: 22:32:54
[20:0] SST Core: # Start time: 2018/03/25 at: 22:32:54
[8:0] SST Core: # Start time: 2018/03/25 at: 22:32:54
[24:0] SST Core: # Start time: 2018/03/25 at: 22:32:54
[16:0] SST Core: # Start time: 2018/03/25 at: 22:32:54


------------------------------------------------------------
Simulation Timing Information:
Build time:                      12.037899 seconds
Simulation time:                 19.483216 seconds
Total time:                      31.118053 seconds
Simulated time:                  19.503 ms

Simulation Resource Information:
Max Resident Set Size:           442.436 MB
Approx. Global Max RSS Size:     3.52182 GB
Max Local Page Faults:           10 faults
Global Page Faults:              281 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1248 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            1539 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.503 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  8192 
2) Links:  40960 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 9.598641 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       49153
LinearPartition - Approx. Components per Rank:            1536
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.161833 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 922708 KB
[0:0] SST Core: # ------------------------------------------------------------
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[8:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 22:33:26
[11:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 22:33:26
[21:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 22:33:26
[9:0] SST Core: # Start time: 2018/03/25 at: 22:33:26
[13:0] SST Core: # Start time: 2018/03/25 at: 22:33:26
[7:0] SST Core: # Start time: 2018/03/25 at: 22:33:26
[26:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 22:33:26
[25:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 22:33:26
[29:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 22:33:26
[17:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 22:33:26
[23:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 22:33:26
[17:0] SST Core: # Start time: 2018/03/25 at: 22:33:26
[6:0] SST Core: # Start time: 2018/03/25 at: 22:33:26
[31:0] SST Core: # Start time: 2018/03/25 at: 22:33:26
[19:0] SST Core: # Start time: 2018/03/25 at: 22:33:26
[23:0] SST Core: # Start time: 2018/03/25 at: 22:33:26
[27:0] SST Core: # Start time: 2018/03/25 at: 22:33:26
[25:0] SST Core: # Start time: 2018/03/25 at: 22:33:26
[29:0] SST Core: # Start time: 2018/03/25 at: 22:33:26
[21:0] SST Core: # Start time: 2018/03/25 at: 22:33:26
[30:0] SST Core: # Start time: 2018/03/25 at: 22:33:26
[26:0] SST Core: # Start time: 2018/03/25 at: 22:33:26
[22:0] SST Core: # Start time: 2018/03/25 at: 22:33:26
[18:0] SST Core: # Start time: 2018/03/25 at: 22:33:26
[2:0] SST Core: # Start time: 2018/03/25 at: 22:33:26
[12:0] SST Core: # Start time: 2018/03/25 at: 22:33:26
[28:0] SST Core: # Start time: 2018/03/25 at: 22:33:26
[4:0] SST Core: # Start time: 2018/03/25 at: 22:33:26
[20:0] SST Core: # Start time: 2018/03/25 at: 22:33:26
[8:0] SST Core: # Start time: 2018/03/25 at: 22:33:26
[24:0] SST Core: # Start time: 2018/03/25 at: 22:33:26
[16:0] SST Core: # Start time: 2018/03/25 at: 22:33:26


------------------------------------------------------------
Simulation Timing Information:
Build time:                      11.819914 seconds
Simulation time:                 19.307385 seconds
Total time:                      30.767891 seconds
Simulated time:                  19.058 ms

Simulation Resource Information:
Max Resident Set Size:           442.388 MB
Approx. Global Max RSS Size:     3.52153 GB
Max Local Page Faults:           10 faults
Global Page Faults:              254 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1256 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            1539 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.058 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  8192 
2) Links:  40960 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 9.586627 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       49153
LinearPartition - Approx. Components per Rank:            1536
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.165145 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 922588 KB
[0:0] SST Core: # ------------------------------------------------------------
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[2:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 22:33:59
[11:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 22:33:59
[15:0] SST Core: # Start time: 2018/03/25 at: 22:33:59
[13:0] SST Core: # Start time: 2018/03/25 at: 22:33:59
[9:0] SST Core: # Start time: 2018/03/25 at: 22:33:59
[11:0] SST Core: # Start time: 2018/03/25 at: 22:33:59
[26:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 22:33:59
[19:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 22:33:59
[16:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 22:33:59
[29:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 22:33:59
[27:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[27:0] SST Core: # Start time: 2018/03/25 at: 22:33:59
[14:0] SST Core: # Start time: 2018/03/25 at: 22:33:59
[31:0] SST Core: # Start time: 2018/03/25 at: 22:33:59
[10:0] SST Core: # Start time: 2018/03/25 at: 22:33:59
[17:0] SST Core: # Start time: 2018/03/25 at: 22:33:59
[29:0] SST Core: # Start time: 2018/03/25 at: 22:33:59
[19:0] SST Core: # Start time: 2018/03/25 at: 22:33:59
[25:0] SST Core: # Start time: 2018/03/25 at: 22:33:59
[21:0] SST Core: # Start time: 2018/03/25 at: 22:33:59
[23:0] SST Core: # Start time: 2018/03/25 at: 22:33:59
[22:0] SST Core: # Start time: 2018/03/25 at: 22:33:59
[30:0] SST Core: # Start time: 2018/03/25 at: 22:33:59
[26:0] SST Core: # Start time: 2018/03/25 at: 22:33:59
[18:0] SST Core: # Start time: 2018/03/25 at: 22:33:59
[2:0] SST Core: # Start time: 2018/03/25 at: 22:33:59
[4:0] SST Core: # Start time: 2018/03/25 at: 22:33:59
[12:0] SST Core: # Start time: 2018/03/25 at: 22:33:59
[20:0] SST Core: # Start time: 2018/03/25 at: 22:33:59
[28:0] SST Core: # Start time: 2018/03/25 at: 22:33:59
[8:0] SST Core: # Start time: 2018/03/25 at: 22:33:59
[24:0] SST Core: # Start time: 2018/03/25 at: 22:33:59
[16:0] SST Core: # Start time: 2018/03/25 at: 22:33:59


------------------------------------------------------------
Simulation Timing Information:
Build time:                      12.078665 seconds
Simulation time:                 19.338320 seconds
Total time:                      31.012820 seconds
Simulated time:                  19.18 ms

Simulation Resource Information:
Max Resident Set Size:           442.388 MB
Approx. Global Max RSS Size:     3.52251 GB
Max Local Page Faults:           11 faults
Global Page Faults:              285 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1264 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            1539 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.18 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  8192 
2) Links:  40960 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 9.558633 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       49153
LinearPartition - Approx. Components per Rank:            1536
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.162389 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 922596 KB
[0:0] SST Core: # ------------------------------------------------------------
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[3:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 22:34:32
[7:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 22:34:32
[7:0] SST Core: # Start time: 2018/03/25 at: 22:34:32
[9:0] SST Core: # Start time: 2018/03/25 at: 22:34:32
[15:0] SST Core: # Start time: 2018/03/25 at: 22:34:32
[11:0] SST Core: # Start time: 2018/03/25 at: 22:34:32
[5:0] SST Core: # Start time: 2018/03/25 at: 22:34:32
[25:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[17:0] SST Core: # Start time: 2018/03/25 at: 22:34:32
[21:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[27:0] SST Core: # Start time: 2018/03/25 at: 22:34:32
[28:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 22:34:32
[3:0] SST Core: # Start time: 2018/03/25 at: 22:34:32
[19:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[29:0] SST Core: # Start time: 2018/03/25 at: 22:34:32
[6:0] SST Core: # Start time: 2018/03/25 at: 22:34:32
[23:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[31:0] SST Core: # Start time: 2018/03/25 at: 22:34:32
[26:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[21:0] SST Core: # Start time: 2018/03/25 at: 22:34:32
[19:0] SST Core: # Start time: 2018/03/25 at: 22:34:32
[10:0] SST Core: # Start time: 2018/03/25 at: 22:34:32
[23:0] SST Core: # Start time: 2018/03/25 at: 22:34:32
[14:0] SST Core: # Start time: 2018/03/25 at: 22:34:32
[25:0] SST Core: # Start time: 2018/03/25 at: 22:34:32
[30:0] SST Core: # Start time: 2018/03/25 at: 22:34:32
[22:0] SST Core: # Start time: 2018/03/25 at: 22:34:32
[26:0] SST Core: # Start time: 2018/03/25 at: 22:34:32
[18:0] SST Core: # Start time: 2018/03/25 at: 22:34:32
[12:0] SST Core: # Start time: 2018/03/25 at: 22:34:32
[2:0] SST Core: # Start time: 2018/03/25 at: 22:34:32
[4:0] SST Core: # Start time: 2018/03/25 at: 22:34:32
[20:0] SST Core: # Start time: 2018/03/25 at: 22:34:32
[28:0] SST Core: # Start time: 2018/03/25 at: 22:34:32
[24:0] SST Core: # Start time: 2018/03/25 at: 22:34:32
[8:0] SST Core: # Start time: 2018/03/25 at: 22:34:32
[16:0] SST Core: # Start time: 2018/03/25 at: 22:34:32


------------------------------------------------------------
Simulation Timing Information:
Build time:                      12.006064 seconds
Simulation time:                 19.155282 seconds
Total time:                      30.692841 seconds
Simulated time:                  19.261 ms

Simulation Resource Information:
Max Resident Set Size:           442.4 MB
Approx. Global Max RSS Size:     3.52167 GB
Max Local Page Faults:           10 faults
Global Page Faults:              267 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1272 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            1539 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.261 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  8192 
2) Links:  40960 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 9.565327 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       49153
LinearPartition - Approx. Components per Rank:            1536
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.161765 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 922680 KB
[0:0] SST Core: # ------------------------------------------------------------
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[14:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 22:35:05
[7:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 22:35:05
[15:0] SST Core: # Start time: 2018/03/25 at: 22:35:05
[11:0] SST Core: # Start time: 2018/03/25 at: 22:35:05
[13:0] SST Core: # Start time: 2018/03/25 at: 22:35:05
[5:0] SST Core: # Start time: 2018/03/25 at: 22:35:05
[16:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 22:35:05
[28:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 22:35:05
[14:0] SST Core: # Start time: 2018/03/25 at: 22:35:05
[26:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 22:35:05
[17:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[31:0] SST Core: # Start time: 2018/03/25 at: 22:35:05
[17:0] SST Core: # Start time: 2018/03/25 at: 22:35:05
[27:0] SST Core: # Start time: 2018/03/25 at: 22:35:05
[25:0] SST Core: # Start time: 2018/03/25 at: 22:35:05
[21:0] SST Core: # Start time: 2018/03/25 at: 22:35:05
[19:0] SST Core: # Start time: 2018/03/25 at: 22:35:05
[29:0] SST Core: # Start time: 2018/03/25 at: 22:35:05
[23:0] SST Core: # Start time: 2018/03/25 at: 22:35:05
[10:0] SST Core: # Start time: 2018/03/25 at: 22:35:05
[6:0] SST Core: # Start time: 2018/03/25 at: 22:35:05
[22:0] SST Core: # Start time: 2018/03/25 at: 22:35:05
[26:0] SST Core: # Start time: 2018/03/25 at: 22:35:05
[18:0] SST Core: # Start time: 2018/03/25 at: 22:35:05
[30:0] SST Core: # Start time: 2018/03/25 at: 22:35:05
[12:0] SST Core: # Start time: 2018/03/25 at: 22:35:05
[2:0] SST Core: # Start time: 2018/03/25 at: 22:35:05
[20:0] SST Core: # Start time: 2018/03/25 at: 22:35:05
[4:0] SST Core: # Start time: 2018/03/25 at: 22:35:05
[28:0] SST Core: # Start time: 2018/03/25 at: 22:35:05
[8:0] SST Core: # Start time: 2018/03/25 at: 22:35:05
[24:0] SST Core: # Start time: 2018/03/25 at: 22:35:05
[16:0] SST Core: # Start time: 2018/03/25 at: 22:35:05


------------------------------------------------------------
Simulation Timing Information:
Build time:                      12.003941 seconds
Simulation time:                 19.426777 seconds
Total time:                      30.969989 seconds
Simulated time:                  19.284 ms

Simulation Resource Information:
Max Resident Set Size:           442.4 MB
Approx. Global Max RSS Size:     3.52164 GB
Max Local Page Faults:           11 faults
Global Page Faults:              289 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1320 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            1539 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.284 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  8192 
2) Links:  40960 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 9.695417 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       49153
LinearPartition - Approx. Components per Rank:            1536
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.162493 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 922536 KB
[0:0] SST Core: # ------------------------------------------------------------
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[7:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 22:35:38
[4:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 22:35:38
[7:0] SST Core: # Start time: 2018/03/25 at: 22:35:38
[5:0] SST Core: # Start time: 2018/03/25 at: 22:35:38
[9:0] SST Core: # Start time: 2018/03/25 at: 22:35:38
[15:0] SST Core: # Start time: 2018/03/25 at: 22:35:38
[13:0] SST Core: # Start time: 2018/03/25 at: 22:35:38
[30:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 22:35:38
[29:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 22:35:38
[18:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 22:35:38
[25:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 22:35:38
[27:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 22:35:38
[28:0] SST Core: # Starting main event loop
[29:0] SST Core: # Start time: 2018/03/25 at: 22:35:38
[19:0] SST Core: # Start time: 2018/03/25 at: 22:35:38
[31:0] SST Core: # Start time: 2018/03/25 at: 22:35:38
[25:0] SST Core: # Start time: 2018/03/25 at: 22:35:38
[23:0] SST Core: # Start time: 2018/03/25 at: 22:35:38
[17:0] SST Core: # Start time: 2018/03/25 at: 22:35:38
[27:0] SST Core: # Start time: 2018/03/25 at: 22:35:38
[21:0] SST Core: # Start time: 2018/03/25 at: 22:35:38
[30:0] SST Core: # Start time: 2018/03/25 at: 22:35:38
[26:0] SST Core: # Start time: 2018/03/25 at: 22:35:38
[18:0] SST Core: # Start time: 2018/03/25 at: 22:35:38
[22:0] SST Core: # Start time: 2018/03/25 at: 22:35:38
[2:0] SST Core: # Start time: 2018/03/25 at: 22:35:38
[12:0] SST Core: # Start time: 2018/03/25 at: 22:35:38
[4:0] SST Core: # Start time: 2018/03/25 at: 22:35:38
[20:0] SST Core: # Start time: 2018/03/25 at: 22:35:38
[28:0] SST Core: # Start time: 2018/03/25 at: 22:35:38
[8:0] SST Core: # Start time: 2018/03/25 at: 22:35:38
[24:0] SST Core: # Start time: 2018/03/25 at: 22:35:38
[16:0] SST Core: # Start time: 2018/03/25 at: 22:35:38


------------------------------------------------------------
Simulation Timing Information:
Build time:                      12.144661 seconds
Simulation time:                 19.402454 seconds
Total time:                      31.075895 seconds
Simulated time:                  19.205 ms

Simulation Resource Information:
Max Resident Set Size:           442.396 MB
Approx. Global Max RSS Size:     3.5225 GB
Max Local Page Faults:           11 faults
Global Page Faults:              279 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1280 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            1539 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.205 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  8192 
2) Links:  40960 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 9.673353 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       49153
LinearPartition - Approx. Components per Rank:            1536
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.162354 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 922584 KB
[0:0] SST Core: # ------------------------------------------------------------
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[9:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 22:36:10
[4:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 22:36:10
[11:0] SST Core: # Start time: 2018/03/25 at: 22:36:10
[7:0] SST Core: # Start time: 2018/03/25 at: 22:36:10
[9:0] SST Core: # Start time: 2018/03/25 at: 22:36:10
[13:0] SST Core: # Start time: 2018/03/25 at: 22:36:10
[16:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 22:36:10
[24:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 22:36:10
[18:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 22:36:10
[26:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 22:36:10
[23:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 22:36:10
[25:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 22:36:10
[29:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[19:0] SST Core: # Start time: 2018/03/25 at: 22:36:10
[29:0] SST Core: # Start time: 2018/03/25 at: 22:36:10
[31:0] SST Core: # Start time: 2018/03/25 at: 22:36:10
[27:0] SST Core: # Start time: 2018/03/25 at: 22:36:10
[25:0] SST Core: # Start time: 2018/03/25 at: 22:36:10
[23:0] SST Core: # Start time: 2018/03/25 at: 22:36:10
[21:0] SST Core: # Start time: 2018/03/25 at: 22:36:10
[17:0] SST Core: # Start time: 2018/03/25 at: 22:36:10
[18:0] SST Core: # Start time: 2018/03/25 at: 22:36:10
[30:0] SST Core: # Start time: 2018/03/25 at: 22:36:10
[22:0] SST Core: # Start time: 2018/03/25 at: 22:36:10
[26:0] SST Core: # Start time: 2018/03/25 at: 22:36:10
[2:0] SST Core: # Start time: 2018/03/25 at: 22:36:10
[12:0] SST Core: # Start time: 2018/03/25 at: 22:36:10
[28:0] SST Core: # Start time: 2018/03/25 at: 22:36:10
[20:0] SST Core: # Start time: 2018/03/25 at: 22:36:10
[4:0] SST Core: # Start time: 2018/03/25 at: 22:36:10
[8:0] SST Core: # Start time: 2018/03/25 at: 22:36:10
[24:0] SST Core: # Start time: 2018/03/25 at: 22:36:10
[16:0] SST Core: # Start time: 2018/03/25 at: 22:36:10


------------------------------------------------------------
Simulation Timing Information:
Build time:                      11.922698 seconds
Simulation time:                 19.290145 seconds
Total time:                      30.848461 seconds
Simulated time:                  19.6 ms

Simulation Resource Information:
Max Resident Set Size:           442.396 MB
Approx. Global Max RSS Size:     3.52239 GB
Max Local Page Faults:           10 faults
Global Page Faults:              285 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1384 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            1539 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.6 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  8192 
2) Links:  40960 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 9.698977 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       49153
LinearPartition - Approx. Components per Rank:            1536
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.162481 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 922616 KB
[0:0] SST Core: # ------------------------------------------------------------
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[10:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 22:36:43
[5:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 22:36:43
[7:0] SST Core: # Start time: 2018/03/25 at: 22:36:43
[30:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 22:36:43
[9:0] SST Core: # Start time: 2018/03/25 at: 22:36:43
[29:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 22:36:43
[24:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 22:36:43
[16:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 22:36:43
[31:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 22:36:43
[21:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 22:36:43
[27:0] SST Core: # Start time: 2018/03/25 at: 22:36:43
[17:0] SST Core: # Start time: 2018/03/25 at: 22:36:43
[29:0] SST Core: # Start time: 2018/03/25 at: 22:36:43
[31:0] SST Core: # Start time: 2018/03/25 at: 22:36:43
[25:0] SST Core: # Start time: 2018/03/25 at: 22:36:43
[19:0] SST Core: # Start time: 2018/03/25 at: 22:36:43
[14:0] SST Core: # Start time: 2018/03/25 at: 22:36:43
[21:0] SST Core: # Start time: 2018/03/25 at: 22:36:43
[10:0] SST Core: # Start time: 2018/03/25 at: 22:36:43
[23:0] SST Core: # Start time: 2018/03/25 at: 22:36:43
[30:0] SST Core: # Start time: 2018/03/25 at: 22:36:43
[18:0] SST Core: # Start time: 2018/03/25 at: 22:36:43
[26:0] SST Core: # Start time: 2018/03/25 at: 22:36:43
[22:0] SST Core: # Start time: 2018/03/25 at: 22:36:43
[2:0] SST Core: # Start time: 2018/03/25 at: 22:36:43
[12:0] SST Core: # Start time: 2018/03/25 at: 22:36:43
[20:0] SST Core: # Start time: 2018/03/25 at: 22:36:43
[4:0] SST Core: # Start time: 2018/03/25 at: 22:36:43
[28:0] SST Core: # Start time: 2018/03/25 at: 22:36:43
[8:0] SST Core: # Start time: 2018/03/25 at: 22:36:43
[24:0] SST Core: # Start time: 2018/03/25 at: 22:36:43
[16:0] SST Core: # Start time: 2018/03/25 at: 22:36:43


------------------------------------------------------------
Simulation Timing Information:
Build time:                      11.938151 seconds
Simulation time:                 19.130085 seconds
Total time:                      30.777277 seconds
Simulated time:                  19.647 ms

Simulation Resource Information:
Max Resident Set Size:           442.428 MB
Approx. Global Max RSS Size:     3.52224 GB
Max Local Page Faults:           11 faults
Global Page Faults:              265 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1256 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            1539 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.647 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  8192 
2) Links:  40960 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 9.631803 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       49153
LinearPartition - Approx. Components per Rank:            1536
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.162126 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 922624 KB
[0:0] SST Core: # ------------------------------------------------------------
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[2:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 22:37:15
[1:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 22:37:15
[26:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 22:37:15
[11:0] SST Core: # Start time: 2018/03/25 at: 22:37:15
[9:0] SST Core: # Start time: 2018/03/25 at: 22:37:15
[15:0] SST Core: # Start time: 2018/03/25 at: 22:37:15
[16:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 22:37:15
[23:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 22:37:15
[3:0] SST Core: # Start time: 2018/03/25 at: 22:37:15
[24:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 22:37:15
[25:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 22:37:15
[28:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 22:37:15
[19:0] SST Core: # Start time: 2018/03/25 at: 22:37:15
[25:0] SST Core: # Start time: 2018/03/25 at: 22:37:15
[29:0] SST Core: # Start time: 2018/03/25 at: 22:37:15
[31:0] SST Core: # Start time: 2018/03/25 at: 22:37:15
[23:0] SST Core: # Start time: 2018/03/25 at: 22:37:15
[17:0] SST Core: # Start time: 2018/03/25 at: 22:37:15
[27:0] SST Core: # Start time: 2018/03/25 at: 22:37:15
[21:0] SST Core: # Start time: 2018/03/25 at: 22:37:15
[26:0] SST Core: # Start time: 2018/03/25 at: 22:37:15
[22:0] SST Core: # Start time: 2018/03/25 at: 22:37:15
[30:0] SST Core: # Start time: 2018/03/25 at: 22:37:15
[18:0] SST Core: # Start time: 2018/03/25 at: 22:37:15
[2:0] SST Core: # Start time: 2018/03/25 at: 22:37:15
[12:0] SST Core: # Start time: 2018/03/25 at: 22:37:15
[4:0] SST Core: # Start time: 2018/03/25 at: 22:37:15
[20:0] SST Core: # Start time: 2018/03/25 at: 22:37:15
[28:0] SST Core: # Start time: 2018/03/25 at: 22:37:15
[8:0] SST Core: # Start time: 2018/03/25 at: 22:37:15
[24:0] SST Core: # Start time: 2018/03/25 at: 22:37:15
[16:0] SST Core: # Start time: 2018/03/25 at: 22:37:15


------------------------------------------------------------
Simulation Timing Information:
Build time:                      11.890914 seconds
Simulation time:                 19.310224 seconds
Total time:                      30.837043 seconds
Simulated time:                  19.576 ms

Simulation Resource Information:
Max Resident Set Size:           442.396 MB
Approx. Global Max RSS Size:     3.52147 GB
Max Local Page Faults:           10 faults
Global Page Faults:              241 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1400 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            1539 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.576 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  8192 
2) Links:  40960 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 9.677229 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       49153
LinearPartition - Approx. Components per Rank:            1536
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.162082 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 923012 KB
[0:0] SST Core: # ------------------------------------------------------------
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[1:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 22:37:48
[2:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 22:37:48
[7:0] SST Core: # Start time: 2018/03/25 at: 22:37:48
[19:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 22:37:48
[21:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 22:37:48
[30:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 22:37:48
[20:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 22:37:48
[26:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 22:37:48
[29:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 22:37:48
[18:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 22:37:48
[22:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 22:37:48
[23:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 22:37:48
[24:0] SST Core: # Starting main event loop
[17:0] SST Core: # Start time: 2018/03/25 at: 22:37:48
[31:0] SST Core: # Start time: 2018/03/25 at: 22:37:48
[27:0] SST Core: # Start time: 2018/03/25 at: 22:37:48
[29:0] SST Core: # Start time: 2018/03/25 at: 22:37:48
[25:0] SST Core: # Start time: 2018/03/25 at: 22:37:48
[23:0] SST Core: # Start time: 2018/03/25 at: 22:37:48
[21:0] SST Core: # Start time: 2018/03/25 at: 22:37:48
[19:0] SST Core: # Start time: 2018/03/25 at: 22:37:48
[30:0] SST Core: # Start time: 2018/03/25 at: 22:37:48
[26:0] SST Core: # Start time: 2018/03/25 at: 22:37:48
[18:0] SST Core: # Start time: 2018/03/25 at: 22:37:48
[22:0] SST Core: # Start time: 2018/03/25 at: 22:37:48
[2:0] SST Core: # Start time: 2018/03/25 at: 22:37:48
[4:0] SST Core: # Start time: 2018/03/25 at: 22:37:48
[12:0] SST Core: # Start time: 2018/03/25 at: 22:37:48
[20:0] SST Core: # Start time: 2018/03/25 at: 22:37:48
[28:0] SST Core: # Start time: 2018/03/25 at: 22:37:48
[8:0] SST Core: # Start time: 2018/03/25 at: 22:37:48
[24:0] SST Core: # Start time: 2018/03/25 at: 22:37:48
[16:0] SST Core: # Start time: 2018/03/25 at: 22:37:48


------------------------------------------------------------
Simulation Timing Information:
Build time:                      11.905549 seconds
Simulation time:                 19.395915 seconds
Total time:                      31.015448 seconds
Simulated time:                  19.239 ms

Simulation Resource Information:
Max Resident Set Size:           442.388 MB
Approx. Global Max RSS Size:     3.52231 GB
Max Local Page Faults:           11 faults
Global Page Faults:              282 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1256 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            1539 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.239 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  8192 
2) Links:  40960 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 9.698551 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       49153
LinearPartition - Approx. Components per Rank:            1536
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.161806 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 922484 KB
[0:0] SST Core: # ------------------------------------------------------------
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 22:38:21
[13:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 22:38:21
[21:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 22:38:21
[16:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 22:38:21
[30:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 22:38:21
[9:0] SST Core: # Start time: 2018/03/25 at: 22:38:21
[5:0] SST Core: # Start time: 2018/03/25 at: 22:38:21
[18:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[27:0] SST Core: # Start time: 2018/03/25 at: 22:38:21
[17:0] SST Core: # Start time: 2018/03/25 at: 22:38:21
[3:0] SST Core: # Start time: 2018/03/25 at: 22:38:21
[1:0] SST Core: # Start time: 2018/03/25 at: 22:38:21
[31:0] SST Core: # Start time: 2018/03/25 at: 22:38:21
[29:0] SST Core: # Start time: 2018/03/25 at: 22:38:21
[6:0] SST Core: # Start time: 2018/03/25 at: 22:38:21
[19:0] SST Core: # Start time: 2018/03/25 at: 22:38:21
[25:0] SST Core: # Start time: 2018/03/25 at: 22:38:21
[21:0] SST Core: # Start time: 2018/03/25 at: 22:38:21
[23:0] SST Core: # Start time: 2018/03/25 at: 22:38:21
[10:0] SST Core: # Start time: 2018/03/25 at: 22:38:21
[14:0] SST Core: # Start time: 2018/03/25 at: 22:38:21
[30:0] SST Core: # Start time: 2018/03/25 at: 22:38:21
[18:0] SST Core: # Start time: 2018/03/25 at: 22:38:21
[22:0] SST Core: # Start time: 2018/03/25 at: 22:38:21
[26:0] SST Core: # Start time: 2018/03/25 at: 22:38:21
[2:0] SST Core: # Start time: 2018/03/25 at: 22:38:21
[12:0] SST Core: # Start time: 2018/03/25 at: 22:38:21
[28:0] SST Core: # Start time: 2018/03/25 at: 22:38:21
[20:0] SST Core: # Start time: 2018/03/25 at: 22:38:21
[4:0] SST Core: # Start time: 2018/03/25 at: 22:38:21
[8:0] SST Core: # Start time: 2018/03/25 at: 22:38:21
[24:0] SST Core: # Start time: 2018/03/25 at: 22:38:21
[16:0] SST Core: # Start time: 2018/03/25 at: 22:38:21


------------------------------------------------------------
Simulation Timing Information:
Build time:                      11.924400 seconds
Simulation time:                 19.250923 seconds
Total time:                      30.808461 seconds
Simulated time:                  19.559 ms

Simulation Resource Information:
Max Resident Set Size:           442.388 MB
Approx. Global Max RSS Size:     3.52172 GB
Max Local Page Faults:           11 faults
Global Page Faults:              280 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1368 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            1539 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.559 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  8192 
2) Links:  40960 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 9.548700 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       49153
LinearPartition - Approx. Components per Rank:            1536
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.16225 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 922624 KB
[0:0] SST Core: # ------------------------------------------------------------
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 22:38:53
[5:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 22:38:53
[7:0] SST Core: # Start time: 2018/03/25 at: 22:38:53
[13:0] SST Core: # Start time: 2018/03/25 at: 22:38:53
[9:0] SST Core: # Start time: 2018/03/25 at: 22:38:53
[21:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 22:38:53
[5:0] SST Core: # Start time: 2018/03/25 at: 22:38:53
[24:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 22:38:53
[1:0] SST Core: # Start time: 2018/03/25 at: 22:38:53
[23:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 22:38:53
[16:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[19:0] SST Core: # Start time: 2018/03/25 at: 22:38:53
[27:0] SST Core: # Start time: 2018/03/25 at: 22:38:53
[10:0] SST Core: # Start time: 2018/03/25 at: 22:38:53
[14:0] SST Core: # Start time: 2018/03/25 at: 22:38:53
[25:0] SST Core: # Start time: 2018/03/25 at: 22:38:53
[29:0] SST Core: # Start time: 2018/03/25 at: 22:38:53
[17:0] SST Core: # Start time: 2018/03/25 at: 22:38:53
[31:0] SST Core: # Start time: 2018/03/25 at: 22:38:53
[23:0] SST Core: # Start time: 2018/03/25 at: 22:38:53
[21:0] SST Core: # Start time: 2018/03/25 at: 22:38:53
[30:0] SST Core: # Start time: 2018/03/25 at: 22:38:53
[26:0] SST Core: # Start time: 2018/03/25 at: 22:38:53
[18:0] SST Core: # Start time: 2018/03/25 at: 22:38:53
[22:0] SST Core: # Start time: 2018/03/25 at: 22:38:53
[2:0] SST Core: # Start time: 2018/03/25 at: 22:38:53
[12:0] SST Core: # Start time: 2018/03/25 at: 22:38:53
[4:0] SST Core: # Start time: 2018/03/25 at: 22:38:53
[20:0] SST Core: # Start time: 2018/03/25 at: 22:38:53
[28:0] SST Core: # Start time: 2018/03/25 at: 22:38:53
[8:0] SST Core: # Start time: 2018/03/25 at: 22:38:53
[24:0] SST Core: # Start time: 2018/03/25 at: 22:38:53
[16:0] SST Core: # Start time: 2018/03/25 at: 22:38:53


------------------------------------------------------------
Simulation Timing Information:
Build time:                      11.773142 seconds
Simulation time:                 19.510731 seconds
Total time:                      30.931491 seconds
Simulated time:                  19.596 ms

Simulation Resource Information:
Max Resident Set Size:           442.396 MB
Approx. Global Max RSS Size:     3.52168 GB
Max Local Page Faults:           11 faults
Global Page Faults:              288 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1256 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            1539 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.596 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  8192 
2) Links:  40960 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 9.672176 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       49153
LinearPartition - Approx. Components per Rank:            1536
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.161896 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 922412 KB
[0:0] SST Core: # ------------------------------------------------------------
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[14:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 22:39:26
[13:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 22:39:26
[11:0] SST Core: # Start time: 2018/03/25 at: 22:39:26
[28:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 22:39:26
[9:0] SST Core: # Start time: 2018/03/25 at: 22:39:26
[7:0] SST Core: # Start time: 2018/03/25 at: 22:39:26
[29:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 22:39:26
[27:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 22:39:26
[1:0] SST Core: # Start time: 2018/03/25 at: 22:39:26
[26:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 22:39:26
[31:0] SST Core: # Start time: 2018/03/25 at: 22:39:26
[25:0] SST Core: # Start time: 2018/03/25 at: 22:39:26
[19:0] SST Core: # Start time: 2018/03/25 at: 22:39:26
[29:0] SST Core: # Start time: 2018/03/25 at: 22:39:26
[10:0] SST Core: # Start time: 2018/03/25 at: 22:39:26
[23:0] SST Core: # Start time: 2018/03/25 at: 22:39:26
[14:0] SST Core: # Start time: 2018/03/25 at: 22:39:26
[27:0] SST Core: # Start time: 2018/03/25 at: 22:39:26
[21:0] SST Core: # Start time: 2018/03/25 at: 22:39:26
[17:0] SST Core: # Start time: 2018/03/25 at: 22:39:26
[30:0] SST Core: # Start time: 2018/03/25 at: 22:39:26
[18:0] SST Core: # Start time: 2018/03/25 at: 22:39:26
[26:0] SST Core: # Start time: 2018/03/25 at: 22:39:26
[22:0] SST Core: # Start time: 2018/03/25 at: 22:39:26
[2:0] SST Core: # Start time: 2018/03/25 at: 22:39:26
[12:0] SST Core: # Start time: 2018/03/25 at: 22:39:26
[4:0] SST Core: # Start time: 2018/03/25 at: 22:39:26
[20:0] SST Core: # Start time: 2018/03/25 at: 22:39:26
[28:0] SST Core: # Start time: 2018/03/25 at: 22:39:26
[8:0] SST Core: # Start time: 2018/03/25 at: 22:39:26
[24:0] SST Core: # Start time: 2018/03/25 at: 22:39:26
[16:0] SST Core: # Start time: 2018/03/25 at: 22:39:26


------------------------------------------------------------
Simulation Timing Information:
Build time:                      11.905665 seconds
Simulation time:                 19.389307 seconds
Total time:                      31.006084 seconds
Simulated time:                  19.465 ms

Simulation Resource Information:
Max Resident Set Size:           442.388 MB
Approx. Global Max RSS Size:     3.52164 GB
Max Local Page Faults:           11 faults
Global Page Faults:              288 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1264 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            1539 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.465 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  8192 
2) Links:  40960 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 9.576409 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       49153
LinearPartition - Approx. Components per Rank:            1536
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.162882 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 922368 KB
[0:0] SST Core: # ------------------------------------------------------------
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[11:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 22:39:59
[9:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 22:39:59
[11:0] SST Core: # Start time: 2018/03/25 at: 22:39:59
[9:0] SST Core: # Start time: 2018/03/25 at: 22:39:59
[15:0] SST Core: # Start time: 2018/03/25 at: 22:39:59
[7:0] SST Core: # Start time: 2018/03/25 at: 22:39:59
[21:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 22:39:59
[31:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 22:39:59
[27:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 22:39:59
[26:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 22:39:59
[16:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[17:0] SST Core: # Start time: 2018/03/25 at: 22:39:59
[29:0] SST Core: # Start time: 2018/03/25 at: 22:39:59
[10:0] SST Core: # Start time: 2018/03/25 at: 22:39:59
[27:0] SST Core: # Start time: 2018/03/25 at: 22:39:59
[14:0] SST Core: # Start time: 2018/03/25 at: 22:39:59
[23:0] SST Core: # Start time: 2018/03/25 at: 22:39:59
[19:0] SST Core: # Start time: 2018/03/25 at: 22:39:59
[25:0] SST Core: # Start time: 2018/03/25 at: 22:39:59
[21:0] SST Core: # Start time: 2018/03/25 at: 22:39:59
[31:0] SST Core: # Start time: 2018/03/25 at: 22:39:59
[30:0] SST Core: # Start time: 2018/03/25 at: 22:39:59
[26:0] SST Core: # Start time: 2018/03/25 at: 22:39:59
[18:0] SST Core: # Start time: 2018/03/25 at: 22:39:59
[22:0] SST Core: # Start time: 2018/03/25 at: 22:39:59
[2:0] SST Core: # Start time: 2018/03/25 at: 22:39:59
[20:0] SST Core: # Start time: 2018/03/25 at: 22:39:59
[12:0] SST Core: # Start time: 2018/03/25 at: 22:39:59
[4:0] SST Core: # Start time: 2018/03/25 at: 22:39:59
[28:0] SST Core: # Start time: 2018/03/25 at: 22:39:59
[8:0] SST Core: # Start time: 2018/03/25 at: 22:39:59
[24:0] SST Core: # Start time: 2018/03/25 at: 22:39:59
[16:0] SST Core: # Start time: 2018/03/25 at: 22:39:59


------------------------------------------------------------
Simulation Timing Information:
Build time:                      11.808239 seconds
Simulation time:                 19.273845 seconds
Total time:                      30.719826 seconds
Simulated time:                  19.59 ms

Simulation Resource Information:
Max Resident Set Size:           442.42 MB
Approx. Global Max RSS Size:     3.52152 GB
Max Local Page Faults:           10 faults
Global Page Faults:              261 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1256 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            1539 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.59 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  8192 
2) Links:  40960 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 9.527038 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       49153
LinearPartition - Approx. Components per Rank:            1536
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.161985 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 922652 KB
[0:0] SST Core: # ------------------------------------------------------------
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[12:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 22:40:32
[9:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 22:40:32
[7:0] SST Core: # Start time: 2018/03/25 at: 22:40:32
[9:0] SST Core: # Start time: 2018/03/25 at: 22:40:32
[15:0] SST Core: # Start time: 2018/03/25 at: 22:40:32
[30:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 22:40:32
[31:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 22:40:32
[17:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 22:40:32
[26:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 22:40:32
[28:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 22:40:32
[27:0] SST Core: # Start time: 2018/03/25 at: 22:40:32
[31:0] SST Core: # Start time: 2018/03/25 at: 22:40:32
[29:0] SST Core: # Start time: 2018/03/25 at: 22:40:32
[17:0] SST Core: # Start time: 2018/03/25 at: 22:40:32
[19:0] SST Core: # Start time: 2018/03/25 at: 22:40:32
[21:0] SST Core: # Start time: 2018/03/25 at: 22:40:32
[14:0] SST Core: # Start time: 2018/03/25 at: 22:40:32
[10:0] SST Core: # Start time: 2018/03/25 at: 22:40:32
[23:0] SST Core: # Start time: 2018/03/25 at: 22:40:32
[25:0] SST Core: # Start time: 2018/03/25 at: 22:40:32
[18:0] SST Core: # Start time: 2018/03/25 at: 22:40:32
[26:0] SST Core: # Start time: 2018/03/25 at: 22:40:32
[22:0] SST Core: # Start time: 2018/03/25 at: 22:40:32
[30:0] SST Core: # Start time: 2018/03/25 at: 22:40:32
[12:0] SST Core: # Start time: 2018/03/25 at: 22:40:32
[2:0] SST Core: # Start time: 2018/03/25 at: 22:40:32
[28:0] SST Core: # Start time: 2018/03/25 at: 22:40:32
[20:0] SST Core: # Start time: 2018/03/25 at: 22:40:32
[4:0] SST Core: # Start time: 2018/03/25 at: 22:40:32
[8:0] SST Core: # Start time: 2018/03/25 at: 22:40:32
[24:0] SST Core: # Start time: 2018/03/25 at: 22:40:32
[16:0] SST Core: # Start time: 2018/03/25 at: 22:40:32


------------------------------------------------------------
Simulation Timing Information:
Build time:                      11.753139 seconds
Simulation time:                 19.179235 seconds
Total time:                      30.649736 seconds
Simulated time:                  19.225 ms

Simulation Resource Information:
Max Resident Set Size:           442.432 MB
Approx. Global Max RSS Size:     3.52211 GB
Max Local Page Faults:           11 faults
Global Page Faults:              257 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1264 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            1539 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.225 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  8192 
2) Links:  40960 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 9.650875 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       49153
LinearPartition - Approx. Components per Rank:            1536
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.162021 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 922624 KB
[0:0] SST Core: # ------------------------------------------------------------
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[9:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 22:41:05
[8:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 22:41:05
[11:0] SST Core: # Start time: 2018/03/25 at: 22:41:05
[30:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 22:41:05
[15:0] SST Core: # Start time: 2018/03/25 at: 22:41:05
[13:0] SST Core: # Start time: 2018/03/25 at: 22:41:05
[5:0] SST Core: # Start time: 2018/03/25 at: 22:41:05
[27:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 22:41:05
[31:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 22:41:05
[19:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[29:0] SST Core: # Start time: 2018/03/25 at: 22:41:05
[27:0] SST Core: # Start time: 2018/03/25 at: 22:41:05
[17:0] SST Core: # Start time: 2018/03/25 at: 22:41:05
[31:0] SST Core: # Start time: 2018/03/25 at: 22:41:05
[10:0] SST Core: # Start time: 2018/03/25 at: 22:41:05
[6:0] SST Core: # Start time: 2018/03/25 at: 22:41:05
[21:0] SST Core: # Start time: 2018/03/25 at: 22:41:05
[14:0] SST Core: # Start time: 2018/03/25 at: 22:41:05
[25:0] SST Core: # Start time: 2018/03/25 at: 22:41:05
[23:0] SST Core: # Start time: 2018/03/25 at: 22:41:05
[19:0] SST Core: # Start time: 2018/03/25 at: 22:41:05
[26:0] SST Core: # Start time: 2018/03/25 at: 22:41:05
[22:0] SST Core: # Start time: 2018/03/25 at: 22:41:05
[30:0] SST Core: # Start time: 2018/03/25 at: 22:41:05
[18:0] SST Core: # Start time: 2018/03/25 at: 22:41:05
[2:0] SST Core: # Start time: 2018/03/25 at: 22:41:05
[4:0] SST Core: # Start time: 2018/03/25 at: 22:41:05
[12:0] SST Core: # Start time: 2018/03/25 at: 22:41:05
[28:0] SST Core: # Start time: 2018/03/25 at: 22:41:05
[20:0] SST Core: # Start time: 2018/03/25 at: 22:41:05
[8:0] SST Core: # Start time: 2018/03/25 at: 22:41:05
[24:0] SST Core: # Start time: 2018/03/25 at: 22:41:05
[16:0] SST Core: # Start time: 2018/03/25 at: 22:41:05


------------------------------------------------------------
Simulation Timing Information:
Build time:                      11.888052 seconds
Simulation time:                 19.593812 seconds
Total time:                      31.185854 seconds
Simulated time:                  19.325 ms

Simulation Resource Information:
Max Resident Set Size:           442.432 MB
Approx. Global Max RSS Size:     3.52205 GB
Max Local Page Faults:           11 faults
Global Page Faults:              278 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1408 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            1539 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.325 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  8192 
2) Links:  40960 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 9.623879 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       49153
LinearPartition - Approx. Components per Rank:            1536
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.162231 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 922624 KB
[0:0] SST Core: # ------------------------------------------------------------
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[7:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 22:41:38
[2:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 22:41:38
[7:0] SST Core: # Start time: 2018/03/25 at: 22:41:38
[9:0] SST Core: # Start time: 2018/03/25 at: 22:41:38
[13:0] SST Core: # Start time: 2018/03/25 at: 22:41:38
[24:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 22:41:38
[28:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 22:41:38
[23:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 22:41:38
[26:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 22:41:38
[20:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 22:41:38
[17:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[25:0] SST Core: # Start time: 2018/03/25 at: 22:41:38
[27:0] SST Core: # Start time: 2018/03/25 at: 22:41:38
[10:0] SST Core: # Start time: 2018/03/25 at: 22:41:38
[31:0] SST Core: # Start time: 2018/03/25 at: 22:41:38
[14:0] SST Core: # Start time: 2018/03/25 at: 22:41:38
[17:0] SST Core: # Start time: 2018/03/25 at: 22:41:38
[29:0] SST Core: # Start time: 2018/03/25 at: 22:41:38
[19:0] SST Core: # Start time: 2018/03/25 at: 22:41:38
[23:0] SST Core: # Start time: 2018/03/25 at: 22:41:38
[21:0] SST Core: # Start time: 2018/03/25 at: 22:41:38
[22:0] SST Core: # Start time: 2018/03/25 at: 22:41:38
[18:0] SST Core: # Start time: 2018/03/25 at: 22:41:38
[26:0] SST Core: # Start time: 2018/03/25 at: 22:41:38
[30:0] SST Core: # Start time: 2018/03/25 at: 22:41:38
[2:0] SST Core: # Start time: 2018/03/25 at: 22:41:38
[4:0] SST Core: # Start time: 2018/03/25 at: 22:41:38
[12:0] SST Core: # Start time: 2018/03/25 at: 22:41:38
[28:0] SST Core: # Start time: 2018/03/25 at: 22:41:38
[20:0] SST Core: # Start time: 2018/03/25 at: 22:41:38
[8:0] SST Core: # Start time: 2018/03/25 at: 22:41:38
[24:0] SST Core: # Start time: 2018/03/25 at: 22:41:38
[16:0] SST Core: # Start time: 2018/03/25 at: 22:41:38


------------------------------------------------------------
Simulation Timing Information:
Build time:                      11.870206 seconds
Simulation time:                 19.128076 seconds
Total time:                      30.641949 seconds
Simulated time:                  19.659 ms

Simulation Resource Information:
Max Resident Set Size:           442.432 MB
Approx. Global Max RSS Size:     3.5226 GB
Max Local Page Faults:           11 faults
Global Page Faults:              285 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1256 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            1539 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.659 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  8192 
2) Links:  40960 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 9.623867 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       49153
LinearPartition - Approx. Components per Rank:            1536
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.161802 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 922592 KB
[0:0] SST Core: # ------------------------------------------------------------
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 22:42:10
[13:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 22:42:10
[30:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 22:42:10
[16:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 22:42:10
[13:0] SST Core: # Start time: 2018/03/25 at: 22:42:10
[9:0] SST Core: # Start time: 2018/03/25 at: 22:42:10
[17:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 22:42:10
[26:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 22:42:10
[20:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 22:42:10
[18:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[27:0] SST Core: # Start time: 2018/03/25 at: 22:42:10
[29:0] SST Core: # Start time: 2018/03/25 at: 22:42:10
[6:0] SST Core: # Start time: 2018/03/25 at: 22:42:10
[31:0] SST Core: # Start time: 2018/03/25 at: 22:42:10
[25:0] SST Core: # Start time: 2018/03/25 at: 22:42:10
[17:0] SST Core: # Start time: 2018/03/25 at: 22:42:10
[21:0] SST Core: # Start time: 2018/03/25 at: 22:42:10
[19:0] SST Core: # Start time: 2018/03/25 at: 22:42:10
[23:0] SST Core: # Start time: 2018/03/25 at: 22:42:10
[10:0] SST Core: # Start time: 2018/03/25 at: 22:42:10
[14:0] SST Core: # Start time: 2018/03/25 at: 22:42:10
[30:0] SST Core: # Start time: 2018/03/25 at: 22:42:10
[26:0] SST Core: # Start time: 2018/03/25 at: 22:42:10
[22:0] SST Core: # Start time: 2018/03/25 at: 22:42:10
[18:0] SST Core: # Start time: 2018/03/25 at: 22:42:10
[2:0] SST Core: # Start time: 2018/03/25 at: 22:42:10
[12:0] SST Core: # Start time: 2018/03/25 at: 22:42:10
[20:0] SST Core: # Start time: 2018/03/25 at: 22:42:10
[28:0] SST Core: # Start time: 2018/03/25 at: 22:42:10
[4:0] SST Core: # Start time: 2018/03/25 at: 22:42:10
[8:0] SST Core: # Start time: 2018/03/25 at: 22:42:10
[24:0] SST Core: # Start time: 2018/03/25 at: 22:42:10
[16:0] SST Core: # Start time: 2018/03/25 at: 22:42:10


------------------------------------------------------------
Simulation Timing Information:
Build time:                      11.856983 seconds
Simulation time:                 19.376182 seconds
Total time:                      30.941588 seconds
Simulated time:                  19.8 ms

Simulation Resource Information:
Max Resident Set Size:           442.428 MB
Approx. Global Max RSS Size:     3.5218 GB
Max Local Page Faults:           11 faults
Global Page Faults:              268 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1368 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            1539 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.8 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  8192 
2) Links:  40960 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 9.618486 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       49153
LinearPartition - Approx. Components per Rank:            1536
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.162989 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 922196 KB
[0:0] SST Core: # ------------------------------------------------------------
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[15:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 22:42:44
[4:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 22:42:44
[19:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 22:42:44
[11:0] SST Core: # Start time: 2018/03/25 at: 22:42:44
[7:0] SST Core: # Start time: 2018/03/25 at: 22:42:44
[9:0] SST Core: # Start time: 2018/03/25 at: 22:42:44
[5:0] SST Core: # Start time: 2018/03/25 at: 22:42:44
[25:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 22:42:44
[28:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 22:42:44
[20:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 22:42:44
[27:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 22:42:44
[27:0] SST Core: # Start time: 2018/03/25 at: 22:42:44
[14:0] SST Core: # Start time: 2018/03/25 at: 22:42:44
[25:0] SST Core: # Start time: 2018/03/25 at: 22:42:44
[17:0] SST Core: # Start time: 2018/03/25 at: 22:42:44
[31:0] SST Core: # Start time: 2018/03/25 at: 22:42:44
[29:0] SST Core: # Start time: 2018/03/25 at: 22:42:44
[23:0] SST Core: # Start time: 2018/03/25 at: 22:42:44
[19:0] SST Core: # Start time: 2018/03/25 at: 22:42:44
[21:0] SST Core: # Start time: 2018/03/25 at: 22:42:44
[30:0] SST Core: # Start time: 2018/03/25 at: 22:42:44
[18:0] SST Core: # Start time: 2018/03/25 at: 22:42:44
[26:0] SST Core: # Start time: 2018/03/25 at: 22:42:44
[22:0] SST Core: # Start time: 2018/03/25 at: 22:42:44
[12:0] SST Core: # Start time: 2018/03/25 at: 22:42:44
[2:0] SST Core: # Start time: 2018/03/25 at: 22:42:44
[4:0] SST Core: # Start time: 2018/03/25 at: 22:42:44
[28:0] SST Core: # Start time: 2018/03/25 at: 22:42:44
[20:0] SST Core: # Start time: 2018/03/25 at: 22:42:44
[8:0] SST Core: # Start time: 2018/03/25 at: 22:42:44
[24:0] SST Core: # Start time: 2018/03/25 at: 22:42:44
[16:0] SST Core: # Start time: 2018/03/25 at: 22:42:44


------------------------------------------------------------
Simulation Timing Information:
Build time:                      12.114971 seconds
Simulation time:                 19.223042 seconds
Total time:                      31.127677 seconds
Simulated time:                  19.392 ms

Simulation Resource Information:
Max Resident Set Size:           442.38 MB
Approx. Global Max RSS Size:     3.52182 GB
Max Local Page Faults:           11 faults
Global Page Faults:              284 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1264 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            1539 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.392 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  8192 
2) Links:  40960 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 9.715441 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       49153
LinearPartition - Approx. Components per Rank:            1536
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.162934 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 922568 KB
[0:0] SST Core: # ------------------------------------------------------------
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[10:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 22:43:17
[13:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 22:43:17
[31:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 22:43:17
[17:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 22:43:17
[9:0] SST Core: # Start time: 2018/03/25 at: 22:43:17
[7:0] SST Core: # Start time: 2018/03/25 at: 22:43:17
[5:0] SST Core: # Start time: 2018/03/25 at: 22:43:17
[29:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 22:43:17
[31:0] SST Core: # Start time: 2018/03/25 at: 22:43:17
[3:0] SST Core: # Start time: 2018/03/25 at: 22:43:17
[27:0] SST Core: # Start time: 2018/03/25 at: 22:43:17
[17:0] SST Core: # Start time: 2018/03/25 at: 22:43:17
[29:0] SST Core: # Start time: 2018/03/25 at: 22:43:17
[21:0] SST Core: # Start time: 2018/03/25 at: 22:43:17
[6:0] SST Core: # Start time: 2018/03/25 at: 22:43:17
[19:0] SST Core: # Start time: 2018/03/25 at: 22:43:17
[25:0] SST Core: # Start time: 2018/03/25 at: 22:43:17
[23:0] SST Core: # Start time: 2018/03/25 at: 22:43:17
[10:0] SST Core: # Start time: 2018/03/25 at: 22:43:17
[14:0] SST Core: # Start time: 2018/03/25 at: 22:43:17
[30:0] SST Core: # Start time: 2018/03/25 at: 22:43:17
[26:0] SST Core: # Start time: 2018/03/25 at: 22:43:17
[18:0] SST Core: # Start time: 2018/03/25 at: 22:43:17
[22:0] SST Core: # Start time: 2018/03/25 at: 22:43:17
[4:0] SST Core: # Start time: 2018/03/25 at: 22:43:17
[2:0] SST Core: # Start time: 2018/03/25 at: 22:43:17
[12:0] SST Core: # Start time: 2018/03/25 at: 22:43:17
[20:0] SST Core: # Start time: 2018/03/25 at: 22:43:17
[28:0] SST Core: # Start time: 2018/03/25 at: 22:43:17
[8:0] SST Core: # Start time: 2018/03/25 at: 22:43:17
[24:0] SST Core: # Start time: 2018/03/25 at: 22:43:17
[16:0] SST Core: # Start time: 2018/03/25 at: 22:43:17


------------------------------------------------------------
Simulation Timing Information:
Build time:                      12.156581 seconds
Simulation time:                 19.401220 seconds
Total time:                      31.156689 seconds
Simulated time:                  19.799 ms

Simulation Resource Information:
Max Resident Set Size:           442.392 MB
Approx. Global Max RSS Size:     3.52165 GB
Max Local Page Faults:           10 faults
Global Page Faults:              272 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1272 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            1539 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.799 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  8192 
2) Links:  40960 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 9.676920 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       49153
LinearPartition - Approx. Components per Rank:            1536
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.163472 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 922568 KB
[0:0] SST Core: # ------------------------------------------------------------
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[12:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 22:43:51
[2:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 22:43:51
[22:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 22:43:51
[27:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 22:43:51
[11:0] SST Core: # Start time: 2018/03/25 at: 22:43:51
[23:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 22:43:51
[28:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 22:43:51
[16:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 22:43:51
[24:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 22:43:51
[30:0] SST Core: # Starting main event loop
[29:0] SST Core: # Start time: 2018/03/25 at: 22:43:51
[31:0] SST Core: # Start time: 2018/03/25 at: 22:43:51
[6:0] SST Core: # Start time: 2018/03/25 at: 22:43:51
[27:0] SST Core: # Start time: 2018/03/25 at: 22:43:51
[25:0] SST Core: # Start time: 2018/03/25 at: 22:43:51
[23:0] SST Core: # Start time: 2018/03/25 at: 22:43:51
[19:0] SST Core: # Start time: 2018/03/25 at: 22:43:51
[14:0] SST Core: # Start time: 2018/03/25 at: 22:43:51
[17:0] SST Core: # Start time: 2018/03/25 at: 22:43:51
[10:0] SST Core: # Start time: 2018/03/25 at: 22:43:51
[21:0] SST Core: # Start time: 2018/03/25 at: 22:43:51
[26:0] SST Core: # Start time: 2018/03/25 at: 22:43:51
[18:0] SST Core: # Start time: 2018/03/25 at: 22:43:51
[22:0] SST Core: # Start time: 2018/03/25 at: 22:43:51
[30:0] SST Core: # Start time: 2018/03/25 at: 22:43:51
[2:0] SST Core: # Start time: 2018/03/25 at: 22:43:51
[12:0] SST Core: # Start time: 2018/03/25 at: 22:43:51
[4:0] SST Core: # Start time: 2018/03/25 at: 22:43:51
[28:0] SST Core: # Start time: 2018/03/25 at: 22:43:51
[20:0] SST Core: # Start time: 2018/03/25 at: 22:43:51
[8:0] SST Core: # Start time: 2018/03/25 at: 22:43:51
[24:0] SST Core: # Start time: 2018/03/25 at: 22:43:51
[16:0] SST Core: # Start time: 2018/03/25 at: 22:43:51


------------------------------------------------------------
Simulation Timing Information:
Build time:                      12.151483 seconds
Simulation time:                 19.381616 seconds
Total time:                      31.059859 seconds
Simulated time:                  19.841 ms

Simulation Resource Information:
Max Resident Set Size:           442.396 MB
Approx. Global Max RSS Size:     3.52218 GB
Max Local Page Faults:           10 faults
Global Page Faults:              258 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1376 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            1539 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.841 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  8192 
2) Links:  40960 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 9.574588 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       49153
LinearPartition - Approx. Components per Rank:            1536
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.162187 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 922680 KB
[0:0] SST Core: # ------------------------------------------------------------
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[9:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 22:44:24
[13:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 22:44:24
[15:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 22:44:24
[15:0] SST Core: # Start time: 2018/03/25 at: 22:44:24
[9:0] SST Core: # Start time: 2018/03/25 at: 22:44:24
[5:0] SST Core: # Start time: 2018/03/25 at: 22:44:24
[13:0] SST Core: # Start time: 2018/03/25 at: 22:44:24
[27:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 22:44:24
[3:0] SST Core: # Start time: 2018/03/25 at: 22:44:24
[26:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 22:44:24
[31:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[29:0] SST Core: # Start time: 2018/03/25 at: 22:44:24
[6:0] SST Core: # Start time: 2018/03/25 at: 22:44:24
[10:0] SST Core: # Start time: 2018/03/25 at: 22:44:24
[23:0] SST Core: # Starting main event loop
[27:0] SST Core: # Start time: 2018/03/25 at: 22:44:24
[25:0] SST Core: # Start time: 2018/03/25 at: 22:44:24
[21:0] SST Core: # Start time: 2018/03/25 at: 22:44:24
[17:0] SST Core: # Start time: 2018/03/25 at: 22:44:24
[19:0] SST Core: # Start time: 2018/03/25 at: 22:44:24
[23:0] SST Core: # Start time: 2018/03/25 at: 22:44:24
[31:0] SST Core: # Start time: 2018/03/25 at: 22:44:24
[22:0] SST Core: # Start time: 2018/03/25 at: 22:44:24
[26:0] SST Core: # Start time: 2018/03/25 at: 22:44:24
[30:0] SST Core: # Start time: 2018/03/25 at: 22:44:24
[18:0] SST Core: # Start time: 2018/03/25 at: 22:44:24
[2:0] SST Core: # Start time: 2018/03/25 at: 22:44:24
[12:0] SST Core: # Start time: 2018/03/25 at: 22:44:24
[4:0] SST Core: # Start time: 2018/03/25 at: 22:44:24
[20:0] SST Core: # Start time: 2018/03/25 at: 22:44:24
[28:0] SST Core: # Start time: 2018/03/25 at: 22:44:24
[8:0] SST Core: # Start time: 2018/03/25 at: 22:44:24
[24:0] SST Core: # Start time: 2018/03/25 at: 22:44:24
[16:0] SST Core: # Start time: 2018/03/25 at: 22:44:24


------------------------------------------------------------
Simulation Timing Information:
Build time:                      11.806904 seconds
Simulation time:                 19.304764 seconds
Total time:                      30.746732 seconds
Simulated time:                  19.713 ms

Simulation Resource Information:
Max Resident Set Size:           442.388 MB
Approx. Global Max RSS Size:     3.52149 GB
Max Local Page Faults:           10 faults
Global Page Faults:              248 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1272 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            1539 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.713 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  8192 
2) Links:  40960 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 9.725526 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       49153
LinearPartition - Approx. Components per Rank:            1536
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.162474 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 922584 KB
[0:0] SST Core: # ------------------------------------------------------------
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[2:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 22:44:57
[1:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 22:44:57
[7:0] SST Core: # Start time: 2018/03/25 at: 22:44:57
[26:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 22:44:57
[15:0] SST Core: # Start time: 2018/03/25 at: 22:44:57
[24:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 22:44:57
[30:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 22:44:57
[20:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 22:44:57
[23:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 22:44:57
[31:0] SST Core: # Start time: 2018/03/25 at: 22:44:57
[29:0] SST Core: # Start time: 2018/03/25 at: 22:44:57
[19:0] SST Core: # Start time: 2018/03/25 at: 22:44:57
[6:0] SST Core: # Start time: 2018/03/25 at: 22:44:57
[25:0] SST Core: # Start time: 2018/03/25 at: 22:44:57
[23:0] SST Core: # Start time: 2018/03/25 at: 22:44:57
[27:0] SST Core: # Start time: 2018/03/25 at: 22:44:57
[17:0] SST Core: # Start time: 2018/03/25 at: 22:44:57
[21:0] SST Core: # Start time: 2018/03/25 at: 22:44:57
[10:0] SST Core: # Start time: 2018/03/25 at: 22:44:57
[14:0] SST Core: # Start time: 2018/03/25 at: 22:44:57
[22:0] SST Core: # Start time: 2018/03/25 at: 22:44:57
[26:0] SST Core: # Start time: 2018/03/25 at: 22:44:57
[30:0] SST Core: # Start time: 2018/03/25 at: 22:44:57
[18:0] SST Core: # Start time: 2018/03/25 at: 22:44:57
[2:0] SST Core: # Start time: 2018/03/25 at: 22:44:57
[12:0] SST Core: # Start time: 2018/03/25 at: 22:44:57
[4:0] SST Core: # Start time: 2018/03/25 at: 22:44:57
[20:0] SST Core: # Start time: 2018/03/25 at: 22:44:57
[28:0] SST Core: # Start time: 2018/03/25 at: 22:44:57
[8:0] SST Core: # Start time: 2018/03/25 at: 22:44:57
[24:0] SST Core: # Start time: 2018/03/25 at: 22:44:57
[16:0] SST Core: # Start time: 2018/03/25 at: 22:44:57


------------------------------------------------------------
Simulation Timing Information:
Build time:                      12.157299 seconds
Simulation time:                 19.487414 seconds
Total time:                      31.247115 seconds
Simulated time:                  19.63 ms

Simulation Resource Information:
Max Resident Set Size:           442.396 MB
Approx. Global Max RSS Size:     3.52229 GB
Max Local Page Faults:           10 faults
Global Page Faults:              262 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1256 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            1539 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.63 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  8192 
2) Links:  40960 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 9.541654 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       49153
LinearPartition - Approx. Components per Rank:            1536
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.163474 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 922288 KB
[0:0] SST Core: # ------------------------------------------------------------
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[3:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 22:45:30
[8:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 22:45:30
[12:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 22:45:30
[21:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 22:45:30
[9:0] SST Core: # Start time: 2018/03/25 at: 22:45:30
[13:0] SST Core: # Start time: 2018/03/25 at: 22:45:30
[7:0] SST Core: # Start time: 2018/03/25 at: 22:45:30
[24:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 22:45:30
[3:0] SST Core: # Start time: 2018/03/25 at: 22:45:30
[17:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 22:45:30
[23:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 22:45:30
[27:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 22:45:30
[29:0] SST Core: # Starting main event loop
[25:0] SST Core: # Start time: 2018/03/25 at: 22:45:30
[27:0] SST Core: # Start time: 2018/03/25 at: 22:45:30
[29:0] SST Core: # Start time: 2018/03/25 at: 22:45:30
[31:0] SST Core: # Start time: 2018/03/25 at: 22:45:30
[23:0] SST Core: # Start time: 2018/03/25 at: 22:45:30
[21:0] SST Core: # Start time: 2018/03/25 at: 22:45:30
[17:0] SST Core: # Start time: 2018/03/25 at: 22:45:30
[19:0] SST Core: # Start time: 2018/03/25 at: 22:45:30
[22:0] SST Core: # Start time: 2018/03/25 at: 22:45:30
[26:0] SST Core: # Start time: 2018/03/25 at: 22:45:30
[30:0] SST Core: # Start time: 2018/03/25 at: 22:45:30
[18:0] SST Core: # Start time: 2018/03/25 at: 22:45:30
[2:0] SST Core: # Start time: 2018/03/25 at: 22:45:30
[12:0] SST Core: # Start time: 2018/03/25 at: 22:45:30
[4:0] SST Core: # Start time: 2018/03/25 at: 22:45:30
[28:0] SST Core: # Start time: 2018/03/25 at: 22:45:30
[20:0] SST Core: # Start time: 2018/03/25 at: 22:45:30
[8:0] SST Core: # Start time: 2018/03/25 at: 22:45:30
[24:0] SST Core: # Start time: 2018/03/25 at: 22:45:30
[16:0] SST Core: # Start time: 2018/03/25 at: 22:45:30


------------------------------------------------------------
Simulation Timing Information:
Build time:                      11.993286 seconds
Simulation time:                 19.442271 seconds
Total time:                      31.035848 seconds
Simulated time:                  19.193 ms

Simulation Resource Information:
Max Resident Set Size:           442.432 MB
Approx. Global Max RSS Size:     3.52162 GB
Max Local Page Faults:           11 faults
Global Page Faults:              286 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1256 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            1539 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.193 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  8192 
2) Links:  40960 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 9.684249 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       49153
LinearPartition - Approx. Components per Rank:            1536
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.163175 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 922468 KB
[0:0] SST Core: # ------------------------------------------------------------
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[15:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 22:46:02
[14:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 22:46:02
[23:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 22:46:02
[28:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 22:46:02
[9:0] SST Core: # Start time: 2018/03/25 at: 22:46:02
[24:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 22:46:02
[5:0] SST Core: # Start time: 2018/03/25 at: 22:46:02
[27:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 22:46:02
[26:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 22:46:02
[29:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 22:46:02
[31:0] SST Core: # Starting main event loop
[27:0] SST Core: # Start time: 2018/03/25 at: 22:46:02
[29:0] SST Core: # Start time: 2018/03/25 at: 22:46:02
[31:0] SST Core: # Start time: 2018/03/25 at: 22:46:02
[17:0] SST Core: # Start time: 2018/03/25 at: 22:46:02
[19:0] SST Core: # Start time: 2018/03/25 at: 22:46:02
[14:0] SST Core: # Start time: 2018/03/25 at: 22:46:02
[21:0] SST Core: # Start time: 2018/03/25 at: 22:46:02
[10:0] SST Core: # Start time: 2018/03/25 at: 22:46:02
[25:0] SST Core: # Start time: 2018/03/25 at: 22:46:02
[23:0] SST Core: # Start time: 2018/03/25 at: 22:46:02
[30:0] SST Core: # Start time: 2018/03/25 at: 22:46:02
[18:0] SST Core: # Start time: 2018/03/25 at: 22:46:02
[26:0] SST Core: # Start time: 2018/03/25 at: 22:46:02
[22:0] SST Core: # Start time: 2018/03/25 at: 22:46:02
[2:0] SST Core: # Start time: 2018/03/25 at: 22:46:02
[4:0] SST Core: # Start time: 2018/03/25 at: 22:46:02
[12:0] SST Core: # Start time: 2018/03/25 at: 22:46:02
[20:0] SST Core: # Start time: 2018/03/25 at: 22:46:02
[28:0] SST Core: # Start time: 2018/03/25 at: 22:46:02
[8:0] SST Core: # Start time: 2018/03/25 at: 22:46:02
[24:0] SST Core: # Start time: 2018/03/25 at: 22:46:02
[16:0] SST Core: # Start time: 2018/03/25 at: 22:46:02


------------------------------------------------------------
Simulation Timing Information:
Build time:                      11.913690 seconds
Simulation time:                 19.172326 seconds
Total time:                      30.717806 seconds
Simulated time:                  19.617 ms

Simulation Resource Information:
Max Resident Set Size:           442.388 MB
Approx. Global Max RSS Size:     3.52226 GB
Max Local Page Faults:           11 faults
Global Page Faults:              259 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1272 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            1539 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.617 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  8192 
2) Links:  40960 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 9.617372 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       49153
LinearPartition - Approx. Components per Rank:            1536
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.162079 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 922608 KB
[0:0] SST Core: # ------------------------------------------------------------
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[2:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 22:46:35
[10:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 22:46:35
[13:0] SST Core: # Start time: 2018/03/25 at: 22:46:35
[20:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 22:46:35
[28:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 22:46:35
[11:0] SST Core: # Start time: 2018/03/25 at: 22:46:35
[26:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 22:46:35
[18:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 22:46:35
[21:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 22:46:35
[23:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 22:46:35
[25:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[17:0] SST Core: # Start time: 2018/03/25 at: 22:46:35
[27:0] SST Core: # Start time: 2018/03/25 at: 22:46:35
[29:0] SST Core: # Start time: 2018/03/25 at: 22:46:35
[10:0] SST Core: # Start time: 2018/03/25 at: 22:46:35
[31:0] SST Core: # Start time: 2018/03/25 at: 22:46:35
[14:0] SST Core: # Start time: 2018/03/25 at: 22:46:35
[19:0] SST Core: # Start time: 2018/03/25 at: 22:46:35
[25:0] SST Core: # Start time: 2018/03/25 at: 22:46:35
[21:0] SST Core: # Start time: 2018/03/25 at: 22:46:35
[23:0] SST Core: # Start time: 2018/03/25 at: 22:46:35
[26:0] SST Core: # Start time: 2018/03/25 at: 22:46:35
[22:0] SST Core: # Start time: 2018/03/25 at: 22:46:35
[18:0] SST Core: # Start time: 2018/03/25 at: 22:46:35
[30:0] SST Core: # Start time: 2018/03/25 at: 22:46:35
[2:0] SST Core: # Start time: 2018/03/25 at: 22:46:35
[12:0] SST Core: # Start time: 2018/03/25 at: 22:46:35
[4:0] SST Core: # Start time: 2018/03/25 at: 22:46:35
[20:0] SST Core: # Start time: 2018/03/25 at: 22:46:35
[28:0] SST Core: # Start time: 2018/03/25 at: 22:46:35
[8:0] SST Core: # Start time: 2018/03/25 at: 22:46:35
[24:0] SST Core: # Start time: 2018/03/25 at: 22:46:35
[16:0] SST Core: # Start time: 2018/03/25 at: 22:46:35


------------------------------------------------------------
Simulation Timing Information:
Build time:                      11.850390 seconds
Simulation time:                 19.742951 seconds
Total time:                      31.302570 seconds
Simulated time:                  19.321 ms

Simulation Resource Information:
Max Resident Set Size:           442.4 MB
Approx. Global Max RSS Size:     3.52137 GB
Max Local Page Faults:           10 faults
Global Page Faults:              271 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1408 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            1539 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.321 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  8192 
2) Links:  40960 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 9.659986 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       49153
LinearPartition - Approx. Components per Rank:            1536
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.163439 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 922636 KB
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[9:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 22:47:08
[4:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 22:47:08
[21:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 22:47:08
[15:0] SST Core: # Start time: 2018/03/25 at: 22:47:08
[13:0] SST Core: # Start time: 2018/03/25 at: 22:47:08
[9:0] SST Core: # Start time: 2018/03/25 at: 22:47:08
[22:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 22:47:08
[30:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 22:47:08
[19:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 22:47:08
[17:0] SST Core: # Start time: 2018/03/25 at: 22:47:08
[29:0] SST Core: # Start time: 2018/03/25 at: 22:47:08
[6:0] SST Core: # Start time: 2018/03/25 at: 22:47:08
[19:0] SST Core: # Start time: 2018/03/25 at: 22:47:08
[31:0] SST Core: # Start time: 2018/03/25 at: 22:47:08
[23:0] SST Core: # Start time: 2018/03/25 at: 22:47:08
[25:0] SST Core: # Start time: 2018/03/25 at: 22:47:08
[21:0] SST Core: # Start time: 2018/03/25 at: 22:47:08
[27:0] SST Core: # Start time: 2018/03/25 at: 22:47:08
[14:0] SST Core: # Start time: 2018/03/25 at: 22:47:08
[10:0] SST Core: # Start time: 2018/03/25 at: 22:47:08
[26:0] SST Core: # Start time: 2018/03/25 at: 22:47:08
[22:0] SST Core: # Start time: 2018/03/25 at: 22:47:08
[30:0] SST Core: # Start time: 2018/03/25 at: 22:47:08
[18:0] SST Core: # Start time: 2018/03/25 at: 22:47:08
[2:0] SST Core: # Start time: 2018/03/25 at: 22:47:08
[12:0] SST Core: # Start time: 2018/03/25 at: 22:47:08
[28:0] SST Core: # Start time: 2018/03/25 at: 22:47:08
[20:0] SST Core: # Start time: 2018/03/25 at: 22:47:08
[4:0] SST Core: # Start time: 2018/03/25 at: 22:47:08
[8:0] SST Core: # Start time: 2018/03/25 at: 22:47:08
[24:0] SST Core: # Start time: 2018/03/25 at: 22:47:08
[16:0] SST Core: # Start time: 2018/03/25 at: 22:47:08


------------------------------------------------------------
Simulation Timing Information:
Build time:                      11.925035 seconds
Simulation time:                 19.478886 seconds
Total time:                      31.110527 seconds
Simulated time:                  19.562 ms

Simulation Resource Information:
Max Resident Set Size:           442.432 MB
Approx. Global Max RSS Size:     3.5215 GB
Max Local Page Faults:           11 faults
Global Page Faults:              259 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1272 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            1539 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.562 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  8192 
2) Links:  40960 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 9.763180 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       49153
LinearPartition - Approx. Components per Rank:            1536
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.162391 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 922508 KB
[0:0] SST Core: # ------------------------------------------------------------
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[2:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 22:47:41
[12:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 22:47:41
[7:0] SST Core: # Start time: 2018/03/25 at: 22:47:41
[9:0] SST Core: # Start time: 2018/03/25 at: 22:47:41
[15:0] SST Core: # Start time: 2018/03/25 at: 22:47:41
[13:0] SST Core: # Start time: 2018/03/25 at: 22:47:41
[20:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 22:47:41
[28:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 22:47:41
[1:0] SST Core: # Start time: 2018/03/25 at: 22:47:41
[31:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 22:47:41
[21:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 22:47:41
[24:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 22:47:41
[29:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[31:0] SST Core: # Start time: 2018/03/25 at: 22:47:41
[19:0] SST Core: # Start time: 2018/03/25 at: 22:47:41
[29:0] SST Core: # Start time: 2018/03/25 at: 22:47:41
[17:0] SST Core: # Start time: 2018/03/25 at: 22:47:41
[23:0] SST Core: # Start time: 2018/03/25 at: 22:47:41
[25:0] SST Core: # Start time: 2018/03/25 at: 22:47:41
[27:0] SST Core: # Start time: 2018/03/25 at: 22:47:41
[21:0] SST Core: # Start time: 2018/03/25 at: 22:47:41
[18:0] SST Core: # Start time: 2018/03/25 at: 22:47:41
[26:0] SST Core: # Start time: 2018/03/25 at: 22:47:41
[30:0] SST Core: # Start time: 2018/03/25 at: 22:47:41
[22:0] SST Core: # Start time: 2018/03/25 at: 22:47:41
[2:0] SST Core: # Start time: 2018/03/25 at: 22:47:41
[12:0] SST Core: # Start time: 2018/03/25 at: 22:47:41
[4:0] SST Core: # Start time: 2018/03/25 at: 22:47:41
[20:0] SST Core: # Start time: 2018/03/25 at: 22:47:41
[28:0] SST Core: # Start time: 2018/03/25 at: 22:47:41
[8:0] SST Core: # Start time: 2018/03/25 at: 22:47:41
[24:0] SST Core: # Start time: 2018/03/25 at: 22:47:41
[16:0] SST Core: # Start time: 2018/03/25 at: 22:47:41


------------------------------------------------------------
Simulation Timing Information:
Build time:                      11.995139 seconds
Simulation time:                 19.375842 seconds
Total time:                      31.081403 seconds
Simulated time:                  19.45 ms

Simulation Resource Information:
Max Resident Set Size:           442.388 MB
Approx. Global Max RSS Size:     3.52206 GB
Max Local Page Faults:           10 faults
Global Page Faults:              274 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1400 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            1539 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.45 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  8192 
2) Links:  40960 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 9.684824 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       49153
LinearPartition - Approx. Components per Rank:            1536
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.161997 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 922432 KB
[0:0] SST Core: # ------------------------------------------------------------
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[12:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 22:48:14
[8:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 22:48:14
[7:0] SST Core: # Start time: 2018/03/25 at: 22:48:14
[31:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 22:48:14
[9:0] SST Core: # Start time: 2018/03/25 at: 22:48:14
[17:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 22:48:14
[30:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 22:48:14
[16:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 22:48:14
[29:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 22:48:14
[19:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 22:48:14
[20:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[29:0] SST Core: # Start time: 2018/03/25 at: 22:48:14
[17:0] SST Core: # Start time: 2018/03/25 at: 22:48:14
[10:0] SST Core: # Start time: 2018/03/25 at: 22:48:14
[27:0] SST Core: # Start time: 2018/03/25 at: 22:48:14
[31:0] SST Core: # Start time: 2018/03/25 at: 22:48:14
[14:0] SST Core: # Start time: 2018/03/25 at: 22:48:14
[19:0] SST Core: # Start time: 2018/03/25 at: 22:48:14
[21:0] SST Core: # Start time: 2018/03/25 at: 22:48:14
[25:0] SST Core: # Start time: 2018/03/25 at: 22:48:14
[23:0] SST Core: # Start time: 2018/03/25 at: 22:48:14
[26:0] SST Core: # Start time: 2018/03/25 at: 22:48:14
[22:0] SST Core: # Start time: 2018/03/25 at: 22:48:14
[30:0] SST Core: # Start time: 2018/03/25 at: 22:48:14
[18:0] SST Core: # Start time: 2018/03/25 at: 22:48:14
[2:0] SST Core: # Start time: 2018/03/25 at: 22:48:14
[12:0] SST Core: # Start time: 2018/03/25 at: 22:48:14
[20:0] SST Core: # Start time: 2018/03/25 at: 22:48:14
[28:0] SST Core: # Start time: 2018/03/25 at: 22:48:14
[4:0] SST Core: # Start time: 2018/03/25 at: 22:48:14
[8:0] SST Core: # Start time: 2018/03/25 at: 22:48:14
[24:0] SST Core: # Start time: 2018/03/25 at: 22:48:14
[16:0] SST Core: # Start time: 2018/03/25 at: 22:48:14


------------------------------------------------------------
Simulation Timing Information:
Build time:                      12.128804 seconds
Simulation time:                 19.415882 seconds
Total time:                      31.075314 seconds
Simulated time:                  19.691 ms

Simulation Resource Information:
Max Resident Set Size:           442.428 MB
Approx. Global Max RSS Size:     3.52222 GB
Max Local Page Faults:           11 faults
Global Page Faults:              295 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1256 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            1539 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.691 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  8192 
2) Links:  40960 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 9.701929 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       49153
LinearPartition - Approx. Components per Rank:            1536
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.164097 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 922612 KB
[0:0] SST Core: # ------------------------------------------------------------
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[2:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 22:48:47
[4:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 22:48:47
[30:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 22:48:47
[11:0] SST Core: # Start time: 2018/03/25 at: 22:48:47
[15:0] SST Core: # Start time: 2018/03/25 at: 22:48:47
[9:0] SST Core: # Start time: 2018/03/25 at: 22:48:47
[24:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 22:48:47
[27:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 22:48:47
[1:0] SST Core: # Start time: 2018/03/25 at: 22:48:47
[22:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 22:48:47
[20:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[19:0] SST Core: # Start time: 2018/03/25 at: 22:48:47
[25:0] SST Core: # Start time: 2018/03/25 at: 22:48:47
[6:0] SST Core: # Start time: 2018/03/25 at: 22:48:47
[10:0] SST Core: # Start time: 2018/03/25 at: 22:48:47
[31:0] SST Core: # Start time: 2018/03/25 at: 22:48:47
[29:0] SST Core: # Start time: 2018/03/25 at: 22:48:47
[23:0] SST Core: # Start time: 2018/03/25 at: 22:48:47
[27:0] SST Core: # Start time: 2018/03/25 at: 22:48:47
[17:0] SST Core: # Start time: 2018/03/25 at: 22:48:47
[21:0] SST Core: # Start time: 2018/03/25 at: 22:48:47
[30:0] SST Core: # Start time: 2018/03/25 at: 22:48:47
[18:0] SST Core: # Start time: 2018/03/25 at: 22:48:47
[22:0] SST Core: # Start time: 2018/03/25 at: 22:48:47
[26:0] SST Core: # Start time: 2018/03/25 at: 22:48:47
[2:0] SST Core: # Start time: 2018/03/25 at: 22:48:47
[12:0] SST Core: # Start time: 2018/03/25 at: 22:48:47
[4:0] SST Core: # Start time: 2018/03/25 at: 22:48:47
[20:0] SST Core: # Start time: 2018/03/25 at: 22:48:47
[28:0] SST Core: # Start time: 2018/03/25 at: 22:48:47
[8:0] SST Core: # Start time: 2018/03/25 at: 22:48:47
[24:0] SST Core: # Start time: 2018/03/25 at: 22:48:47
[16:0] SST Core: # Start time: 2018/03/25 at: 22:48:47


------------------------------------------------------------
Simulation Timing Information:
Build time:                      11.936848 seconds
Simulation time:                 19.321511 seconds
Total time:                      30.893633 seconds
Simulated time:                  20.175 ms

Simulation Resource Information:
Max Resident Set Size:           442.424 MB
Approx. Global Max RSS Size:     3.52167 GB
Max Local Page Faults:           11 faults
Global Page Faults:              272 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1256 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            1539 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 20.175 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  8192 
2) Links:  40960 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 9.612385 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       49153
LinearPartition - Approx. Components per Rank:            1536
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.162432 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 922624 KB
[0:0] SST Core: # ------------------------------------------------------------
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[3:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 22:49:20
[10:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 22:49:20
[7:0] SST Core: # Start time: 2018/03/25 at: 22:49:20
[30:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 22:49:20
[13:0] SST Core: # Start time: 2018/03/25 at: 22:49:20
[11:0] SST Core: # Start time: 2018/03/25 at: 22:49:20
[28:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 22:49:20
[19:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 22:49:20
[21:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 22:49:20
[23:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[23:0] SST Core: # Start time: 2018/03/25 at: 22:49:20
[31:0] SST Core: # Start time: 2018/03/25 at: 22:49:20
[27:0] SST Core: # Start time: 2018/03/25 at: 22:49:20
[19:0] SST Core: # Start time: 2018/03/25 at: 22:49:20
[29:0] SST Core: # Start time: 2018/03/25 at: 22:49:20
[25:0] SST Core: # Start time: 2018/03/25 at: 22:49:20
[14:0] SST Core: # Start time: 2018/03/25 at: 22:49:20
[6:0] SST Core: # Start time: 2018/03/25 at: 22:49:20
[17:0] SST Core: # Start time: 2018/03/25 at: 22:49:20
[10:0] SST Core: # Start time: 2018/03/25 at: 22:49:20
[21:0] SST Core: # Start time: 2018/03/25 at: 22:49:20
[22:0] SST Core: # Start time: 2018/03/25 at: 22:49:20
[30:0] SST Core: # Start time: 2018/03/25 at: 22:49:20
[26:0] SST Core: # Start time: 2018/03/25 at: 22:49:20
[18:0] SST Core: # Start time: 2018/03/25 at: 22:49:20
[2:0] SST Core: # Start time: 2018/03/25 at: 22:49:20
[12:0] SST Core: # Start time: 2018/03/25 at: 22:49:20
[20:0] SST Core: # Start time: 2018/03/25 at: 22:49:20
[28:0] SST Core: # Start time: 2018/03/25 at: 22:49:20
[4:0] SST Core: # Start time: 2018/03/25 at: 22:49:20
[8:0] SST Core: # Start time: 2018/03/25 at: 22:49:20
[24:0] SST Core: # Start time: 2018/03/25 at: 22:49:20
[16:0] SST Core: # Start time: 2018/03/25 at: 22:49:20


------------------------------------------------------------
Simulation Timing Information:
Build time:                      12.095167 seconds
Simulation time:                 19.299801 seconds
Total time:                      30.914307 seconds
Simulated time:                  19.643 ms

Simulation Resource Information:
Max Resident Set Size:           442.436 MB
Approx. Global Max RSS Size:     3.52204 GB
Max Local Page Faults:           10 faults
Global Page Faults:              274 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1280 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            1539 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.643 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  8192 
2) Links:  40960 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 9.602024 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       49153
LinearPartition - Approx. Components per Rank:            1536
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.16204 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 922464 KB
[0:0] SST Core: # ------------------------------------------------------------
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[15:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 22:49:52
[14:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 22:49:52
[26:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 22:49:52
[28:0] SST Core: # Starting main event loop
[11:0] SST Core: # Start time: 2018/03/25 at: 22:49:52
[9:0] SST Core: # Start time: 2018/03/25 at: 22:49:52
[13:0] SST Core: # Start time: 2018/03/25 at: 22:49:52
[29:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 22:49:52
[31:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 22:49:52
[1:0] SST Core: # Start time: 2018/03/25 at: 22:49:52
[19:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[27:0] SST Core: # Starting main event loop
[6:0] SST Core: # Start time: 2018/03/25 at: 22:49:52
[27:0] SST Core: # Start time: 2018/03/25 at: 22:49:52
[17:0] SST Core: # Start time: 2018/03/25 at: 22:49:52
[10:0] SST Core: # Start time: 2018/03/25 at: 22:49:52
[29:0] SST Core: # Start time: 2018/03/25 at: 22:49:52
[14:0] SST Core: # Start time: 2018/03/25 at: 22:49:52
[31:0] SST Core: # Start time: 2018/03/25 at: 22:49:52
[25:0] SST Core: # Start time: 2018/03/25 at: 22:49:52
[21:0] SST Core: # Start time: 2018/03/25 at: 22:49:52
[19:0] SST Core: # Start time: 2018/03/25 at: 22:49:52
[23:0] SST Core: # Start time: 2018/03/25 at: 22:49:52
[30:0] SST Core: # Start time: 2018/03/25 at: 22:49:52
[18:0] SST Core: # Start time: 2018/03/25 at: 22:49:52
[22:0] SST Core: # Start time: 2018/03/25 at: 22:49:52
[26:0] SST Core: # Start time: 2018/03/25 at: 22:49:52
[2:0] SST Core: # Start time: 2018/03/25 at: 22:49:52
[12:0] SST Core: # Start time: 2018/03/25 at: 22:49:52
[4:0] SST Core: # Start time: 2018/03/25 at: 22:49:52
[28:0] SST Core: # Start time: 2018/03/25 at: 22:49:52
[20:0] SST Core: # Start time: 2018/03/25 at: 22:49:52
[8:0] SST Core: # Start time: 2018/03/25 at: 22:49:52
[24:0] SST Core: # Start time: 2018/03/25 at: 22:49:52
[16:0] SST Core: # Start time: 2018/03/25 at: 22:49:52


------------------------------------------------------------
Simulation Timing Information:
Build time:                      12.050094 seconds
Simulation time:                 19.671001 seconds
Total time:                      31.318697 seconds
Simulated time:                  19.213 ms

Simulation Resource Information:
Max Resident Set Size:           442.4 MB
Approx. Global Max RSS Size:     3.52174 GB
Max Local Page Faults:           11 faults
Global Page Faults:              280 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1272 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            1539 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.213 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  8192 
2) Links:  40960 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 9.521863 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       49153
LinearPartition - Approx. Components per Rank:            1536
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.163834 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 922516 KB
[0:0] SST Core: # ------------------------------------------------------------
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[11:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 22:50:25
[12:0] SST Core: # Starting main event loop
[7:0] SST Core: # Start time: 2018/03/25 at: 22:50:25
[20:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 22:50:25
[31:0] SST Core: # Starting main event loop
[9:0] SST Core: # Start time: 2018/03/25 at: 22:50:25
[13:0] SST Core: # Start time: 2018/03/25 at: 22:50:25
[11:0] SST Core: # Start time: 2018/03/25 at: 22:50:25
[30:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 22:50:25
[27:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[17:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 22:50:25
[21:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 22:50:25
[24:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[27:0] SST Core: # Start time: 2018/03/25 at: 22:50:25
[6:0] SST Core: # Start time: 2018/03/25 at: 22:50:25
[25:0] SST Core: # Start time: 2018/03/25 at: 22:50:25
[31:0] SST Core: # Start time: 2018/03/25 at: 22:50:25
[29:0] SST Core: # Start time: 2018/03/25 at: 22:50:25
[21:0] SST Core: # Start time: 2018/03/25 at: 22:50:25
[17:0] SST Core: # Start time: 2018/03/25 at: 22:50:25
[14:0] SST Core: # Start time: 2018/03/25 at: 22:50:25
[23:0] SST Core: # Start time: 2018/03/25 at: 22:50:25
[10:0] SST Core: # Start time: 2018/03/25 at: 22:50:25
[19:0] SST Core: # Start time: 2018/03/25 at: 22:50:25
[30:0] SST Core: # Start time: 2018/03/25 at: 22:50:25
[26:0] SST Core: # Start time: 2018/03/25 at: 22:50:25
[22:0] SST Core: # Start time: 2018/03/25 at: 22:50:25
[18:0] SST Core: # Start time: 2018/03/25 at: 22:50:25
[2:0] SST Core: # Start time: 2018/03/25 at: 22:50:25
[12:0] SST Core: # Start time: 2018/03/25 at: 22:50:25
[4:0] SST Core: # Start time: 2018/03/25 at: 22:50:25
[28:0] SST Core: # Start time: 2018/03/25 at: 22:50:25
[20:0] SST Core: # Start time: 2018/03/25 at: 22:50:25
[8:0] SST Core: # Start time: 2018/03/25 at: 22:50:25
[24:0] SST Core: # Start time: 2018/03/25 at: 22:50:25
[16:0] SST Core: # Start time: 2018/03/25 at: 22:50:25


------------------------------------------------------------
Simulation Timing Information:
Build time:                      11.970470 seconds
Simulation time:                 19.526131 seconds
Total time:                      31.026832 seconds
Simulated time:                  19.774 ms

Simulation Resource Information:
Max Resident Set Size:           442.4 MB
Approx. Global Max RSS Size:     3.52179 GB
Max Local Page Faults:           11 faults
Global Page Faults:              286 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1360 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            1539 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.774 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  8192 
2) Links:  40960 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 9.542407 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       49153
LinearPartition - Approx. Components per Rank:            1536
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.161969 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 922516 KB
[0:0] SST Core: # ------------------------------------------------------------
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[10:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 22:50:58
[13:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[3:0] SST Core: # Starting main event loop
[12:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[13:0] SST Core: # Start time: 2018/03/25 at: 22:50:58
[7:0] SST Core: # Start time: 2018/03/25 at: 22:50:58
[15:0] SST Core: # Start time: 2018/03/25 at: 22:50:58
[11:0] SST Core: # Start time: 2018/03/25 at: 22:50:58
[9:0] SST Core: # Start time: 2018/03/25 at: 22:50:58
[5:0] SST Core: # Start time: 2018/03/25 at: 22:50:58
[27:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[19:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 22:50:58
[1:0] SST Core: # Start time: 2018/03/25 at: 22:50:58
[17:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[23:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 22:50:58
[26:0] SST Core: # Starting main event loop
[16:0] SST Core: # Starting main event loop
[17:0] SST Core: # Start time: 2018/03/25 at: 22:50:58
[23:0] SST Core: # Start time: 2018/03/25 at: 22:50:58
[29:0] SST Core: # Start time: 2018/03/25 at: 22:50:58
[10:0] SST Core: # Start time: 2018/03/25 at: 22:50:58
[27:0] SST Core: # Start time: 2018/03/25 at: 22:50:58
[6:0] SST Core: # Start time: 2018/03/25 at: 22:50:58
[25:0] SST Core: # Start time: 2018/03/25 at: 22:50:58
[21:0] SST Core: # Start time: 2018/03/25 at: 22:50:58
[19:0] SST Core: # Start time: 2018/03/25 at: 22:50:58
[31:0] SST Core: # Start time: 2018/03/25 at: 22:50:58
[26:0] SST Core: # Start time: 2018/03/25 at: 22:50:58
[30:0] SST Core: # Start time: 2018/03/25 at: 22:50:58
[18:0] SST Core: # Start time: 2018/03/25 at: 22:50:58
[22:0] SST Core: # Start time: 2018/03/25 at: 22:50:58
[2:0] SST Core: # Start time: 2018/03/25 at: 22:50:58
[12:0] SST Core: # Start time: 2018/03/25 at: 22:50:58
[4:0] SST Core: # Start time: 2018/03/25 at: 22:50:58
[20:0] SST Core: # Start time: 2018/03/25 at: 22:50:58
[28:0] SST Core: # Start time: 2018/03/25 at: 22:50:58
[8:0] SST Core: # Start time: 2018/03/25 at: 22:50:58
[24:0] SST Core: # Start time: 2018/03/25 at: 22:50:58
[16:0] SST Core: # Start time: 2018/03/25 at: 22:50:58


------------------------------------------------------------
Simulation Timing Information:
Build time:                      11.784007 seconds
Simulation time:                 19.193073 seconds
Total time:                      30.610914 seconds
Simulated time:                  19.356 ms

Simulation Resource Information:
Max Resident Set Size:           442.396 MB
Approx. Global Max RSS Size:     3.52163 GB
Max Local Page Faults:           10 faults
Global Page Faults:              298 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1272 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            1539 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.356 ms
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[18:0] SST Core: #main() My rank is (18.0), on 32/1 nodes/threads
[29:0] SST Core: #main() My rank is (29.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[19:0] SST Core: #main() My rank is (19.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[21:0] SST Core: #main() My rank is (21.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[31:0] SST Core: #main() My rank is (31.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[17:0] SST Core: #main() My rank is (17.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[27:0] SST Core: #main() My rank is (27.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[23:0] SST Core: #main() My rank is (23.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[26:0] SST Core: #main() My rank is (26.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[22:0] SST Core: #main() My rank is (22.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[24:0] SST Core: #main() My rank is (24.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[25:0] SST Core: #main() My rank is (25.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[28:0] SST Core: #main() My rank is (28.0), on 32/1 nodes/threads
[2:0] SST Core: #main() My rank is (2.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[30:0] SST Core: #main() My rank is (30.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[20:0] SST Core: #main() My rank is (20.0), on 32/1 nodes/threads
[16:0] SST Core: #main() My rank is (16.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[10:0] SST Core: #main() My rank is (10.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[1:0] SST Core: #main() My rank is (1.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[3:0] SST Core: #main() My rank is (3.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[6:0] SST Core: #main() My rank is (6.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[5:0] SST Core: #main() My rank is (5.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[13:0] SST Core: #main() My rank is (13.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[14:0] SST Core: #main() My rank is (14.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[15:0] SST Core: #main() My rank is (15.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[9:0] SST Core: #main() My rank is (9.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[11:0] SST Core: #main() My rank is (11.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[7:0] SST Core: #main() My rank is (7.0), on 32/1 nodes/threads
[4:0] SST Core: #main() My rank is (4.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[8:0] SST Core: #main() My rank is (8.0), on 32/1 nodes/threads
[12:0] SST Core: #main() My rank is (12.0), on 32/1 nodes/threads
SST-Core: Configuration Library Path will read from: /ufrc/lam/saravana8394/sstcore-6.0.0/mycore/lib/sst:/ufrc/lam/saravana8394/sst-elements-library-6.0.0/sst_element_core_new/lib/sst-elements-library
[0:0] SST Core: #main() My rank is (0.0), on 32/1 nodes/threads
SSTPythonModel Creating config graph for SST using Python model...
The number of components are:- 
1) Cores:  8192 
2) Links:  40960 
3) Containers:  0 
4) assists:  0
SSTPythonModel Configuration will now parse parameters.
SSTPythonModel Construction of config graph with Python is complete.
[0:0] SST Core: # ------------------------------------------------------------
[0:0] SST Core: # Graph construction took 9.642292 seconds.
LinearPartition Performing a linear partition scheme for simulation model.
LinearPartition Expected linear scheme:
LinearPartition - Component Count:                       49153
LinearPartition - Approx. Components per Rank:            1536
LinearPartition - Remainder (non-balanced dist.):            1
LinearPartition Linear partition scheme completed.
[0:0] SST Core: # Graph partitioning took 0.162077 seconds.
[0:0] SST Core: # Graph construction and partition raised RSS by 922560 KB
[0:0] SST Core: # ------------------------------------------------------------
[11:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[11:0] SST Core: Signal handler registration is completed
[6:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[6:0] SST Core: Signal handler registration is completed
[3:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[3:0] SST Core: Signal handler registration is completed
[7:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[7:0] SST Core: Signal handler registration is completed
[8:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[8:0] SST Core: Signal handler registration is completed
[15:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[15:0] SST Core: Signal handler registration is completed
[2:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[2:0] SST Core: Signal handler registration is completed
[9:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[9:0] SST Core: Signal handler registration is completed
[4:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[4:0] SST Core: Signal handler registration is completed
[5:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[5:0] SST Core: Signal handler registration is completed
[13:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[13:0] SST Core: Signal handler registration is completed
[14:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[14:0] SST Core: Signal handler registration is completed
[0:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[0:0] SST Core: Signal handler registration is completed
[12:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[12:0] SST Core: Signal handler registration is completed
[10:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[10:0] SST Core: Signal handler registration is completed
[1:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[1:0] SST Core: Signal handler registration is completed
[25:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[25:0] SST Core: Signal handler registration is completed
[28:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[28:0] SST Core: Signal handler registration is completed
[21:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[21:0] SST Core: Signal handler registration is completed
[16:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[16:0] SST Core: Signal handler registration is completed
[30:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[30:0] SST Core: Signal handler registration is completed
[31:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[31:0] SST Core: Signal handler registration is completed
[18:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[18:0] SST Core: Signal handler registration is completed
[29:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[29:0] SST Core: Signal handler registration is completed
[20:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[20:0] SST Core: Signal handler registration is completed
[19:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[19:0] SST Core: Signal handler registration is completed
[26:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[26:0] SST Core: Signal handler registration is completed
[27:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[27:0] SST Core: Signal handler registration is completed
[22:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[22:0] SST Core: Signal handler registration is completed
[24:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[24:0] SST Core: Signal handler registration is completed
[23:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[23:0] SST Core: Signal handler registration is completed
[17:0] SST Core: Signal handers will be registed for USR1, USR2, INT and TERM...
[17:0] SST Core: Signal handler registration is completed
[3:0] SST Core: # Starting main event loop
[7:0] SST Core: # Starting main event loop
[8:0] SST Core: # Starting main event loop
[15:0] SST Core: # Starting main event loop
[2:0] SST Core: # Starting main event loop
[9:0] SST Core: # Starting main event loop
[4:0] SST Core: # Starting main event loop
[5:0] SST Core: # Starting main event loop
[13:0] SST Core: # Starting main event loop
[1:0] SST Core: # Starting main event loop
[0:0] SST Core: # Starting main event loop
[0:0] SST Core: # Start time: 2018/03/25 at: 22:51:31
[12:0] SST Core: # Starting main event loop
[10:0] SST Core: # Starting main event loop
[14:0] SST Core: # Starting main event loop
[11:0] SST Core: # Starting main event loop
[6:0] SST Core: # Starting main event loop
[15:0] SST Core: # Start time: 2018/03/25 at: 22:51:31
[11:0] SST Core: # Start time: 2018/03/25 at: 22:51:31
[7:0] SST Core: # Start time: 2018/03/25 at: 22:51:31
[13:0] SST Core: # Start time: 2018/03/25 at: 22:51:31
[9:0] SST Core: # Start time: 2018/03/25 at: 22:51:31
[17:0] SST Core: # Starting main event loop
[5:0] SST Core: # Start time: 2018/03/25 at: 22:51:31
[16:0] SST Core: # Starting main event loop
[30:0] SST Core: # Starting main event loop
[31:0] SST Core: # Starting main event loop
[18:0] SST Core: # Starting main event loop
[29:0] SST Core: # Starting main event loop
[20:0] SST Core: # Starting main event loop
[3:0] SST Core: # Start time: 2018/03/25 at: 22:51:31
[19:0] SST Core: # Starting main event loop
[26:0] SST Core: # Starting main event loop
[1:0] SST Core: # Start time: 2018/03/25 at: 22:51:31
[27:0] SST Core: # Starting main event loop
[22:0] SST Core: # Starting main event loop
[24:0] SST Core: # Starting main event loop
[14:0] SST Core: # Start time: 2018/03/25 at: 22:51:31
[23:0] SST Core: # Starting main event loop
[21:0] SST Core: # Starting main event loop
[25:0] SST Core: # Starting main event loop
[28:0] SST Core: # Starting main event loop
[10:0] SST Core: # Start time: 2018/03/25 at: 22:51:31
[29:0] SST Core: # Start time: 2018/03/25 at: 22:51:31
[6:0] SST Core: # Start time: 2018/03/25 at: 22:51:31
[25:0] SST Core: # Start time: 2018/03/25 at: 22:51:31
[17:0] SST Core: # Start time: 2018/03/25 at: 22:51:31
[31:0] SST Core: # Start time: 2018/03/25 at: 22:51:31
[19:0] SST Core: # Start time: 2018/03/25 at: 22:51:31
[27:0] SST Core: # Start time: 2018/03/25 at: 22:51:31
[23:0] SST Core: # Start time: 2018/03/25 at: 22:51:31
[21:0] SST Core: # Start time: 2018/03/25 at: 22:51:31
[30:0] SST Core: # Start time: 2018/03/25 at: 22:51:31
[18:0] SST Core: # Start time: 2018/03/25 at: 22:51:31
[26:0] SST Core: # Start time: 2018/03/25 at: 22:51:31
[22:0] SST Core: # Start time: 2018/03/25 at: 22:51:31
[2:0] SST Core: # Start time: 2018/03/25 at: 22:51:31
[12:0] SST Core: # Start time: 2018/03/25 at: 22:51:31
[4:0] SST Core: # Start time: 2018/03/25 at: 22:51:31
[28:0] SST Core: # Start time: 2018/03/25 at: 22:51:31
[20:0] SST Core: # Start time: 2018/03/25 at: 22:51:31
[8:0] SST Core: # Start time: 2018/03/25 at: 22:51:31
[24:0] SST Core: # Start time: 2018/03/25 at: 22:51:31
[16:0] SST Core: # Start time: 2018/03/25 at: 22:51:31


------------------------------------------------------------
Simulation Timing Information:
Build time:                      11.872375 seconds
Simulation time:                 19.214886 seconds
Total time:                      30.722219 seconds
Simulated time:                  19.47 ms

Simulation Resource Information:
Max Resident Set Size:           442.432 MB
Approx. Global Max RSS Size:     3.52147 GB
Max Local Page Faults:           11 faults
Global Page Faults:              279 faults
Max Output Blocks:               0 blocks
Max Input Blocks:                1376 blocks
Max mempool usage:               11.137 MB
Global mempool usage:            300.153 MB
Global active activities:        64 activities
Current global TimeVortex depth: 64 entries
Max TimeVortex depth:            1539 entries
Max Sync data size:              0 B
Global Sync data size:           0 B
------------------------------------------------------------


Simulation is complete, simulated time: 19.47 ms
