$date
	Sat Oct 22 22:03:06 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#518313
b100 !
1"
#518314
b100 &
b100 %
1$
#518315
0"
#518318
b10 &
b10 %
#518322
b1 &
b1 %
1#
#518326
b0 &
0#
b0 %
0$
#1511195
b11000 !
1"
#1511198
b11000 &
b11000 %
1$
#1511199
0"
#1511202
b1100 &
b1100 %
#1511206
b110 &
b110 %
#1511210
b11 &
b11 %
#1511214
b1010 &
b1010 %
#1511218
b101 &
b101 %
#1511222
b10000 &
b10000 %
#1511226
b1000 &
b1000 %
#1511230
b100 &
b100 %
#1511234
b10 &
b10 %
#1511238
b1 &
1#
b1 %
#1511242
b0 &
b0 %
0#
0$
#2503369
b100 !
1"
#2503370
b100 &
b100 %
1$
#2503371
0"
#2503374
b10 &
b10 %
#2503378
b1 &
b1 %
1#
#2503382
b0 &
0#
b0 %
0$
#4500012
