{
  "creator": "Yosys 0.9 (git sha1 1979e0b1, i686-w64-mingw32.static-g++ 5.5.0 -Os)",
  "modules": {
    "ICESTORM_LC": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:671"
      },
      "ports": {
        "I0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "CIN": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "CEN": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "SR": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "LO": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "COUT": {
          "direction": "output",
          "bits": [ 12 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CEN": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:672"
          }
        },
        "CIN": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:672"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:672"
          }
        },
        "COUT": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:673"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:672"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:672"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:672"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:672"
          }
        },
        "LO": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:673"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:673"
          }
        },
        "SR": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:672"
          }
        }
      }
    },
    "SB_CARRY": {
      "attributes": {
        "blackbox": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:138"
      },
      "ports": {
        "CO": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CI": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CI": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:138"
          }
        },
        "CO": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:138"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:138"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:138"
          }
        }
      }
    },
    "SB_DFF": {
      "attributes": {
        "blackbox": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:144"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:144"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:144"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:144"
          }
        }
      }
    },
    "SB_DFFE": {
      "attributes": {
        "blackbox": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:149"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:149"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:149"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:149"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:149"
          }
        }
      }
    },
    "SB_DFFER": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:197"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:197"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:197"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:197"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:197"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:197"
          }
        }
      }
    },
    "SB_DFFES": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:215"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:215"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:215"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:215"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:215"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:215"
          }
        }
      }
    },
    "SB_DFFESR": {
      "attributes": {
        "blackbox": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:187"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:187"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:187"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:187"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:187"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:187"
          }
        }
      }
    },
    "SB_DFFESS": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:205"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:205"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:205"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:205"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:205"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:205"
          }
        }
      }
    },
    "SB_DFFN": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:225"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:225"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:225"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:225"
          }
        }
      }
    },
    "SB_DFFNE": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:230"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:230"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:230"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:230"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:230"
          }
        }
      }
    },
    "SB_DFFNER": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:278"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:278"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:278"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:278"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:278"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:278"
          }
        }
      }
    },
    "SB_DFFNES": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:296"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:296"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:296"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:296"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:296"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:296"
          }
        }
      }
    },
    "SB_DFFNESR": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:268"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:268"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:268"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:268"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:268"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:268"
          }
        }
      }
    },
    "SB_DFFNESS": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:286"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:286"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:286"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:286"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:286"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:286"
          }
        }
      }
    },
    "SB_DFFNR": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:244"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:244"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:244"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:244"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:244"
          }
        }
      }
    },
    "SB_DFFNS": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:260"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:260"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:260"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:260"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:260"
          }
        }
      }
    },
    "SB_DFFNSR": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:236"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:236"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:236"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:236"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:236"
          }
        }
      }
    },
    "SB_DFFNSS": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:252"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:252"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:252"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:252"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:252"
          }
        }
      }
    },
    "SB_DFFR": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:163"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:163"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:163"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:163"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:163"
          }
        }
      }
    },
    "SB_DFFS": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:179"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:179"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:179"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:179"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:179"
          }
        }
      }
    },
    "SB_DFFSR": {
      "attributes": {
        "blackbox": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:155"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:155"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:155"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:155"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:155"
          }
        }
      }
    },
    "SB_DFFSS": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:171"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:171"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:171"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:171"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:171"
          }
        }
      }
    },
    "SB_FILTER_50NS": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1124"
      },
      "ports": {
        "FILTERIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "FILTEROUT": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "FILTERIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1125"
          }
        },
        "FILTEROUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1126"
          }
        }
      }
    },
    "SB_GB": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:121"
      },
      "ports": {
        "USER_SIGNAL_TO_GLOBAL_BUFFER": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "GLOBAL_BUFFER_OUTPUT": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "GLOBAL_BUFFER_OUTPUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:123"
          }
        },
        "USER_SIGNAL_TO_GLOBAL_BUFFER": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:122"
          }
        }
      }
    },
    "SB_GB_IO": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:82"
      },
      "ports": {
        "PACKAGE_PIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "GLOBAL_BUFFER_OUTPUT": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "LATCH_INPUT_VALUE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CLOCK_ENABLE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "INPUT_CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUT_CLK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "OUTPUT_ENABLE": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_OUT_0": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D_OUT_1": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "D_IN_0": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "D_IN_1": {
          "direction": "output",
          "bits": [ 12 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCK_ENABLE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:86"
          }
        },
        "D_IN_0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:92"
          }
        },
        "D_IN_1": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:93"
          }
        },
        "D_OUT_0": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:90"
          }
        },
        "D_OUT_1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:91"
          }
        },
        "GLOBAL_BUFFER_OUTPUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:84"
          }
        },
        "INPUT_CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:87"
          }
        },
        "LATCH_INPUT_VALUE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:85"
          }
        },
        "OUTPUT_CLK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:88"
          }
        },
        "OUTPUT_ENABLE": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:89"
          }
        },
        "PACKAGE_PIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:83"
          }
        }
      }
    },
    "SB_HFOSC": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:932"
      },
      "ports": {
        "TRIM0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "TRIM1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "TRIM2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "TRIM3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "TRIM4": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "TRIM5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "TRIM6": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "TRIM7": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "TRIM8": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "TRIM9": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "CLKHFPU": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "CLKHFEN": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "CLKHF": {
          "direction": "output",
          "bits": [ 14 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKHF": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:945"
          }
        },
        "CLKHFEN": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:944"
          }
        },
        "CLKHFPU": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:943"
          }
        },
        "TRIM0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:933"
          }
        },
        "TRIM1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:934"
          }
        },
        "TRIM2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:935"
          }
        },
        "TRIM3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:936"
          }
        },
        "TRIM4": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:937"
          }
        },
        "TRIM5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:938"
          }
        },
        "TRIM6": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:939"
          }
        },
        "TRIM7": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:940"
          }
        },
        "TRIM8": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:941"
          }
        },
        "TRIM9": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:942"
          }
        }
      }
    },
    "SB_I2C": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1001"
      },
      "ports": {
        "SBCLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SBRWI": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SBSTBI": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SBADRI7": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SBADRI6": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "SBADRI5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "SBADRI4": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "SBADRI3": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "SBADRI2": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "SBADRI1": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "SBADRI0": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "SBDATI7": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "SBDATI6": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "SBDATI5": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "SBDATI4": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "SBDATI3": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SBDATI2": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "SBDATI1": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SBDATI0": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "SCLI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SDAI": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "SBDATO7": {
          "direction": "output",
          "bits": [ 23 ]
        },
        "SBDATO6": {
          "direction": "output",
          "bits": [ 24 ]
        },
        "SBDATO5": {
          "direction": "output",
          "bits": [ 25 ]
        },
        "SBDATO4": {
          "direction": "output",
          "bits": [ 26 ]
        },
        "SBDATO3": {
          "direction": "output",
          "bits": [ 27 ]
        },
        "SBDATO2": {
          "direction": "output",
          "bits": [ 28 ]
        },
        "SBDATO1": {
          "direction": "output",
          "bits": [ 29 ]
        },
        "SBDATO0": {
          "direction": "output",
          "bits": [ 30 ]
        },
        "SBACKO": {
          "direction": "output",
          "bits": [ 31 ]
        },
        "I2CIRQ": {
          "direction": "output",
          "bits": [ 32 ]
        },
        "I2CWKUP": {
          "direction": "output",
          "bits": [ 33 ]
        },
        "SCLO": {
          "direction": "output",
          "bits": [ 34 ]
        },
        "SCLOE": {
          "direction": "output",
          "bits": [ 35 ]
        },
        "SDAO": {
          "direction": "output",
          "bits": [ 36 ]
        },
        "SDAOE": {
          "direction": "output",
          "bits": [ 37 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I2CIRQ": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1032"
          }
        },
        "I2CWKUP": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1033"
          }
        },
        "SBACKO": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1031"
          }
        },
        "SBADRI0": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1012"
          }
        },
        "SBADRI1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1011"
          }
        },
        "SBADRI2": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1010"
          }
        },
        "SBADRI3": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1009"
          }
        },
        "SBADRI4": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1008"
          }
        },
        "SBADRI5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1007"
          }
        },
        "SBADRI6": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1006"
          }
        },
        "SBADRI7": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1005"
          }
        },
        "SBCLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1002"
          }
        },
        "SBDATI0": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1020"
          }
        },
        "SBDATI1": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1019"
          }
        },
        "SBDATI2": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1018"
          }
        },
        "SBDATI3": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1017"
          }
        },
        "SBDATI4": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1016"
          }
        },
        "SBDATI5": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1015"
          }
        },
        "SBDATI6": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1014"
          }
        },
        "SBDATI7": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1013"
          }
        },
        "SBDATO0": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1030"
          }
        },
        "SBDATO1": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1029"
          }
        },
        "SBDATO2": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1028"
          }
        },
        "SBDATO3": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1027"
          }
        },
        "SBDATO4": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1026"
          }
        },
        "SBDATO5": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1025"
          }
        },
        "SBDATO6": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1024"
          }
        },
        "SBDATO7": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1023"
          }
        },
        "SBRWI": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1003"
          }
        },
        "SBSTBI": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1004"
          }
        },
        "SCLI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1021"
          }
        },
        "SCLO": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1034"
          }
        },
        "SCLOE": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1035"
          }
        },
        "SDAI": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1022"
          }
        },
        "SDAO": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1036"
          }
        },
        "SDAOE": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1037"
          }
        }
      }
    },
    "SB_IO": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:7"
      },
      "ports": {
        "PACKAGE_PIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "LATCH_INPUT_VALUE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLOCK_ENABLE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "INPUT_CLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OUTPUT_CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUT_ENABLE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "D_OUT_0": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_OUT_1": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D_IN_0": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "D_IN_1": {
          "direction": "output",
          "bits": [ 11 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCK_ENABLE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:10"
          }
        },
        "D_IN_0": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:16"
          }
        },
        "D_IN_1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:17"
          }
        },
        "D_OUT_0": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:14"
          }
        },
        "D_OUT_1": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:15"
          }
        },
        "INPUT_CLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:11"
          }
        },
        "LATCH_INPUT_VALUE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:9"
          }
        },
        "OUTPUT_CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:12"
          }
        },
        "OUTPUT_ENABLE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:13"
          }
        },
        "PACKAGE_PIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:8"
          }
        }
      }
    },
    "SB_IO_I3C": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1130"
      },
      "ports": {
        "PACKAGE_PIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "LATCH_INPUT_VALUE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLOCK_ENABLE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "INPUT_CLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OUTPUT_CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUT_ENABLE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "D_OUT_0": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_OUT_1": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D_IN_0": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "D_IN_1": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "PU_ENB": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "WEAK_PU_ENB": {
          "direction": "input",
          "bits": [ 13 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCK_ENABLE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1133"
          }
        },
        "D_IN_0": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1139"
          }
        },
        "D_IN_1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1140"
          }
        },
        "D_OUT_0": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1137"
          }
        },
        "D_OUT_1": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1138"
          }
        },
        "INPUT_CLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1134"
          }
        },
        "LATCH_INPUT_VALUE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1132"
          }
        },
        "OUTPUT_CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1135"
          }
        },
        "OUTPUT_ENABLE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1136"
          }
        },
        "PACKAGE_PIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1131"
          }
        },
        "PU_ENB": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1141"
          }
        },
        "WEAK_PU_ENB": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1142"
          }
        }
      }
    },
    "SB_IO_OD": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1199"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLOCKENABLE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "INPUTCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OUTPUTCLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUTENABLE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DOUT1": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "DOUT0": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "DIN1": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "DIN0": {
          "direction": "output",
          "bits": [ 11 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCKENABLE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1202"
          }
        },
        "DIN0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1209"
          }
        },
        "DIN1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1208"
          }
        },
        "DOUT0": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1207"
          }
        },
        "DOUT1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1206"
          }
        },
        "INPUTCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1203"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1201"
          }
        },
        "OUTPUTCLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1204"
          }
        },
        "OUTPUTENABLE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1205"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1200"
          }
        }
      }
    },
    "SB_LEDDA_IP": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1098"
      },
      "ports": {
        "LEDDCS": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "LEDDCLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "LEDDDAT7": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "LEDDDAT6": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "LEDDDAT5": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "LEDDDAT4": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "LEDDDAT3": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "LEDDDAT2": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "LEDDDAT1": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "LEDDDAT0": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "LEDDADDR3": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "LEDDADDR2": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "LEDDADDR1": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "LEDDADDR0": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "LEDDDEN": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "LEDDEXE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "LEDDRST": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "PWMOUT0": {
          "direction": "output",
          "bits": [ 19 ]
        },
        "PWMOUT1": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "PWMOUT2": {
          "direction": "output",
          "bits": [ 21 ]
        },
        "LEDDON": {
          "direction": "output",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "LEDDADDR0": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1112"
          }
        },
        "LEDDADDR1": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1111"
          }
        },
        "LEDDADDR2": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1110"
          }
        },
        "LEDDADDR3": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1109"
          }
        },
        "LEDDCLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1100"
          }
        },
        "LEDDCS": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1099"
          }
        },
        "LEDDDAT0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1108"
          }
        },
        "LEDDDAT1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1107"
          }
        },
        "LEDDDAT2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1106"
          }
        },
        "LEDDDAT3": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1105"
          }
        },
        "LEDDDAT4": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1104"
          }
        },
        "LEDDDAT5": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1103"
          }
        },
        "LEDDDAT6": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1102"
          }
        },
        "LEDDDAT7": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1101"
          }
        },
        "LEDDDEN": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1113"
          }
        },
        "LEDDEXE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1114"
          }
        },
        "LEDDON": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1119"
          }
        },
        "LEDDRST": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1115"
          }
        },
        "PWMOUT0": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1116"
          }
        },
        "PWMOUT1": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1117"
          }
        },
        "PWMOUT2": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1118"
          }
        }
      }
    },
    "SB_LED_DRV_CUR": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:977"
      },
      "ports": {
        "EN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "LEDPU": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "EN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:978"
          }
        },
        "LEDPU": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:979"
          }
        }
      }
    },
    "SB_LFOSC": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:952"
      },
      "ports": {
        "CLKLFPU": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CLKLFEN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLKLF": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKLF": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:955"
          }
        },
        "CLKLFEN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:954"
          }
        },
        "CLKLFPU": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:953"
          }
        }
      }
    },
    "SB_LUT4": {
      "attributes": {
        "blackbox": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:130"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:130"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:130"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:130"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:130"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:130"
          }
        }
      }
    },
    "SB_MAC16": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1263"
      },
      "ports": {
        "CLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ]
        },
        "A": {
          "direction": "input",
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ]
        },
        "AHOLD": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "BHOLD": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "CHOLD": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "DHOLD": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "IRSTTOP": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "IRSTBOT": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "ORSTTOP": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "ORSTBOT": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "OLOADTOP": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "OLOADBOT": {
          "direction": "input",
          "bits": [ 77 ]
        },
        "ADDSUBTOP": {
          "direction": "input",
          "bits": [ 78 ]
        },
        "ADDSUBBOT": {
          "direction": "input",
          "bits": [ 79 ]
        },
        "OHOLDTOP": {
          "direction": "input",
          "bits": [ 80 ]
        },
        "OHOLDBOT": {
          "direction": "input",
          "bits": [ 81 ]
        },
        "CI": {
          "direction": "input",
          "bits": [ 82 ]
        },
        "ACCUMCI": {
          "direction": "input",
          "bits": [ 83 ]
        },
        "SIGNEXTIN": {
          "direction": "input",
          "bits": [ 84 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116 ]
        },
        "CO": {
          "direction": "output",
          "bits": [ 117 ]
        },
        "ACCUMCO": {
          "direction": "output",
          "bits": [ 118 ]
        },
        "SIGNEXTOUT": {
          "direction": "output",
          "bits": [ 119 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1265"
          }
        },
        "ACCUMCI": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1272"
          }
        },
        "ACCUMCO": {
          "hide_name": 0,
          "bits": [ 118 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1274"
          }
        },
        "ADDSUBBOT": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1270"
          }
        },
        "ADDSUBTOP": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1270"
          }
        },
        "AHOLD": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1266"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1265"
          }
        },
        "BHOLD": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1266"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1265"
          }
        },
        "CE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1264"
          }
        },
        "CHOLD": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1266"
          }
        },
        "CI": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1272"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1264"
          }
        },
        "CO": {
          "hide_name": 0,
          "bits": [ 117 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1274"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1265"
          }
        },
        "DHOLD": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1266"
          }
        },
        "IRSTBOT": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1267"
          }
        },
        "IRSTTOP": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1267"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1273"
          }
        },
        "OHOLDBOT": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1271"
          }
        },
        "OHOLDTOP": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1271"
          }
        },
        "OLOADBOT": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1269"
          }
        },
        "OLOADTOP": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1269"
          }
        },
        "ORSTBOT": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1268"
          }
        },
        "ORSTTOP": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1268"
          }
        },
        "SIGNEXTIN": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1272"
          }
        },
        "SIGNEXTOUT": {
          "hide_name": 0,
          "bits": [ 119 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1274"
          }
        }
      }
    },
    "SB_PLL40_2F_CORE": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:814"
      },
      "ports": {
        "REFERENCECLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCOREA": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBALA": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "PLLOUTCOREB": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "PLLOUTGLOBALB": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:823"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:821"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:820"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:825"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:822"
          }
        },
        "PLLOUTCOREA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:816"
          }
        },
        "PLLOUTCOREB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:818"
          }
        },
        "PLLOUTGLOBALA": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:817"
          }
        },
        "PLLOUTGLOBALB": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:819"
          }
        },
        "REFERENCECLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:815"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:824"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:828"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:827"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:826"
          }
        }
      }
    },
    "SB_PLL40_2F_PAD": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:849"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCOREA": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBALA": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "PLLOUTCOREB": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "PLLOUTGLOBALB": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:858"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:856"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:855"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:860"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:857"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:850"
          }
        },
        "PLLOUTCOREA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:851"
          }
        },
        "PLLOUTCOREB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:853"
          }
        },
        "PLLOUTGLOBALA": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:852"
          }
        },
        "PLLOUTGLOBALB": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:854"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:859"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:863"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:862"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:861"
          }
        }
      }
    },
    "SB_PLL40_2_PAD": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:780"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCOREA": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBALA": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "PLLOUTCOREB": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "PLLOUTGLOBALB": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:789"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:787"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:786"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:791"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:788"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:781"
          }
        },
        "PLLOUTCOREA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:782"
          }
        },
        "PLLOUTCOREB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:784"
          }
        },
        "PLLOUTGLOBALA": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:783"
          }
        },
        "PLLOUTGLOBALB": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:785"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:790"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:794"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:793"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:792"
          }
        }
      }
    },
    "SB_PLL40_CORE": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:718"
      },
      "ports": {
        "REFERENCECLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCORE": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBAL": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 18 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 20 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:725"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:723"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:722"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:727"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:724"
          }
        },
        "PLLOUTCORE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:720"
          }
        },
        "PLLOUTGLOBAL": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:721"
          }
        },
        "REFERENCECLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:719"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:726"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:730"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:729"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:728"
          }
        }
      }
    },
    "SB_PLL40_PAD": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:749"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCORE": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBAL": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 18 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 20 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:756"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:754"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:753"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:758"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:755"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:750"
          }
        },
        "PLLOUTCORE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:751"
          }
        },
        "PLLOUTGLOBAL": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:752"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:757"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:761"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:760"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:759"
          }
        }
      }
    },
    "SB_RAM40_4K": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:306"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:312"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:309"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:308"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:308"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:307"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:308"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:311"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:310"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:310"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:312"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:310"
          }
        }
      }
    },
    "SB_RAM40_4KNR": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:474"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLKN": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:480"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:477"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:476"
          }
        },
        "RCLKN": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:476"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:475"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:476"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:479"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:478"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:478"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:480"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:478"
          }
        }
      }
    },
    "SB_RAM40_4KNRNW": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:604"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLKN": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLKN": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:610"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:607"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:606"
          }
        },
        "RCLKN": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:606"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:605"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:606"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:609"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:608"
          }
        },
        "WCLKN": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:608"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:610"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:608"
          }
        }
      }
    },
    "SB_RAM40_4KNW": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:539"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLKN": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:545"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:542"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:541"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:541"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:540"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:541"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:544"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:543"
          }
        },
        "WCLKN": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:543"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:545"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:543"
          }
        }
      }
    },
    "SB_RGBA_DRV": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:960"
      },
      "ports": {
        "CURREN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RGBLEDEN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "RGB0PWM": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RGB1PWM": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RGB2PWM": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "RGB0": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "RGB1": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "RGB2": {
          "direction": "output",
          "bits": [ 9 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CURREN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:961"
          }
        },
        "RGB0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:966"
          }
        },
        "RGB0PWM": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:963"
          }
        },
        "RGB1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:967"
          }
        },
        "RGB1PWM": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:964"
          }
        },
        "RGB2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:968"
          }
        },
        "RGB2PWM": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:965"
          }
        },
        "RGBLEDEN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:962"
          }
        }
      }
    },
    "SB_RGB_DRV": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:984"
      },
      "ports": {
        "RGBLEDEN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RGB0PWM": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "RGB1PWM": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RGB2PWM": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RGBPU": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "RGB0": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "RGB1": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "RGB2": {
          "direction": "output",
          "bits": [ 9 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "RGB0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:990"
          }
        },
        "RGB0PWM": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:986"
          }
        },
        "RGB1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:991"
          }
        },
        "RGB1PWM": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:987"
          }
        },
        "RGB2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:992"
          }
        },
        "RGB2PWM": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:988"
          }
        },
        "RGBLEDEN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:985"
          }
        },
        "RGBPU": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:989"
          }
        }
      }
    },
    "SB_SPI": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1044"
      },
      "ports": {
        "SBCLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SBRWI": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SBSTBI": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SBADRI7": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SBADRI6": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "SBADRI5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "SBADRI4": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "SBADRI3": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "SBADRI2": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "SBADRI1": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "SBADRI0": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "SBDATI7": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "SBDATI6": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "SBDATI5": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "SBDATI4": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "SBDATI3": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SBDATI2": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "SBDATI1": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SBDATI0": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "MI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SI": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "SCKI": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "SCSNI": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "SBDATO7": {
          "direction": "output",
          "bits": [ 25 ]
        },
        "SBDATO6": {
          "direction": "output",
          "bits": [ 26 ]
        },
        "SBDATO5": {
          "direction": "output",
          "bits": [ 27 ]
        },
        "SBDATO4": {
          "direction": "output",
          "bits": [ 28 ]
        },
        "SBDATO3": {
          "direction": "output",
          "bits": [ 29 ]
        },
        "SBDATO2": {
          "direction": "output",
          "bits": [ 30 ]
        },
        "SBDATO1": {
          "direction": "output",
          "bits": [ 31 ]
        },
        "SBDATO0": {
          "direction": "output",
          "bits": [ 32 ]
        },
        "SBACKO": {
          "direction": "output",
          "bits": [ 33 ]
        },
        "SPIIRQ": {
          "direction": "output",
          "bits": [ 34 ]
        },
        "SPIWKUP": {
          "direction": "output",
          "bits": [ 35 ]
        },
        "SO": {
          "direction": "output",
          "bits": [ 36 ]
        },
        "SOE": {
          "direction": "output",
          "bits": [ 37 ]
        },
        "MO": {
          "direction": "output",
          "bits": [ 38 ]
        },
        "MOE": {
          "direction": "output",
          "bits": [ 39 ]
        },
        "SCKO": {
          "direction": "output",
          "bits": [ 40 ]
        },
        "SCKOE": {
          "direction": "output",
          "bits": [ 41 ]
        },
        "MCSNO3": {
          "direction": "output",
          "bits": [ 42 ]
        },
        "MCSNO2": {
          "direction": "output",
          "bits": [ 43 ]
        },
        "MCSNO1": {
          "direction": "output",
          "bits": [ 44 ]
        },
        "MCSNO0": {
          "direction": "output",
          "bits": [ 45 ]
        },
        "MCSNOE3": {
          "direction": "output",
          "bits": [ 46 ]
        },
        "MCSNOE2": {
          "direction": "output",
          "bits": [ 47 ]
        },
        "MCSNOE1": {
          "direction": "output",
          "bits": [ 48 ]
        },
        "MCSNOE0": {
          "direction": "output",
          "bits": [ 49 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "MCSNO0": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1088"
          }
        },
        "MCSNO1": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1087"
          }
        },
        "MCSNO2": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1086"
          }
        },
        "MCSNO3": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1085"
          }
        },
        "MCSNOE0": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1092"
          }
        },
        "MCSNOE1": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1091"
          }
        },
        "MCSNOE2": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1090"
          }
        },
        "MCSNOE3": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1089"
          }
        },
        "MI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1064"
          }
        },
        "MO": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1081"
          }
        },
        "MOE": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1082"
          }
        },
        "SBACKO": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1076"
          }
        },
        "SBADRI0": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1055"
          }
        },
        "SBADRI1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1054"
          }
        },
        "SBADRI2": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1053"
          }
        },
        "SBADRI3": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1052"
          }
        },
        "SBADRI4": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1051"
          }
        },
        "SBADRI5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1050"
          }
        },
        "SBADRI6": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1049"
          }
        },
        "SBADRI7": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1048"
          }
        },
        "SBCLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1045"
          }
        },
        "SBDATI0": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1063"
          }
        },
        "SBDATI1": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1062"
          }
        },
        "SBDATI2": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1061"
          }
        },
        "SBDATI3": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1060"
          }
        },
        "SBDATI4": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1059"
          }
        },
        "SBDATI5": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1058"
          }
        },
        "SBDATI6": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1057"
          }
        },
        "SBDATI7": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1056"
          }
        },
        "SBDATO0": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1075"
          }
        },
        "SBDATO1": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1074"
          }
        },
        "SBDATO2": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1073"
          }
        },
        "SBDATO3": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1072"
          }
        },
        "SBDATO4": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1071"
          }
        },
        "SBDATO5": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1070"
          }
        },
        "SBDATO6": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1069"
          }
        },
        "SBDATO7": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1068"
          }
        },
        "SBRWI": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1046"
          }
        },
        "SBSTBI": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1047"
          }
        },
        "SCKI": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1066"
          }
        },
        "SCKO": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1083"
          }
        },
        "SCKOE": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1084"
          }
        },
        "SCSNI": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1067"
          }
        },
        "SI": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1065"
          }
        },
        "SO": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1079"
          }
        },
        "SOE": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1080"
          }
        },
        "SPIIRQ": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1077"
          }
        },
        "SPIWKUP": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:1078"
          }
        }
      }
    },
    "SB_SPRAM256KA": {
      "attributes": {
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:893"
      },
      "ports": {
        "ADDRESS": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "DATAIN": {
          "direction": "input",
          "bits": [ 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "MASKWREN": {
          "direction": "input",
          "bits": [ 32, 33, 34, 35 ]
        },
        "WREN": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "CHIPSELECT": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "CLOCK": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "STANDBY": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "SLEEP": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "POWEROFF": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "DATAOUT": {
          "direction": "output",
          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ADDRESS": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:894"
          }
        },
        "CHIPSELECT": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:897"
          }
        },
        "CLOCK": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:897"
          }
        },
        "DATAIN": {
          "hide_name": 0,
          "bits": [ 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:895"
          }
        },
        "DATAOUT": {
          "hide_name": 0,
          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:898"
          }
        },
        "MASKWREN": {
          "hide_name": 0,
          "bits": [ 32, 33, 34, 35 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:896"
          }
        },
        "POWEROFF": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:897"
          }
        },
        "SLEEP": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:897"
          }
        },
        "STANDBY": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:897"
          }
        },
        "WREN": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:897"
          }
        }
      }
    },
    "SB_WARMBOOT": {
      "attributes": {
        "keep": 1,
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:886"
      },
      "ports": {
        "BOOT": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "S1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S0": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BOOT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:887"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:889"
          }
        },
        "S1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_sim.v:888"
          }
        }
      }
    },
    "cic_pruned": {
      "attributes": {
        "dynports": 1,
        "top": 1,
        "src": "cic_pruned.v:25"
      },
      "ports": {
        "i_clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "i_en": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "i_rst": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "i_data": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "o_data": {
          "direction": "output",
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21 ]
        },
        "o_clk": {
          "direction": "output",
          "bits": [ 22 ]
        }
      },
      "cells": {
        "$abc$2344$auto$blifparse.cc:492:parse_blif$2345": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 4
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:44"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 4 ],
            "I1": [ 3 ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 23 ]
          }
        },
        "$abc$2344$auto$blifparse.cc:492:parse_blif$2346": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 224
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 24 ],
            "I1": [ 4 ],
            "I2": [ 3 ],
            "I3": [ "0" ],
            "O": [ 25 ]
          }
        },
        "$abc$2344$auto$blifparse.cc:492:parse_blif$2347": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 5 ],
            "I1": [ 26 ],
            "I2": [ 3 ],
            "I3": [ "0" ],
            "O": [ 27 ]
          }
        },
        "$abc$2344$auto$blifparse.cc:492:parse_blif$2348": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 5 ],
            "I1": [ 28 ],
            "I2": [ 3 ],
            "I3": [ "0" ],
            "O": [ 29 ]
          }
        },
        "$abc$2344$auto$blifparse.cc:492:parse_blif$2349": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 5 ],
            "I1": [ 30 ],
            "I2": [ 3 ],
            "I3": [ "0" ],
            "O": [ 31 ]
          }
        },
        "$abc$2344$auto$blifparse.cc:492:parse_blif$2350": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 5 ],
            "I1": [ 32 ],
            "I2": [ 3 ],
            "I3": [ "0" ],
            "O": [ 33 ]
          }
        },
        "$abc$2344$auto$blifparse.cc:492:parse_blif$2351": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 5 ],
            "I1": [ 34 ],
            "I2": [ 3 ],
            "I3": [ "0" ],
            "O": [ 35 ]
          }
        },
        "$abc$2344$auto$blifparse.cc:492:parse_blif$2352": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 5 ],
            "I1": [ 36 ],
            "I2": [ 3 ],
            "I3": [ "0" ],
            "O": [ 37 ]
          }
        },
        "$abc$2344$auto$blifparse.cc:492:parse_blif$2353": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 5 ],
            "I1": [ 38 ],
            "I2": [ 3 ],
            "I3": [ "0" ],
            "O": [ 39 ]
          }
        },
        "$abc$2344$auto$blifparse.cc:492:parse_blif$2354": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 5 ],
            "I1": [ 40 ],
            "I2": [ 3 ],
            "I3": [ "0" ],
            "O": [ 41 ]
          }
        },
        "$abc$2344$auto$blifparse.cc:492:parse_blif$2355": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 5 ],
            "I1": [ 42 ],
            "I2": [ 3 ],
            "I3": [ "0" ],
            "O": [ 43 ]
          }
        },
        "$abc$2344$auto$blifparse.cc:492:parse_blif$2356": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 5 ],
            "I1": [ 44 ],
            "I2": [ 3 ],
            "I3": [ "0" ],
            "O": [ 45 ]
          }
        },
        "$abc$2344$auto$blifparse.cc:492:parse_blif$2357": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 5 ],
            "I1": [ 46 ],
            "I2": [ 3 ],
            "I3": [ "0" ],
            "O": [ 47 ]
          }
        },
        "$abc$2344$auto$blifparse.cc:492:parse_blif$2358": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 5 ],
            "I1": [ 48 ],
            "I2": [ 3 ],
            "I3": [ "0" ],
            "O": [ 49 ]
          }
        },
        "$abc$2344$auto$blifparse.cc:492:parse_blif$2359": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 5 ],
            "I1": [ 50 ],
            "I2": [ 3 ],
            "I3": [ "0" ],
            "O": [ 51 ]
          }
        },
        "$abc$2344$auto$blifparse.cc:492:parse_blif$2360": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 5 ],
            "I1": [ 52 ],
            "I2": [ 3 ],
            "I3": [ "0" ],
            "O": [ 53 ]
          }
        },
        "$abc$2344$auto$blifparse.cc:492:parse_blif$2361": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 5 ],
            "I1": [ 54 ],
            "I2": [ 3 ],
            "I3": [ "0" ],
            "O": [ 55 ]
          }
        },
        "$abc$2344$auto$blifparse.cc:492:parse_blif$2362": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 5 ],
            "I1": [ 56 ],
            "I2": [ 3 ],
            "I3": [ "0" ],
            "O": [ 57 ]
          }
        },
        "$abc$2344$auto$blifparse.cc:492:parse_blif$2363": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 58 ],
            "I1": [ 59 ],
            "I2": [ 3 ],
            "I3": [ "0" ],
            "O": [ 60 ]
          }
        },
        "$abc$2344$auto$blifparse.cc:492:parse_blif$2364": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 61 ],
            "I1": [ 62 ],
            "I2": [ 3 ],
            "I3": [ "0" ],
            "O": [ 63 ]
          }
        },
        "$abc$2344$auto$blifparse.cc:492:parse_blif$2365": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 64 ],
            "I1": [ 65 ],
            "I2": [ 3 ],
            "I3": [ "0" ],
            "O": [ 66 ]
          }
        },
        "$abc$2344$auto$blifparse.cc:492:parse_blif$2366": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 67 ],
            "I1": [ 68 ],
            "I2": [ 3 ],
            "I3": [ "0" ],
            "O": [ 69 ]
          }
        },
        "$abc$2344$auto$blifparse.cc:492:parse_blif$2367": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 70 ],
            "I1": [ 71 ],
            "I2": [ 3 ],
            "I3": [ "0" ],
            "O": [ 72 ]
          }
        },
        "$abc$2344$auto$blifparse.cc:492:parse_blif$2368": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 73 ],
            "I1": [ 74 ],
            "I2": [ 3 ],
            "I3": [ "0" ],
            "O": [ 75 ]
          }
        },
        "$abc$2344$auto$blifparse.cc:492:parse_blif$2369": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 76 ],
            "I1": [ 77 ],
            "I2": [ 3 ],
            "I3": [ "0" ],
            "O": [ 78 ]
          }
        },
        "$abc$2344$auto$blifparse.cc:492:parse_blif$2370": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 79 ],
            "I1": [ 80 ],
            "I2": [ 3 ],
            "I3": [ "0" ],
            "O": [ 81 ]
          }
        },
        "$abc$2344$auto$blifparse.cc:492:parse_blif$2371": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 82 ],
            "I1": [ 83 ],
            "I2": [ 3 ],
            "I3": [ "0" ],
            "O": [ 84 ]
          }
        },
        "$abc$2344$auto$blifparse.cc:492:parse_blif$2372": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 85 ],
            "I1": [ 86 ],
            "I2": [ 3 ],
            "I3": [ "0" ],
            "O": [ 87 ]
          }
        },
        "$abc$2344$auto$blifparse.cc:492:parse_blif$2373": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 88 ],
            "I1": [ 89 ],
            "I2": [ 3 ],
            "I3": [ "0" ],
            "O": [ 90 ]
          }
        },
        "$abc$2344$auto$blifparse.cc:492:parse_blif$2374": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 91 ],
            "I1": [ 92 ],
            "I2": [ 3 ],
            "I3": [ "0" ],
            "O": [ 93 ]
          }
        },
        "$abc$2344$auto$blifparse.cc:492:parse_blif$2375": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 94 ],
            "I1": [ 95 ],
            "I2": [ 3 ],
            "I3": [ "0" ],
            "O": [ 96 ]
          }
        },
        "$abc$2344$auto$blifparse.cc:492:parse_blif$2376": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 97 ],
            "I1": [ 98 ],
            "I2": [ 3 ],
            "I3": [ "0" ],
            "O": [ 99 ]
          }
        },
        "$abc$2344$auto$blifparse.cc:492:parse_blif$2377": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 100 ],
            "I1": [ 101 ],
            "I2": [ 3 ],
            "I3": [ "0" ],
            "O": [ 102 ]
          }
        },
        "$abc$2344$auto$blifparse.cc:492:parse_blif$2378": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 103 ],
            "I1": [ 104 ],
            "I2": [ 3 ],
            "I3": [ "0" ],
            "O": [ 105 ]
          }
        },
        "$abc$2344$auto$blifparse.cc:492:parse_blif$2379": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 106 ],
            "I1": [ 107 ],
            "I2": [ 3 ],
            "I3": [ "0" ],
            "O": [ 108 ]
          }
        },
        "$abc$2344$auto$blifparse.cc:492:parse_blif$2380": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 109 ],
            "I1": [ 110 ],
            "I2": [ 3 ],
            "I3": [ "0" ],
            "O": [ 111 ]
          }
        },
        "$abc$2344$auto$blifparse.cc:492:parse_blif$2381": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 112 ],
            "I1": [ 113 ],
            "I2": [ 3 ],
            "I3": [ "0" ],
            "O": [ 114 ]
          }
        },
        "$abc$2344$auto$blifparse.cc:492:parse_blif$2382": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 115 ],
            "I1": [ 116 ],
            "I2": [ 3 ],
            "I3": [ "0" ],
            "O": [ 117 ]
          }
        },
        "$abc$2344$auto$blifparse.cc:492:parse_blif$2383": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 118 ],
            "I1": [ 119 ],
            "I2": [ 3 ],
            "I3": [ "0" ],
            "O": [ 120 ]
          }
        },
        "$abc$2344$auto$blifparse.cc:492:parse_blif$2384": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 121 ],
            "I1": [ 122 ],
            "I2": [ 3 ],
            "I3": [ "0" ],
            "O": [ 123 ]
          }
        },
        "$abc$2344$auto$blifparse.cc:492:parse_blif$2385": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 124 ],
            "I1": [ 125 ],
            "I2": [ 3 ],
            "I3": [ "0" ],
            "O": [ 126 ]
          }
        },
        "$abc$2344$auto$blifparse.cc:492:parse_blif$2386": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 127 ],
            "I1": [ 128 ],
            "I2": [ 3 ],
            "I3": [ "0" ],
            "O": [ 129 ]
          }
        },
        "$abc$2344$auto$blifparse.cc:492:parse_blif$2387": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 130 ],
            "I1": [ 131 ],
            "I2": [ 3 ],
            "I3": [ "0" ],
            "O": [ 132 ]
          }
        },
        "$abc$2344$auto$blifparse.cc:492:parse_blif$2388": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 133 ],
            "I1": [ 134 ],
            "I2": [ 3 ],
            "I3": [ "0" ],
            "O": [ 135 ]
          }
        },
        "$abc$2344$auto$blifparse.cc:492:parse_blif$2389": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 136 ],
            "I1": [ 137 ],
            "I2": [ 3 ],
            "I3": [ "0" ],
            "O": [ 138 ]
          }
        },
        "$abc$2344$auto$blifparse.cc:492:parse_blif$2390": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 139 ],
            "I1": [ 140 ],
            "I2": [ 3 ],
            "I3": [ "0" ],
            "O": [ 141 ]
          }
        },
        "$abc$2344$auto$blifparse.cc:492:parse_blif$2391": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 142 ],
            "I1": [ 143 ],
            "I2": [ 3 ],
            "I3": [ "0" ],
            "O": [ 144 ]
          }
        },
        "$abc$2344$auto$blifparse.cc:492:parse_blif$2392": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 145 ],
            "I1": [ 146 ],
            "I2": [ 3 ],
            "I3": [ "0" ],
            "O": [ 147 ]
          }
        },
        "$abc$2344$auto$blifparse.cc:492:parse_blif$2393": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 148 ],
            "I1": [ 149 ],
            "I2": [ 3 ],
            "I3": [ "0" ],
            "O": [ 150 ]
          }
        },
        "$abc$2344$auto$blifparse.cc:492:parse_blif$2394": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 202
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:48"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 151 ],
            "I1": [ 152 ],
            "I2": [ 3 ],
            "I3": [ "0" ],
            "O": [ 153 ]
          }
        },
        "$abc$2344$auto$blifparse.cc:492:parse_blif$2395": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 154 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 155 ]
          }
        },
        "$abc$2344$auto$blifparse.cc:492:parse_blif$2396": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 156 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 157 ]
          }
        },
        "$abc$2344$auto$blifparse.cc:492:parse_blif$2397": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 158 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 159 ]
          }
        },
        "$abc$2344$auto$blifparse.cc:492:parse_blif$2398": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 160 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 161 ]
          }
        },
        "$abc$2344$auto$blifparse.cc:492:parse_blif$2399": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 162 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 163 ]
          }
        },
        "$abc$2344$auto$blifparse.cc:492:parse_blif$2400": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 164 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 165 ]
          }
        },
        "$abc$2344$auto$blifparse.cc:492:parse_blif$2401": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 166 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 167 ]
          }
        },
        "$abc$2344$auto$blifparse.cc:492:parse_blif$2402": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 168 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 169 ]
          }
        },
        "$abc$2344$auto$blifparse.cc:492:parse_blif$2403": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 170 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 171 ]
          }
        },
        "$abc$2344$auto$blifparse.cc:492:parse_blif$2404": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 172 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 173 ]
          }
        },
        "$abc$2344$auto$blifparse.cc:492:parse_blif$2405": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 174 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 175 ]
          }
        },
        "$abc$2344$auto$blifparse.cc:492:parse_blif$2406": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 176 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 177 ]
          }
        },
        "$abc$2344$auto$blifparse.cc:492:parse_blif$2407": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 178 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 179 ]
          }
        },
        "$abc$2344$auto$blifparse.cc:492:parse_blif$2408": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 180 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 181 ]
          }
        },
        "$abc$2344$auto$blifparse.cc:492:parse_blif$2409": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 182 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 183 ]
          }
        },
        "$abc$2344$auto$blifparse.cc:492:parse_blif$2410": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 184 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 185 ]
          }
        },
        "$abc$2344$auto$blifparse.cc:492:parse_blif$2411": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 186 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 187 ]
          }
        },
        "$abc$2344$auto$blifparse.cc:492:parse_blif$2412": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 188 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 189 ]
          }
        },
        "$abc$2344$auto$blifparse.cc:492:parse_blif$2413": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 190 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 191 ]
          }
        },
        "$abc$2344$auto$blifparse.cc:492:parse_blif$2414": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 192 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 193 ]
          }
        },
        "$abc$2344$auto$blifparse.cc:492:parse_blif$2415": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 194 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 195 ]
          }
        },
        "$abc$2344$auto$blifparse.cc:492:parse_blif$2416": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 196 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 197 ]
          }
        },
        "$abc$2344$auto$blifparse.cc:492:parse_blif$2417": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 198 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 199 ]
          }
        },
        "$abc$2344$auto$blifparse.cc:492:parse_blif$2418": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 200 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 201 ]
          }
        },
        "$abc$2344$auto$blifparse.cc:492:parse_blif$2419": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 202 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 203 ]
          }
        },
        "$abc$2344$auto$blifparse.cc:492:parse_blif$2420": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 204 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 205 ]
          }
        },
        "$abc$2344$auto$blifparse.cc:492:parse_blif$2421": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 206 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 207 ]
          }
        },
        "$abc$2344$auto$blifparse.cc:492:parse_blif$2422": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 208 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 209 ]
          }
        },
        "$abc$2344$auto$blifparse.cc:492:parse_blif$2423": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 210 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 211 ]
          }
        },
        "$abc$2344$auto$blifparse.cc:492:parse_blif$2424": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 212 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 213 ]
          }
        },
        "$abc$2344$auto$blifparse.cc:492:parse_blif$2425": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 214 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 215 ]
          }
        },
        "$abc$2344$auto$blifparse.cc:492:parse_blif$2426": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 216 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 217 ]
          }
        },
        "$abc$2344$auto$blifparse.cc:492:parse_blif$2427": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 218 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 219 ]
          }
        },
        "$abc$2344$auto$blifparse.cc:492:parse_blif$2428": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 220 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 221 ]
          }
        },
        "$abc$2344$auto$blifparse.cc:492:parse_blif$2429": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 222 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 223 ]
          }
        },
        "$abc$2344$auto$blifparse.cc:492:parse_blif$2430": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 224 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 225 ]
          }
        },
        "$abc$2344$auto$blifparse.cc:492:parse_blif$2431": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 226 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 227 ]
          }
        },
        "$abc$2344$auto$blifparse.cc:492:parse_blif$2432": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 228 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 229 ]
          }
        },
        "$abc$2344$auto$blifparse.cc:492:parse_blif$2433": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 230 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 231 ]
          }
        },
        "$abc$2344$auto$blifparse.cc:492:parse_blif$2434": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 232 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 233 ]
          }
        },
        "$abc$2344$auto$blifparse.cc:492:parse_blif$2435": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 234 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 235 ]
          }
        },
        "$abc$2344$auto$blifparse.cc:492:parse_blif$2436": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 236 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 237 ]
          }
        },
        "$abc$2344$auto$blifparse.cc:492:parse_blif$2437": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 238 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 239 ]
          }
        },
        "$abc$2344$auto$blifparse.cc:492:parse_blif$2438": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 240 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 241 ]
          }
        },
        "$abc$2344$auto$blifparse.cc:492:parse_blif$2439": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 242 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 243 ]
          }
        },
        "$abc$2344$auto$blifparse.cc:492:parse_blif$2440": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 244 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 245 ]
          }
        },
        "$abc$2344$auto$blifparse.cc:492:parse_blif$2441": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 246 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 247 ]
          }
        },
        "$abc$2344$auto$blifparse.cc:492:parse_blif$2442": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 248 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 249 ]
          }
        },
        "$abc$2344$auto$blifparse.cc:492:parse_blif$2443": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 1
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:40"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 250 ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ "0" ],
            "O": [ 251 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$58.slice[0].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 252 ],
            "I2": [ 189 ],
            "I3": [ "1" ],
            "O": [ 253 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$58.slice[0].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "1" ],
            "CO": [ 254 ],
            "I0": [ 252 ],
            "I1": [ 189 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$58.slice[10].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 255 ],
            "I2": [ 209 ],
            "I3": [ 256 ],
            "O": [ 257 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$58.slice[10].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 256 ],
            "CO": [ 258 ],
            "I0": [ 255 ],
            "I1": [ 209 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$58.slice[11].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 259 ],
            "I2": [ 211 ],
            "I3": [ 258 ],
            "O": [ 260 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$58.slice[11].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 258 ],
            "CO": [ 261 ],
            "I0": [ 259 ],
            "I1": [ 211 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$58.slice[12].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 262 ],
            "I2": [ 213 ],
            "I3": [ 261 ],
            "O": [ 263 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$58.slice[12].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 261 ],
            "CO": [ 264 ],
            "I0": [ 262 ],
            "I1": [ 213 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$58.slice[13].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 265 ],
            "I2": [ 215 ],
            "I3": [ 264 ],
            "O": [ 266 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$58.slice[13].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 264 ],
            "CO": [ 267 ],
            "I0": [ 265 ],
            "I1": [ 215 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$58.slice[14].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 268 ],
            "I2": [ 217 ],
            "I3": [ 267 ],
            "O": [ 269 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$58.slice[14].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 267 ],
            "CO": [ 270 ],
            "I0": [ 268 ],
            "I1": [ 217 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$58.slice[15].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 271 ],
            "I2": [ 219 ],
            "I3": [ 270 ],
            "O": [ 272 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$58.slice[1].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 273 ],
            "I2": [ 191 ],
            "I3": [ 254 ],
            "O": [ 274 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$58.slice[1].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 254 ],
            "CO": [ 275 ],
            "I0": [ 273 ],
            "I1": [ 191 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$58.slice[2].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 276 ],
            "I2": [ 193 ],
            "I3": [ 275 ],
            "O": [ 277 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$58.slice[2].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 275 ],
            "CO": [ 278 ],
            "I0": [ 276 ],
            "I1": [ 193 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$58.slice[3].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 279 ],
            "I2": [ 195 ],
            "I3": [ 278 ],
            "O": [ 280 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$58.slice[3].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 278 ],
            "CO": [ 281 ],
            "I0": [ 279 ],
            "I1": [ 195 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$58.slice[4].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 282 ],
            "I2": [ 197 ],
            "I3": [ 281 ],
            "O": [ 283 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$58.slice[4].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 281 ],
            "CO": [ 284 ],
            "I0": [ 282 ],
            "I1": [ 197 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$58.slice[5].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 285 ],
            "I2": [ 199 ],
            "I3": [ 284 ],
            "O": [ 286 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$58.slice[5].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 284 ],
            "CO": [ 287 ],
            "I0": [ 285 ],
            "I1": [ 199 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$58.slice[6].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 288 ],
            "I2": [ 201 ],
            "I3": [ 287 ],
            "O": [ 289 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$58.slice[6].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 287 ],
            "CO": [ 290 ],
            "I0": [ 288 ],
            "I1": [ 201 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$58.slice[7].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 291 ],
            "I2": [ 203 ],
            "I3": [ 290 ],
            "O": [ 292 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$58.slice[7].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 290 ],
            "CO": [ 293 ],
            "I0": [ 291 ],
            "I1": [ 203 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$58.slice[8].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 294 ],
            "I2": [ 205 ],
            "I3": [ 293 ],
            "O": [ 295 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$58.slice[8].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 293 ],
            "CO": [ 296 ],
            "I0": [ 294 ],
            "I1": [ 205 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$58.slice[9].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 297 ],
            "I2": [ 207 ],
            "I3": [ 296 ],
            "O": [ 298 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$58.slice[9].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 296 ],
            "CO": [ 256 ],
            "I0": [ 297 ],
            "I1": [ 207 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$61.slice[0].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 299 ],
            "I2": [ 157 ],
            "I3": [ "1" ],
            "O": [ 300 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$61.slice[0].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "1" ],
            "CO": [ 301 ],
            "I0": [ 299 ],
            "I1": [ 157 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$61.slice[10].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 302 ],
            "I2": [ 177 ],
            "I3": [ 303 ],
            "O": [ 304 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$61.slice[10].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 303 ],
            "CO": [ 305 ],
            "I0": [ 302 ],
            "I1": [ 177 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$61.slice[11].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 306 ],
            "I2": [ 179 ],
            "I3": [ 305 ],
            "O": [ 307 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$61.slice[11].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 305 ],
            "CO": [ 308 ],
            "I0": [ 306 ],
            "I1": [ 179 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$61.slice[12].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 309 ],
            "I2": [ 181 ],
            "I3": [ 308 ],
            "O": [ 310 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$61.slice[12].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 308 ],
            "CO": [ 311 ],
            "I0": [ 309 ],
            "I1": [ 181 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$61.slice[13].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 312 ],
            "I2": [ 183 ],
            "I3": [ 311 ],
            "O": [ 313 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$61.slice[13].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 311 ],
            "CO": [ 314 ],
            "I0": [ 312 ],
            "I1": [ 183 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$61.slice[14].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 315 ],
            "I2": [ 185 ],
            "I3": [ 314 ],
            "O": [ 316 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$61.slice[14].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 314 ],
            "CO": [ 317 ],
            "I0": [ 315 ],
            "I1": [ 185 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$61.slice[15].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 318 ],
            "I2": [ 187 ],
            "I3": [ 317 ],
            "O": [ 319 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$61.slice[1].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 320 ],
            "I2": [ 159 ],
            "I3": [ 301 ],
            "O": [ 321 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$61.slice[1].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 301 ],
            "CO": [ 322 ],
            "I0": [ 320 ],
            "I1": [ 159 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$61.slice[2].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 323 ],
            "I2": [ 161 ],
            "I3": [ 322 ],
            "O": [ 324 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$61.slice[2].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 322 ],
            "CO": [ 325 ],
            "I0": [ 323 ],
            "I1": [ 161 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$61.slice[3].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 326 ],
            "I2": [ 163 ],
            "I3": [ 325 ],
            "O": [ 327 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$61.slice[3].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 325 ],
            "CO": [ 328 ],
            "I0": [ 326 ],
            "I1": [ 163 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$61.slice[4].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 329 ],
            "I2": [ 165 ],
            "I3": [ 328 ],
            "O": [ 330 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$61.slice[4].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 328 ],
            "CO": [ 331 ],
            "I0": [ 329 ],
            "I1": [ 165 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$61.slice[5].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 332 ],
            "I2": [ 167 ],
            "I3": [ 331 ],
            "O": [ 333 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$61.slice[5].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 331 ],
            "CO": [ 334 ],
            "I0": [ 332 ],
            "I1": [ 167 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$61.slice[6].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 335 ],
            "I2": [ 169 ],
            "I3": [ 334 ],
            "O": [ 336 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$61.slice[6].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 334 ],
            "CO": [ 337 ],
            "I0": [ 335 ],
            "I1": [ 169 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$61.slice[7].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 338 ],
            "I2": [ 171 ],
            "I3": [ 337 ],
            "O": [ 339 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$61.slice[7].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 337 ],
            "CO": [ 340 ],
            "I0": [ 338 ],
            "I1": [ 171 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$61.slice[8].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 341 ],
            "I2": [ 173 ],
            "I3": [ 340 ],
            "O": [ 342 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$61.slice[8].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 340 ],
            "CO": [ 343 ],
            "I0": [ 341 ],
            "I1": [ 173 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$61.slice[9].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 344 ],
            "I2": [ 175 ],
            "I3": [ 343 ],
            "O": [ 345 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$61.slice[9].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 343 ],
            "CO": [ 303 ],
            "I0": [ 344 ],
            "I1": [ 175 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$64.slice[0].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 346 ],
            "I2": [ 221 ],
            "I3": [ "1" ],
            "O": [ 347 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$64.slice[0].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "1" ],
            "CO": [ 348 ],
            "I0": [ 346 ],
            "I1": [ 221 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$64.slice[10].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 349 ],
            "I2": [ 241 ],
            "I3": [ 350 ],
            "O": [ 351 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$64.slice[10].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 350 ],
            "CO": [ 352 ],
            "I0": [ 349 ],
            "I1": [ 241 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$64.slice[11].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 353 ],
            "I2": [ 243 ],
            "I3": [ 352 ],
            "O": [ 354 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$64.slice[11].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 352 ],
            "CO": [ 355 ],
            "I0": [ 353 ],
            "I1": [ 243 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$64.slice[12].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 356 ],
            "I2": [ 245 ],
            "I3": [ 355 ],
            "O": [ 357 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$64.slice[12].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 355 ],
            "CO": [ 358 ],
            "I0": [ 356 ],
            "I1": [ 245 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$64.slice[13].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 359 ],
            "I2": [ 247 ],
            "I3": [ 358 ],
            "O": [ 360 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$64.slice[13].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 358 ],
            "CO": [ 361 ],
            "I0": [ 359 ],
            "I1": [ 247 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$64.slice[14].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 362 ],
            "I2": [ 249 ],
            "I3": [ 361 ],
            "O": [ 363 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$64.slice[14].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 361 ],
            "CO": [ 364 ],
            "I0": [ 362 ],
            "I1": [ 249 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$64.slice[15].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 365 ],
            "I2": [ 251 ],
            "I3": [ 364 ],
            "O": [ 366 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$64.slice[1].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 367 ],
            "I2": [ 223 ],
            "I3": [ 348 ],
            "O": [ 368 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$64.slice[1].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 348 ],
            "CO": [ 369 ],
            "I0": [ 367 ],
            "I1": [ 223 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$64.slice[2].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 370 ],
            "I2": [ 225 ],
            "I3": [ 369 ],
            "O": [ 371 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$64.slice[2].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 369 ],
            "CO": [ 372 ],
            "I0": [ 370 ],
            "I1": [ 225 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$64.slice[3].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 373 ],
            "I2": [ 227 ],
            "I3": [ 372 ],
            "O": [ 374 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$64.slice[3].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 372 ],
            "CO": [ 375 ],
            "I0": [ 373 ],
            "I1": [ 227 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$64.slice[4].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 376 ],
            "I2": [ 229 ],
            "I3": [ 375 ],
            "O": [ 377 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$64.slice[4].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 375 ],
            "CO": [ 378 ],
            "I0": [ 376 ],
            "I1": [ 229 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$64.slice[5].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 379 ],
            "I2": [ 231 ],
            "I3": [ 378 ],
            "O": [ 380 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$64.slice[5].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 378 ],
            "CO": [ 381 ],
            "I0": [ 379 ],
            "I1": [ 231 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$64.slice[6].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 382 ],
            "I2": [ 233 ],
            "I3": [ 381 ],
            "O": [ 383 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$64.slice[6].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 381 ],
            "CO": [ 384 ],
            "I0": [ 382 ],
            "I1": [ 233 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$64.slice[7].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 385 ],
            "I2": [ 235 ],
            "I3": [ 384 ],
            "O": [ 386 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$64.slice[7].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 384 ],
            "CO": [ 387 ],
            "I0": [ 385 ],
            "I1": [ 235 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$64.slice[8].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 388 ],
            "I2": [ 237 ],
            "I3": [ 387 ],
            "O": [ 389 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$64.slice[8].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 387 ],
            "CO": [ 390 ],
            "I0": [ 388 ],
            "I1": [ 237 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$64.slice[9].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 391 ],
            "I2": [ 239 ],
            "I3": [ 390 ],
            "O": [ 392 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$64.slice[9].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 390 ],
            "CO": [ 350 ],
            "I0": [ 391 ],
            "I1": [ 239 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$67.slice[0].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:81|../counter_mod2/counter_mod2.v:41|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 24 ],
            "I3": [ "0" ],
            "O": [ 393 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$67.slice[1].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:81|../counter_mod2/counter_mod2.v:41|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 24 ],
            "CO": [ 394 ],
            "I0": [ "0" ],
            "I1": [ 154 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$67.slice[2].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:81|../counter_mod2/counter_mod2.v:41|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 395 ],
            "I3": [ 394 ],
            "O": [ 396 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$67.slice[2].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:81|../counter_mod2/counter_mod2.v:41|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 394 ],
            "CO": [ 397 ],
            "I0": [ "0" ],
            "I1": [ 395 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$67.slice[3].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:81|../counter_mod2/counter_mod2.v:41|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 398 ],
            "I3": [ 397 ],
            "O": [ 399 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$67.slice[3].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:81|../counter_mod2/counter_mod2.v:41|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 397 ],
            "CO": [ 400 ],
            "I0": [ "0" ],
            "I1": [ 398 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$67.slice[4].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:81|../counter_mod2/counter_mod2.v:41|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 22 ],
            "I3": [ 400 ],
            "O": [ 401 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$70.slice[0].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:39|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 58 ],
            "I2": [ 5 ],
            "I3": [ "0" ],
            "O": [ 26 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$70.slice[0].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:39|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "0" ],
            "CO": [ 402 ],
            "I0": [ 58 ],
            "I1": [ 5 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$70.slice[10].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:39|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 88 ],
            "I2": [ 5 ],
            "I3": [ 403 ],
            "O": [ 46 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$70.slice[10].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:39|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 403 ],
            "CO": [ 404 ],
            "I0": [ 88 ],
            "I1": [ 5 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$70.slice[11].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:39|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 91 ],
            "I2": [ 5 ],
            "I3": [ 404 ],
            "O": [ 48 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$70.slice[11].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:39|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 404 ],
            "CO": [ 405 ],
            "I0": [ 91 ],
            "I1": [ 5 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$70.slice[12].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:39|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 94 ],
            "I2": [ 5 ],
            "I3": [ 405 ],
            "O": [ 50 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$70.slice[12].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:39|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 405 ],
            "CO": [ 406 ],
            "I0": [ 94 ],
            "I1": [ 5 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$70.slice[13].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:39|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 97 ],
            "I2": [ 5 ],
            "I3": [ 406 ],
            "O": [ 52 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$70.slice[13].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:39|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 406 ],
            "CO": [ 407 ],
            "I0": [ 97 ],
            "I1": [ 5 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$70.slice[14].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:39|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 100 ],
            "I2": [ 5 ],
            "I3": [ 407 ],
            "O": [ 54 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$70.slice[14].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:39|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 407 ],
            "CO": [ 408 ],
            "I0": [ 100 ],
            "I1": [ 5 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$70.slice[15].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:39|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 103 ],
            "I2": [ 5 ],
            "I3": [ 408 ],
            "O": [ 56 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$70.slice[1].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:39|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 61 ],
            "I2": [ 5 ],
            "I3": [ 402 ],
            "O": [ 28 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$70.slice[1].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:39|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 402 ],
            "CO": [ 409 ],
            "I0": [ 61 ],
            "I1": [ 5 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$70.slice[2].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:39|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 64 ],
            "I2": [ 5 ],
            "I3": [ 409 ],
            "O": [ 30 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$70.slice[2].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:39|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 409 ],
            "CO": [ 410 ],
            "I0": [ 64 ],
            "I1": [ 5 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$70.slice[3].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:39|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 67 ],
            "I2": [ 5 ],
            "I3": [ 410 ],
            "O": [ 32 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$70.slice[3].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:39|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 410 ],
            "CO": [ 411 ],
            "I0": [ 67 ],
            "I1": [ 5 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$70.slice[4].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:39|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 70 ],
            "I2": [ 5 ],
            "I3": [ 411 ],
            "O": [ 34 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$70.slice[4].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:39|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 411 ],
            "CO": [ 412 ],
            "I0": [ 70 ],
            "I1": [ 5 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$70.slice[5].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:39|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 73 ],
            "I2": [ 5 ],
            "I3": [ 412 ],
            "O": [ 36 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$70.slice[5].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:39|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 412 ],
            "CO": [ 413 ],
            "I0": [ 73 ],
            "I1": [ 5 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$70.slice[6].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:39|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 76 ],
            "I2": [ 5 ],
            "I3": [ 413 ],
            "O": [ 38 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$70.slice[6].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:39|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 413 ],
            "CO": [ 414 ],
            "I0": [ 76 ],
            "I1": [ 5 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$70.slice[7].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:39|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 79 ],
            "I2": [ 5 ],
            "I3": [ 414 ],
            "O": [ 40 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$70.slice[7].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:39|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 414 ],
            "CO": [ 415 ],
            "I0": [ 79 ],
            "I1": [ 5 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$70.slice[8].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:39|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 82 ],
            "I2": [ 5 ],
            "I3": [ 415 ],
            "O": [ 42 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$70.slice[8].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:39|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 415 ],
            "CO": [ 416 ],
            "I0": [ 82 ],
            "I1": [ 5 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$70.slice[9].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:39|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 85 ],
            "I2": [ 5 ],
            "I3": [ 416 ],
            "O": [ 44 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$70.slice[9].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:39|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 416 ],
            "CO": [ 403 ],
            "I0": [ 85 ],
            "I1": [ 5 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$73.slice[0].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:39|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 106 ],
            "I2": [ 58 ],
            "I3": [ "0" ],
            "O": [ 59 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$73.slice[0].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:39|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "0" ],
            "CO": [ 417 ],
            "I0": [ 106 ],
            "I1": [ 58 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$73.slice[10].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:39|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 136 ],
            "I2": [ 88 ],
            "I3": [ 418 ],
            "O": [ 89 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$73.slice[10].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:39|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 418 ],
            "CO": [ 419 ],
            "I0": [ 136 ],
            "I1": [ 88 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$73.slice[11].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:39|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 139 ],
            "I2": [ 91 ],
            "I3": [ 419 ],
            "O": [ 92 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$73.slice[11].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:39|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 419 ],
            "CO": [ 420 ],
            "I0": [ 139 ],
            "I1": [ 91 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$73.slice[12].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:39|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 142 ],
            "I2": [ 94 ],
            "I3": [ 420 ],
            "O": [ 95 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$73.slice[12].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:39|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 420 ],
            "CO": [ 421 ],
            "I0": [ 142 ],
            "I1": [ 94 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$73.slice[13].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:39|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 145 ],
            "I2": [ 97 ],
            "I3": [ 421 ],
            "O": [ 98 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$73.slice[13].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:39|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 421 ],
            "CO": [ 422 ],
            "I0": [ 145 ],
            "I1": [ 97 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$73.slice[14].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:39|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 148 ],
            "I2": [ 100 ],
            "I3": [ 422 ],
            "O": [ 101 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$73.slice[14].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:39|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 422 ],
            "CO": [ 423 ],
            "I0": [ 148 ],
            "I1": [ 100 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$73.slice[15].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:39|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 151 ],
            "I2": [ 103 ],
            "I3": [ 423 ],
            "O": [ 104 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$73.slice[1].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:39|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 109 ],
            "I2": [ 61 ],
            "I3": [ 417 ],
            "O": [ 62 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$73.slice[1].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:39|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 417 ],
            "CO": [ 424 ],
            "I0": [ 109 ],
            "I1": [ 61 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$73.slice[2].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:39|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 112 ],
            "I2": [ 64 ],
            "I3": [ 424 ],
            "O": [ 65 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$73.slice[2].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:39|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 424 ],
            "CO": [ 425 ],
            "I0": [ 112 ],
            "I1": [ 64 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$73.slice[3].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:39|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 115 ],
            "I2": [ 67 ],
            "I3": [ 425 ],
            "O": [ 68 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$73.slice[3].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:39|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 425 ],
            "CO": [ 426 ],
            "I0": [ 115 ],
            "I1": [ 67 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$73.slice[4].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:39|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 118 ],
            "I2": [ 70 ],
            "I3": [ 426 ],
            "O": [ 71 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$73.slice[4].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:39|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 426 ],
            "CO": [ 427 ],
            "I0": [ 118 ],
            "I1": [ 70 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$73.slice[5].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:39|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 121 ],
            "I2": [ 73 ],
            "I3": [ 427 ],
            "O": [ 74 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$73.slice[5].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:39|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 427 ],
            "CO": [ 428 ],
            "I0": [ 121 ],
            "I1": [ 73 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$73.slice[6].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:39|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 124 ],
            "I2": [ 76 ],
            "I3": [ 428 ],
            "O": [ 77 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$73.slice[6].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:39|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 428 ],
            "CO": [ 429 ],
            "I0": [ 124 ],
            "I1": [ 76 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$73.slice[7].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:39|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 127 ],
            "I2": [ 79 ],
            "I3": [ 429 ],
            "O": [ 80 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$73.slice[7].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:39|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 429 ],
            "CO": [ 430 ],
            "I0": [ 127 ],
            "I1": [ 79 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$73.slice[8].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:39|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 130 ],
            "I2": [ 82 ],
            "I3": [ 430 ],
            "O": [ 83 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$73.slice[8].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:39|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 430 ],
            "CO": [ 431 ],
            "I0": [ 130 ],
            "I1": [ 82 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$73.slice[9].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:39|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 133 ],
            "I2": [ 85 ],
            "I3": [ 431 ],
            "O": [ 86 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$73.slice[9].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:39|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 431 ],
            "CO": [ 418 ],
            "I0": [ 133 ],
            "I1": [ 85 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$76.slice[0].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:39|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 106 ],
            "I2": [ 432 ],
            "I3": [ "0" ],
            "O": [ 107 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$76.slice[0].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:39|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ "0" ],
            "CO": [ 433 ],
            "I0": [ 106 ],
            "I1": [ 432 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$76.slice[10].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:39|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 136 ],
            "I2": [ 434 ],
            "I3": [ 435 ],
            "O": [ 137 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$76.slice[10].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:39|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 435 ],
            "CO": [ 436 ],
            "I0": [ 136 ],
            "I1": [ 434 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$76.slice[11].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:39|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 139 ],
            "I2": [ 437 ],
            "I3": [ 436 ],
            "O": [ 140 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$76.slice[11].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:39|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 436 ],
            "CO": [ 438 ],
            "I0": [ 139 ],
            "I1": [ 437 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$76.slice[12].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:39|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 142 ],
            "I2": [ 439 ],
            "I3": [ 438 ],
            "O": [ 143 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$76.slice[12].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:39|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 438 ],
            "CO": [ 440 ],
            "I0": [ 142 ],
            "I1": [ 439 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$76.slice[13].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:39|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 145 ],
            "I2": [ 441 ],
            "I3": [ 440 ],
            "O": [ 146 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$76.slice[13].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:39|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 440 ],
            "CO": [ 442 ],
            "I0": [ 145 ],
            "I1": [ 441 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$76.slice[14].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:39|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 148 ],
            "I2": [ 443 ],
            "I3": [ 442 ],
            "O": [ 149 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$76.slice[14].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:39|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 442 ],
            "CO": [ 444 ],
            "I0": [ 148 ],
            "I1": [ 443 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$76.slice[15].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:39|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 151 ],
            "I2": [ 445 ],
            "I3": [ 444 ],
            "O": [ 152 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$76.slice[1].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:39|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 109 ],
            "I2": [ 446 ],
            "I3": [ 433 ],
            "O": [ 110 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$76.slice[1].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:39|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 433 ],
            "CO": [ 447 ],
            "I0": [ 109 ],
            "I1": [ 446 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$76.slice[2].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:39|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 112 ],
            "I2": [ 448 ],
            "I3": [ 447 ],
            "O": [ 113 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$76.slice[2].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:39|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 447 ],
            "CO": [ 449 ],
            "I0": [ 112 ],
            "I1": [ 448 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$76.slice[3].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:39|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 115 ],
            "I2": [ 450 ],
            "I3": [ 449 ],
            "O": [ 116 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$76.slice[3].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:39|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 449 ],
            "CO": [ 451 ],
            "I0": [ 115 ],
            "I1": [ 450 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$76.slice[4].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:39|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 118 ],
            "I2": [ 452 ],
            "I3": [ 451 ],
            "O": [ 119 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$76.slice[4].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:39|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 451 ],
            "CO": [ 453 ],
            "I0": [ 118 ],
            "I1": [ 452 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$76.slice[5].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:39|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 121 ],
            "I2": [ 454 ],
            "I3": [ 453 ],
            "O": [ 122 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$76.slice[5].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:39|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 453 ],
            "CO": [ 455 ],
            "I0": [ 121 ],
            "I1": [ 454 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$76.slice[6].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:39|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 124 ],
            "I2": [ 456 ],
            "I3": [ 455 ],
            "O": [ 125 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$76.slice[6].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:39|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 455 ],
            "CO": [ 457 ],
            "I0": [ 124 ],
            "I1": [ 456 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$76.slice[7].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:39|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 127 ],
            "I2": [ 458 ],
            "I3": [ 457 ],
            "O": [ 128 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$76.slice[7].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:39|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 457 ],
            "CO": [ 459 ],
            "I0": [ 127 ],
            "I1": [ 458 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$76.slice[8].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:39|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 130 ],
            "I2": [ 460 ],
            "I3": [ 459 ],
            "O": [ 131 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$76.slice[8].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:39|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 459 ],
            "CO": [ 461 ],
            "I0": [ 130 ],
            "I1": [ 460 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$76.slice[9].adder": {
          "hide_name": 1,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": 27030
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:39|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:53"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 133 ],
            "I2": [ 462 ],
            "I3": [ 461 ],
            "O": [ 134 ]
          }
        },
        "$auto$alumacc.cc:474:replace_alu$76.slice[9].carry": {
          "hide_name": 1,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:39|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:47"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 461 ],
            "CO": [ 435 ],
            "I0": [ 133 ],
            "I1": [ 462 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$132": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:121|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 432 ],
            "Q": [ 252 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$133": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:121|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 446 ],
            "Q": [ 273 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$134": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:121|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 448 ],
            "Q": [ 276 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$135": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:121|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 450 ],
            "Q": [ 279 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$136": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:121|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 452 ],
            "Q": [ 282 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$137": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:121|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 454 ],
            "Q": [ 285 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$138": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:121|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 456 ],
            "Q": [ 288 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$139": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:121|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 458 ],
            "Q": [ 291 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$140": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:121|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 460 ],
            "Q": [ 294 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$141": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:121|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 462 ],
            "Q": [ 297 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$142": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:121|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 434 ],
            "Q": [ 255 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$143": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:121|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 437 ],
            "Q": [ 259 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$144": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:121|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 439 ],
            "Q": [ 262 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$145": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:121|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 441 ],
            "Q": [ 265 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$146": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:121|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 443 ],
            "Q": [ 268 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$147": {
          "hide_name": 1,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:121|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 445 ],
            "Q": [ 271 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$164": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:81|../counter_mod2/counter_mod2.v:33|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 393 ],
            "E": [ 3 ],
            "Q": [ 24 ],
            "R": [ 4 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$165": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:81|../counter_mod2/counter_mod2.v:33|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 155 ],
            "E": [ 25 ],
            "Q": [ 154 ],
            "R": [ 4 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$166": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:81|../counter_mod2/counter_mod2.v:33|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 396 ],
            "E": [ 3 ],
            "Q": [ 395 ],
            "R": [ 4 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$167": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:81|../counter_mod2/counter_mod2.v:33|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 399 ],
            "E": [ 3 ],
            "Q": [ 398 ],
            "R": [ 4 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$168": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:81|../counter_mod2/counter_mod2.v:33|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 401 ],
            "E": [ 3 ],
            "Q": [ 22 ],
            "R": [ 4 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$195": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:18|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 252 ],
            "E": [ 3 ],
            "Q": [ 188 ],
            "R": [ 4 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$196": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:18|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 273 ],
            "E": [ 3 ],
            "Q": [ 190 ],
            "R": [ 4 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$197": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:18|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 276 ],
            "E": [ 3 ],
            "Q": [ 192 ],
            "R": [ 4 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$198": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:18|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 279 ],
            "E": [ 3 ],
            "Q": [ 194 ],
            "R": [ 4 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$199": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:18|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 282 ],
            "E": [ 3 ],
            "Q": [ 196 ],
            "R": [ 4 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$200": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:18|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 285 ],
            "E": [ 3 ],
            "Q": [ 198 ],
            "R": [ 4 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$201": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:18|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 288 ],
            "E": [ 3 ],
            "Q": [ 200 ],
            "R": [ 4 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$202": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:18|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 291 ],
            "E": [ 3 ],
            "Q": [ 202 ],
            "R": [ 4 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$203": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:18|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 294 ],
            "E": [ 3 ],
            "Q": [ 204 ],
            "R": [ 4 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$204": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:18|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 297 ],
            "E": [ 3 ],
            "Q": [ 206 ],
            "R": [ 4 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$205": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:18|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 255 ],
            "E": [ 3 ],
            "Q": [ 208 ],
            "R": [ 4 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$206": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:18|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 259 ],
            "E": [ 3 ],
            "Q": [ 210 ],
            "R": [ 4 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$207": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:18|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 262 ],
            "E": [ 3 ],
            "Q": [ 212 ],
            "R": [ 4 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$208": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:18|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 265 ],
            "E": [ 3 ],
            "Q": [ 214 ],
            "R": [ 4 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$209": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:18|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 268 ],
            "E": [ 3 ],
            "Q": [ 216 ],
            "R": [ 4 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$210": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:18|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 271 ],
            "E": [ 3 ],
            "Q": [ 218 ],
            "R": [ 4 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$211": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:18|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 253 ],
            "E": [ 23 ],
            "Q": [ 299 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$212": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:18|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 274 ],
            "E": [ 23 ],
            "Q": [ 320 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$213": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:18|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 277 ],
            "E": [ 23 ],
            "Q": [ 323 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$214": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:18|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 280 ],
            "E": [ 23 ],
            "Q": [ 326 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$215": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:18|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 283 ],
            "E": [ 23 ],
            "Q": [ 329 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$216": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:18|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 286 ],
            "E": [ 23 ],
            "Q": [ 332 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$217": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:18|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 289 ],
            "E": [ 23 ],
            "Q": [ 335 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$218": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:18|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 292 ],
            "E": [ 23 ],
            "Q": [ 338 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$219": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:18|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 295 ],
            "E": [ 23 ],
            "Q": [ 341 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$220": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:18|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 298 ],
            "E": [ 23 ],
            "Q": [ 344 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$221": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:18|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 257 ],
            "E": [ 23 ],
            "Q": [ 302 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$222": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:18|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 260 ],
            "E": [ 23 ],
            "Q": [ 306 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$223": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:18|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 263 ],
            "E": [ 23 ],
            "Q": [ 309 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$224": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:18|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 266 ],
            "E": [ 23 ],
            "Q": [ 312 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$225": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:18|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 269 ],
            "E": [ 23 ],
            "Q": [ 315 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$226": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:18|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 272 ],
            "E": [ 23 ],
            "Q": [ 318 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$291": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:18|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 299 ],
            "E": [ 3 ],
            "Q": [ 156 ],
            "R": [ 4 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$292": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:18|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 320 ],
            "E": [ 3 ],
            "Q": [ 158 ],
            "R": [ 4 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$293": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:18|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 323 ],
            "E": [ 3 ],
            "Q": [ 160 ],
            "R": [ 4 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$294": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:18|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 326 ],
            "E": [ 3 ],
            "Q": [ 162 ],
            "R": [ 4 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$295": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:18|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 329 ],
            "E": [ 3 ],
            "Q": [ 164 ],
            "R": [ 4 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$296": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:18|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 332 ],
            "E": [ 3 ],
            "Q": [ 166 ],
            "R": [ 4 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$297": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:18|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 335 ],
            "E": [ 3 ],
            "Q": [ 168 ],
            "R": [ 4 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$298": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:18|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 338 ],
            "E": [ 3 ],
            "Q": [ 170 ],
            "R": [ 4 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$299": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:18|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 341 ],
            "E": [ 3 ],
            "Q": [ 172 ],
            "R": [ 4 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$300": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:18|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 344 ],
            "E": [ 3 ],
            "Q": [ 174 ],
            "R": [ 4 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$301": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:18|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 302 ],
            "E": [ 3 ],
            "Q": [ 176 ],
            "R": [ 4 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$302": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:18|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 306 ],
            "E": [ 3 ],
            "Q": [ 178 ],
            "R": [ 4 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$303": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:18|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 309 ],
            "E": [ 3 ],
            "Q": [ 180 ],
            "R": [ 4 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$304": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:18|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 312 ],
            "E": [ 3 ],
            "Q": [ 182 ],
            "R": [ 4 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$305": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:18|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 315 ],
            "E": [ 3 ],
            "Q": [ 184 ],
            "R": [ 4 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$306": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:18|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 318 ],
            "E": [ 3 ],
            "Q": [ 186 ],
            "R": [ 4 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$307": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:18|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 300 ],
            "E": [ 23 ],
            "Q": [ 346 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$308": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:18|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 321 ],
            "E": [ 23 ],
            "Q": [ 367 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$309": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:18|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 324 ],
            "E": [ 23 ],
            "Q": [ 370 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$310": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:18|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 327 ],
            "E": [ 23 ],
            "Q": [ 373 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$311": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:18|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 330 ],
            "E": [ 23 ],
            "Q": [ 376 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$312": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:18|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 333 ],
            "E": [ 23 ],
            "Q": [ 379 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$313": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:18|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 336 ],
            "E": [ 23 ],
            "Q": [ 382 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$314": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:18|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 339 ],
            "E": [ 23 ],
            "Q": [ 385 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$315": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:18|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 342 ],
            "E": [ 23 ],
            "Q": [ 388 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$316": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:18|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 345 ],
            "E": [ 23 ],
            "Q": [ 391 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$317": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:18|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 304 ],
            "E": [ 23 ],
            "Q": [ 349 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$318": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:18|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 307 ],
            "E": [ 23 ],
            "Q": [ 353 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$319": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:18|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 310 ],
            "E": [ 23 ],
            "Q": [ 356 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$320": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:18|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 313 ],
            "E": [ 23 ],
            "Q": [ 359 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$321": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:18|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 316 ],
            "E": [ 23 ],
            "Q": [ 362 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$322": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:18|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 319 ],
            "E": [ 23 ],
            "Q": [ 365 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$374": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:18|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 346 ],
            "E": [ 3 ],
            "Q": [ 220 ],
            "R": [ 4 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$375": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:18|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 367 ],
            "E": [ 3 ],
            "Q": [ 222 ],
            "R": [ 4 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$376": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:18|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 370 ],
            "E": [ 3 ],
            "Q": [ 224 ],
            "R": [ 4 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$377": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:18|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 373 ],
            "E": [ 3 ],
            "Q": [ 226 ],
            "R": [ 4 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$378": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:18|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 376 ],
            "E": [ 3 ],
            "Q": [ 228 ],
            "R": [ 4 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$379": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:18|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 379 ],
            "E": [ 3 ],
            "Q": [ 230 ],
            "R": [ 4 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$380": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:18|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 382 ],
            "E": [ 3 ],
            "Q": [ 232 ],
            "R": [ 4 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$381": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:18|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 385 ],
            "E": [ 3 ],
            "Q": [ 234 ],
            "R": [ 4 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$382": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:18|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 388 ],
            "E": [ 3 ],
            "Q": [ 236 ],
            "R": [ 4 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$383": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:18|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 391 ],
            "E": [ 3 ],
            "Q": [ 238 ],
            "R": [ 4 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$384": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:18|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 349 ],
            "E": [ 3 ],
            "Q": [ 240 ],
            "R": [ 4 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$385": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:18|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 353 ],
            "E": [ 3 ],
            "Q": [ 242 ],
            "R": [ 4 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$386": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:18|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 356 ],
            "E": [ 3 ],
            "Q": [ 244 ],
            "R": [ 4 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$387": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:18|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 359 ],
            "E": [ 3 ],
            "Q": [ 246 ],
            "R": [ 4 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$388": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:18|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 362 ],
            "E": [ 3 ],
            "Q": [ 248 ],
            "R": [ 4 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$389": {
          "hide_name": 1,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:18|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 365 ],
            "E": [ 3 ],
            "Q": [ 250 ],
            "R": [ 4 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$390": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:18|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 347 ],
            "E": [ 23 ],
            "Q": [ 6 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$391": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:18|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 368 ],
            "E": [ 23 ],
            "Q": [ 7 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$392": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:18|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 371 ],
            "E": [ 23 ],
            "Q": [ 8 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$393": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:18|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 374 ],
            "E": [ 23 ],
            "Q": [ 9 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$394": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:18|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 377 ],
            "E": [ 23 ],
            "Q": [ 10 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$395": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:18|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 380 ],
            "E": [ 23 ],
            "Q": [ 11 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$396": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:18|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 383 ],
            "E": [ 23 ],
            "Q": [ 12 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$397": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:18|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 386 ],
            "E": [ 23 ],
            "Q": [ 13 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$398": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:18|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 389 ],
            "E": [ 23 ],
            "Q": [ 14 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$399": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:18|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 392 ],
            "E": [ 23 ],
            "Q": [ 15 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$400": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:18|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 351 ],
            "E": [ 23 ],
            "Q": [ 16 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$401": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:18|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 354 ],
            "E": [ 23 ],
            "Q": [ 17 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$402": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:18|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 357 ],
            "E": [ 23 ],
            "Q": [ 18 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$403": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:18|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 360 ],
            "E": [ 23 ],
            "Q": [ 19 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$404": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:18|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 363 ],
            "E": [ 23 ],
            "Q": [ 20 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$405": {
          "hide_name": 1,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:101|cic_comb.v:18|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:8"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 22 ],
            "D": [ 366 ],
            "E": [ 23 ],
            "Q": [ 21 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$502": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:29|../dff/dff.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 27 ],
            "Q": [ 58 ],
            "R": [ 4 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$503": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:29|../dff/dff.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 29 ],
            "Q": [ 61 ],
            "R": [ 4 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$504": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:29|../dff/dff.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 31 ],
            "Q": [ 64 ],
            "R": [ 4 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$505": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:29|../dff/dff.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 33 ],
            "Q": [ 67 ],
            "R": [ 4 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$506": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:29|../dff/dff.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 35 ],
            "Q": [ 70 ],
            "R": [ 4 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$507": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:29|../dff/dff.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 37 ],
            "Q": [ 73 ],
            "R": [ 4 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$508": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:29|../dff/dff.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 39 ],
            "Q": [ 76 ],
            "R": [ 4 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$509": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:29|../dff/dff.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 41 ],
            "Q": [ 79 ],
            "R": [ 4 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$510": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:29|../dff/dff.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 43 ],
            "Q": [ 82 ],
            "R": [ 4 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$511": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:29|../dff/dff.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 45 ],
            "Q": [ 85 ],
            "R": [ 4 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$512": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:29|../dff/dff.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 47 ],
            "Q": [ 88 ],
            "R": [ 4 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$513": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:29|../dff/dff.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 49 ],
            "Q": [ 91 ],
            "R": [ 4 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$514": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:29|../dff/dff.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 51 ],
            "Q": [ 94 ],
            "R": [ 4 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$515": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:29|../dff/dff.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 53 ],
            "Q": [ 97 ],
            "R": [ 4 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$516": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:29|../dff/dff.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 55 ],
            "Q": [ 100 ],
            "R": [ 4 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$517": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:29|../dff/dff.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 57 ],
            "Q": [ 103 ],
            "R": [ 4 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$534": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:29|../dff/dff.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 60 ],
            "Q": [ 106 ],
            "R": [ 4 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$535": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:29|../dff/dff.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 63 ],
            "Q": [ 109 ],
            "R": [ 4 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$536": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:29|../dff/dff.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 66 ],
            "Q": [ 112 ],
            "R": [ 4 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$537": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:29|../dff/dff.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 69 ],
            "Q": [ 115 ],
            "R": [ 4 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$538": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:29|../dff/dff.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 72 ],
            "Q": [ 118 ],
            "R": [ 4 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$539": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:29|../dff/dff.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 75 ],
            "Q": [ 121 ],
            "R": [ 4 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$540": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:29|../dff/dff.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 78 ],
            "Q": [ 124 ],
            "R": [ 4 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$541": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:29|../dff/dff.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 81 ],
            "Q": [ 127 ],
            "R": [ 4 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$542": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:29|../dff/dff.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 84 ],
            "Q": [ 130 ],
            "R": [ 4 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$543": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:29|../dff/dff.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 87 ],
            "Q": [ 133 ],
            "R": [ 4 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$544": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:29|../dff/dff.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 90 ],
            "Q": [ 136 ],
            "R": [ 4 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$545": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:29|../dff/dff.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 93 ],
            "Q": [ 139 ],
            "R": [ 4 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$546": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:29|../dff/dff.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 96 ],
            "Q": [ 142 ],
            "R": [ 4 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$547": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:29|../dff/dff.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 99 ],
            "Q": [ 145 ],
            "R": [ 4 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$548": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:29|../dff/dff.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 102 ],
            "Q": [ 148 ],
            "R": [ 4 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$549": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:29|../dff/dff.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 105 ],
            "Q": [ 151 ],
            "R": [ 4 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$566": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:29|../dff/dff.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 108 ],
            "Q": [ 432 ],
            "R": [ 4 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$567": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:29|../dff/dff.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 111 ],
            "Q": [ 446 ],
            "R": [ 4 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$568": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:29|../dff/dff.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 114 ],
            "Q": [ 448 ],
            "R": [ 4 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$569": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:29|../dff/dff.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 117 ],
            "Q": [ 450 ],
            "R": [ 4 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$570": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:29|../dff/dff.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 120 ],
            "Q": [ 452 ],
            "R": [ 4 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$571": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:29|../dff/dff.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 123 ],
            "Q": [ 454 ],
            "R": [ 4 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$572": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:29|../dff/dff.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 126 ],
            "Q": [ 456 ],
            "R": [ 4 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$573": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:29|../dff/dff.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 129 ],
            "Q": [ 458 ],
            "R": [ 4 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$574": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:29|../dff/dff.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 132 ],
            "Q": [ 460 ],
            "R": [ 4 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$575": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:29|../dff/dff.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 135 ],
            "Q": [ 462 ],
            "R": [ 4 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$576": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:29|../dff/dff.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 138 ],
            "Q": [ 434 ],
            "R": [ 4 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$577": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:29|../dff/dff.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 141 ],
            "Q": [ 437 ],
            "R": [ 4 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$578": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:29|../dff/dff.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 144 ],
            "Q": [ 439 ],
            "R": [ 4 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$579": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:29|../dff/dff.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 147 ],
            "Q": [ 441 ],
            "R": [ 4 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$580": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:29|../dff/dff.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 150 ],
            "Q": [ 443 ],
            "R": [ 4 ]
          }
        },
        "$auto$simplemap.cc:420:simplemap_dff$581": {
          "hide_name": 1,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": 1,
            "src": "cic_pruned.v:50|../int/int.v:29|../dff/dff.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/cells_map.v:2"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 2 ],
            "D": [ 153 ],
            "Q": [ 445 ],
            "R": [ 4 ]
          }
        }
      },
      "netnames": {
        "$abc$2344$auto$alumacc.cc:474:replace_alu$58.BB[0]": {
          "hide_name": 1,
          "bits": [ 189 ],
          "attributes": {
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:42"
          }
        },
        "$abc$2344$auto$alumacc.cc:474:replace_alu$58.BB[10]": {
          "hide_name": 1,
          "bits": [ 209 ],
          "attributes": {
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:42"
          }
        },
        "$abc$2344$auto$alumacc.cc:474:replace_alu$58.BB[11]": {
          "hide_name": 1,
          "bits": [ 211 ],
          "attributes": {
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:42"
          }
        },
        "$abc$2344$auto$alumacc.cc:474:replace_alu$58.BB[12]": {
          "hide_name": 1,
          "bits": [ 213 ],
          "attributes": {
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:42"
          }
        },
        "$abc$2344$auto$alumacc.cc:474:replace_alu$58.BB[13]": {
          "hide_name": 1,
          "bits": [ 215 ],
          "attributes": {
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:42"
          }
        },
        "$abc$2344$auto$alumacc.cc:474:replace_alu$58.BB[14]": {
          "hide_name": 1,
          "bits": [ 217 ],
          "attributes": {
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:42"
          }
        },
        "$abc$2344$auto$alumacc.cc:474:replace_alu$58.BB[15]": {
          "hide_name": 1,
          "bits": [ 219 ],
          "attributes": {
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:42"
          }
        },
        "$abc$2344$auto$alumacc.cc:474:replace_alu$58.BB[1]": {
          "hide_name": 1,
          "bits": [ 191 ],
          "attributes": {
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:42"
          }
        },
        "$abc$2344$auto$alumacc.cc:474:replace_alu$58.BB[2]": {
          "hide_name": 1,
          "bits": [ 193 ],
          "attributes": {
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:42"
          }
        },
        "$abc$2344$auto$alumacc.cc:474:replace_alu$58.BB[3]": {
          "hide_name": 1,
          "bits": [ 195 ],
          "attributes": {
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:42"
          }
        },
        "$abc$2344$auto$alumacc.cc:474:replace_alu$58.BB[4]": {
          "hide_name": 1,
          "bits": [ 197 ],
          "attributes": {
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:42"
          }
        },
        "$abc$2344$auto$alumacc.cc:474:replace_alu$58.BB[5]": {
          "hide_name": 1,
          "bits": [ 199 ],
          "attributes": {
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:42"
          }
        },
        "$abc$2344$auto$alumacc.cc:474:replace_alu$58.BB[6]": {
          "hide_name": 1,
          "bits": [ 201 ],
          "attributes": {
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:42"
          }
        },
        "$abc$2344$auto$alumacc.cc:474:replace_alu$58.BB[7]": {
          "hide_name": 1,
          "bits": [ 203 ],
          "attributes": {
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:42"
          }
        },
        "$abc$2344$auto$alumacc.cc:474:replace_alu$58.BB[8]": {
          "hide_name": 1,
          "bits": [ 205 ],
          "attributes": {
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:42"
          }
        },
        "$abc$2344$auto$alumacc.cc:474:replace_alu$58.BB[9]": {
          "hide_name": 1,
          "bits": [ 207 ],
          "attributes": {
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:42"
          }
        },
        "$abc$2344$auto$alumacc.cc:474:replace_alu$61.BB[0]": {
          "hide_name": 1,
          "bits": [ 157 ],
          "attributes": {
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:42"
          }
        },
        "$abc$2344$auto$alumacc.cc:474:replace_alu$61.BB[10]": {
          "hide_name": 1,
          "bits": [ 177 ],
          "attributes": {
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:42"
          }
        },
        "$abc$2344$auto$alumacc.cc:474:replace_alu$61.BB[11]": {
          "hide_name": 1,
          "bits": [ 179 ],
          "attributes": {
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:42"
          }
        },
        "$abc$2344$auto$alumacc.cc:474:replace_alu$61.BB[12]": {
          "hide_name": 1,
          "bits": [ 181 ],
          "attributes": {
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:42"
          }
        },
        "$abc$2344$auto$alumacc.cc:474:replace_alu$61.BB[13]": {
          "hide_name": 1,
          "bits": [ 183 ],
          "attributes": {
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:42"
          }
        },
        "$abc$2344$auto$alumacc.cc:474:replace_alu$61.BB[14]": {
          "hide_name": 1,
          "bits": [ 185 ],
          "attributes": {
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:42"
          }
        },
        "$abc$2344$auto$alumacc.cc:474:replace_alu$61.BB[15]": {
          "hide_name": 1,
          "bits": [ 187 ],
          "attributes": {
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:42"
          }
        },
        "$abc$2344$auto$alumacc.cc:474:replace_alu$61.BB[1]": {
          "hide_name": 1,
          "bits": [ 159 ],
          "attributes": {
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:42"
          }
        },
        "$abc$2344$auto$alumacc.cc:474:replace_alu$61.BB[2]": {
          "hide_name": 1,
          "bits": [ 161 ],
          "attributes": {
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:42"
          }
        },
        "$abc$2344$auto$alumacc.cc:474:replace_alu$61.BB[3]": {
          "hide_name": 1,
          "bits": [ 163 ],
          "attributes": {
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:42"
          }
        },
        "$abc$2344$auto$alumacc.cc:474:replace_alu$61.BB[4]": {
          "hide_name": 1,
          "bits": [ 165 ],
          "attributes": {
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:42"
          }
        },
        "$abc$2344$auto$alumacc.cc:474:replace_alu$61.BB[5]": {
          "hide_name": 1,
          "bits": [ 167 ],
          "attributes": {
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:42"
          }
        },
        "$abc$2344$auto$alumacc.cc:474:replace_alu$61.BB[6]": {
          "hide_name": 1,
          "bits": [ 169 ],
          "attributes": {
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:42"
          }
        },
        "$abc$2344$auto$alumacc.cc:474:replace_alu$61.BB[7]": {
          "hide_name": 1,
          "bits": [ 171 ],
          "attributes": {
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:42"
          }
        },
        "$abc$2344$auto$alumacc.cc:474:replace_alu$61.BB[8]": {
          "hide_name": 1,
          "bits": [ 173 ],
          "attributes": {
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:42"
          }
        },
        "$abc$2344$auto$alumacc.cc:474:replace_alu$61.BB[9]": {
          "hide_name": 1,
          "bits": [ 175 ],
          "attributes": {
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:42"
          }
        },
        "$abc$2344$auto$alumacc.cc:474:replace_alu$64.BB[0]": {
          "hide_name": 1,
          "bits": [ 221 ],
          "attributes": {
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:42"
          }
        },
        "$abc$2344$auto$alumacc.cc:474:replace_alu$64.BB[10]": {
          "hide_name": 1,
          "bits": [ 241 ],
          "attributes": {
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:42"
          }
        },
        "$abc$2344$auto$alumacc.cc:474:replace_alu$64.BB[11]": {
          "hide_name": 1,
          "bits": [ 243 ],
          "attributes": {
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:42"
          }
        },
        "$abc$2344$auto$alumacc.cc:474:replace_alu$64.BB[12]": {
          "hide_name": 1,
          "bits": [ 245 ],
          "attributes": {
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:42"
          }
        },
        "$abc$2344$auto$alumacc.cc:474:replace_alu$64.BB[13]": {
          "hide_name": 1,
          "bits": [ 247 ],
          "attributes": {
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:42"
          }
        },
        "$abc$2344$auto$alumacc.cc:474:replace_alu$64.BB[14]": {
          "hide_name": 1,
          "bits": [ 249 ],
          "attributes": {
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:42"
          }
        },
        "$abc$2344$auto$alumacc.cc:474:replace_alu$64.BB[15]": {
          "hide_name": 1,
          "bits": [ 251 ],
          "attributes": {
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:42"
          }
        },
        "$abc$2344$auto$alumacc.cc:474:replace_alu$64.BB[1]": {
          "hide_name": 1,
          "bits": [ 223 ],
          "attributes": {
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:42"
          }
        },
        "$abc$2344$auto$alumacc.cc:474:replace_alu$64.BB[2]": {
          "hide_name": 1,
          "bits": [ 225 ],
          "attributes": {
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:42"
          }
        },
        "$abc$2344$auto$alumacc.cc:474:replace_alu$64.BB[3]": {
          "hide_name": 1,
          "bits": [ 227 ],
          "attributes": {
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:42"
          }
        },
        "$abc$2344$auto$alumacc.cc:474:replace_alu$64.BB[4]": {
          "hide_name": 1,
          "bits": [ 229 ],
          "attributes": {
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:42"
          }
        },
        "$abc$2344$auto$alumacc.cc:474:replace_alu$64.BB[5]": {
          "hide_name": 1,
          "bits": [ 231 ],
          "attributes": {
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:42"
          }
        },
        "$abc$2344$auto$alumacc.cc:474:replace_alu$64.BB[6]": {
          "hide_name": 1,
          "bits": [ 233 ],
          "attributes": {
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:42"
          }
        },
        "$abc$2344$auto$alumacc.cc:474:replace_alu$64.BB[7]": {
          "hide_name": 1,
          "bits": [ 235 ],
          "attributes": {
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:42"
          }
        },
        "$abc$2344$auto$alumacc.cc:474:replace_alu$64.BB[8]": {
          "hide_name": 1,
          "bits": [ 237 ],
          "attributes": {
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:42"
          }
        },
        "$abc$2344$auto$alumacc.cc:474:replace_alu$64.BB[9]": {
          "hide_name": 1,
          "bits": [ 239 ],
          "attributes": {
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:42"
          }
        },
        "$abc$2344$auto$dff2dffe.cc:175:make_patterns_logic$1077": {
          "hide_name": 1,
          "bits": [ 23 ],
          "attributes": {
          }
        },
        "$abc$2344$auto$dff2dffe.cc:175:make_patterns_logic$944": {
          "hide_name": 1,
          "bits": [ 25 ],
          "attributes": {
          }
        },
        "$abc$2344$auto$simplemap.cc:309:simplemap_lut$915[1]": {
          "hide_name": 1,
          "bits": [ 155 ],
          "attributes": {
          }
        },
        "$abc$2344$techmap\\intStage[0].int.$add$../int/int.v:39$22_Y[0]": {
          "hide_name": 1,
          "bits": [ 26 ],
          "attributes": {
            "src": "cic_pruned.v:50|../int/int.v:39"
          }
        },
        "$abc$2344$techmap\\intStage[0].int.$add$../int/int.v:39$22_Y[10]": {
          "hide_name": 1,
          "bits": [ 46 ],
          "attributes": {
            "src": "cic_pruned.v:50|../int/int.v:39"
          }
        },
        "$abc$2344$techmap\\intStage[0].int.$add$../int/int.v:39$22_Y[11]": {
          "hide_name": 1,
          "bits": [ 48 ],
          "attributes": {
            "src": "cic_pruned.v:50|../int/int.v:39"
          }
        },
        "$abc$2344$techmap\\intStage[0].int.$add$../int/int.v:39$22_Y[12]": {
          "hide_name": 1,
          "bits": [ 50 ],
          "attributes": {
            "src": "cic_pruned.v:50|../int/int.v:39"
          }
        },
        "$abc$2344$techmap\\intStage[0].int.$add$../int/int.v:39$22_Y[13]": {
          "hide_name": 1,
          "bits": [ 52 ],
          "attributes": {
            "src": "cic_pruned.v:50|../int/int.v:39"
          }
        },
        "$abc$2344$techmap\\intStage[0].int.$add$../int/int.v:39$22_Y[14]": {
          "hide_name": 1,
          "bits": [ 54 ],
          "attributes": {
            "src": "cic_pruned.v:50|../int/int.v:39"
          }
        },
        "$abc$2344$techmap\\intStage[0].int.$add$../int/int.v:39$22_Y[15]": {
          "hide_name": 1,
          "bits": [ 56 ],
          "attributes": {
            "src": "cic_pruned.v:50|../int/int.v:39"
          }
        },
        "$abc$2344$techmap\\intStage[0].int.$add$../int/int.v:39$22_Y[1]": {
          "hide_name": 1,
          "bits": [ 28 ],
          "attributes": {
            "src": "cic_pruned.v:50|../int/int.v:39"
          }
        },
        "$abc$2344$techmap\\intStage[0].int.$add$../int/int.v:39$22_Y[2]": {
          "hide_name": 1,
          "bits": [ 30 ],
          "attributes": {
            "src": "cic_pruned.v:50|../int/int.v:39"
          }
        },
        "$abc$2344$techmap\\intStage[0].int.$add$../int/int.v:39$22_Y[3]": {
          "hide_name": 1,
          "bits": [ 32 ],
          "attributes": {
            "src": "cic_pruned.v:50|../int/int.v:39"
          }
        },
        "$abc$2344$techmap\\intStage[0].int.$add$../int/int.v:39$22_Y[4]": {
          "hide_name": 1,
          "bits": [ 34 ],
          "attributes": {
            "src": "cic_pruned.v:50|../int/int.v:39"
          }
        },
        "$abc$2344$techmap\\intStage[0].int.$add$../int/int.v:39$22_Y[5]": {
          "hide_name": 1,
          "bits": [ 36 ],
          "attributes": {
            "src": "cic_pruned.v:50|../int/int.v:39"
          }
        },
        "$abc$2344$techmap\\intStage[0].int.$add$../int/int.v:39$22_Y[6]": {
          "hide_name": 1,
          "bits": [ 38 ],
          "attributes": {
            "src": "cic_pruned.v:50|../int/int.v:39"
          }
        },
        "$abc$2344$techmap\\intStage[0].int.$add$../int/int.v:39$22_Y[7]": {
          "hide_name": 1,
          "bits": [ 40 ],
          "attributes": {
            "src": "cic_pruned.v:50|../int/int.v:39"
          }
        },
        "$abc$2344$techmap\\intStage[0].int.$add$../int/int.v:39$22_Y[8]": {
          "hide_name": 1,
          "bits": [ 42 ],
          "attributes": {
            "src": "cic_pruned.v:50|../int/int.v:39"
          }
        },
        "$abc$2344$techmap\\intStage[0].int.$add$../int/int.v:39$22_Y[9]": {
          "hide_name": 1,
          "bits": [ 44 ],
          "attributes": {
            "src": "cic_pruned.v:50|../int/int.v:39"
          }
        },
        "$abc$2344$techmap\\intStage[1].int.$add$../int/int.v:39$22_Y[0]": {
          "hide_name": 1,
          "bits": [ 59 ],
          "attributes": {
            "src": "cic_pruned.v:50|../int/int.v:39"
          }
        },
        "$abc$2344$techmap\\intStage[1].int.$add$../int/int.v:39$22_Y[10]": {
          "hide_name": 1,
          "bits": [ 89 ],
          "attributes": {
            "src": "cic_pruned.v:50|../int/int.v:39"
          }
        },
        "$abc$2344$techmap\\intStage[1].int.$add$../int/int.v:39$22_Y[11]": {
          "hide_name": 1,
          "bits": [ 92 ],
          "attributes": {
            "src": "cic_pruned.v:50|../int/int.v:39"
          }
        },
        "$abc$2344$techmap\\intStage[1].int.$add$../int/int.v:39$22_Y[12]": {
          "hide_name": 1,
          "bits": [ 95 ],
          "attributes": {
            "src": "cic_pruned.v:50|../int/int.v:39"
          }
        },
        "$abc$2344$techmap\\intStage[1].int.$add$../int/int.v:39$22_Y[13]": {
          "hide_name": 1,
          "bits": [ 98 ],
          "attributes": {
            "src": "cic_pruned.v:50|../int/int.v:39"
          }
        },
        "$abc$2344$techmap\\intStage[1].int.$add$../int/int.v:39$22_Y[14]": {
          "hide_name": 1,
          "bits": [ 101 ],
          "attributes": {
            "src": "cic_pruned.v:50|../int/int.v:39"
          }
        },
        "$abc$2344$techmap\\intStage[1].int.$add$../int/int.v:39$22_Y[15]": {
          "hide_name": 1,
          "bits": [ 104 ],
          "attributes": {
            "src": "cic_pruned.v:50|../int/int.v:39"
          }
        },
        "$abc$2344$techmap\\intStage[1].int.$add$../int/int.v:39$22_Y[1]": {
          "hide_name": 1,
          "bits": [ 62 ],
          "attributes": {
            "src": "cic_pruned.v:50|../int/int.v:39"
          }
        },
        "$abc$2344$techmap\\intStage[1].int.$add$../int/int.v:39$22_Y[2]": {
          "hide_name": 1,
          "bits": [ 65 ],
          "attributes": {
            "src": "cic_pruned.v:50|../int/int.v:39"
          }
        },
        "$abc$2344$techmap\\intStage[1].int.$add$../int/int.v:39$22_Y[3]": {
          "hide_name": 1,
          "bits": [ 68 ],
          "attributes": {
            "src": "cic_pruned.v:50|../int/int.v:39"
          }
        },
        "$abc$2344$techmap\\intStage[1].int.$add$../int/int.v:39$22_Y[4]": {
          "hide_name": 1,
          "bits": [ 71 ],
          "attributes": {
            "src": "cic_pruned.v:50|../int/int.v:39"
          }
        },
        "$abc$2344$techmap\\intStage[1].int.$add$../int/int.v:39$22_Y[5]": {
          "hide_name": 1,
          "bits": [ 74 ],
          "attributes": {
            "src": "cic_pruned.v:50|../int/int.v:39"
          }
        },
        "$abc$2344$techmap\\intStage[1].int.$add$../int/int.v:39$22_Y[6]": {
          "hide_name": 1,
          "bits": [ 77 ],
          "attributes": {
            "src": "cic_pruned.v:50|../int/int.v:39"
          }
        },
        "$abc$2344$techmap\\intStage[1].int.$add$../int/int.v:39$22_Y[7]": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "cic_pruned.v:50|../int/int.v:39"
          }
        },
        "$abc$2344$techmap\\intStage[1].int.$add$../int/int.v:39$22_Y[8]": {
          "hide_name": 1,
          "bits": [ 83 ],
          "attributes": {
            "src": "cic_pruned.v:50|../int/int.v:39"
          }
        },
        "$abc$2344$techmap\\intStage[1].int.$add$../int/int.v:39$22_Y[9]": {
          "hide_name": 1,
          "bits": [ 86 ],
          "attributes": {
            "src": "cic_pruned.v:50|../int/int.v:39"
          }
        },
        "$abc$2344$techmap\\intStage[2].int.$add$../int/int.v:39$22_Y[0]": {
          "hide_name": 1,
          "bits": [ 107 ],
          "attributes": {
            "src": "cic_pruned.v:50|../int/int.v:39"
          }
        },
        "$abc$2344$techmap\\intStage[2].int.$add$../int/int.v:39$22_Y[10]": {
          "hide_name": 1,
          "bits": [ 137 ],
          "attributes": {
            "src": "cic_pruned.v:50|../int/int.v:39"
          }
        },
        "$abc$2344$techmap\\intStage[2].int.$add$../int/int.v:39$22_Y[11]": {
          "hide_name": 1,
          "bits": [ 140 ],
          "attributes": {
            "src": "cic_pruned.v:50|../int/int.v:39"
          }
        },
        "$abc$2344$techmap\\intStage[2].int.$add$../int/int.v:39$22_Y[12]": {
          "hide_name": 1,
          "bits": [ 143 ],
          "attributes": {
            "src": "cic_pruned.v:50|../int/int.v:39"
          }
        },
        "$abc$2344$techmap\\intStage[2].int.$add$../int/int.v:39$22_Y[13]": {
          "hide_name": 1,
          "bits": [ 146 ],
          "attributes": {
            "src": "cic_pruned.v:50|../int/int.v:39"
          }
        },
        "$abc$2344$techmap\\intStage[2].int.$add$../int/int.v:39$22_Y[14]": {
          "hide_name": 1,
          "bits": [ 149 ],
          "attributes": {
            "src": "cic_pruned.v:50|../int/int.v:39"
          }
        },
        "$abc$2344$techmap\\intStage[2].int.$add$../int/int.v:39$22_Y[15]": {
          "hide_name": 1,
          "bits": [ 152 ],
          "attributes": {
            "src": "cic_pruned.v:50|../int/int.v:39"
          }
        },
        "$abc$2344$techmap\\intStage[2].int.$add$../int/int.v:39$22_Y[1]": {
          "hide_name": 1,
          "bits": [ 110 ],
          "attributes": {
            "src": "cic_pruned.v:50|../int/int.v:39"
          }
        },
        "$abc$2344$techmap\\intStage[2].int.$add$../int/int.v:39$22_Y[2]": {
          "hide_name": 1,
          "bits": [ 113 ],
          "attributes": {
            "src": "cic_pruned.v:50|../int/int.v:39"
          }
        },
        "$abc$2344$techmap\\intStage[2].int.$add$../int/int.v:39$22_Y[3]": {
          "hide_name": 1,
          "bits": [ 116 ],
          "attributes": {
            "src": "cic_pruned.v:50|../int/int.v:39"
          }
        },
        "$abc$2344$techmap\\intStage[2].int.$add$../int/int.v:39$22_Y[4]": {
          "hide_name": 1,
          "bits": [ 119 ],
          "attributes": {
            "src": "cic_pruned.v:50|../int/int.v:39"
          }
        },
        "$abc$2344$techmap\\intStage[2].int.$add$../int/int.v:39$22_Y[5]": {
          "hide_name": 1,
          "bits": [ 122 ],
          "attributes": {
            "src": "cic_pruned.v:50|../int/int.v:39"
          }
        },
        "$abc$2344$techmap\\intStage[2].int.$add$../int/int.v:39$22_Y[6]": {
          "hide_name": 1,
          "bits": [ 125 ],
          "attributes": {
            "src": "cic_pruned.v:50|../int/int.v:39"
          }
        },
        "$abc$2344$techmap\\intStage[2].int.$add$../int/int.v:39$22_Y[7]": {
          "hide_name": 1,
          "bits": [ 128 ],
          "attributes": {
            "src": "cic_pruned.v:50|../int/int.v:39"
          }
        },
        "$abc$2344$techmap\\intStage[2].int.$add$../int/int.v:39$22_Y[8]": {
          "hide_name": 1,
          "bits": [ 131 ],
          "attributes": {
            "src": "cic_pruned.v:50|../int/int.v:39"
          }
        },
        "$abc$2344$techmap\\intStage[2].int.$add$../int/int.v:39$22_Y[9]": {
          "hide_name": 1,
          "bits": [ 134 ],
          "attributes": {
            "src": "cic_pruned.v:50|../int/int.v:39"
          }
        },
        "$auto$alumacc.cc:474:replace_alu$58.C": {
          "hide_name": 1,
          "bits": [ "1", 254, 275, 278, 281, 284, 287, 290, 293, 296, 256, 258, 261, 264, 267, 270 ],
          "attributes": {
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:43"
          }
        },
        "$auto$alumacc.cc:474:replace_alu$61.C": {
          "hide_name": 1,
          "bits": [ "1", 301, 322, 325, 328, 331, 334, 337, 340, 343, 303, 305, 308, 311, 314, 317 ],
          "attributes": {
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:43"
          }
        },
        "$auto$alumacc.cc:474:replace_alu$64.C": {
          "hide_name": 1,
          "bits": [ "1", 348, 369, 372, 375, 378, 381, 384, 387, 390, 350, 352, 355, 358, 361, 364 ],
          "attributes": {
            "src": "cic_pruned.v:101|cic_comb.v:28|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:43"
          }
        },
        "$auto$alumacc.cc:474:replace_alu$67.C": {
          "hide_name": 1,
          "bits": [ "0", 24, 394, 397, 400 ],
          "attributes": {
            "src": "cic_pruned.v:81|../counter_mod2/counter_mod2.v:41|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:43"
          }
        },
        "$auto$alumacc.cc:474:replace_alu$70.C": {
          "hide_name": 1,
          "bits": [ "0", 402, 409, 410, 411, 412, 413, 414, 415, 416, 403, 404, 405, 406, 407, 408 ],
          "attributes": {
            "src": "cic_pruned.v:50|../int/int.v:39|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:43"
          }
        },
        "$auto$alumacc.cc:474:replace_alu$73.C": {
          "hide_name": 1,
          "bits": [ "0", 417, 424, 425, 426, 427, 428, 429, 430, 431, 418, 419, 420, 421, 422, 423 ],
          "attributes": {
            "src": "cic_pruned.v:50|../int/int.v:39|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:43"
          }
        },
        "$auto$alumacc.cc:474:replace_alu$76.C": {
          "hide_name": 1,
          "bits": [ "0", 433, 447, 449, 451, 453, 455, 457, 459, 461, 435, 436, 438, 440, 442, 444 ],
          "attributes": {
            "src": "cic_pruned.v:50|../int/int.v:39|C:\\Users\\brett\\fpga\\yosys\\share\\ice40/arith_map.v:43"
          }
        },
        "$auto$wreduce.cc:455:run$57": {
          "hide_name": 1,
          "bits": [ 393, 155, 396, 399, 401, 463, 464, 465, 466, 467, 468, 469, 470, 471, 472, 473, 474, 475, 476, 477, 478, 479, 480, 481, 482, 483, 484, 485, 486, 487, 488, 489 ],
          "attributes": {
            "src": "cic_pruned.v:81|../counter_mod2/counter_mod2.v:41",
            "unused_bits": "5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
          }
        },
        "$techmap\\combStage[0].comb.$0\\o_data[15:0]": {
          "hide_name": 1,
          "bits": [ 253, 274, 277, 280, 283, 286, 289, 292, 295, 298, 257, 260, 263, 266, 269, 272 ],
          "attributes": {
            "src": "cic_pruned.v:101|cic_comb.v:18"
          }
        },
        "$techmap\\combStage[1].comb.$0\\o_data[15:0]": {
          "hide_name": 1,
          "bits": [ 300, 321, 324, 327, 330, 333, 336, 339, 342, 345, 304, 307, 310, 313, 316, 319 ],
          "attributes": {
            "src": "cic_pruned.v:101|cic_comb.v:18"
          }
        },
        "$techmap\\combStage[2].comb.$0\\o_data[15:0]": {
          "hide_name": 1,
          "bits": [ 347, 368, 371, 374, 377, 380, 383, 386, 389, 392, 351, 354, 357, 360, 363, 366 ],
          "attributes": {
            "src": "cic_pruned.v:101|cic_comb.v:18"
          }
        },
        "combStage[0].comb.delay": {
          "hide_name": 0,
          "bits": [ 188, 190, 192, 194, 196, 198, 200, 202, 204, 206, 208, 210, 212, 214, 216, 218 ],
          "attributes": {
            "src": "cic_pruned.v:101|cic_comb.v:11"
          }
        },
        "combStage[0].comb.i_clk": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "cic_pruned.v:101|cic_comb.v:7"
          }
        },
        "combStage[0].comb.i_data": {
          "hide_name": 0,
          "bits": [ 252, 273, 276, 279, 282, 285, 288, 291, 294, 297, 255, 259, 262, 265, 268, 271 ],
          "attributes": {
            "src": "cic_pruned.v:101|cic_comb.v:8"
          }
        },
        "combStage[0].comb.i_en": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "cic_pruned.v:101|cic_comb.v:7"
          }
        },
        "combStage[0].comb.i_rst": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "cic_pruned.v:101|cic_comb.v:7"
          }
        },
        "combStage[0].comb.o_data": {
          "hide_name": 0,
          "bits": [ 299, 320, 323, 326, 329, 332, 335, 338, 341, 344, 302, 306, 309, 312, 315, 318 ],
          "attributes": {
            "src": "cic_pruned.v:101|cic_comb.v:9"
          }
        },
        "combStage[0].i_stage": {
          "hide_name": 0,
          "bits": [ 252, 273, 276, 279, 282, 285, 288, 291, 294, 297, 255, 259, 262, 265, 268, 271 ],
          "attributes": {
            "src": "cic_pruned.v:99"
          }
        },
        "combStage[0].o_stage": {
          "hide_name": 0,
          "bits": [ 299, 320, 323, 326, 329, 332, 335, 338, 341, 344, 302, 306, 309, 312, 315, 318 ],
          "attributes": {
            "src": "cic_pruned.v:100"
          }
        },
        "combStage[1].comb.delay": {
          "hide_name": 0,
          "bits": [ 156, 158, 160, 162, 164, 166, 168, 170, 172, 174, 176, 178, 180, 182, 184, 186 ],
          "attributes": {
            "src": "cic_pruned.v:101|cic_comb.v:11"
          }
        },
        "combStage[1].comb.i_clk": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "cic_pruned.v:101|cic_comb.v:7"
          }
        },
        "combStage[1].comb.i_data": {
          "hide_name": 0,
          "bits": [ 299, 320, 323, 326, 329, 332, 335, 338, 341, 344, 302, 306, 309, 312, 315, 318 ],
          "attributes": {
            "src": "cic_pruned.v:101|cic_comb.v:8"
          }
        },
        "combStage[1].comb.i_en": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "cic_pruned.v:101|cic_comb.v:7"
          }
        },
        "combStage[1].comb.i_rst": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "cic_pruned.v:101|cic_comb.v:7"
          }
        },
        "combStage[1].comb.o_data": {
          "hide_name": 0,
          "bits": [ 346, 367, 370, 373, 376, 379, 382, 385, 388, 391, 349, 353, 356, 359, 362, 365 ],
          "attributes": {
            "src": "cic_pruned.v:101|cic_comb.v:9"
          }
        },
        "combStage[1].i_stage": {
          "hide_name": 0,
          "bits": [ 299, 320, 323, 326, 329, 332, 335, 338, 341, 344, 302, 306, 309, 312, 315, 318 ],
          "attributes": {
            "src": "cic_pruned.v:99"
          }
        },
        "combStage[1].o_stage": {
          "hide_name": 0,
          "bits": [ 346, 367, 370, 373, 376, 379, 382, 385, 388, 391, 349, 353, 356, 359, 362, 365 ],
          "attributes": {
            "src": "cic_pruned.v:100"
          }
        },
        "combStage[2].comb.delay": {
          "hide_name": 0,
          "bits": [ 220, 222, 224, 226, 228, 230, 232, 234, 236, 238, 240, 242, 244, 246, 248, 250 ],
          "attributes": {
            "src": "cic_pruned.v:101|cic_comb.v:11"
          }
        },
        "combStage[2].comb.i_clk": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "cic_pruned.v:101|cic_comb.v:7"
          }
        },
        "combStage[2].comb.i_data": {
          "hide_name": 0,
          "bits": [ 346, 367, 370, 373, 376, 379, 382, 385, 388, 391, 349, 353, 356, 359, 362, 365 ],
          "attributes": {
            "src": "cic_pruned.v:101|cic_comb.v:8"
          }
        },
        "combStage[2].comb.i_en": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "cic_pruned.v:101|cic_comb.v:7"
          }
        },
        "combStage[2].comb.i_rst": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "cic_pruned.v:101|cic_comb.v:7"
          }
        },
        "combStage[2].comb.o_data": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21 ],
          "attributes": {
            "src": "cic_pruned.v:101|cic_comb.v:9"
          }
        },
        "combStage[2].i_stage": {
          "hide_name": 0,
          "bits": [ 346, 367, 370, 373, 376, 379, 382, 385, 388, 391, 349, 353, 356, 359, 362, 365 ],
          "attributes": {
            "src": "cic_pruned.v:99"
          }
        },
        "combStage[2].o_stage": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21 ],
          "attributes": {
            "src": "cic_pruned.v:100"
          }
        },
        "dec": {
          "hide_name": 0,
          "bits": [ 24, 154, 395, 398, 22 ],
          "attributes": {
            "src": "cic_pruned.v:41"
          }
        },
        "dec_clk": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "cic_pruned.v:40"
          }
        },
        "dec_cnt.i_clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "cic_pruned.v:81|../counter_mod2/counter_mod2.v:23"
          }
        },
        "dec_cnt.i_en": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "cic_pruned.v:81|../counter_mod2/counter_mod2.v:23"
          }
        },
        "dec_cnt.i_ld": {
          "hide_name": 0,
          "bits": [ "0" ],
          "attributes": {
            "src": "cic_pruned.v:81|../counter_mod2/counter_mod2.v:23"
          }
        },
        "dec_cnt.i_rst": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "cic_pruned.v:81|../counter_mod2/counter_mod2.v:23"
          }
        },
        "dec_cnt.i_up": {
          "hide_name": 0,
          "bits": [ "1" ],
          "attributes": {
            "src": "cic_pruned.v:81|../counter_mod2/counter_mod2.v:23"
          }
        },
        "dec_cnt.next": {
          "hide_name": 0,
          "bits": [ 24, 154, 395, 398, 22 ],
          "attributes": {
            "src": "cic_pruned.v:81|../counter_mod2/counter_mod2.v:26"
          }
        },
        "dec_cnt.o_data": {
          "hide_name": 0,
          "bits": [ 24, 154, 395, 398, 22 ],
          "attributes": {
            "src": "cic_pruned.v:81|../counter_mod2/counter_mod2.v:25"
          }
        },
        "i_clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "cic_pruned.v:35"
          }
        },
        "i_data": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "cic_pruned.v:36"
          }
        },
        "i_en": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "cic_pruned.v:35"
          }
        },
        "i_rst": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "cic_pruned.v:35"
          }
        },
        "intStage[0].i_stage": {
          "hide_name": 0,
          "bits": [ 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5 ],
          "attributes": {
            "src": "cic_pruned.v:48"
          }
        },
        "intStage[0].int.i_clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "cic_pruned.v:50|../int/int.v:24"
          }
        },
        "intStage[0].int.i_en": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "cic_pruned.v:50|../int/int.v:24"
          }
        },
        "intStage[0].int.i_rst": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "cic_pruned.v:50|../int/int.v:24"
          }
        },
        "intStage[0].int.i_x": {
          "hide_name": 0,
          "bits": [ 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5 ],
          "attributes": {
            "src": "cic_pruned.v:50|../int/int.v:25"
          }
        },
        "intStage[0].int.i_x_ext": {
          "hide_name": 0,
          "bits": [ 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5, 5 ],
          "attributes": {
            "src": "cic_pruned.v:50|../int/int.v:27"
          }
        },
        "intStage[0].int.o_y": {
          "hide_name": 0,
          "bits": [ 58, 61, 64, 67, 70, 73, 76, 79, 82, 85, 88, 91, 94, 97, 100, 103 ],
          "attributes": {
            "src": "cic_pruned.v:50|../int/int.v:26"
          }
        },
        "intStage[0].int.x_int": {
          "hide_name": 0,
          "bits": [ 27, 29, 31, 33, 35, 37, 39, 41, 43, 45, 47, 49, 51, 53, 55, 57 ],
          "attributes": {
            "src": "cic_pruned.v:50|../int/int.v:27"
          }
        },
        "intStage[0].int.zinv.i_clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "cic_pruned.v:50|../int/int.v:29|../dff/dff.v:19"
          }
        },
        "intStage[0].int.zinv.i_d": {
          "hide_name": 0,
          "bits": [ 27, 29, 31, 33, 35, 37, 39, 41, 43, 45, 47, 49, 51, 53, 55, 57 ],
          "attributes": {
            "src": "cic_pruned.v:50|../int/int.v:29|../dff/dff.v:20"
          }
        },
        "intStage[0].int.zinv.i_rst": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "cic_pruned.v:50|../int/int.v:29|../dff/dff.v:19"
          }
        },
        "intStage[0].int.zinv.o_q": {
          "hide_name": 0,
          "bits": [ 58, 61, 64, 67, 70, 73, 76, 79, 82, 85, 88, 91, 94, 97, 100, 103 ],
          "attributes": {
            "src": "cic_pruned.v:50|../int/int.v:29|../dff/dff.v:21"
          }
        },
        "intStage[0].int.zinv.q": {
          "hide_name": 0,
          "bits": [ 58, 61, 64, 67, 70, 73, 76, 79, 82, 85, 88, 91, 94, 97, 100, 103 ],
          "attributes": {
            "src": "cic_pruned.v:50|../int/int.v:29|../dff/dff.v:22"
          }
        },
        "intStage[0].o_stage": {
          "hide_name": 0,
          "bits": [ 58, 61, 64, 67, 70, 73, 76, 79, 82, 85, 88, 91, 94, 97, 100, 103 ],
          "attributes": {
            "src": "cic_pruned.v:49"
          }
        },
        "intStage[1].i_stage": {
          "hide_name": 0,
          "bits": [ 58, 61, 64, 67, 70, 73, 76, 79, 82, 85, 88, 91, 94, 97, 100, 103 ],
          "attributes": {
            "src": "cic_pruned.v:48"
          }
        },
        "intStage[1].int.i_clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "cic_pruned.v:50|../int/int.v:24"
          }
        },
        "intStage[1].int.i_en": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "cic_pruned.v:50|../int/int.v:24"
          }
        },
        "intStage[1].int.i_rst": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "cic_pruned.v:50|../int/int.v:24"
          }
        },
        "intStage[1].int.i_x": {
          "hide_name": 0,
          "bits": [ 58, 61, 64, 67, 70, 73, 76, 79, 82, 85, 88, 91, 94, 97, 100, 103 ],
          "attributes": {
            "src": "cic_pruned.v:50|../int/int.v:25"
          }
        },
        "intStage[1].int.i_x_ext": {
          "hide_name": 0,
          "bits": [ 58, 61, 64, 67, 70, 73, 76, 79, 82, 85, 88, 91, 94, 97, 100, 103 ],
          "attributes": {
            "src": "cic_pruned.v:50|../int/int.v:27"
          }
        },
        "intStage[1].int.o_y": {
          "hide_name": 0,
          "bits": [ 106, 109, 112, 115, 118, 121, 124, 127, 130, 133, 136, 139, 142, 145, 148, 151 ],
          "attributes": {
            "src": "cic_pruned.v:50|../int/int.v:26"
          }
        },
        "intStage[1].int.x_int": {
          "hide_name": 0,
          "bits": [ 60, 63, 66, 69, 72, 75, 78, 81, 84, 87, 90, 93, 96, 99, 102, 105 ],
          "attributes": {
            "src": "cic_pruned.v:50|../int/int.v:27"
          }
        },
        "intStage[1].int.zinv.i_clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "cic_pruned.v:50|../int/int.v:29|../dff/dff.v:19"
          }
        },
        "intStage[1].int.zinv.i_d": {
          "hide_name": 0,
          "bits": [ 60, 63, 66, 69, 72, 75, 78, 81, 84, 87, 90, 93, 96, 99, 102, 105 ],
          "attributes": {
            "src": "cic_pruned.v:50|../int/int.v:29|../dff/dff.v:20"
          }
        },
        "intStage[1].int.zinv.i_rst": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "cic_pruned.v:50|../int/int.v:29|../dff/dff.v:19"
          }
        },
        "intStage[1].int.zinv.o_q": {
          "hide_name": 0,
          "bits": [ 106, 109, 112, 115, 118, 121, 124, 127, 130, 133, 136, 139, 142, 145, 148, 151 ],
          "attributes": {
            "src": "cic_pruned.v:50|../int/int.v:29|../dff/dff.v:21"
          }
        },
        "intStage[1].int.zinv.q": {
          "hide_name": 0,
          "bits": [ 106, 109, 112, 115, 118, 121, 124, 127, 130, 133, 136, 139, 142, 145, 148, 151 ],
          "attributes": {
            "src": "cic_pruned.v:50|../int/int.v:29|../dff/dff.v:22"
          }
        },
        "intStage[1].o_stage": {
          "hide_name": 0,
          "bits": [ 106, 109, 112, 115, 118, 121, 124, 127, 130, 133, 136, 139, 142, 145, 148, 151 ],
          "attributes": {
            "src": "cic_pruned.v:49"
          }
        },
        "intStage[2].i_stage": {
          "hide_name": 0,
          "bits": [ 106, 109, 112, 115, 118, 121, 124, 127, 130, 133, 136, 139, 142, 145, 148, 151 ],
          "attributes": {
            "src": "cic_pruned.v:48"
          }
        },
        "intStage[2].int.i_clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "cic_pruned.v:50|../int/int.v:24"
          }
        },
        "intStage[2].int.i_en": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "cic_pruned.v:50|../int/int.v:24"
          }
        },
        "intStage[2].int.i_rst": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "cic_pruned.v:50|../int/int.v:24"
          }
        },
        "intStage[2].int.i_x": {
          "hide_name": 0,
          "bits": [ 106, 109, 112, 115, 118, 121, 124, 127, 130, 133, 136, 139, 142, 145, 148, 151 ],
          "attributes": {
            "src": "cic_pruned.v:50|../int/int.v:25"
          }
        },
        "intStage[2].int.i_x_ext": {
          "hide_name": 0,
          "bits": [ 106, 109, 112, 115, 118, 121, 124, 127, 130, 133, 136, 139, 142, 145, 148, 151 ],
          "attributes": {
            "src": "cic_pruned.v:50|../int/int.v:27"
          }
        },
        "intStage[2].int.o_y": {
          "hide_name": 0,
          "bits": [ 432, 446, 448, 450, 452, 454, 456, 458, 460, 462, 434, 437, 439, 441, 443, 445 ],
          "attributes": {
            "src": "cic_pruned.v:50|../int/int.v:26"
          }
        },
        "intStage[2].int.x_int": {
          "hide_name": 0,
          "bits": [ 108, 111, 114, 117, 120, 123, 126, 129, 132, 135, 138, 141, 144, 147, 150, 153 ],
          "attributes": {
            "src": "cic_pruned.v:50|../int/int.v:27"
          }
        },
        "intStage[2].int.zinv.i_clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "cic_pruned.v:50|../int/int.v:29|../dff/dff.v:19"
          }
        },
        "intStage[2].int.zinv.i_d": {
          "hide_name": 0,
          "bits": [ 108, 111, 114, 117, 120, 123, 126, 129, 132, 135, 138, 141, 144, 147, 150, 153 ],
          "attributes": {
            "src": "cic_pruned.v:50|../int/int.v:29|../dff/dff.v:20"
          }
        },
        "intStage[2].int.zinv.i_rst": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "cic_pruned.v:50|../int/int.v:29|../dff/dff.v:19"
          }
        },
        "intStage[2].int.zinv.o_q": {
          "hide_name": 0,
          "bits": [ 432, 446, 448, 450, 452, 454, 456, 458, 460, 462, 434, 437, 439, 441, 443, 445 ],
          "attributes": {
            "src": "cic_pruned.v:50|../int/int.v:29|../dff/dff.v:21"
          }
        },
        "intStage[2].int.zinv.q": {
          "hide_name": 0,
          "bits": [ 432, 446, 448, 450, 452, 454, 456, 458, 460, 462, 434, 437, 439, 441, 443, 445 ],
          "attributes": {
            "src": "cic_pruned.v:50|../int/int.v:29|../dff/dff.v:22"
          }
        },
        "intStage[2].o_stage": {
          "hide_name": 0,
          "bits": [ 432, 446, 448, 450, 452, 454, 456, 458, 460, 462, 434, 437, 439, 441, 443, 445 ],
          "attributes": {
            "src": "cic_pruned.v:49"
          }
        },
        "int_to_comb": {
          "hide_name": 0,
          "bits": [ 252, 273, 276, 279, 282, 285, 288, 291, 294, 297, 255, 259, 262, 265, 268, 271 ],
          "attributes": {
            "src": "cic_pruned.v:120"
          }
        },
        "o_clk": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "cic_pruned.v:37"
          }
        },
        "o_data": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21 ],
          "attributes": {
            "src": "cic_pruned.v:38"
          }
        }
      }
    }
  }
}
