
14-ADC.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00007c8c  00400000  00400000  00008000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00407c8c  00407c8c  0000fc8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000884  20000000  00407c94  00010000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00000528  20000884  00408518  00010884  2**2
                  ALLOC
  4 .stack        00003004  20000dac  00408a40  00010884  2**0
                  ALLOC
  5 .ARM.attributes 0000002a  00000000  00000000  00010884  2**0
                  CONTENTS, READONLY
  6 .comment      0000005b  00000000  00000000  000108ae  2**0
                  CONTENTS, READONLY
  7 .debug_info   0000a386  00000000  00000000  00010909  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000017b9  00000000  00000000  0001ac8f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00006114  00000000  00000000  0001c448  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000a98  00000000  00000000  0002255c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000009b8  00000000  00000000  00022ff4  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00013c6e  00000000  00000000  000239ac  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000a906  00000000  00000000  0003761a  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00058c76  00000000  00000000  00041f20  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00003654  00000000  00000000  0009ab98  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <_sfixed>:
  400000:	20003db0 	.word	0x20003db0
  400004:	00401fe5 	.word	0x00401fe5
  400008:	004020ad 	.word	0x004020ad
  40000c:	004020ad 	.word	0x004020ad
  400010:	004020ad 	.word	0x004020ad
  400014:	004020ad 	.word	0x004020ad
  400018:	004020ad 	.word	0x004020ad
	...
  40002c:	004020ad 	.word	0x004020ad
  400030:	004020ad 	.word	0x004020ad
  400034:	00000000 	.word	0x00000000
  400038:	004020ad 	.word	0x004020ad
  40003c:	004020ad 	.word	0x004020ad
  400040:	004020ad 	.word	0x004020ad
  400044:	004020ad 	.word	0x004020ad
  400048:	004020ad 	.word	0x004020ad
  40004c:	004020ad 	.word	0x004020ad
  400050:	004020ad 	.word	0x004020ad
  400054:	004020ad 	.word	0x004020ad
  400058:	004020ad 	.word	0x004020ad
  40005c:	004020ad 	.word	0x004020ad
  400060:	004020ad 	.word	0x004020ad
  400064:	004020ad 	.word	0x004020ad
  400068:	00000000 	.word	0x00000000
  40006c:	00401bf5 	.word	0x00401bf5
  400070:	00401c0d 	.word	0x00401c0d
  400074:	00401c25 	.word	0x00401c25
  400078:	004020ad 	.word	0x004020ad
  40007c:	004020ad 	.word	0x004020ad
	...
  400088:	004020ad 	.word	0x004020ad
  40008c:	004020ad 	.word	0x004020ad
  400090:	004020ad 	.word	0x004020ad
  400094:	004020ad 	.word	0x004020ad
  400098:	004020ad 	.word	0x004020ad
  40009c:	004024f1 	.word	0x004024f1
  4000a0:	004020ad 	.word	0x004020ad
  4000a4:	004020ad 	.word	0x004020ad
  4000a8:	004020ad 	.word	0x004020ad
  4000ac:	004020ad 	.word	0x004020ad
  4000b0:	004020ad 	.word	0x004020ad
  4000b4:	004024b1 	.word	0x004024b1
  4000b8:	004020ad 	.word	0x004020ad
  4000bc:	004020ad 	.word	0x004020ad
  4000c0:	004020ad 	.word	0x004020ad
  4000c4:	004020ad 	.word	0x004020ad
  4000c8:	004020ad 	.word	0x004020ad

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	20000884 	.word	0x20000884
  4000e8:	00000000 	.word	0x00000000
  4000ec:	00407c94 	.word	0x00407c94

004000f0 <frame_dummy>:
  4000f0:	4b08      	ldr	r3, [pc, #32]	; (400114 <frame_dummy+0x24>)
  4000f2:	b510      	push	{r4, lr}
  4000f4:	b11b      	cbz	r3, 4000fe <frame_dummy+0xe>
  4000f6:	4808      	ldr	r0, [pc, #32]	; (400118 <frame_dummy+0x28>)
  4000f8:	4908      	ldr	r1, [pc, #32]	; (40011c <frame_dummy+0x2c>)
  4000fa:	f3af 8000 	nop.w
  4000fe:	4808      	ldr	r0, [pc, #32]	; (400120 <frame_dummy+0x30>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b903      	cbnz	r3, 400106 <frame_dummy+0x16>
  400104:	bd10      	pop	{r4, pc}
  400106:	4b07      	ldr	r3, [pc, #28]	; (400124 <frame_dummy+0x34>)
  400108:	2b00      	cmp	r3, #0
  40010a:	d0fb      	beq.n	400104 <frame_dummy+0x14>
  40010c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400110:	4718      	bx	r3
  400112:	bf00      	nop
  400114:	00000000 	.word	0x00000000
  400118:	00407c94 	.word	0x00407c94
  40011c:	20000888 	.word	0x20000888
  400120:	00407c94 	.word	0x00407c94
  400124:	00000000 	.word	0x00000000

00400128 <adc_init>:
 *
 * \return 0 on success.
 */
uint32_t adc_init(Adc *p_adc, const uint32_t ul_mck,
		const uint32_t ul_adc_clock, const enum adc_startup_time startup)
{
  400128:	b480      	push	{r7}
  40012a:	b087      	sub	sp, #28
  40012c:	af00      	add	r7, sp, #0
  40012e:	60f8      	str	r0, [r7, #12]
  400130:	60b9      	str	r1, [r7, #8]
  400132:	607a      	str	r2, [r7, #4]
  400134:	603b      	str	r3, [r7, #0]
	uint32_t ul_prescal;

	/*  Reset the controller. */
	p_adc->ADC_CR = ADC_CR_SWRST;
  400136:	68fb      	ldr	r3, [r7, #12]
  400138:	2201      	movs	r2, #1
  40013a:	601a      	str	r2, [r3, #0]

	/* Reset Mode Register. */
	p_adc->ADC_MR = 0;
  40013c:	68fb      	ldr	r3, [r7, #12]
  40013e:	2200      	movs	r2, #0
  400140:	605a      	str	r2, [r3, #4]

	/* Reset PDC transfer. */
	p_adc->ADC_PTCR = (ADC_PTCR_RXTDIS | ADC_PTCR_TXTDIS);
  400142:	68fb      	ldr	r3, [r7, #12]
  400144:	f240 2202 	movw	r2, #514	; 0x202
  400148:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
	p_adc->ADC_RCR = 0;
  40014c:	68fb      	ldr	r3, [r7, #12]
  40014e:	2200      	movs	r2, #0
  400150:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	p_adc->ADC_RNCR = 0;
  400154:	68fb      	ldr	r3, [r7, #12]
  400156:	2200      	movs	r2, #0
  400158:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114

	ul_prescal = ul_mck / (2 * ul_adc_clock) - 1;
  40015c:	687b      	ldr	r3, [r7, #4]
  40015e:	005b      	lsls	r3, r3, #1
  400160:	68ba      	ldr	r2, [r7, #8]
  400162:	fbb2 f3f3 	udiv	r3, r2, r3
  400166:	3b01      	subs	r3, #1
  400168:	617b      	str	r3, [r7, #20]
	p_adc->ADC_MR |= ADC_MR_PRESCAL(ul_prescal) | startup;
  40016a:	68fb      	ldr	r3, [r7, #12]
  40016c:	685a      	ldr	r2, [r3, #4]
  40016e:	697b      	ldr	r3, [r7, #20]
  400170:	021b      	lsls	r3, r3, #8
  400172:	b299      	uxth	r1, r3
  400174:	683b      	ldr	r3, [r7, #0]
  400176:	430b      	orrs	r3, r1
  400178:	431a      	orrs	r2, r3
  40017a:	68fb      	ldr	r3, [r7, #12]
  40017c:	605a      	str	r2, [r3, #4]
	return 0;
  40017e:	2300      	movs	r3, #0
}
  400180:	4618      	mov	r0, r3
  400182:	371c      	adds	r7, #28
  400184:	46bd      	mov	sp, r7
  400186:	f85d 7b04 	ldr.w	r7, [sp], #4
  40018a:	4770      	bx	lr

0040018c <adc_configure_trigger>:
 * ADC_MR_FREERUN_OFF disables freerun mode.
 *
 */
void adc_configure_trigger(Adc *p_adc, const enum adc_trigger_t trigger,
		uint8_t uc_freerun)
{
  40018c:	b480      	push	{r7}
  40018e:	b083      	sub	sp, #12
  400190:	af00      	add	r7, sp, #0
  400192:	6078      	str	r0, [r7, #4]
  400194:	460b      	mov	r3, r1
  400196:	70fb      	strb	r3, [r7, #3]
  400198:	4613      	mov	r3, r2
  40019a:	70bb      	strb	r3, [r7, #2]
	p_adc->ADC_MR |= trigger | ((uc_freerun << 7) & ADC_MR_FREERUN);
  40019c:	687b      	ldr	r3, [r7, #4]
  40019e:	685a      	ldr	r2, [r3, #4]
  4001a0:	78f9      	ldrb	r1, [r7, #3]
  4001a2:	78bb      	ldrb	r3, [r7, #2]
  4001a4:	01db      	lsls	r3, r3, #7
  4001a6:	b2db      	uxtb	r3, r3
  4001a8:	430b      	orrs	r3, r1
  4001aa:	431a      	orrs	r2, r3
  4001ac:	687b      	ldr	r3, [r7, #4]
  4001ae:	605a      	str	r2, [r3, #4]
}
  4001b0:	370c      	adds	r7, #12
  4001b2:	46bd      	mov	sp, r7
  4001b4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4001b8:	4770      	bx	lr
  4001ba:	bf00      	nop

004001bc <adc_configure_timing>:
 * \param uc_settling Analog settling time = (uc_settling + 1) / ADC clock.
 * \param uc_transfer Data transfer time = (uc_transfer * 2 + 3) / ADC clock.
 */
void adc_configure_timing(Adc *p_adc, const uint8_t uc_tracking,
		const enum adc_settling_time_t settling,const uint8_t uc_transfer)
{
  4001bc:	b480      	push	{r7}
  4001be:	b085      	sub	sp, #20
  4001c0:	af00      	add	r7, sp, #0
  4001c2:	60f8      	str	r0, [r7, #12]
  4001c4:	607a      	str	r2, [r7, #4]
  4001c6:	461a      	mov	r2, r3
  4001c8:	460b      	mov	r3, r1
  4001ca:	72fb      	strb	r3, [r7, #11]
  4001cc:	4613      	mov	r3, r2
  4001ce:	72bb      	strb	r3, [r7, #10]
	p_adc->ADC_MR |= ADC_MR_TRANSFER(uc_transfer)
  4001d0:	68fb      	ldr	r3, [r7, #12]
  4001d2:	685a      	ldr	r2, [r3, #4]
  4001d4:	7abb      	ldrb	r3, [r7, #10]
  4001d6:	071b      	lsls	r3, r3, #28
  4001d8:	f003 5140 	and.w	r1, r3, #805306368	; 0x30000000
			| settling | ADC_MR_TRACKTIM(uc_tracking);
  4001dc:	687b      	ldr	r3, [r7, #4]
  4001de:	4319      	orrs	r1, r3
  4001e0:	7afb      	ldrb	r3, [r7, #11]
  4001e2:	061b      	lsls	r3, r3, #24
  4001e4:	f003 6370 	and.w	r3, r3, #251658240	; 0xf000000
  4001e8:	430b      	orrs	r3, r1
 * \param uc_transfer Data transfer time = (uc_transfer * 2 + 3) / ADC clock.
 */
void adc_configure_timing(Adc *p_adc, const uint8_t uc_tracking,
		const enum adc_settling_time_t settling,const uint8_t uc_transfer)
{
	p_adc->ADC_MR |= ADC_MR_TRANSFER(uc_transfer)
  4001ea:	431a      	orrs	r2, r3
  4001ec:	68fb      	ldr	r3, [r7, #12]
  4001ee:	605a      	str	r2, [r3, #4]
			| settling | ADC_MR_TRACKTIM(uc_tracking);
}
  4001f0:	3714      	adds	r7, #20
  4001f2:	46bd      	mov	sp, r7
  4001f4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4001f8:	4770      	bx	lr
  4001fa:	bf00      	nop

004001fc <adc_start>:
 *
 * \param p_adc Pointer to an ADC instance.
 */

void adc_start(Adc *p_adc)
{
  4001fc:	b480      	push	{r7}
  4001fe:	b083      	sub	sp, #12
  400200:	af00      	add	r7, sp, #0
  400202:	6078      	str	r0, [r7, #4]
	p_adc->ADC_CR = ADC_CR_START;
  400204:	687b      	ldr	r3, [r7, #4]
  400206:	2202      	movs	r2, #2
  400208:	601a      	str	r2, [r3, #0]
}
  40020a:	370c      	adds	r7, #12
  40020c:	46bd      	mov	sp, r7
  40020e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400212:	4770      	bx	lr

00400214 <adc_enable_channel>:
 *
 * \param p_adc Pointer to an ADC instance.
 * \param adc_ch ADC channel number.
 */
void adc_enable_channel(Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
  400214:	b480      	push	{r7}
  400216:	b083      	sub	sp, #12
  400218:	af00      	add	r7, sp, #0
  40021a:	6078      	str	r0, [r7, #4]
  40021c:	460b      	mov	r3, r1
  40021e:	70fb      	strb	r3, [r7, #3]
	p_adc->ADC_CHER = 1 << adc_ch;
  400220:	78fb      	ldrb	r3, [r7, #3]
  400222:	2201      	movs	r2, #1
  400224:	fa02 f303 	lsl.w	r3, r2, r3
  400228:	461a      	mov	r2, r3
  40022a:	687b      	ldr	r3, [r7, #4]
  40022c:	611a      	str	r2, [r3, #16]
}
  40022e:	370c      	adds	r7, #12
  400230:	46bd      	mov	sp, r7
  400232:	f85d 7b04 	ldr.w	r7, [sp], #4
  400236:	4770      	bx	lr

00400238 <adc_get_channel_value>:
 * \param adc_ch ADC channel number.
 *
 * \return ADC value of the specified channel.
 */
uint32_t adc_get_channel_value(const Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
  400238:	b480      	push	{r7}
  40023a:	b085      	sub	sp, #20
  40023c:	af00      	add	r7, sp, #0
  40023e:	6078      	str	r0, [r7, #4]
  400240:	460b      	mov	r3, r1
  400242:	70fb      	strb	r3, [r7, #3]
	uint32_t ul_data = 0;
  400244:	2300      	movs	r3, #0
  400246:	60fb      	str	r3, [r7, #12]

	if (15 >= adc_ch) {
  400248:	78fb      	ldrb	r3, [r7, #3]
  40024a:	2b0f      	cmp	r3, #15
  40024c:	d805      	bhi.n	40025a <adc_get_channel_value+0x22>
		ul_data = *(p_adc->ADC_CDR + adc_ch);
  40024e:	78fa      	ldrb	r2, [r7, #3]
  400250:	687b      	ldr	r3, [r7, #4]
  400252:	3214      	adds	r2, #20
  400254:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  400258:	60fb      	str	r3, [r7, #12]
	}

	return ul_data;
  40025a:	68fb      	ldr	r3, [r7, #12]
}
  40025c:	4618      	mov	r0, r3
  40025e:	3714      	adds	r7, #20
  400260:	46bd      	mov	sp, r7
  400262:	f85d 7b04 	ldr.w	r7, [sp], #4
  400266:	4770      	bx	lr

00400268 <adc_enable_interrupt>:
 *
 * \param p_adc Pointer to an ADC instance.
 * \param ul_source Interrupts to be enabled.
 */
void adc_enable_interrupt(Adc *p_adc, const uint32_t ul_source)
{
  400268:	b480      	push	{r7}
  40026a:	b083      	sub	sp, #12
  40026c:	af00      	add	r7, sp, #0
  40026e:	6078      	str	r0, [r7, #4]
  400270:	6039      	str	r1, [r7, #0]
	p_adc->ADC_IER = ul_source;
  400272:	687b      	ldr	r3, [r7, #4]
  400274:	683a      	ldr	r2, [r7, #0]
  400276:	625a      	str	r2, [r3, #36]	; 0x24
}
  400278:	370c      	adds	r7, #12
  40027a:	46bd      	mov	sp, r7
  40027c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400280:	4770      	bx	lr
  400282:	bf00      	nop

00400284 <adc_get_status>:
 * \param p_adc Pointer to an ADC instance.
 *
 * \return ADC status structure.
 */
uint32_t adc_get_status(const Adc *p_adc)
{
  400284:	b480      	push	{r7}
  400286:	b083      	sub	sp, #12
  400288:	af00      	add	r7, sp, #0
  40028a:	6078      	str	r0, [r7, #4]
	return p_adc->ADC_ISR;
  40028c:	687b      	ldr	r3, [r7, #4]
  40028e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
}
  400290:	4618      	mov	r0, r3
  400292:	370c      	adds	r7, #12
  400294:	46bd      	mov	sp, r7
  400296:	f85d 7b04 	ldr.w	r7, [sp], #4
  40029a:	4770      	bx	lr

0040029c <adc_enable_ts>:
 * \brief Turn on temperature sensor.
 *
 * \param p_adc Pointer to an ADC instance.
 */
void adc_enable_ts(Adc *p_adc)
{
  40029c:	b480      	push	{r7}
  40029e:	b083      	sub	sp, #12
  4002a0:	af00      	add	r7, sp, #0
  4002a2:	6078      	str	r0, [r7, #4]
	p_adc->ADC_ACR |= ADC_ACR_TSON;
  4002a4:	687b      	ldr	r3, [r7, #4]
  4002a6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
  4002aa:	f043 0210 	orr.w	r2, r3, #16
  4002ae:	687b      	ldr	r3, [r7, #4]
  4002b0:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
}
  4002b4:	370c      	adds	r7, #12
  4002b6:	46bd      	mov	sp, r7
  4002b8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4002bc:	4770      	bx	lr
  4002be:	bf00      	nop

004002c0 <osc_enable>:
#define OSC_MAINCK_XTAL_HZ          BOARD_FREQ_MAINCK_XTAL          //!< External crystal oscillator.
#define OSC_MAINCK_BYPASS_HZ        BOARD_FREQ_MAINCK_BYPASS        //!< External bypass oscillator.
//@}

static inline void osc_enable(uint32_t ul_id)
{
  4002c0:	b580      	push	{r7, lr}
  4002c2:	b082      	sub	sp, #8
  4002c4:	af00      	add	r7, sp, #0
  4002c6:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4002c8:	687b      	ldr	r3, [r7, #4]
  4002ca:	2b07      	cmp	r3, #7
  4002cc:	d830      	bhi.n	400330 <osc_enable+0x70>
  4002ce:	a201      	add	r2, pc, #4	; (adr r2, 4002d4 <osc_enable+0x14>)
  4002d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4002d4:	00400331 	.word	0x00400331
  4002d8:	004002f5 	.word	0x004002f5
  4002dc:	004002fd 	.word	0x004002fd
  4002e0:	00400305 	.word	0x00400305
  4002e4:	0040030d 	.word	0x0040030d
  4002e8:	00400315 	.word	0x00400315
  4002ec:	0040031d 	.word	0x0040031d
  4002f0:	00400327 	.word	0x00400327
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  4002f4:	2000      	movs	r0, #0
  4002f6:	4b10      	ldr	r3, [pc, #64]	; (400338 <osc_enable+0x78>)
  4002f8:	4798      	blx	r3
		break;
  4002fa:	e019      	b.n	400330 <osc_enable+0x70>

	case OSC_SLCK_32K_BYPASS:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  4002fc:	2001      	movs	r0, #1
  4002fe:	4b0e      	ldr	r3, [pc, #56]	; (400338 <osc_enable+0x78>)
  400300:	4798      	blx	r3
		break;
  400302:	e015      	b.n	400330 <osc_enable+0x70>


	case OSC_MAINCK_4M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  400304:	2000      	movs	r0, #0
  400306:	4b0d      	ldr	r3, [pc, #52]	; (40033c <osc_enable+0x7c>)
  400308:	4798      	blx	r3
		break;
  40030a:	e011      	b.n	400330 <osc_enable+0x70>

	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  40030c:	2010      	movs	r0, #16
  40030e:	4b0b      	ldr	r3, [pc, #44]	; (40033c <osc_enable+0x7c>)
  400310:	4798      	blx	r3
		break;
  400312:	e00d      	b.n	400330 <osc_enable+0x70>

	case OSC_MAINCK_12M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  400314:	2020      	movs	r0, #32
  400316:	4b09      	ldr	r3, [pc, #36]	; (40033c <osc_enable+0x7c>)
  400318:	4798      	blx	r3
		break;
  40031a:	e009      	b.n	400330 <osc_enable+0x70>


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  40031c:	2000      	movs	r0, #0
  40031e:	213e      	movs	r1, #62	; 0x3e
  400320:	4b07      	ldr	r3, [pc, #28]	; (400340 <osc_enable+0x80>)
  400322:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  400324:	e004      	b.n	400330 <osc_enable+0x70>

	case OSC_MAINCK_BYPASS:
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  400326:	2001      	movs	r0, #1
  400328:	213e      	movs	r1, #62	; 0x3e
  40032a:	4b05      	ldr	r3, [pc, #20]	; (400340 <osc_enable+0x80>)
  40032c:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  40032e:	bf00      	nop
	}
}
  400330:	3708      	adds	r7, #8
  400332:	46bd      	mov	sp, r7
  400334:	bd80      	pop	{r7, pc}
  400336:	bf00      	nop
  400338:	00401cc1 	.word	0x00401cc1
  40033c:	00401d2d 	.word	0x00401d2d
  400340:	00401d9d 	.word	0x00401d9d

00400344 <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint32_t ul_id)
{
  400344:	b580      	push	{r7, lr}
  400346:	b082      	sub	sp, #8
  400348:	af00      	add	r7, sp, #0
  40034a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  40034c:	687b      	ldr	r3, [r7, #4]
  40034e:	2b07      	cmp	r3, #7
  400350:	d826      	bhi.n	4003a0 <osc_is_ready+0x5c>
  400352:	a201      	add	r2, pc, #4	; (adr r2, 400358 <osc_is_ready+0x14>)
  400354:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400358:	00400379 	.word	0x00400379
  40035c:	0040037d 	.word	0x0040037d
  400360:	0040037d 	.word	0x0040037d
  400364:	0040038f 	.word	0x0040038f
  400368:	0040038f 	.word	0x0040038f
  40036c:	0040038f 	.word	0x0040038f
  400370:	0040038f 	.word	0x0040038f
  400374:	0040038f 	.word	0x0040038f
	case OSC_SLCK_32K_RC:
		return 1;
  400378:	2301      	movs	r3, #1
  40037a:	e012      	b.n	4003a2 <osc_is_ready+0x5e>

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
  40037c:	4b0b      	ldr	r3, [pc, #44]	; (4003ac <osc_is_ready+0x68>)
  40037e:	4798      	blx	r3
  400380:	4603      	mov	r3, r0
  400382:	2b00      	cmp	r3, #0
  400384:	bf14      	ite	ne
  400386:	2301      	movne	r3, #1
  400388:	2300      	moveq	r3, #0
  40038a:	b2db      	uxtb	r3, r3
  40038c:	e009      	b.n	4003a2 <osc_is_ready+0x5e>
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  40038e:	4b08      	ldr	r3, [pc, #32]	; (4003b0 <osc_is_ready+0x6c>)
  400390:	4798      	blx	r3
  400392:	4603      	mov	r3, r0
  400394:	2b00      	cmp	r3, #0
  400396:	bf14      	ite	ne
  400398:	2301      	movne	r3, #1
  40039a:	2300      	moveq	r3, #0
  40039c:	b2db      	uxtb	r3, r3
  40039e:	e000      	b.n	4003a2 <osc_is_ready+0x5e>
	}

	return 0;
  4003a0:	2300      	movs	r3, #0
}
  4003a2:	4618      	mov	r0, r3
  4003a4:	3708      	adds	r7, #8
  4003a6:	46bd      	mov	sp, r7
  4003a8:	bd80      	pop	{r7, pc}
  4003aa:	bf00      	nop
  4003ac:	00401cf9 	.word	0x00401cf9
  4003b0:	00401e15 	.word	0x00401e15

004003b4 <osc_get_rate>:

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  4003b4:	b480      	push	{r7}
  4003b6:	b083      	sub	sp, #12
  4003b8:	af00      	add	r7, sp, #0
  4003ba:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4003bc:	687b      	ldr	r3, [r7, #4]
  4003be:	2b07      	cmp	r3, #7
  4003c0:	d825      	bhi.n	40040e <osc_get_rate+0x5a>
  4003c2:	a201      	add	r2, pc, #4	; (adr r2, 4003c8 <osc_get_rate+0x14>)
  4003c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4003c8:	004003e9 	.word	0x004003e9
  4003cc:	004003ef 	.word	0x004003ef
  4003d0:	004003f5 	.word	0x004003f5
  4003d4:	004003fb 	.word	0x004003fb
  4003d8:	004003ff 	.word	0x004003ff
  4003dc:	00400403 	.word	0x00400403
  4003e0:	00400407 	.word	0x00400407
  4003e4:	0040040b 	.word	0x0040040b
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  4003e8:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4003ec:	e010      	b.n	400410 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  4003ee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4003f2:	e00d      	b.n	400410 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  4003f4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4003f8:	e00a      	b.n	400410 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  4003fa:	4b08      	ldr	r3, [pc, #32]	; (40041c <osc_get_rate+0x68>)
  4003fc:	e008      	b.n	400410 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  4003fe:	4b08      	ldr	r3, [pc, #32]	; (400420 <osc_get_rate+0x6c>)
  400400:	e006      	b.n	400410 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  400402:	4b08      	ldr	r3, [pc, #32]	; (400424 <osc_get_rate+0x70>)
  400404:	e004      	b.n	400410 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  400406:	4b07      	ldr	r3, [pc, #28]	; (400424 <osc_get_rate+0x70>)
  400408:	e002      	b.n	400410 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  40040a:	4b06      	ldr	r3, [pc, #24]	; (400424 <osc_get_rate+0x70>)
  40040c:	e000      	b.n	400410 <osc_get_rate+0x5c>
	}

	return 0;
  40040e:	2300      	movs	r3, #0
}
  400410:	4618      	mov	r0, r3
  400412:	370c      	adds	r7, #12
  400414:	46bd      	mov	sp, r7
  400416:	f85d 7b04 	ldr.w	r7, [sp], #4
  40041a:	4770      	bx	lr
  40041c:	003d0900 	.word	0x003d0900
  400420:	007a1200 	.word	0x007a1200
  400424:	00b71b00 	.word	0x00b71b00

00400428 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  400428:	b580      	push	{r7, lr}
  40042a:	b082      	sub	sp, #8
  40042c:	af00      	add	r7, sp, #0
  40042e:	4603      	mov	r3, r0
  400430:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  400432:	bf00      	nop
  400434:	79fb      	ldrb	r3, [r7, #7]
  400436:	4618      	mov	r0, r3
  400438:	4b05      	ldr	r3, [pc, #20]	; (400450 <osc_wait_ready+0x28>)
  40043a:	4798      	blx	r3
  40043c:	4603      	mov	r3, r0
  40043e:	f083 0301 	eor.w	r3, r3, #1
  400442:	b2db      	uxtb	r3, r3
  400444:	2b00      	cmp	r3, #0
  400446:	d1f5      	bne.n	400434 <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  400448:	3708      	adds	r7, #8
  40044a:	46bd      	mov	sp, r7
  40044c:	bd80      	pop	{r7, pc}
  40044e:	bf00      	nop
  400450:	00400345 	.word	0x00400345

00400454 <pll_config_init>:
 * \note The SAM3S PLL hardware interprets mul as mul+1. For readability the hardware mul+1
 * is hidden in this implementation. Use mul as mul effective value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  400454:	b580      	push	{r7, lr}
  400456:	b086      	sub	sp, #24
  400458:	af00      	add	r7, sp, #0
  40045a:	60f8      	str	r0, [r7, #12]
  40045c:	607a      	str	r2, [r7, #4]
  40045e:	603b      	str	r3, [r7, #0]
  400460:	460b      	mov	r3, r1
  400462:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  400464:	7afb      	ldrb	r3, [r7, #11]
  400466:	4618      	mov	r0, r3
  400468:	4b0d      	ldr	r3, [pc, #52]	; (4004a0 <pll_config_init+0x4c>)
  40046a:	4798      	blx	r3
  40046c:	4602      	mov	r2, r0
  40046e:	687b      	ldr	r3, [r7, #4]
  400470:	fbb2 f3f3 	udiv	r3, r2, r3
  400474:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  400476:	697b      	ldr	r3, [r7, #20]
  400478:	683a      	ldr	r2, [r7, #0]
  40047a:	fb02 f303 	mul.w	r3, r2, r3
  40047e:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
	p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div) | CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  400480:	683b      	ldr	r3, [r7, #0]
  400482:	3b01      	subs	r3, #1
  400484:	041a      	lsls	r2, r3, #16
  400486:	4b07      	ldr	r3, [pc, #28]	; (4004a4 <pll_config_init+0x50>)
  400488:	4013      	ands	r3, r2
  40048a:	687a      	ldr	r2, [r7, #4]
  40048c:	b2d2      	uxtb	r2, r2
  40048e:	4313      	orrs	r3, r2
  400490:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
  400494:	68fb      	ldr	r3, [r7, #12]
  400496:	601a      	str	r2, [r3, #0]
}
  400498:	3718      	adds	r7, #24
  40049a:	46bd      	mov	sp, r7
  40049c:	bd80      	pop	{r7, pc}
  40049e:	bf00      	nop
  4004a0:	004003b5 	.word	0x004003b5
  4004a4:	07ff0000 	.word	0x07ff0000

004004a8 <pll_enable>:
		PMC->CKGR_PLLBR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  4004a8:	b580      	push	{r7, lr}
  4004aa:	b082      	sub	sp, #8
  4004ac:	af00      	add	r7, sp, #0
  4004ae:	6078      	str	r0, [r7, #4]
  4004b0:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4004b2:	683b      	ldr	r3, [r7, #0]
  4004b4:	2b00      	cmp	r3, #0
  4004b6:	d108      	bne.n	4004ca <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
  4004b8:	4b08      	ldr	r3, [pc, #32]	; (4004dc <pll_enable+0x34>)
  4004ba:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4004bc:	4a08      	ldr	r2, [pc, #32]	; (4004e0 <pll_enable+0x38>)
  4004be:	687b      	ldr	r3, [r7, #4]
  4004c0:	681b      	ldr	r3, [r3, #0]
  4004c2:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  4004c6:	6293      	str	r3, [r2, #40]	; 0x28
  4004c8:	e005      	b.n	4004d6 <pll_enable+0x2e>
	} else {
		pmc_disable_pllbck();
  4004ca:	4b06      	ldr	r3, [pc, #24]	; (4004e4 <pll_enable+0x3c>)
  4004cc:	4798      	blx	r3
		PMC->CKGR_PLLBR = p_cfg->ctrl;
  4004ce:	4a04      	ldr	r2, [pc, #16]	; (4004e0 <pll_enable+0x38>)
  4004d0:	687b      	ldr	r3, [r7, #4]
  4004d2:	681b      	ldr	r3, [r3, #0]
  4004d4:	62d3      	str	r3, [r2, #44]	; 0x2c
	}
}
  4004d6:	3708      	adds	r7, #8
  4004d8:	46bd      	mov	sp, r7
  4004da:	bd80      	pop	{r7, pc}
  4004dc:	00401e31 	.word	0x00401e31
  4004e0:	400e0400 	.word	0x400e0400
  4004e4:	00401e65 	.word	0x00401e65

004004e8 <pll_is_locked>:
		pmc_disable_pllbck();
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  4004e8:	b580      	push	{r7, lr}
  4004ea:	b082      	sub	sp, #8
  4004ec:	af00      	add	r7, sp, #0
  4004ee:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4004f0:	687b      	ldr	r3, [r7, #4]
  4004f2:	2b00      	cmp	r3, #0
  4004f4:	d103      	bne.n	4004fe <pll_is_locked+0x16>
		return pmc_is_locked_pllack();
  4004f6:	4b05      	ldr	r3, [pc, #20]	; (40050c <pll_is_locked+0x24>)
  4004f8:	4798      	blx	r3
  4004fa:	4603      	mov	r3, r0
  4004fc:	e002      	b.n	400504 <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_pllbck();
  4004fe:	4b04      	ldr	r3, [pc, #16]	; (400510 <pll_is_locked+0x28>)
  400500:	4798      	blx	r3
  400502:	4603      	mov	r3, r0
	}
}
  400504:	4618      	mov	r0, r3
  400506:	3708      	adds	r7, #8
  400508:	46bd      	mov	sp, r7
  40050a:	bd80      	pop	{r7, pc}
  40050c:	00401e49 	.word	0x00401e49
  400510:	00401e7d 	.word	0x00401e7d

00400514 <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  400514:	b580      	push	{r7, lr}
  400516:	b082      	sub	sp, #8
  400518:	af00      	add	r7, sp, #0
  40051a:	4603      	mov	r3, r0
  40051c:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  40051e:	79fb      	ldrb	r3, [r7, #7]
  400520:	3b03      	subs	r3, #3
  400522:	2b04      	cmp	r3, #4
  400524:	d808      	bhi.n	400538 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  400526:	79fb      	ldrb	r3, [r7, #7]
  400528:	4618      	mov	r0, r3
  40052a:	4b05      	ldr	r3, [pc, #20]	; (400540 <pll_enable_source+0x2c>)
  40052c:	4798      	blx	r3
		osc_wait_ready(e_src);
  40052e:	79fb      	ldrb	r3, [r7, #7]
  400530:	4618      	mov	r0, r3
  400532:	4b04      	ldr	r3, [pc, #16]	; (400544 <pll_enable_source+0x30>)
  400534:	4798      	blx	r3
		break;
  400536:	e000      	b.n	40053a <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  400538:	bf00      	nop
	}
}
  40053a:	3708      	adds	r7, #8
  40053c:	46bd      	mov	sp, r7
  40053e:	bd80      	pop	{r7, pc}
  400540:	004002c1 	.word	0x004002c1
  400544:	00400429 	.word	0x00400429

00400548 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  400548:	b580      	push	{r7, lr}
  40054a:	b082      	sub	sp, #8
  40054c:	af00      	add	r7, sp, #0
  40054e:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400550:	bf00      	nop
  400552:	6878      	ldr	r0, [r7, #4]
  400554:	4b04      	ldr	r3, [pc, #16]	; (400568 <pll_wait_for_lock+0x20>)
  400556:	4798      	blx	r3
  400558:	4603      	mov	r3, r0
  40055a:	2b00      	cmp	r3, #0
  40055c:	d0f9      	beq.n	400552 <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  40055e:	2300      	movs	r3, #0
}
  400560:	4618      	mov	r0, r3
  400562:	3708      	adds	r7, #8
  400564:	46bd      	mov	sp, r7
  400566:	bd80      	pop	{r7, pc}
  400568:	004004e9 	.word	0x004004e9

0040056c <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  40056c:	b580      	push	{r7, lr}
  40056e:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  400570:	2006      	movs	r0, #6
  400572:	4b04      	ldr	r3, [pc, #16]	; (400584 <sysclk_get_main_hz+0x18>)
  400574:	4798      	blx	r3
  400576:	4602      	mov	r2, r0
  400578:	4613      	mov	r3, r2
  40057a:	009b      	lsls	r3, r3, #2
  40057c:	4413      	add	r3, r2
  40057e:	009b      	lsls	r3, r3, #2

	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  400580:	4618      	mov	r0, r3
  400582:	bd80      	pop	{r7, pc}
  400584:	004003b5 	.word	0x004003b5

00400588 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  400588:	b580      	push	{r7, lr}
  40058a:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  40058c:	4b02      	ldr	r3, [pc, #8]	; (400598 <sysclk_get_cpu_hz+0x10>)
  40058e:	4798      	blx	r3
  400590:	4603      	mov	r3, r0
  400592:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  400594:	4618      	mov	r0, r3
  400596:	bd80      	pop	{r7, pc}
  400598:	0040056d 	.word	0x0040056d

0040059c <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  40059c:	b590      	push	{r4, r7, lr}
  40059e:	b083      	sub	sp, #12
  4005a0:	af00      	add	r7, sp, #0
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4005a2:	4811      	ldr	r0, [pc, #68]	; (4005e8 <sysclk_init+0x4c>)
  4005a4:	4b11      	ldr	r3, [pc, #68]	; (4005ec <sysclk_init+0x50>)
  4005a6:	4798      	blx	r3

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		struct pll_config pllcfg;

		pll_enable_source(CONFIG_PLL0_SOURCE);
  4005a8:	2006      	movs	r0, #6
  4005aa:	4b11      	ldr	r3, [pc, #68]	; (4005f0 <sysclk_init+0x54>)
  4005ac:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  4005ae:	1d3b      	adds	r3, r7, #4
  4005b0:	4618      	mov	r0, r3
  4005b2:	2106      	movs	r1, #6
  4005b4:	2201      	movs	r2, #1
  4005b6:	2314      	movs	r3, #20
  4005b8:	4c0e      	ldr	r4, [pc, #56]	; (4005f4 <sysclk_init+0x58>)
  4005ba:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  4005bc:	1d3b      	adds	r3, r7, #4
  4005be:	4618      	mov	r0, r3
  4005c0:	2100      	movs	r1, #0
  4005c2:	4b0d      	ldr	r3, [pc, #52]	; (4005f8 <sysclk_init+0x5c>)
  4005c4:	4798      	blx	r3
		pll_wait_for_lock(0);
  4005c6:	2000      	movs	r0, #0
  4005c8:	4b0c      	ldr	r3, [pc, #48]	; (4005fc <sysclk_init+0x60>)
  4005ca:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4005cc:	2010      	movs	r0, #16
  4005ce:	4b0c      	ldr	r3, [pc, #48]	; (400600 <sysclk_init+0x64>)
  4005d0:	4798      	blx	r3
		pmc_switch_mck_to_pllbck(CONFIG_SYSCLK_PRES);
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4005d2:	4b0c      	ldr	r3, [pc, #48]	; (400604 <sysclk_init+0x68>)
  4005d4:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4005d6:	4b0c      	ldr	r3, [pc, #48]	; (400608 <sysclk_init+0x6c>)
  4005d8:	4798      	blx	r3
  4005da:	4603      	mov	r3, r0
  4005dc:	4618      	mov	r0, r3
  4005de:	4b03      	ldr	r3, [pc, #12]	; (4005ec <sysclk_init+0x50>)
  4005e0:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  4005e2:	370c      	adds	r7, #12
  4005e4:	46bd      	mov	sp, r7
  4005e6:	bd90      	pop	{r4, r7, pc}
  4005e8:	07270e00 	.word	0x07270e00
  4005ec:	00402251 	.word	0x00402251
  4005f0:	00400515 	.word	0x00400515
  4005f4:	00400455 	.word	0x00400455
  4005f8:	004004a9 	.word	0x004004a9
  4005fc:	00400549 	.word	0x00400549
  400600:	00401c3d 	.word	0x00401c3d
  400604:	004020b5 	.word	0x004020b5
  400608:	00400589 	.word	0x00400589

0040060c <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  40060c:	b580      	push	{r7, lr}
  40060e:	b082      	sub	sp, #8
  400610:	af00      	add	r7, sp, #0
  400612:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  400614:	6878      	ldr	r0, [r7, #4]
  400616:	4b02      	ldr	r3, [pc, #8]	; (400620 <sysclk_enable_peripheral_clock+0x14>)
  400618:	4798      	blx	r3
}
  40061a:	3708      	adds	r7, #8
  40061c:	46bd      	mov	sp, r7
  40061e:	bd80      	pop	{r7, pc}
  400620:	00401e99 	.word	0x00401e99

00400624 <ioport_init>:
 *
 * This function must be called before using any other functions in the IOPORT
 * service.
 */
static inline void ioport_init(void)
{
  400624:	b580      	push	{r7, lr}
  400626:	af00      	add	r7, sp, #0
}

__always_inline static void arch_ioport_init(void)
{
#ifdef ID_PIOA
	sysclk_enable_peripheral_clock(ID_PIOA);
  400628:	200b      	movs	r0, #11
  40062a:	4b04      	ldr	r3, [pc, #16]	; (40063c <ioport_init+0x18>)
  40062c:	4798      	blx	r3
#endif
#ifdef ID_PIOB
	sysclk_enable_peripheral_clock(ID_PIOB);
  40062e:	200c      	movs	r0, #12
  400630:	4b02      	ldr	r3, [pc, #8]	; (40063c <ioport_init+0x18>)
  400632:	4798      	blx	r3
#endif
#ifdef ID_PIOC
	sysclk_enable_peripheral_clock(ID_PIOC);
  400634:	200d      	movs	r0, #13
  400636:	4b01      	ldr	r3, [pc, #4]	; (40063c <ioport_init+0x18>)
  400638:	4798      	blx	r3
	arch_ioport_init();
}
  40063a:	bd80      	pop	{r7, pc}
  40063c:	0040060d 	.word	0x0040060d

00400640 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
  400640:	b580      	push	{r7, lr}
  400642:	af00      	add	r7, sp, #0
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  400644:	4b2a      	ldr	r3, [pc, #168]	; (4006f0 <board_init+0xb0>)
  400646:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40064a:	605a      	str	r2, [r3, #4]

	/* GPIO has been deprecated, the old code just keeps it for compatibility.
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
  40064c:	4b29      	ldr	r3, [pc, #164]	; (4006f4 <board_init+0xb4>)
  40064e:	4798      	blx	r3

	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
  400650:	2013      	movs	r0, #19
  400652:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400656:	4b28      	ldr	r3, [pc, #160]	; (4006f8 <board_init+0xb8>)
  400658:	4798      	blx	r3
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
  40065a:	2014      	movs	r0, #20
  40065c:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400660:	4b25      	ldr	r3, [pc, #148]	; (4006f8 <board_init+0xb8>)
  400662:	4798      	blx	r3

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
  400664:	2023      	movs	r0, #35	; 0x23
  400666:	4925      	ldr	r1, [pc, #148]	; (4006fc <board_init+0xbc>)
  400668:	4b23      	ldr	r3, [pc, #140]	; (4006f8 <board_init+0xb8>)
  40066a:	4798      	blx	r3
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
  40066c:	204c      	movs	r0, #76	; 0x4c
  40066e:	4924      	ldr	r1, [pc, #144]	; (400700 <board_init+0xc0>)
  400670:	4b21      	ldr	r3, [pc, #132]	; (4006f8 <board_init+0xb8>)
  400672:	4798      	blx	r3

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART0_PIO, PINS_UART0, PINS_UART0_FLAGS);
  400674:	4823      	ldr	r0, [pc, #140]	; (400704 <board_init+0xc4>)
  400676:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  40067a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  40067e:	4b22      	ldr	r3, [pc, #136]	; (400708 <board_init+0xc8>)
  400680:	4798      	blx	r3
	gpio_set_pin_low(PIN_RE_IDX);
#endif

#if defined(CONF_BOARD_ILI9325) || defined(CONF_BOARD_ILI93XX)
	/* Configure LCD EBI pins */
	gpio_configure_pin(PIN_EBI_DATA_BUS_D0, PIN_EBI_DATA_BUS_FLAGS);
  400682:	2040      	movs	r0, #64	; 0x40
  400684:	4921      	ldr	r1, [pc, #132]	; (40070c <board_init+0xcc>)
  400686:	4b1c      	ldr	r3, [pc, #112]	; (4006f8 <board_init+0xb8>)
  400688:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_DATA_BUS_D1, PIN_EBI_DATA_BUS_FLAGS);
  40068a:	2041      	movs	r0, #65	; 0x41
  40068c:	491f      	ldr	r1, [pc, #124]	; (40070c <board_init+0xcc>)
  40068e:	4b1a      	ldr	r3, [pc, #104]	; (4006f8 <board_init+0xb8>)
  400690:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_DATA_BUS_D2, PIN_EBI_DATA_BUS_FLAGS);
  400692:	2042      	movs	r0, #66	; 0x42
  400694:	491d      	ldr	r1, [pc, #116]	; (40070c <board_init+0xcc>)
  400696:	4b18      	ldr	r3, [pc, #96]	; (4006f8 <board_init+0xb8>)
  400698:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_DATA_BUS_D3, PIN_EBI_DATA_BUS_FLAGS);
  40069a:	2043      	movs	r0, #67	; 0x43
  40069c:	491b      	ldr	r1, [pc, #108]	; (40070c <board_init+0xcc>)
  40069e:	4b16      	ldr	r3, [pc, #88]	; (4006f8 <board_init+0xb8>)
  4006a0:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_DATA_BUS_D4, PIN_EBI_DATA_BUS_FLAGS);
  4006a2:	2044      	movs	r0, #68	; 0x44
  4006a4:	4919      	ldr	r1, [pc, #100]	; (40070c <board_init+0xcc>)
  4006a6:	4b14      	ldr	r3, [pc, #80]	; (4006f8 <board_init+0xb8>)
  4006a8:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_DATA_BUS_D5, PIN_EBI_DATA_BUS_FLAGS);
  4006aa:	2045      	movs	r0, #69	; 0x45
  4006ac:	4917      	ldr	r1, [pc, #92]	; (40070c <board_init+0xcc>)
  4006ae:	4b12      	ldr	r3, [pc, #72]	; (4006f8 <board_init+0xb8>)
  4006b0:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_DATA_BUS_D6, PIN_EBI_DATA_BUS_FLAGS);
  4006b2:	2046      	movs	r0, #70	; 0x46
  4006b4:	4915      	ldr	r1, [pc, #84]	; (40070c <board_init+0xcc>)
  4006b6:	4b10      	ldr	r3, [pc, #64]	; (4006f8 <board_init+0xb8>)
  4006b8:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_DATA_BUS_D7, PIN_EBI_DATA_BUS_FLAGS);
  4006ba:	2047      	movs	r0, #71	; 0x47
  4006bc:	4913      	ldr	r1, [pc, #76]	; (40070c <board_init+0xcc>)
  4006be:	4b0e      	ldr	r3, [pc, #56]	; (4006f8 <board_init+0xb8>)
  4006c0:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_NRD, PIN_EBI_NRD_FLAGS);
  4006c2:	204b      	movs	r0, #75	; 0x4b
  4006c4:	4911      	ldr	r1, [pc, #68]	; (40070c <board_init+0xcc>)
  4006c6:	4b0c      	ldr	r3, [pc, #48]	; (4006f8 <board_init+0xb8>)
  4006c8:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_NWE, PIN_EBI_NWE_FLAGS);
  4006ca:	2048      	movs	r0, #72	; 0x48
  4006cc:	490f      	ldr	r1, [pc, #60]	; (40070c <board_init+0xcc>)
  4006ce:	4b0a      	ldr	r3, [pc, #40]	; (4006f8 <board_init+0xb8>)
  4006d0:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_NCS1, PIN_EBI_NCS1_FLAGS);
  4006d2:	204f      	movs	r0, #79	; 0x4f
  4006d4:	490d      	ldr	r1, [pc, #52]	; (40070c <board_init+0xcc>)
  4006d6:	4b08      	ldr	r3, [pc, #32]	; (4006f8 <board_init+0xb8>)
  4006d8:	4798      	blx	r3
	gpio_configure_pin(PIN_EBI_LCD_RS, PIN_EBI_LCD_RS_FLAGS);
  4006da:	2053      	movs	r0, #83	; 0x53
  4006dc:	490b      	ldr	r1, [pc, #44]	; (40070c <board_init+0xcc>)
  4006de:	4b06      	ldr	r3, [pc, #24]	; (4006f8 <board_init+0xb8>)
  4006e0:	4798      	blx	r3
#endif

#ifdef CONF_BOARD_AAT3155
	/* Configure Backlight control pin */
	gpio_configure_pin(BOARD_AAT31XX_SET_GPIO, BOARD_AAT31XX_SET_FLAGS);
  4006e2:	204d      	movs	r0, #77	; 0x4d
  4006e4:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  4006e8:	4b03      	ldr	r3, [pc, #12]	; (4006f8 <board_init+0xb8>)
  4006ea:	4798      	blx	r3
#if defined(CONF_BOARD_USB_PORT)
# if defined(CONF_BOARD_USB_VBUS_DETECT)
	gpio_configure_pin(USB_VBUS_PIN, USB_VBUS_FLAGS);
# endif
#endif
}
  4006ec:	bd80      	pop	{r7, pc}
  4006ee:	bf00      	nop
  4006f0:	400e1450 	.word	0x400e1450
  4006f4:	00400625 	.word	0x00400625
  4006f8:	004017b5 	.word	0x004017b5
  4006fc:	28000079 	.word	0x28000079
  400700:	28000059 	.word	0x28000059
  400704:	400e0e00 	.word	0x400e0e00
  400708:	0040196d 	.word	0x0040196d
  40070c:	08000001 	.word	0x08000001

00400710 <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
  400710:	b480      	push	{r7}
  400712:	b08b      	sub	sp, #44	; 0x2c
  400714:	af00      	add	r7, sp, #0
  400716:	6078      	str	r0, [r7, #4]
  400718:	460b      	mov	r3, r1
  40071a:	70fb      	strb	r3, [r7, #3]
  40071c:	687b      	ldr	r3, [r7, #4]
  40071e:	627b      	str	r3, [r7, #36]	; 0x24
  400720:	78fb      	ldrb	r3, [r7, #3]
  400722:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  400726:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400728:	61fb      	str	r3, [r7, #28]
  40072a:	69fb      	ldr	r3, [r7, #28]
  40072c:	61bb      	str	r3, [r7, #24]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
  40072e:	69bb      	ldr	r3, [r7, #24]
  400730:	095b      	lsrs	r3, r3, #5
  400732:	617b      	str	r3, [r7, #20]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400734:	697b      	ldr	r3, [r7, #20]
  400736:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  40073a:	f203 7307 	addw	r3, r3, #1799	; 0x707
  40073e:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  400740:	613b      	str	r3, [r7, #16]

	if (level) {
  400742:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  400746:	2b00      	cmp	r3, #0
  400748:	d009      	beq.n	40075e <ioport_set_pin_level+0x4e>
  40074a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40074c:	60fb      	str	r3, [r7, #12]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  40074e:	68fb      	ldr	r3, [r7, #12]
  400750:	f003 031f 	and.w	r3, r3, #31
  400754:	2201      	movs	r2, #1
  400756:	409a      	lsls	r2, r3
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400758:	693b      	ldr	r3, [r7, #16]
  40075a:	631a      	str	r2, [r3, #48]	; 0x30
  40075c:	e008      	b.n	400770 <ioport_set_pin_level+0x60>
  40075e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400760:	60bb      	str	r3, [r7, #8]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
  400762:	68bb      	ldr	r3, [r7, #8]
  400764:	f003 031f 	and.w	r3, r3, #31
  400768:	2201      	movs	r2, #1
  40076a:	409a      	lsls	r2, r3
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  40076c:	693b      	ldr	r3, [r7, #16]
  40076e:	635a      	str	r2, [r3, #52]	; 0x34
	arch_ioport_set_pin_level(pin, level);
}
  400770:	372c      	adds	r7, #44	; 0x2c
  400772:	46bd      	mov	sp, r7
  400774:	f85d 7b04 	ldr.w	r7, [sp], #4
  400778:	4770      	bx	lr
  40077a:	bf00      	nop

0040077c <aat31xx_set_backlight>:
 * \param ul_level backlight level.
 *
 * \note pin BOARD_AAT31XX_SET_GPIO must be configured before calling aat31xx_set_backlight.
 */
void aat31xx_set_backlight(uint32_t ul_level)
{
  40077c:	b580      	push	{r7, lr}
  40077e:	b084      	sub	sp, #16
  400780:	af00      	add	r7, sp, #0
  400782:	6078      	str	r0, [r7, #4]
	volatile uint32_t ul_delay;
	uint32_t i;

#ifdef CONF_BOARD_AAT3155
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
  400784:	687b      	ldr	r3, [r7, #4]
  400786:	f1c3 0311 	rsb	r3, r3, #17
  40078a:	607b      	str	r3, [r7, #4]
#ifdef CONF_BOARD_AAT3193
	ul_level = AAT31XX_MAX_BACKLIGHT_LEVEL - ul_level + 1;
#endif

	/* Ensure valid level */
	ul_level = (ul_level > AAT31XX_MAX_BACKLIGHT_LEVEL) ? AAT31XX_MAX_BACKLIGHT_LEVEL : ul_level;
  40078c:	687b      	ldr	r3, [r7, #4]
  40078e:	2b10      	cmp	r3, #16
  400790:	bf28      	it	cs
  400792:	2310      	movcs	r3, #16
  400794:	607b      	str	r3, [r7, #4]
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;
  400796:	687b      	ldr	r3, [r7, #4]
  400798:	2b00      	cmp	r3, #0
  40079a:	d001      	beq.n	4007a0 <aat31xx_set_backlight+0x24>
  40079c:	687b      	ldr	r3, [r7, #4]
  40079e:	e000      	b.n	4007a2 <aat31xx_set_backlight+0x26>
  4007a0:	2301      	movs	r3, #1
  4007a2:	607b      	str	r3, [r7, #4]

	/* Set new backlight level */
	for (i = 0; i < ul_level; i++) {
  4007a4:	2300      	movs	r3, #0
  4007a6:	60fb      	str	r3, [r7, #12]
  4007a8:	e01a      	b.n	4007e0 <aat31xx_set_backlight+0x64>
		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);
  4007aa:	204d      	movs	r0, #77	; 0x4d
  4007ac:	2100      	movs	r1, #0
  4007ae:	4b14      	ldr	r3, [pc, #80]	; (400800 <aat31xx_set_backlight+0x84>)
  4007b0:	4798      	blx	r3
		ul_delay = DELAY_PULSE;
  4007b2:	2318      	movs	r3, #24
  4007b4:	60bb      	str	r3, [r7, #8]
		while (ul_delay--) {
  4007b6:	bf00      	nop
  4007b8:	68bb      	ldr	r3, [r7, #8]
  4007ba:	1e5a      	subs	r2, r3, #1
  4007bc:	60ba      	str	r2, [r7, #8]
  4007be:	2b00      	cmp	r3, #0
  4007c0:	d1fa      	bne.n	4007b8 <aat31xx_set_backlight+0x3c>
		}

		ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_HIGH);
  4007c2:	204d      	movs	r0, #77	; 0x4d
  4007c4:	2101      	movs	r1, #1
  4007c6:	4b0e      	ldr	r3, [pc, #56]	; (400800 <aat31xx_set_backlight+0x84>)
  4007c8:	4798      	blx	r3

		ul_delay = DELAY_PULSE;
  4007ca:	2318      	movs	r3, #24
  4007cc:	60bb      	str	r3, [r7, #8]
		while (ul_delay--) {
  4007ce:	bf00      	nop
  4007d0:	68bb      	ldr	r3, [r7, #8]
  4007d2:	1e5a      	subs	r2, r3, #1
  4007d4:	60ba      	str	r2, [r7, #8]
  4007d6:	2b00      	cmp	r3, #0
  4007d8:	d1fa      	bne.n	4007d0 <aat31xx_set_backlight+0x54>
	/* Ensure valid level */
	ul_level = (ul_level > AAT31XX_MAX_BACKLIGHT_LEVEL) ? AAT31XX_MAX_BACKLIGHT_LEVEL : ul_level;
	ul_level = (ul_level < AAT31XX_MIN_BACKLIGHT_LEVEL) ? AAT31XX_MIN_BACKLIGHT_LEVEL : ul_level;

	/* Set new backlight level */
	for (i = 0; i < ul_level; i++) {
  4007da:	68fb      	ldr	r3, [r7, #12]
  4007dc:	3301      	adds	r3, #1
  4007de:	60fb      	str	r3, [r7, #12]
  4007e0:	68fa      	ldr	r2, [r7, #12]
  4007e2:	687b      	ldr	r3, [r7, #4]
  4007e4:	429a      	cmp	r2, r3
  4007e6:	d3e0      	bcc.n	4007aa <aat31xx_set_backlight+0x2e>
		ul_delay = DELAY_PULSE;
		while (ul_delay--) {
		}
	}

	ul_delay = DELAY_ENABLE;
  4007e8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  4007ec:	60bb      	str	r3, [r7, #8]
	while (ul_delay--) {
  4007ee:	bf00      	nop
  4007f0:	68bb      	ldr	r3, [r7, #8]
  4007f2:	1e5a      	subs	r2, r3, #1
  4007f4:	60ba      	str	r2, [r7, #8]
  4007f6:	2b00      	cmp	r3, #0
  4007f8:	d1fa      	bne.n	4007f0 <aat31xx_set_backlight+0x74>
	}
}
  4007fa:	3710      	adds	r7, #16
  4007fc:	46bd      	mov	sp, r7
  4007fe:	bd80      	pop	{r7, pc}
  400800:	00400711 	.word	0x00400711

00400804 <aat31xx_disable_backlight>:

/**
 * \brief Switch off backlight.
 */
void aat31xx_disable_backlight(void)
{
  400804:	b580      	push	{r7, lr}
  400806:	b082      	sub	sp, #8
  400808:	af00      	add	r7, sp, #0
	volatile uint32_t ul_delay;

	ioport_set_pin_level(BOARD_AAT31XX_SET_GPIO, IOPORT_PIN_LEVEL_LOW);
  40080a:	204d      	movs	r0, #77	; 0x4d
  40080c:	2100      	movs	r1, #0
  40080e:	4b07      	ldr	r3, [pc, #28]	; (40082c <aat31xx_disable_backlight+0x28>)
  400810:	4798      	blx	r3

	ul_delay = DELAY_DISABLE;
  400812:	f44f 3300 	mov.w	r3, #131072	; 0x20000
  400816:	607b      	str	r3, [r7, #4]
	while (ul_delay--) {
  400818:	bf00      	nop
  40081a:	687b      	ldr	r3, [r7, #4]
  40081c:	1e5a      	subs	r2, r3, #1
  40081e:	607a      	str	r2, [r7, #4]
  400820:	2b00      	cmp	r3, #0
  400822:	d1fa      	bne.n	40081a <aat31xx_disable_backlight+0x16>
	}
}
  400824:	3708      	adds	r7, #8
  400826:	46bd      	mov	sp, r7
  400828:	bd80      	pop	{r7, pc}
  40082a:	bf00      	nop
  40082c:	00400711 	.word	0x00400711

00400830 <LCD_IR>:
#define DEVICE_TYPE_ILI9325  1
#define DEVICE_TYPE_ILI9341  2
/** Define EBI access for ILI93xx 8-bit System Interface.*/
#if defined(BOARD_ILI93XX_ADDR) && defined (BOARD_ILI93XX_RS)
static inline void LCD_IR(uint8_t lcd_index)
{
  400830:	b480      	push	{r7}
  400832:	b083      	sub	sp, #12
  400834:	af00      	add	r7, sp, #0
  400836:	4603      	mov	r3, r0
  400838:	71fb      	strb	r3, [r7, #7]
	/** ILI93XX index register address */
	*((volatile uint8_t *)(BOARD_ILI93XX_ADDR)) = lcd_index;
  40083a:	f04f 42c2 	mov.w	r2, #1627389952	; 0x61000000
  40083e:	79fb      	ldrb	r3, [r7, #7]
  400840:	7013      	strb	r3, [r2, #0]
}
  400842:	370c      	adds	r7, #12
  400844:	46bd      	mov	sp, r7
  400846:	f85d 7b04 	ldr.w	r7, [sp], #4
  40084a:	4770      	bx	lr

0040084c <LCD_WD>:

static inline void LCD_WD(uint8_t lcd_data)
{
  40084c:	b480      	push	{r7}
  40084e:	b083      	sub	sp, #12
  400850:	af00      	add	r7, sp, #0
  400852:	4603      	mov	r3, r0
  400854:	71fb      	strb	r3, [r7, #7]
	*((volatile uint8_t *)((BOARD_ILI93XX_ADDR) | (BOARD_ILI93XX_RS))) =
  400856:	4a04      	ldr	r2, [pc, #16]	; (400868 <LCD_WD+0x1c>)
  400858:	79fb      	ldrb	r3, [r7, #7]
  40085a:	7013      	strb	r3, [r2, #0]
																lcd_data;
}
  40085c:	370c      	adds	r7, #12
  40085e:	46bd      	mov	sp, r7
  400860:	f85d 7b04 	ldr.w	r7, [sp], #4
  400864:	4770      	bx	lr
  400866:	bf00      	nop
  400868:	61000002 	.word	0x61000002

0040086c <LCD_RD>:

static inline uint8_t LCD_RD(void)
{
  40086c:	b480      	push	{r7}
  40086e:	af00      	add	r7, sp, #0
	return *((volatile uint8_t *)((BOARD_ILI93XX_ADDR) |(BOARD_ILI93XX_RS)));
  400870:	4b03      	ldr	r3, [pc, #12]	; (400880 <LCD_RD+0x14>)
  400872:	781b      	ldrb	r3, [r3, #0]
  400874:	b2db      	uxtb	r3, r3
}
  400876:	4618      	mov	r0, r3
  400878:	46bd      	mov	sp, r7
  40087a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40087e:	4770      	bx	lr
  400880:	61000002 	.word	0x61000002

00400884 <ili93xx_write_ram_prepare>:

/**
 * \brief Prepare to write GRAM data for ili93xx.
 */
static void ili93xx_write_ram_prepare(void)
{
  400884:	b580      	push	{r7, lr}
  400886:	af00      	add	r7, sp, #0
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  400888:	4b0c      	ldr	r3, [pc, #48]	; (4008bc <ili93xx_write_ram_prepare+0x38>)
  40088a:	781b      	ldrb	r3, [r3, #0]
  40088c:	2b01      	cmp	r3, #1
  40088e:	d106      	bne.n	40089e <ili93xx_write_ram_prepare+0x1a>
		/** Write Data to GRAM (R22h) */
		LCD_IR(0);
  400890:	2000      	movs	r0, #0
  400892:	4b0b      	ldr	r3, [pc, #44]	; (4008c0 <ili93xx_write_ram_prepare+0x3c>)
  400894:	4798      	blx	r3
		LCD_IR(ILI9325_GRAM_DATA_REG);
  400896:	2022      	movs	r0, #34	; 0x22
  400898:	4b09      	ldr	r3, [pc, #36]	; (4008c0 <ili93xx_write_ram_prepare+0x3c>)
  40089a:	4798      	blx	r3
  40089c:	e00c      	b.n	4008b8 <ili93xx_write_ram_prepare+0x34>
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  40089e:	4b07      	ldr	r3, [pc, #28]	; (4008bc <ili93xx_write_ram_prepare+0x38>)
  4008a0:	781b      	ldrb	r3, [r3, #0]
  4008a2:	2b02      	cmp	r3, #2
  4008a4:	d108      	bne.n	4008b8 <ili93xx_write_ram_prepare+0x34>
		/** memory write command (R2Ch)*/
		LCD_IR(ILI9341_CMD_MEMORY_WRITE);
  4008a6:	202c      	movs	r0, #44	; 0x2c
  4008a8:	4b05      	ldr	r3, [pc, #20]	; (4008c0 <ili93xx_write_ram_prepare+0x3c>)
  4008aa:	4798      	blx	r3
		LCD_IR(0);
  4008ac:	2000      	movs	r0, #0
  4008ae:	4b04      	ldr	r3, [pc, #16]	; (4008c0 <ili93xx_write_ram_prepare+0x3c>)
  4008b0:	4798      	blx	r3
		LCD_IR(ILI9341_CMD_WRITE_MEMORY_CONTINUE);
  4008b2:	203c      	movs	r0, #60	; 0x3c
  4008b4:	4b02      	ldr	r3, [pc, #8]	; (4008c0 <ili93xx_write_ram_prepare+0x3c>)
  4008b6:	4798      	blx	r3
	}
}
  4008b8:	bd80      	pop	{r7, pc}
  4008ba:	bf00      	nop
  4008bc:	200008a0 	.word	0x200008a0
  4008c0:	00400831 	.word	0x00400831

004008c4 <ili93xx_write_ram>:
 * \brief Write data to LCD GRAM.
 *
 * \param ul_color 24-bits RGB color.
 */
static void ili93xx_write_ram(ili93xx_color_t ul_color)
{
  4008c4:	b580      	push	{r7, lr}
  4008c6:	b082      	sub	sp, #8
  4008c8:	af00      	add	r7, sp, #0
  4008ca:	6078      	str	r0, [r7, #4]
	LCD_WD((ul_color >> 16) & 0xFF);
  4008cc:	687b      	ldr	r3, [r7, #4]
  4008ce:	0c1b      	lsrs	r3, r3, #16
  4008d0:	b2db      	uxtb	r3, r3
  4008d2:	4618      	mov	r0, r3
  4008d4:	4b07      	ldr	r3, [pc, #28]	; (4008f4 <ili93xx_write_ram+0x30>)
  4008d6:	4798      	blx	r3
	LCD_WD((ul_color >> 8) & 0xFF);
  4008d8:	687b      	ldr	r3, [r7, #4]
  4008da:	0a1b      	lsrs	r3, r3, #8
  4008dc:	b2db      	uxtb	r3, r3
  4008de:	4618      	mov	r0, r3
  4008e0:	4b04      	ldr	r3, [pc, #16]	; (4008f4 <ili93xx_write_ram+0x30>)
  4008e2:	4798      	blx	r3
	LCD_WD(ul_color & 0xFF);
  4008e4:	687b      	ldr	r3, [r7, #4]
  4008e6:	b2db      	uxtb	r3, r3
  4008e8:	4618      	mov	r0, r3
  4008ea:	4b02      	ldr	r3, [pc, #8]	; (4008f4 <ili93xx_write_ram+0x30>)
  4008ec:	4798      	blx	r3
}
  4008ee:	3708      	adds	r7, #8
  4008f0:	46bd      	mov	sp, r7
  4008f2:	bd80      	pop	{r7, pc}
  4008f4:	0040084d 	.word	0x0040084d

004008f8 <ili93xx_write_ram_buffer>:
 * \param p_ul_buf data buffer.
 * \param ul_size size in pixels.
 */
static void ili93xx_write_ram_buffer(const ili93xx_color_t *p_ul_buf,
		uint32_t ul_size)
{
  4008f8:	b580      	push	{r7, lr}
  4008fa:	b084      	sub	sp, #16
  4008fc:	af00      	add	r7, sp, #0
  4008fe:	6078      	str	r0, [r7, #4]
  400900:	6039      	str	r1, [r7, #0]
	uint32_t ul_addr;
	for (ul_addr = 0; ul_addr < (ul_size - ul_size % 8); ul_addr += 8) {
  400902:	2300      	movs	r3, #0
  400904:	60fb      	str	r3, [r7, #12]
  400906:	e049      	b.n	40099c <ili93xx_write_ram_buffer+0xa4>
		ili93xx_write_ram(p_ul_buf[ul_addr]);
  400908:	68fb      	ldr	r3, [r7, #12]
  40090a:	009b      	lsls	r3, r3, #2
  40090c:	687a      	ldr	r2, [r7, #4]
  40090e:	4413      	add	r3, r2
  400910:	681b      	ldr	r3, [r3, #0]
  400912:	4618      	mov	r0, r3
  400914:	4b2e      	ldr	r3, [pc, #184]	; (4009d0 <ili93xx_write_ram_buffer+0xd8>)
  400916:	4798      	blx	r3
		ili93xx_write_ram(p_ul_buf[ul_addr + 1]);
  400918:	68fb      	ldr	r3, [r7, #12]
  40091a:	3301      	adds	r3, #1
  40091c:	009b      	lsls	r3, r3, #2
  40091e:	687a      	ldr	r2, [r7, #4]
  400920:	4413      	add	r3, r2
  400922:	681b      	ldr	r3, [r3, #0]
  400924:	4618      	mov	r0, r3
  400926:	4b2a      	ldr	r3, [pc, #168]	; (4009d0 <ili93xx_write_ram_buffer+0xd8>)
  400928:	4798      	blx	r3
		ili93xx_write_ram(p_ul_buf[ul_addr + 2]);
  40092a:	68fb      	ldr	r3, [r7, #12]
  40092c:	3302      	adds	r3, #2
  40092e:	009b      	lsls	r3, r3, #2
  400930:	687a      	ldr	r2, [r7, #4]
  400932:	4413      	add	r3, r2
  400934:	681b      	ldr	r3, [r3, #0]
  400936:	4618      	mov	r0, r3
  400938:	4b25      	ldr	r3, [pc, #148]	; (4009d0 <ili93xx_write_ram_buffer+0xd8>)
  40093a:	4798      	blx	r3
		ili93xx_write_ram(p_ul_buf[ul_addr + 3]);
  40093c:	68fb      	ldr	r3, [r7, #12]
  40093e:	3303      	adds	r3, #3
  400940:	009b      	lsls	r3, r3, #2
  400942:	687a      	ldr	r2, [r7, #4]
  400944:	4413      	add	r3, r2
  400946:	681b      	ldr	r3, [r3, #0]
  400948:	4618      	mov	r0, r3
  40094a:	4b21      	ldr	r3, [pc, #132]	; (4009d0 <ili93xx_write_ram_buffer+0xd8>)
  40094c:	4798      	blx	r3
		ili93xx_write_ram(p_ul_buf[ul_addr + 4]);
  40094e:	68fb      	ldr	r3, [r7, #12]
  400950:	3304      	adds	r3, #4
  400952:	009b      	lsls	r3, r3, #2
  400954:	687a      	ldr	r2, [r7, #4]
  400956:	4413      	add	r3, r2
  400958:	681b      	ldr	r3, [r3, #0]
  40095a:	4618      	mov	r0, r3
  40095c:	4b1c      	ldr	r3, [pc, #112]	; (4009d0 <ili93xx_write_ram_buffer+0xd8>)
  40095e:	4798      	blx	r3
		ili93xx_write_ram(p_ul_buf[ul_addr + 5]);
  400960:	68fb      	ldr	r3, [r7, #12]
  400962:	3305      	adds	r3, #5
  400964:	009b      	lsls	r3, r3, #2
  400966:	687a      	ldr	r2, [r7, #4]
  400968:	4413      	add	r3, r2
  40096a:	681b      	ldr	r3, [r3, #0]
  40096c:	4618      	mov	r0, r3
  40096e:	4b18      	ldr	r3, [pc, #96]	; (4009d0 <ili93xx_write_ram_buffer+0xd8>)
  400970:	4798      	blx	r3
		ili93xx_write_ram(p_ul_buf[ul_addr + 6]);
  400972:	68fb      	ldr	r3, [r7, #12]
  400974:	3306      	adds	r3, #6
  400976:	009b      	lsls	r3, r3, #2
  400978:	687a      	ldr	r2, [r7, #4]
  40097a:	4413      	add	r3, r2
  40097c:	681b      	ldr	r3, [r3, #0]
  40097e:	4618      	mov	r0, r3
  400980:	4b13      	ldr	r3, [pc, #76]	; (4009d0 <ili93xx_write_ram_buffer+0xd8>)
  400982:	4798      	blx	r3
		ili93xx_write_ram(p_ul_buf[ul_addr + 7]);
  400984:	68fb      	ldr	r3, [r7, #12]
  400986:	3307      	adds	r3, #7
  400988:	009b      	lsls	r3, r3, #2
  40098a:	687a      	ldr	r2, [r7, #4]
  40098c:	4413      	add	r3, r2
  40098e:	681b      	ldr	r3, [r3, #0]
  400990:	4618      	mov	r0, r3
  400992:	4b0f      	ldr	r3, [pc, #60]	; (4009d0 <ili93xx_write_ram_buffer+0xd8>)
  400994:	4798      	blx	r3
 */
static void ili93xx_write_ram_buffer(const ili93xx_color_t *p_ul_buf,
		uint32_t ul_size)
{
	uint32_t ul_addr;
	for (ul_addr = 0; ul_addr < (ul_size - ul_size % 8); ul_addr += 8) {
  400996:	68fb      	ldr	r3, [r7, #12]
  400998:	3308      	adds	r3, #8
  40099a:	60fb      	str	r3, [r7, #12]
  40099c:	683b      	ldr	r3, [r7, #0]
  40099e:	f023 0207 	bic.w	r2, r3, #7
  4009a2:	68fb      	ldr	r3, [r7, #12]
  4009a4:	429a      	cmp	r2, r3
  4009a6:	d8af      	bhi.n	400908 <ili93xx_write_ram_buffer+0x10>
		ili93xx_write_ram(p_ul_buf[ul_addr + 4]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 5]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 6]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 7]);
	}
	for (; ul_addr < ul_size; ul_addr++) {
  4009a8:	e00a      	b.n	4009c0 <ili93xx_write_ram_buffer+0xc8>
		ili93xx_write_ram(p_ul_buf[ul_addr]);
  4009aa:	68fb      	ldr	r3, [r7, #12]
  4009ac:	009b      	lsls	r3, r3, #2
  4009ae:	687a      	ldr	r2, [r7, #4]
  4009b0:	4413      	add	r3, r2
  4009b2:	681b      	ldr	r3, [r3, #0]
  4009b4:	4618      	mov	r0, r3
  4009b6:	4b06      	ldr	r3, [pc, #24]	; (4009d0 <ili93xx_write_ram_buffer+0xd8>)
  4009b8:	4798      	blx	r3
		ili93xx_write_ram(p_ul_buf[ul_addr + 4]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 5]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 6]);
		ili93xx_write_ram(p_ul_buf[ul_addr + 7]);
	}
	for (; ul_addr < ul_size; ul_addr++) {
  4009ba:	68fb      	ldr	r3, [r7, #12]
  4009bc:	3301      	adds	r3, #1
  4009be:	60fb      	str	r3, [r7, #12]
  4009c0:	68fa      	ldr	r2, [r7, #12]
  4009c2:	683b      	ldr	r3, [r7, #0]
  4009c4:	429a      	cmp	r2, r3
  4009c6:	d3f0      	bcc.n	4009aa <ili93xx_write_ram_buffer+0xb2>
		ili93xx_write_ram(p_ul_buf[ul_addr]);
	}
}
  4009c8:	3710      	adds	r7, #16
  4009ca:	46bd      	mov	sp, r7
  4009cc:	bd80      	pop	{r7, pc}
  4009ce:	bf00      	nop
  4009d0:	004008c5 	.word	0x004008c5

004009d4 <ili93xx_write_register_word>:
 *
 * \param uc_reg register address.
 * \param us_data data to be written.
 */
static void ili93xx_write_register_word(uint8_t uc_reg, uint16_t us_data)
{
  4009d4:	b580      	push	{r7, lr}
  4009d6:	b082      	sub	sp, #8
  4009d8:	af00      	add	r7, sp, #0
  4009da:	4603      	mov	r3, r0
  4009dc:	460a      	mov	r2, r1
  4009de:	71fb      	strb	r3, [r7, #7]
  4009e0:	4613      	mov	r3, r2
  4009e2:	80bb      	strh	r3, [r7, #4]
	LCD_IR(0);
  4009e4:	2000      	movs	r0, #0
  4009e6:	4b0a      	ldr	r3, [pc, #40]	; (400a10 <ili93xx_write_register_word+0x3c>)
  4009e8:	4798      	blx	r3
	LCD_IR(uc_reg);
  4009ea:	79fb      	ldrb	r3, [r7, #7]
  4009ec:	4618      	mov	r0, r3
  4009ee:	4b08      	ldr	r3, [pc, #32]	; (400a10 <ili93xx_write_register_word+0x3c>)
  4009f0:	4798      	blx	r3
	LCD_WD((us_data >> 8) & 0xFF);
  4009f2:	88bb      	ldrh	r3, [r7, #4]
  4009f4:	0a1b      	lsrs	r3, r3, #8
  4009f6:	b29b      	uxth	r3, r3
  4009f8:	b2db      	uxtb	r3, r3
  4009fa:	4618      	mov	r0, r3
  4009fc:	4b05      	ldr	r3, [pc, #20]	; (400a14 <ili93xx_write_register_word+0x40>)
  4009fe:	4798      	blx	r3
	LCD_WD(us_data & 0xFF);
  400a00:	88bb      	ldrh	r3, [r7, #4]
  400a02:	b2db      	uxtb	r3, r3
  400a04:	4618      	mov	r0, r3
  400a06:	4b03      	ldr	r3, [pc, #12]	; (400a14 <ili93xx_write_register_word+0x40>)
  400a08:	4798      	blx	r3
}
  400a0a:	3708      	adds	r7, #8
  400a0c:	46bd      	mov	sp, r7
  400a0e:	bd80      	pop	{r7, pc}
  400a10:	00400831 	.word	0x00400831
  400a14:	0040084d 	.word	0x0040084d

00400a18 <ili93xx_write_register>:
 * \param uc_reg register address.
 * \param us_data data to be written.
 */
static void ili93xx_write_register(uint8_t uc_reg, uint8_t *p_data,
		uint8_t uc_datacnt)
{
  400a18:	b580      	push	{r7, lr}
  400a1a:	b084      	sub	sp, #16
  400a1c:	af00      	add	r7, sp, #0
  400a1e:	4603      	mov	r3, r0
  400a20:	6039      	str	r1, [r7, #0]
  400a22:	71fb      	strb	r3, [r7, #7]
  400a24:	4613      	mov	r3, r2
  400a26:	71bb      	strb	r3, [r7, #6]
	LCD_IR(0);
  400a28:	2000      	movs	r0, #0
  400a2a:	4b0d      	ldr	r3, [pc, #52]	; (400a60 <ili93xx_write_register+0x48>)
  400a2c:	4798      	blx	r3
	LCD_IR(uc_reg);
  400a2e:	79fb      	ldrb	r3, [r7, #7]
  400a30:	4618      	mov	r0, r3
  400a32:	4b0b      	ldr	r3, [pc, #44]	; (400a60 <ili93xx_write_register+0x48>)
  400a34:	4798      	blx	r3
	for (uint8_t i = 0; i < uc_datacnt; i++) {
  400a36:	2300      	movs	r3, #0
  400a38:	73fb      	strb	r3, [r7, #15]
  400a3a:	e009      	b.n	400a50 <ili93xx_write_register+0x38>
		LCD_WD(p_data[i]);
  400a3c:	7bfb      	ldrb	r3, [r7, #15]
  400a3e:	683a      	ldr	r2, [r7, #0]
  400a40:	4413      	add	r3, r2
  400a42:	781b      	ldrb	r3, [r3, #0]
  400a44:	4618      	mov	r0, r3
  400a46:	4b07      	ldr	r3, [pc, #28]	; (400a64 <ili93xx_write_register+0x4c>)
  400a48:	4798      	blx	r3
static void ili93xx_write_register(uint8_t uc_reg, uint8_t *p_data,
		uint8_t uc_datacnt)
{
	LCD_IR(0);
	LCD_IR(uc_reg);
	for (uint8_t i = 0; i < uc_datacnt; i++) {
  400a4a:	7bfb      	ldrb	r3, [r7, #15]
  400a4c:	3301      	adds	r3, #1
  400a4e:	73fb      	strb	r3, [r7, #15]
  400a50:	7bfa      	ldrb	r2, [r7, #15]
  400a52:	79bb      	ldrb	r3, [r7, #6]
  400a54:	429a      	cmp	r2, r3
  400a56:	d3f1      	bcc.n	400a3c <ili93xx_write_register+0x24>
		LCD_WD(p_data[i]);
	}
}
  400a58:	3710      	adds	r7, #16
  400a5a:	46bd      	mov	sp, r7
  400a5c:	bd80      	pop	{r7, pc}
  400a5e:	bf00      	nop
  400a60:	00400831 	.word	0x00400831
  400a64:	0040084d 	.word	0x0040084d

00400a68 <ili93xx_read_register>:
 * \param p_data the pointer to the read data.
 * \param uc_datacnt the number of the read data
 */
static void ili93xx_read_register(uint8_t uc_reg, uint8_t *p_data,
		uint8_t uc_datacnt)
{
  400a68:	b590      	push	{r4, r7, lr}
  400a6a:	b085      	sub	sp, #20
  400a6c:	af00      	add	r7, sp, #0
  400a6e:	4603      	mov	r3, r0
  400a70:	6039      	str	r1, [r7, #0]
  400a72:	71fb      	strb	r3, [r7, #7]
  400a74:	4613      	mov	r3, r2
  400a76:	71bb      	strb	r3, [r7, #6]
	LCD_IR(0);
  400a78:	2000      	movs	r0, #0
  400a7a:	4b0d      	ldr	r3, [pc, #52]	; (400ab0 <ili93xx_read_register+0x48>)
  400a7c:	4798      	blx	r3
	LCD_IR(uc_reg);
  400a7e:	79fb      	ldrb	r3, [r7, #7]
  400a80:	4618      	mov	r0, r3
  400a82:	4b0b      	ldr	r3, [pc, #44]	; (400ab0 <ili93xx_read_register+0x48>)
  400a84:	4798      	blx	r3

	for (uint8_t i = 0; i < uc_datacnt; i++) {
  400a86:	2300      	movs	r3, #0
  400a88:	73fb      	strb	r3, [r7, #15]
  400a8a:	e009      	b.n	400aa0 <ili93xx_read_register+0x38>
		p_data[i] = LCD_RD();
  400a8c:	7bfb      	ldrb	r3, [r7, #15]
  400a8e:	683a      	ldr	r2, [r7, #0]
  400a90:	18d4      	adds	r4, r2, r3
  400a92:	4b08      	ldr	r3, [pc, #32]	; (400ab4 <ili93xx_read_register+0x4c>)
  400a94:	4798      	blx	r3
  400a96:	4603      	mov	r3, r0
  400a98:	7023      	strb	r3, [r4, #0]
		uint8_t uc_datacnt)
{
	LCD_IR(0);
	LCD_IR(uc_reg);

	for (uint8_t i = 0; i < uc_datacnt; i++) {
  400a9a:	7bfb      	ldrb	r3, [r7, #15]
  400a9c:	3301      	adds	r3, #1
  400a9e:	73fb      	strb	r3, [r7, #15]
  400aa0:	7bfa      	ldrb	r2, [r7, #15]
  400aa2:	79bb      	ldrb	r3, [r7, #6]
  400aa4:	429a      	cmp	r2, r3
  400aa6:	d3f1      	bcc.n	400a8c <ili93xx_read_register+0x24>
		p_data[i] = LCD_RD();
	}
}
  400aa8:	3714      	adds	r7, #20
  400aaa:	46bd      	mov	sp, r7
  400aac:	bd90      	pop	{r4, r7, pc}
  400aae:	bf00      	nop
  400ab0:	00400831 	.word	0x00400831
  400ab4:	0040086d 	.word	0x0040086d

00400ab8 <ili93xx_delay>:

/**
 * \brief Delay function.
 */
static void ili93xx_delay(uint32_t ul_ms)
{
  400ab8:	b480      	push	{r7}
  400aba:	b085      	sub	sp, #20
  400abc:	af00      	add	r7, sp, #0
  400abe:	6078      	str	r0, [r7, #4]
	volatile uint32_t i;

	for (i = 0; i < ul_ms; i++) {
  400ac0:	2300      	movs	r3, #0
  400ac2:	60fb      	str	r3, [r7, #12]
  400ac4:	e00c      	b.n	400ae0 <ili93xx_delay+0x28>
		for (i = 0; i < 100000; i++) {
  400ac6:	2300      	movs	r3, #0
  400ac8:	60fb      	str	r3, [r7, #12]
  400aca:	e002      	b.n	400ad2 <ili93xx_delay+0x1a>
  400acc:	68fb      	ldr	r3, [r7, #12]
  400ace:	3301      	adds	r3, #1
  400ad0:	60fb      	str	r3, [r7, #12]
  400ad2:	68fb      	ldr	r3, [r7, #12]
  400ad4:	4a07      	ldr	r2, [pc, #28]	; (400af4 <ili93xx_delay+0x3c>)
  400ad6:	4293      	cmp	r3, r2
  400ad8:	d9f8      	bls.n	400acc <ili93xx_delay+0x14>
 */
static void ili93xx_delay(uint32_t ul_ms)
{
	volatile uint32_t i;

	for (i = 0; i < ul_ms; i++) {
  400ada:	68fb      	ldr	r3, [r7, #12]
  400adc:	3301      	adds	r3, #1
  400ade:	60fb      	str	r3, [r7, #12]
  400ae0:	68fa      	ldr	r2, [r7, #12]
  400ae2:	687b      	ldr	r3, [r7, #4]
  400ae4:	429a      	cmp	r2, r3
  400ae6:	d3ee      	bcc.n	400ac6 <ili93xx_delay+0xe>
		for (i = 0; i < 100000; i++) {
		}
	}
}
  400ae8:	3714      	adds	r7, #20
  400aea:	46bd      	mov	sp, r7
  400aec:	f85d 7b04 	ldr.w	r7, [sp], #4
  400af0:	4770      	bx	lr
  400af2:	bf00      	nop
  400af4:	0001869f 	.word	0x0001869f

00400af8 <ili93xx_check_box_coordinates>:
 * \param p_ul_x2 X coordinate of lower-right corner on LCD.
 * \param p_ul_y2 Y coordinate of lower-right corner on LCD.
 */
static void ili93xx_check_box_coordinates(uint32_t *p_ul_x1, uint32_t *p_ul_y1,
		uint32_t *p_ul_x2, uint32_t *p_ul_y2)
{
  400af8:	b480      	push	{r7}
  400afa:	b087      	sub	sp, #28
  400afc:	af00      	add	r7, sp, #0
  400afe:	60f8      	str	r0, [r7, #12]
  400b00:	60b9      	str	r1, [r7, #8]
  400b02:	607a      	str	r2, [r7, #4]
  400b04:	603b      	str	r3, [r7, #0]
	uint32_t dw;

	if (*p_ul_x1 >= g_ul_lcd_x_length) {
  400b06:	68fb      	ldr	r3, [r7, #12]
  400b08:	681a      	ldr	r2, [r3, #0]
  400b0a:	4b27      	ldr	r3, [pc, #156]	; (400ba8 <ili93xx_check_box_coordinates+0xb0>)
  400b0c:	681b      	ldr	r3, [r3, #0]
  400b0e:	429a      	cmp	r2, r3
  400b10:	d304      	bcc.n	400b1c <ili93xx_check_box_coordinates+0x24>
		*p_ul_x1 = g_ul_lcd_x_length - 1;
  400b12:	4b25      	ldr	r3, [pc, #148]	; (400ba8 <ili93xx_check_box_coordinates+0xb0>)
  400b14:	681b      	ldr	r3, [r3, #0]
  400b16:	1e5a      	subs	r2, r3, #1
  400b18:	68fb      	ldr	r3, [r7, #12]
  400b1a:	601a      	str	r2, [r3, #0]
	}

	if (*p_ul_x2 >= g_ul_lcd_x_length) {
  400b1c:	687b      	ldr	r3, [r7, #4]
  400b1e:	681a      	ldr	r2, [r3, #0]
  400b20:	4b21      	ldr	r3, [pc, #132]	; (400ba8 <ili93xx_check_box_coordinates+0xb0>)
  400b22:	681b      	ldr	r3, [r3, #0]
  400b24:	429a      	cmp	r2, r3
  400b26:	d304      	bcc.n	400b32 <ili93xx_check_box_coordinates+0x3a>
		*p_ul_x2 = g_ul_lcd_x_length - 1;
  400b28:	4b1f      	ldr	r3, [pc, #124]	; (400ba8 <ili93xx_check_box_coordinates+0xb0>)
  400b2a:	681b      	ldr	r3, [r3, #0]
  400b2c:	1e5a      	subs	r2, r3, #1
  400b2e:	687b      	ldr	r3, [r7, #4]
  400b30:	601a      	str	r2, [r3, #0]
	}

	if (*p_ul_y1 >= g_ul_lcd_y_length) {
  400b32:	68bb      	ldr	r3, [r7, #8]
  400b34:	681a      	ldr	r2, [r3, #0]
  400b36:	4b1d      	ldr	r3, [pc, #116]	; (400bac <ili93xx_check_box_coordinates+0xb4>)
  400b38:	681b      	ldr	r3, [r3, #0]
  400b3a:	429a      	cmp	r2, r3
  400b3c:	d304      	bcc.n	400b48 <ili93xx_check_box_coordinates+0x50>
		*p_ul_y1 = g_ul_lcd_y_length - 1;
  400b3e:	4b1b      	ldr	r3, [pc, #108]	; (400bac <ili93xx_check_box_coordinates+0xb4>)
  400b40:	681b      	ldr	r3, [r3, #0]
  400b42:	1e5a      	subs	r2, r3, #1
  400b44:	68bb      	ldr	r3, [r7, #8]
  400b46:	601a      	str	r2, [r3, #0]
	}

	if (*p_ul_y2 >= g_ul_lcd_y_length) {
  400b48:	683b      	ldr	r3, [r7, #0]
  400b4a:	681a      	ldr	r2, [r3, #0]
  400b4c:	4b17      	ldr	r3, [pc, #92]	; (400bac <ili93xx_check_box_coordinates+0xb4>)
  400b4e:	681b      	ldr	r3, [r3, #0]
  400b50:	429a      	cmp	r2, r3
  400b52:	d304      	bcc.n	400b5e <ili93xx_check_box_coordinates+0x66>
		*p_ul_y2 = g_ul_lcd_y_length - 1;
  400b54:	4b15      	ldr	r3, [pc, #84]	; (400bac <ili93xx_check_box_coordinates+0xb4>)
  400b56:	681b      	ldr	r3, [r3, #0]
  400b58:	1e5a      	subs	r2, r3, #1
  400b5a:	683b      	ldr	r3, [r7, #0]
  400b5c:	601a      	str	r2, [r3, #0]
	}

	if (*p_ul_x1 > *p_ul_x2) {
  400b5e:	68fb      	ldr	r3, [r7, #12]
  400b60:	681a      	ldr	r2, [r3, #0]
  400b62:	687b      	ldr	r3, [r7, #4]
  400b64:	681b      	ldr	r3, [r3, #0]
  400b66:	429a      	cmp	r2, r3
  400b68:	d909      	bls.n	400b7e <ili93xx_check_box_coordinates+0x86>
		dw = *p_ul_x1;
  400b6a:	68fb      	ldr	r3, [r7, #12]
  400b6c:	681b      	ldr	r3, [r3, #0]
  400b6e:	617b      	str	r3, [r7, #20]
		*p_ul_x1 = *p_ul_x2;
  400b70:	687b      	ldr	r3, [r7, #4]
  400b72:	681a      	ldr	r2, [r3, #0]
  400b74:	68fb      	ldr	r3, [r7, #12]
  400b76:	601a      	str	r2, [r3, #0]
		*p_ul_x2 = dw;
  400b78:	687b      	ldr	r3, [r7, #4]
  400b7a:	697a      	ldr	r2, [r7, #20]
  400b7c:	601a      	str	r2, [r3, #0]
	}

	if (*p_ul_y1 > *p_ul_y2) {
  400b7e:	68bb      	ldr	r3, [r7, #8]
  400b80:	681a      	ldr	r2, [r3, #0]
  400b82:	683b      	ldr	r3, [r7, #0]
  400b84:	681b      	ldr	r3, [r3, #0]
  400b86:	429a      	cmp	r2, r3
  400b88:	d909      	bls.n	400b9e <ili93xx_check_box_coordinates+0xa6>
		dw = *p_ul_y1;
  400b8a:	68bb      	ldr	r3, [r7, #8]
  400b8c:	681b      	ldr	r3, [r3, #0]
  400b8e:	617b      	str	r3, [r7, #20]
		*p_ul_y1 = *p_ul_y2;
  400b90:	683b      	ldr	r3, [r7, #0]
  400b92:	681a      	ldr	r2, [r3, #0]
  400b94:	68bb      	ldr	r3, [r7, #8]
  400b96:	601a      	str	r2, [r3, #0]
		*p_ul_y2 = dw;
  400b98:	683b      	ldr	r3, [r7, #0]
  400b9a:	697a      	ldr	r2, [r7, #20]
  400b9c:	601a      	str	r2, [r3, #0]
	}
}
  400b9e:	371c      	adds	r7, #28
  400ba0:	46bd      	mov	sp, r7
  400ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ba6:	4770      	bx	lr
  400ba8:	20000000 	.word	0x20000000
  400bac:	20000004 	.word	0x20000004

00400bb0 <ili93xx_device_type_identify>:
 *        ILI9341 device ID locates in Read ID4 (RD3h) register.
 *
 * \return 0 if secceed in identifying device; otherwise fails.
 */
uint8_t ili93xx_device_type_identify(void)
{
  400bb0:	b580      	push	{r7, lr}
  400bb2:	b082      	sub	sp, #8
  400bb4:	af00      	add	r7, sp, #0
	uint8_t paratable[6];
	uint16_t chipid;

	/** Read ID4 (RD4h) register to get device code for ILI9341*/
	ili93xx_read_register(ILI9341_CMD_READ_ID4, paratable, 4);
  400bb6:	463b      	mov	r3, r7
  400bb8:	20d3      	movs	r0, #211	; 0xd3
  400bba:	4619      	mov	r1, r3
  400bbc:	2204      	movs	r2, #4
  400bbe:	4b18      	ldr	r3, [pc, #96]	; (400c20 <ili93xx_device_type_identify+0x70>)
  400bc0:	4798      	blx	r3
	chipid = ((uint16_t)paratable[2] << 8) + paratable[3];
  400bc2:	78bb      	ldrb	r3, [r7, #2]
  400bc4:	b29b      	uxth	r3, r3
  400bc6:	021b      	lsls	r3, r3, #8
  400bc8:	b29a      	uxth	r2, r3
  400bca:	78fb      	ldrb	r3, [r7, #3]
  400bcc:	b29b      	uxth	r3, r3
  400bce:	4413      	add	r3, r2
  400bd0:	80fb      	strh	r3, [r7, #6]

	if (chipid == ILI9341_DEVICE_CODE) {
  400bd2:	88fb      	ldrh	r3, [r7, #6]
  400bd4:	f249 3241 	movw	r2, #37697	; 0x9341
  400bd8:	4293      	cmp	r3, r2
  400bda:	d104      	bne.n	400be6 <ili93xx_device_type_identify+0x36>
		g_uc_device_type = DEVICE_TYPE_ILI9341;
  400bdc:	4b11      	ldr	r3, [pc, #68]	; (400c24 <ili93xx_device_type_identify+0x74>)
  400bde:	2202      	movs	r2, #2
  400be0:	701a      	strb	r2, [r3, #0]
		return 0;
  400be2:	2300      	movs	r3, #0
  400be4:	e018      	b.n	400c18 <ili93xx_device_type_identify+0x68>
	}

	/** Driver Code Read (R00h) for ILI9325*/
	ili93xx_read_register(ILI9325_DEVICE_CODE_REG, paratable, 2);
  400be6:	463b      	mov	r3, r7
  400be8:	2000      	movs	r0, #0
  400bea:	4619      	mov	r1, r3
  400bec:	2202      	movs	r2, #2
  400bee:	4b0c      	ldr	r3, [pc, #48]	; (400c20 <ili93xx_device_type_identify+0x70>)
  400bf0:	4798      	blx	r3
	chipid = ((uint16_t)paratable[0] << 8) + paratable[1];
  400bf2:	783b      	ldrb	r3, [r7, #0]
  400bf4:	b29b      	uxth	r3, r3
  400bf6:	021b      	lsls	r3, r3, #8
  400bf8:	b29a      	uxth	r2, r3
  400bfa:	787b      	ldrb	r3, [r7, #1]
  400bfc:	b29b      	uxth	r3, r3
  400bfe:	4413      	add	r3, r2
  400c00:	80fb      	strh	r3, [r7, #6]
	if (chipid == ILI9325_DEVICE_CODE) {
  400c02:	88fb      	ldrh	r3, [r7, #6]
  400c04:	f249 3225 	movw	r2, #37669	; 0x9325
  400c08:	4293      	cmp	r3, r2
  400c0a:	d104      	bne.n	400c16 <ili93xx_device_type_identify+0x66>
		g_uc_device_type = DEVICE_TYPE_ILI9325;
  400c0c:	4b05      	ldr	r3, [pc, #20]	; (400c24 <ili93xx_device_type_identify+0x74>)
  400c0e:	2201      	movs	r2, #1
  400c10:	701a      	strb	r2, [r3, #0]
		return 0;
  400c12:	2300      	movs	r3, #0
  400c14:	e000      	b.n	400c18 <ili93xx_device_type_identify+0x68>
	}

	return 1;
  400c16:	2301      	movs	r3, #1
}
  400c18:	4618      	mov	r0, r3
  400c1a:	3708      	adds	r7, #8
  400c1c:	46bd      	mov	sp, r7
  400c1e:	bd80      	pop	{r7, pc}
  400c20:	00400a69 	.word	0x00400a69
  400c24:	200008a0 	.word	0x200008a0

00400c28 <ili93xx_init>:
 * \param p_opt pointer to ILI93xx option structure.
 *
 * \return 0 if initialization succeeds, otherwise fails.
 */
uint32_t ili93xx_init(struct ili93xx_opt_t *p_opt)
{
  400c28:	b590      	push	{r4, r7, lr}
  400c2a:	b085      	sub	sp, #20
  400c2c:	af00      	add	r7, sp, #0
  400c2e:	6078      	str	r0, [r7, #4]
	uint8_t paratable[6];

	/** Identify the LCD driver device*/
	if (ili93xx_device_type_identify() != 0) {
  400c30:	4b7a      	ldr	r3, [pc, #488]	; (400e1c <ili93xx_init+0x1f4>)
  400c32:	4798      	blx	r3
  400c34:	4603      	mov	r3, r0
  400c36:	2b00      	cmp	r3, #0
  400c38:	d001      	beq.n	400c3e <ili93xx_init+0x16>
		return 1;
  400c3a:	2301      	movs	r3, #1
  400c3c:	e1ad      	b.n	400f9a <ili93xx_init+0x372>
	}

	g_ul_lcd_x_length = ILI93XX_LCD_WIDTH;
  400c3e:	4b78      	ldr	r3, [pc, #480]	; (400e20 <ili93xx_init+0x1f8>)
  400c40:	22f0      	movs	r2, #240	; 0xf0
  400c42:	601a      	str	r2, [r3, #0]
	g_ul_lcd_y_length = ILI93XX_LCD_HEIGHT;
  400c44:	4b77      	ldr	r3, [pc, #476]	; (400e24 <ili93xx_init+0x1fc>)
  400c46:	f44f 72a0 	mov.w	r2, #320	; 0x140
  400c4a:	601a      	str	r2, [r3, #0]

	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  400c4c:	4b76      	ldr	r3, [pc, #472]	; (400e28 <ili93xx_init+0x200>)
  400c4e:	781b      	ldrb	r3, [r3, #0]
  400c50:	2b01      	cmp	r3, #1
  400c52:	f040 80f5 	bne.w	400e40 <ili93xx_init+0x218>
		/** Turn off LCD */
		ili93xx_write_register_word(ILI9325_DISP_CTRL1, ILI9325_DISP_CTRL1_GON |
  400c56:	2007      	movs	r0, #7
  400c58:	2133      	movs	r1, #51	; 0x33
  400c5a:	4b74      	ldr	r3, [pc, #464]	; (400e2c <ili93xx_init+0x204>)
  400c5c:	4798      	blx	r3
				ILI9325_DISP_CTRL1_DTE | ILI9325_DISP_CTRL1_D(0x03));

		/** Start initial sequence */
		/** Disable sleep and standby mode*/
		ili93xx_write_register_word(ILI9325_POWER_CTRL1, 0x0000);
  400c5e:	2010      	movs	r0, #16
  400c60:	2100      	movs	r1, #0
  400c62:	4b72      	ldr	r3, [pc, #456]	; (400e2c <ili93xx_init+0x204>)
  400c64:	4798      	blx	r3
		/** Start internal OSC */
		ili93xx_write_register_word(ILI9325_START_OSC_CTRL,
  400c66:	2000      	movs	r0, #0
  400c68:	2101      	movs	r1, #1
  400c6a:	4b70      	ldr	r3, [pc, #448]	; (400e2c <ili93xx_init+0x204>)
  400c6c:	4798      	blx	r3
				ILI9325_START_OSC_CTRL_EN);
		/** Set SS bit and direction output from S720 to S1 */
		ili93xx_write_register_word(ILI9325_DRIVER_OUTPUT_CTRL1,
  400c6e:	2001      	movs	r0, #1
  400c70:	f44f 7180 	mov.w	r1, #256	; 0x100
  400c74:	4b6d      	ldr	r3, [pc, #436]	; (400e2c <ili93xx_init+0x204>)
  400c76:	4798      	blx	r3
				ILI9325_DRIVER_OUTPUT_CTRL1_SS);
		/** Set 1 line inversion */
		ili93xx_write_register_word(ILI9325_LCD_DRIVING_CTRL,
  400c78:	2002      	movs	r0, #2
  400c7a:	f44f 61e0 	mov.w	r1, #1792	; 0x700
  400c7e:	4b6b      	ldr	r3, [pc, #428]	; (400e2c <ili93xx_init+0x204>)
  400c80:	4798      	blx	r3
				ILI9325_LCD_DRIVING_CTRL_BIT10 | ILI9325_LCD_DRIVING_CTRL_EOR
				| ILI9325_LCD_DRIVING_CTRL_BC0);
		/** Disable resizing feature */
		ili93xx_write_register_word(ILI9325_RESIZE_CTRL, 0x0000);
  400c82:	2004      	movs	r0, #4
  400c84:	2100      	movs	r1, #0
  400c86:	4b69      	ldr	r3, [pc, #420]	; (400e2c <ili93xx_init+0x204>)
  400c88:	4798      	blx	r3
		/** Set the back porch and front porch */
		ili93xx_write_register_word(ILI9325_DISP_CTRL2,
  400c8a:	2008      	movs	r0, #8
  400c8c:	f240 2107 	movw	r1, #519	; 0x207
  400c90:	4b66      	ldr	r3, [pc, #408]	; (400e2c <ili93xx_init+0x204>)
  400c92:	4798      	blx	r3
				ILI9325_DISP_CTRL2_BP(
				0x07) | ILI9325_DISP_CTRL2_FP(0x02));
		/** Set non-display area refresh cycle ISC[3:0] */
		ili93xx_write_register_word(ILI9325_DISP_CTRL3, 0x0000);
  400c94:	2009      	movs	r0, #9
  400c96:	2100      	movs	r1, #0
  400c98:	4b64      	ldr	r3, [pc, #400]	; (400e2c <ili93xx_init+0x204>)
  400c9a:	4798      	blx	r3
		/** Disable FMARK function */
		ili93xx_write_register_word(ILI9325_DISP_CTRL4, 0x0000);
  400c9c:	200a      	movs	r0, #10
  400c9e:	2100      	movs	r1, #0
  400ca0:	4b62      	ldr	r3, [pc, #392]	; (400e2c <ili93xx_init+0x204>)
  400ca2:	4798      	blx	r3
		/** 18-bit RGB interface and writing display data by system
		 *interface */
		ili93xx_write_register_word(ILI9325_RGB_DISP_INTERFACE_CTRL1,
  400ca4:	200c      	movs	r0, #12
  400ca6:	2100      	movs	r1, #0
  400ca8:	4b60      	ldr	r3, [pc, #384]	; (400e2c <ili93xx_init+0x204>)
  400caa:	4798      	blx	r3
				0x0000);
		/** Set the output position of frame cycle */
		ili93xx_write_register_word(ILI9325_FRAME_MAKER_POS, 0x0000);
  400cac:	200d      	movs	r0, #13
  400cae:	2100      	movs	r1, #0
  400cb0:	4b5e      	ldr	r3, [pc, #376]	; (400e2c <ili93xx_init+0x204>)
  400cb2:	4798      	blx	r3
		/** RGB interface polarity */
		ili93xx_write_register_word(ILI9325_RGB_DISP_INTERFACE_CTRL2,
  400cb4:	200f      	movs	r0, #15
  400cb6:	2100      	movs	r1, #0
  400cb8:	4b5c      	ldr	r3, [pc, #368]	; (400e2c <ili93xx_init+0x204>)
  400cba:	4798      	blx	r3
				0x0000);

		/** Power on sequence */
		/** Disable sleep and standby mode */
		ili93xx_write_register_word(ILI9325_POWER_CTRL1, 0x0000);
  400cbc:	2010      	movs	r0, #16
  400cbe:	2100      	movs	r1, #0
  400cc0:	4b5a      	ldr	r3, [pc, #360]	; (400e2c <ili93xx_init+0x204>)
  400cc2:	4798      	blx	r3

		/**
		 * Selects the operating frequency of the step-up circuit 1,2
		 * and Sets the ratio factor of Vci.
		 */
		ili93xx_write_register_word(ILI9325_POWER_CTRL2, 0x0000);
  400cc4:	2011      	movs	r0, #17
  400cc6:	2100      	movs	r1, #0
  400cc8:	4b58      	ldr	r3, [pc, #352]	; (400e2c <ili93xx_init+0x204>)
  400cca:	4798      	blx	r3
		/** Set VREG1OUT voltage */
		ili93xx_write_register_word(ILI9325_POWER_CTRL3, 0x0000);
  400ccc:	2012      	movs	r0, #18
  400cce:	2100      	movs	r1, #0
  400cd0:	4b56      	ldr	r3, [pc, #344]	; (400e2c <ili93xx_init+0x204>)
  400cd2:	4798      	blx	r3
		/** Set VCOM amplitude */
		ili93xx_write_register_word(ILI9325_POWER_CTRL4, 0x0000);
  400cd4:	2013      	movs	r0, #19
  400cd6:	2100      	movs	r1, #0
  400cd8:	4b54      	ldr	r3, [pc, #336]	; (400e2c <ili93xx_init+0x204>)
  400cda:	4798      	blx	r3
		ili93xx_delay(200);
  400cdc:	20c8      	movs	r0, #200	; 0xc8
  400cde:	4b54      	ldr	r3, [pc, #336]	; (400e30 <ili93xx_init+0x208>)
  400ce0:	4798      	blx	r3

		/**
		 * Adjusts the constant current and Sets the factor used
		 * in the step-up circuits.
		 */
		ili93xx_write_register_word(ILI9325_POWER_CTRL1,
  400ce2:	2010      	movs	r0, #16
  400ce4:	f241 2190 	movw	r1, #4752	; 0x1290
  400ce8:	4b50      	ldr	r3, [pc, #320]	; (400e2c <ili93xx_init+0x204>)
  400cea:	4798      	blx	r3

		/**
		 * Select the operating frequency of the step-up circuit 1,2 and
		 * Sets the ratio factor of Vci
		 */
		ili93xx_write_register_word(ILI9325_POWER_CTRL2,
  400cec:	2011      	movs	r0, #17
  400cee:	f240 2127 	movw	r1, #551	; 0x227
  400cf2:	4b4e      	ldr	r3, [pc, #312]	; (400e2c <ili93xx_init+0x204>)
  400cf4:	4798      	blx	r3
				ILI9325_POWER_CTRL2_DC1(0x02) |
				ILI9325_POWER_CTRL2_DC0(0x02) | ILI9325_POWER_CTRL2_VC(0x07));
		ili93xx_delay(50);
  400cf6:	2032      	movs	r0, #50	; 0x32
  400cf8:	4b4d      	ldr	r3, [pc, #308]	; (400e30 <ili93xx_init+0x208>)
  400cfa:	4798      	blx	r3
		/** Internal reference voltage= Vci */
		ili93xx_write_register_word(ILI9325_POWER_CTRL3,
  400cfc:	2012      	movs	r0, #18
  400cfe:	211b      	movs	r1, #27
  400d00:	4b4a      	ldr	r3, [pc, #296]	; (400e2c <ili93xx_init+0x204>)
  400d02:	4798      	blx	r3
				ILI9325_POWER_CTRL3_PON | ILI9325_POWER_CTRL3_VRH(0x0B));
		ili93xx_delay(50);
  400d04:	2032      	movs	r0, #50	; 0x32
  400d06:	4b4a      	ldr	r3, [pc, #296]	; (400e30 <ili93xx_init+0x208>)
  400d08:	4798      	blx	r3
		/** Set VDV[4:0] for VCOM amplitude */
		ili93xx_write_register_word(ILI9325_POWER_CTRL4,
  400d0a:	2013      	movs	r0, #19
  400d0c:	f44f 5188 	mov.w	r1, #4352	; 0x1100
  400d10:	4b46      	ldr	r3, [pc, #280]	; (400e2c <ili93xx_init+0x204>)
  400d12:	4798      	blx	r3
				ILI9325_POWER_CTRL4_VDV(0x11));
		/** Set VCM[5:0] for VCOMH */
		ili93xx_write_register_word(ILI9325_POWER_CTRL7,
  400d14:	2029      	movs	r0, #41	; 0x29
  400d16:	2119      	movs	r1, #25
  400d18:	4b44      	ldr	r3, [pc, #272]	; (400e2c <ili93xx_init+0x204>)
  400d1a:	4798      	blx	r3
				ILI9325_POWER_CTRL7_VCM(0x19));
		/** Set Frame Rate */
		ili93xx_write_register_word(ILI9325_FRAME_RATE_AND_COLOR_CTRL,
  400d1c:	202b      	movs	r0, #43	; 0x2b
  400d1e:	210d      	movs	r1, #13
  400d20:	4b42      	ldr	r3, [pc, #264]	; (400e2c <ili93xx_init+0x204>)
  400d22:	4798      	blx	r3
				ILI9325_FRAME_RATE_AND_COLOR_CTRL_FRS(0x0D));
		ili93xx_delay(50);
  400d24:	2032      	movs	r0, #50	; 0x32
  400d26:	4b42      	ldr	r3, [pc, #264]	; (400e30 <ili93xx_init+0x208>)
  400d28:	4798      	blx	r3

		/** Adjust the Gamma Curve */
		ili93xx_write_register_word(ILI9325_GAMMA_CTL1, 0x0000);
  400d2a:	2030      	movs	r0, #48	; 0x30
  400d2c:	2100      	movs	r1, #0
  400d2e:	4b3f      	ldr	r3, [pc, #252]	; (400e2c <ili93xx_init+0x204>)
  400d30:	4798      	blx	r3
		ili93xx_write_register_word(ILI9325_GAMMA_CTL2,
  400d32:	2031      	movs	r0, #49	; 0x31
  400d34:	f44f 7101 	mov.w	r1, #516	; 0x204
  400d38:	4b3c      	ldr	r3, [pc, #240]	; (400e2c <ili93xx_init+0x204>)
  400d3a:	4798      	blx	r3
				ILI9325_GAMMA_CTL2_KP3(0x02) |
				ILI9325_GAMMA_CTL2_KP2(0x04));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL3,
  400d3c:	2032      	movs	r0, #50	; 0x32
  400d3e:	f44f 7100 	mov.w	r1, #512	; 0x200
  400d42:	4b3a      	ldr	r3, [pc, #232]	; (400e2c <ili93xx_init+0x204>)
  400d44:	4798      	blx	r3
				ILI9325_GAMMA_CTL3_KP5(0x02) |
				ILI9325_GAMMA_CTL3_KP4(0x00));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL4,
  400d46:	2035      	movs	r0, #53	; 0x35
  400d48:	2107      	movs	r1, #7
  400d4a:	4b38      	ldr	r3, [pc, #224]	; (400e2c <ili93xx_init+0x204>)
  400d4c:	4798      	blx	r3
				ILI9325_GAMMA_CTL4_RP1(0x00) |
				ILI9325_GAMMA_CTL4_RP0(0x07));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL5,
  400d4e:	2036      	movs	r0, #54	; 0x36
  400d50:	f241 4104 	movw	r1, #5124	; 0x1404
  400d54:	4b35      	ldr	r3, [pc, #212]	; (400e2c <ili93xx_init+0x204>)
  400d56:	4798      	blx	r3
				ILI9325_GAMMA_CTL5_VRP1(0x14) |
				ILI9325_GAMMA_CTL5_VRP0(0x04));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL6,
  400d58:	2037      	movs	r0, #55	; 0x37
  400d5a:	f240 7105 	movw	r1, #1797	; 0x705
  400d5e:	4b33      	ldr	r3, [pc, #204]	; (400e2c <ili93xx_init+0x204>)
  400d60:	4798      	blx	r3
				ILI9325_GAMMA_CTL6_KN1(0x07) |
				ILI9325_GAMMA_CTL6_KN0(0x05));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL7,
  400d62:	2038      	movs	r0, #56	; 0x38
  400d64:	f240 3105 	movw	r1, #773	; 0x305
  400d68:	4b30      	ldr	r3, [pc, #192]	; (400e2c <ili93xx_init+0x204>)
  400d6a:	4798      	blx	r3
				ILI9325_GAMMA_CTL7_KN3(0x03) |
				ILI9325_GAMMA_CTL7_KN2(0x05));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL8,
  400d6c:	2039      	movs	r0, #57	; 0x39
  400d6e:	f240 7107 	movw	r1, #1799	; 0x707
  400d72:	4b2e      	ldr	r3, [pc, #184]	; (400e2c <ili93xx_init+0x204>)
  400d74:	4798      	blx	r3
				ILI9325_GAMMA_CTL8_KN5(0x07) |
				ILI9325_GAMMA_CTL8_KN4(0x07));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL9,
  400d76:	203c      	movs	r0, #60	; 0x3c
  400d78:	f240 7101 	movw	r1, #1793	; 0x701
  400d7c:	4b2b      	ldr	r3, [pc, #172]	; (400e2c <ili93xx_init+0x204>)
  400d7e:	4798      	blx	r3
				ILI9325_GAMMA_CTL9_RN1(0x07) |
				ILI9325_GAMMA_CTL9_RN0(0x01));
		ili93xx_write_register_word(ILI9325_GAMMA_CTL10,
  400d80:	203d      	movs	r0, #61	; 0x3d
  400d82:	210e      	movs	r1, #14
  400d84:	4b29      	ldr	r3, [pc, #164]	; (400e2c <ili93xx_init+0x204>)
  400d86:	4798      	blx	r3
		 * DFM Set the mode of transferring data to the internal RAM
		 * when TRI = 1.
		 * I/D[1:0] = 11 Horizontal : increment Vertical : increment,
		 * AM=0:Horizontal
		 */
		ili93xx_write_register_word(ILI9325_ENTRY_MODE,
  400d88:	2003      	movs	r0, #3
  400d8a:	f24d 0110 	movw	r1, #53264	; 0xd010
  400d8e:	4b27      	ldr	r3, [pc, #156]	; (400e2c <ili93xx_init+0x204>)
  400d90:	4798      	blx	r3
				ILI9325_ENTRY_MODE_ID(0x01) | ILI9325_ENTRY_MODE_BGR);
		/**
		 * Sets the number of lines to drive the LCD at an interval of 8
		 * lines. The scan direction is from G320 to G1
		 */
		ili93xx_write_register_word(ILI9325_DRIVER_OUTPUT_CTRL2,
  400d92:	2060      	movs	r0, #96	; 0x60
  400d94:	f44f 4127 	mov.w	r1, #42752	; 0xa700
  400d98:	4b24      	ldr	r3, [pc, #144]	; (400e2c <ili93xx_init+0x204>)
  400d9a:	4798      	blx	r3
				ILI9325_DRIVER_OUTPUT_CTRL2_GS |
				ILI9325_DRIVER_OUTPUT_CTRL2_NL(0x27));

		/** Vertical Scrolling */
		/** Disable scrolling and enable the grayscale inversion */
		ili93xx_write_register_word(ILI9325_BASE_IMG_DISP_CTRL,
  400d9c:	2061      	movs	r0, #97	; 0x61
  400d9e:	2101      	movs	r1, #1
  400da0:	4b22      	ldr	r3, [pc, #136]	; (400e2c <ili93xx_init+0x204>)
  400da2:	4798      	blx	r3
				ILI9325_BASE_IMG_DISP_CTRL_REV);
		ili93xx_write_register_word(ILI9325_VERTICAL_SCROLL_CTRL,
  400da4:	206a      	movs	r0, #106	; 0x6a
  400da6:	2100      	movs	r1, #0
  400da8:	4b20      	ldr	r3, [pc, #128]	; (400e2c <ili93xx_init+0x204>)
  400daa:	4798      	blx	r3
				0x0000);

		/** Disable Partial Display */
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG1_DISP_POS,
  400dac:	2080      	movs	r0, #128	; 0x80
  400dae:	2100      	movs	r1, #0
  400db0:	4b1e      	ldr	r3, [pc, #120]	; (400e2c <ili93xx_init+0x204>)
  400db2:	4798      	blx	r3
				0x0000);
		ili93xx_write_register_word(
  400db4:	2081      	movs	r0, #129	; 0x81
  400db6:	2100      	movs	r1, #0
  400db8:	4b1c      	ldr	r3, [pc, #112]	; (400e2c <ili93xx_init+0x204>)
  400dba:	4798      	blx	r3
				ILI9325_PARTIAL_IMG1_AREA_START_LINE,
				0x0000);
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG1_AREA_END_LINE,
  400dbc:	2082      	movs	r0, #130	; 0x82
  400dbe:	2100      	movs	r1, #0
  400dc0:	4b1a      	ldr	r3, [pc, #104]	; (400e2c <ili93xx_init+0x204>)
  400dc2:	4798      	blx	r3
				0x0000);
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG2_DISP_POS,
  400dc4:	2083      	movs	r0, #131	; 0x83
  400dc6:	2100      	movs	r1, #0
  400dc8:	4b18      	ldr	r3, [pc, #96]	; (400e2c <ili93xx_init+0x204>)
  400dca:	4798      	blx	r3
				0x0000);
		ili93xx_write_register_word(
  400dcc:	2084      	movs	r0, #132	; 0x84
  400dce:	2100      	movs	r1, #0
  400dd0:	4b16      	ldr	r3, [pc, #88]	; (400e2c <ili93xx_init+0x204>)
  400dd2:	4798      	blx	r3
				ILI9325_PARTIAL_IMG2_AREA_START_LINE,
				0x0000);
		ili93xx_write_register_word(ILI9325_PARTIAL_IMG2_AREA_END_LINE,
  400dd4:	2085      	movs	r0, #133	; 0x85
  400dd6:	2100      	movs	r1, #0
  400dd8:	4b14      	ldr	r3, [pc, #80]	; (400e2c <ili93xx_init+0x204>)
  400dda:	4798      	blx	r3
				0x0000);

		/** Panel Control */
		ili93xx_write_register_word(ILI9325_PANEL_INTERFACE_CTRL1,
  400ddc:	2090      	movs	r0, #144	; 0x90
  400dde:	2110      	movs	r1, #16
  400de0:	4b12      	ldr	r3, [pc, #72]	; (400e2c <ili93xx_init+0x204>)
  400de2:	4798      	blx	r3
				ILI9325_PANEL_INTERFACE_CTRL1_RTNI(0x10));
		ili93xx_write_register_word(ILI9325_PANEL_INTERFACE_CTRL2,
  400de4:	2092      	movs	r0, #146	; 0x92
  400de6:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  400dea:	4b10      	ldr	r3, [pc, #64]	; (400e2c <ili93xx_init+0x204>)
  400dec:	4798      	blx	r3
				ILI9325_PANEL_INTERFACE_CTRL2_NOWI(0x06));
		ili93xx_write_register_word(ILI9325_PANEL_INTERFACE_CTRL4,
  400dee:	2095      	movs	r0, #149	; 0x95
  400df0:	f44f 7188 	mov.w	r1, #272	; 0x110
  400df4:	4b0d      	ldr	r3, [pc, #52]	; (400e2c <ili93xx_init+0x204>)
  400df6:	4798      	blx	r3
				ILI9325_PANEL_INTERFACE_CTRL4_DIVE(0x01) |
				ILI9325_PANEL_INTERFACE_CTRL4_RTNE(0x10));

		ili93xx_set_window(0, 0, p_opt->ul_width, p_opt->ul_height);
  400df8:	687b      	ldr	r3, [r7, #4]
  400dfa:	681a      	ldr	r2, [r3, #0]
  400dfc:	687b      	ldr	r3, [r7, #4]
  400dfe:	685b      	ldr	r3, [r3, #4]
  400e00:	2000      	movs	r0, #0
  400e02:	2100      	movs	r1, #0
  400e04:	4c0b      	ldr	r4, [pc, #44]	; (400e34 <ili93xx_init+0x20c>)
  400e06:	47a0      	blx	r4
		ili93xx_set_foreground_color(p_opt->foreground_color);
  400e08:	687b      	ldr	r3, [r7, #4]
  400e0a:	689b      	ldr	r3, [r3, #8]
  400e0c:	4618      	mov	r0, r3
  400e0e:	4b0a      	ldr	r3, [pc, #40]	; (400e38 <ili93xx_init+0x210>)
  400e10:	4798      	blx	r3
		ili93xx_set_cursor_position(0, 0);
  400e12:	2000      	movs	r0, #0
  400e14:	2100      	movs	r1, #0
  400e16:	4b09      	ldr	r3, [pc, #36]	; (400e3c <ili93xx_init+0x214>)
  400e18:	4798      	blx	r3
  400e1a:	e0bd      	b.n	400f98 <ili93xx_init+0x370>
  400e1c:	00400bb1 	.word	0x00400bb1
  400e20:	20000000 	.word	0x20000000
  400e24:	20000004 	.word	0x20000004
  400e28:	200008a0 	.word	0x200008a0
  400e2c:	004009d5 	.word	0x004009d5
  400e30:	00400ab9 	.word	0x00400ab9
  400e34:	00401025 	.word	0x00401025
  400e38:	00400ff1 	.word	0x00400ff1
  400e3c:	00401119 	.word	0x00401119
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  400e40:	4b58      	ldr	r3, [pc, #352]	; (400fa4 <ili93xx_init+0x37c>)
  400e42:	781b      	ldrb	r3, [r3, #0]
  400e44:	2b02      	cmp	r3, #2
  400e46:	f040 80a5 	bne.w	400f94 <ili93xx_init+0x36c>
		/** init for ILI9341 **/
		/** power control A configuration*/
		paratable[0] = 0x39;
  400e4a:	2339      	movs	r3, #57	; 0x39
  400e4c:	723b      	strb	r3, [r7, #8]
		paratable[1] = 0x2C;
  400e4e:	232c      	movs	r3, #44	; 0x2c
  400e50:	727b      	strb	r3, [r7, #9]
		paratable[2] = 0x00;
  400e52:	2300      	movs	r3, #0
  400e54:	72bb      	strb	r3, [r7, #10]
		paratable[3] = 0x34;
  400e56:	2334      	movs	r3, #52	; 0x34
  400e58:	72fb      	strb	r3, [r7, #11]
		paratable[4] = 0x02;
  400e5a:	2302      	movs	r3, #2
  400e5c:	733b      	strb	r3, [r7, #12]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_A, paratable, 5);
  400e5e:	f107 0308 	add.w	r3, r7, #8
  400e62:	20cb      	movs	r0, #203	; 0xcb
  400e64:	4619      	mov	r1, r3
  400e66:	2205      	movs	r2, #5
  400e68:	4b4f      	ldr	r3, [pc, #316]	; (400fa8 <ili93xx_init+0x380>)
  400e6a:	4798      	blx	r3

		/** power control B configuration */
		paratable[0] = 0;
  400e6c:	2300      	movs	r3, #0
  400e6e:	723b      	strb	r3, [r7, #8]
		paratable[1] = 0xAA;
  400e70:	23aa      	movs	r3, #170	; 0xaa
  400e72:	727b      	strb	r3, [r7, #9]
		paratable[2] = 0xB0;
  400e74:	23b0      	movs	r3, #176	; 0xb0
  400e76:	72bb      	strb	r3, [r7, #10]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_B, paratable, 3);
  400e78:	f107 0308 	add.w	r3, r7, #8
  400e7c:	20cf      	movs	r0, #207	; 0xcf
  400e7e:	4619      	mov	r1, r3
  400e80:	2203      	movs	r2, #3
  400e82:	4b49      	ldr	r3, [pc, #292]	; (400fa8 <ili93xx_init+0x380>)
  400e84:	4798      	blx	r3

		/** Pump Ratio Control configuration */
		paratable[0] = 0x30;
  400e86:	2330      	movs	r3, #48	; 0x30
  400e88:	723b      	strb	r3, [r7, #8]
		ili93xx_write_register(ILI9341_CMD_PUMP_RATIO_CONTROL,
  400e8a:	f107 0308 	add.w	r3, r7, #8
  400e8e:	20f7      	movs	r0, #247	; 0xf7
  400e90:	4619      	mov	r1, r3
  400e92:	2201      	movs	r2, #1
  400e94:	4b44      	ldr	r3, [pc, #272]	; (400fa8 <ili93xx_init+0x380>)
  400e96:	4798      	blx	r3
				paratable, 1);

		/** Power Control 1 configuration*/
		paratable[0] = 0x25;
  400e98:	2325      	movs	r3, #37	; 0x25
  400e9a:	723b      	strb	r3, [r7, #8]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_1, paratable, 1);
  400e9c:	f107 0308 	add.w	r3, r7, #8
  400ea0:	20c0      	movs	r0, #192	; 0xc0
  400ea2:	4619      	mov	r1, r3
  400ea4:	2201      	movs	r2, #1
  400ea6:	4b40      	ldr	r3, [pc, #256]	; (400fa8 <ili93xx_init+0x380>)
  400ea8:	4798      	blx	r3

		/** Power Control 2 configuration*/
		paratable[0] = 0x11;
  400eaa:	2311      	movs	r3, #17
  400eac:	723b      	strb	r3, [r7, #8]
		ili93xx_write_register(ILI9341_CMD_POWER_CONTROL_2, paratable, 1);
  400eae:	f107 0308 	add.w	r3, r7, #8
  400eb2:	20c1      	movs	r0, #193	; 0xc1
  400eb4:	4619      	mov	r1, r3
  400eb6:	2201      	movs	r2, #1
  400eb8:	4b3b      	ldr	r3, [pc, #236]	; (400fa8 <ili93xx_init+0x380>)
  400eba:	4798      	blx	r3

		/** VOM Control 1 configuration*/
		paratable[0] = 0x5C;
  400ebc:	235c      	movs	r3, #92	; 0x5c
  400ebe:	723b      	strb	r3, [r7, #8]
		paratable[1] = 0x4C;
  400ec0:	234c      	movs	r3, #76	; 0x4c
  400ec2:	727b      	strb	r3, [r7, #9]
		ili93xx_write_register(ILI9341_CMD_VCOM_CONTROL_1, paratable, 2);
  400ec4:	f107 0308 	add.w	r3, r7, #8
  400ec8:	20c5      	movs	r0, #197	; 0xc5
  400eca:	4619      	mov	r1, r3
  400ecc:	2202      	movs	r2, #2
  400ece:	4b36      	ldr	r3, [pc, #216]	; (400fa8 <ili93xx_init+0x380>)
  400ed0:	4798      	blx	r3

		/** VOM control 2 configuration*/
		paratable[0] = 0x94;
  400ed2:	2394      	movs	r3, #148	; 0x94
  400ed4:	723b      	strb	r3, [r7, #8]
		ili93xx_write_register(ILI9341_CMD_VCOM_CONTROL_2, paratable, 1);
  400ed6:	f107 0308 	add.w	r3, r7, #8
  400eda:	20c7      	movs	r0, #199	; 0xc7
  400edc:	4619      	mov	r1, r3
  400ede:	2201      	movs	r2, #1
  400ee0:	4b31      	ldr	r3, [pc, #196]	; (400fa8 <ili93xx_init+0x380>)
  400ee2:	4798      	blx	r3

		/** Driver Timing Control A configuration*/
		paratable[0] = 0x85;
  400ee4:	2385      	movs	r3, #133	; 0x85
  400ee6:	723b      	strb	r3, [r7, #8]
		paratable[1] = 0x01;
  400ee8:	2301      	movs	r3, #1
  400eea:	727b      	strb	r3, [r7, #9]
		paratable[2] = 0x78;
  400eec:	2378      	movs	r3, #120	; 0x78
  400eee:	72bb      	strb	r3, [r7, #10]
		ili93xx_write_register(ILI9341_CMD_DRIVER_TIMING_CTL_A, paratable, 3);
  400ef0:	f107 0308 	add.w	r3, r7, #8
  400ef4:	20e8      	movs	r0, #232	; 0xe8
  400ef6:	4619      	mov	r1, r3
  400ef8:	2203      	movs	r2, #3
  400efa:	4b2b      	ldr	r3, [pc, #172]	; (400fa8 <ili93xx_init+0x380>)
  400efc:	4798      	blx	r3

		/** Driver Timing Control B configuration*/
		paratable[0] = 0x00;
  400efe:	2300      	movs	r3, #0
  400f00:	723b      	strb	r3, [r7, #8]
		paratable[1] = 0x00;
  400f02:	2300      	movs	r3, #0
  400f04:	727b      	strb	r3, [r7, #9]
		ili93xx_write_register(ILI9341_CMD_DRIVER_TIMING_CTL_B, paratable, 2);
  400f06:	f107 0308 	add.w	r3, r7, #8
  400f0a:	20ea      	movs	r0, #234	; 0xea
  400f0c:	4619      	mov	r1, r3
  400f0e:	2202      	movs	r2, #2
  400f10:	4b25      	ldr	r3, [pc, #148]	; (400fa8 <ili93xx_init+0x380>)
  400f12:	4798      	blx	r3

		/** Memory Access Control configuration*/
		paratable[0] = ILI9341_CMD_MEMORY_ACCESS_CONTROL_MX |
  400f14:	2348      	movs	r3, #72	; 0x48
  400f16:	723b      	strb	r3, [r7, #8]
				ILI9341_CMD_MEMORY_ACCESS_CONTROL_BGR;
		ili93xx_write_register(ILI9341_CMD_MEMORY_ACCESS_CONTROL,
  400f18:	f107 0308 	add.w	r3, r7, #8
  400f1c:	2036      	movs	r0, #54	; 0x36
  400f1e:	4619      	mov	r1, r3
  400f20:	2201      	movs	r2, #1
  400f22:	4b21      	ldr	r3, [pc, #132]	; (400fa8 <ili93xx_init+0x380>)
  400f24:	4798      	blx	r3
				paratable, 1);

		/** Colmod Pixel Format Set configuation*/
		paratable[0] = 0x06;
  400f26:	2306      	movs	r3, #6
  400f28:	723b      	strb	r3, [r7, #8]
		ili93xx_write_register(ILI9341_CMD_PIXEL_FORMAT_SET, paratable, 1);
  400f2a:	f107 0308 	add.w	r3, r7, #8
  400f2e:	203a      	movs	r0, #58	; 0x3a
  400f30:	4619      	mov	r1, r3
  400f32:	2201      	movs	r2, #1
  400f34:	4b1c      	ldr	r3, [pc, #112]	; (400fa8 <ili93xx_init+0x380>)
  400f36:	4798      	blx	r3

		/** Display Function Control */
		paratable[0] = 0x02;
  400f38:	2302      	movs	r3, #2
  400f3a:	723b      	strb	r3, [r7, #8]
		paratable[1] = 0x82;
  400f3c:	2382      	movs	r3, #130	; 0x82
  400f3e:	727b      	strb	r3, [r7, #9]
		paratable[2] = 0x27;
  400f40:	2327      	movs	r3, #39	; 0x27
  400f42:	72bb      	strb	r3, [r7, #10]
		paratable[3] = 0x00;
  400f44:	2300      	movs	r3, #0
  400f46:	72fb      	strb	r3, [r7, #11]
		ili93xx_write_register(ILI9341_CMD_DISPLAY_FUNCTION_CTL, paratable, 4);
  400f48:	f107 0308 	add.w	r3, r7, #8
  400f4c:	20b6      	movs	r0, #182	; 0xb6
  400f4e:	4619      	mov	r1, r3
  400f50:	2204      	movs	r2, #4
  400f52:	4b15      	ldr	r3, [pc, #84]	; (400fa8 <ili93xx_init+0x380>)
  400f54:	4798      	blx	r3
		
		/** set window area*/
		ili93xx_set_window(0, 0, p_opt->ul_width, p_opt->ul_height);
  400f56:	687b      	ldr	r3, [r7, #4]
  400f58:	681a      	ldr	r2, [r3, #0]
  400f5a:	687b      	ldr	r3, [r7, #4]
  400f5c:	685b      	ldr	r3, [r3, #4]
  400f5e:	2000      	movs	r0, #0
  400f60:	2100      	movs	r1, #0
  400f62:	4c12      	ldr	r4, [pc, #72]	; (400fac <ili93xx_init+0x384>)
  400f64:	47a0      	blx	r4
		ili93xx_set_foreground_color(p_opt->foreground_color);
  400f66:	687b      	ldr	r3, [r7, #4]
  400f68:	689b      	ldr	r3, [r3, #8]
  400f6a:	4618      	mov	r0, r3
  400f6c:	4b10      	ldr	r3, [pc, #64]	; (400fb0 <ili93xx_init+0x388>)
  400f6e:	4798      	blx	r3
		/** Leave sleep mode*/
		ili93xx_write_register(ILI9341_CMD_SLEEP_OUT, paratable, 0);
  400f70:	f107 0308 	add.w	r3, r7, #8
  400f74:	2011      	movs	r0, #17
  400f76:	4619      	mov	r1, r3
  400f78:	2200      	movs	r2, #0
  400f7a:	4b0b      	ldr	r3, [pc, #44]	; (400fa8 <ili93xx_init+0x380>)
  400f7c:	4798      	blx	r3
		ili93xx_delay(10);
  400f7e:	200a      	movs	r0, #10
  400f80:	4b0c      	ldr	r3, [pc, #48]	; (400fb4 <ili93xx_init+0x38c>)
  400f82:	4798      	blx	r3
		/** Display on*/
		ili93xx_write_register(ILI9341_CMD_DISPLAY_ON, paratable, 0);
  400f84:	f107 0308 	add.w	r3, r7, #8
  400f88:	2029      	movs	r0, #41	; 0x29
  400f8a:	4619      	mov	r1, r3
  400f8c:	2200      	movs	r2, #0
  400f8e:	4b06      	ldr	r3, [pc, #24]	; (400fa8 <ili93xx_init+0x380>)
  400f90:	4798      	blx	r3
  400f92:	e001      	b.n	400f98 <ili93xx_init+0x370>
	} else {
		/** exit with return value 1 if device type is not supported.*/
		return 1;
  400f94:	2301      	movs	r3, #1
  400f96:	e000      	b.n	400f9a <ili93xx_init+0x372>
	}

	return 0;
  400f98:	2300      	movs	r3, #0
}
  400f9a:	4618      	mov	r0, r3
  400f9c:	3714      	adds	r7, #20
  400f9e:	46bd      	mov	sp, r7
  400fa0:	bd90      	pop	{r4, r7, pc}
  400fa2:	bf00      	nop
  400fa4:	200008a0 	.word	0x200008a0
  400fa8:	00400a19 	.word	0x00400a19
  400fac:	00401025 	.word	0x00401025
  400fb0:	00400ff1 	.word	0x00400ff1
  400fb4:	00400ab9 	.word	0x00400ab9

00400fb8 <ili93xx_display_on>:

/**
 * \brief Turn on the LCD.
 */
void ili93xx_display_on(void)
{
  400fb8:	b580      	push	{r7, lr}
  400fba:	af00      	add	r7, sp, #0
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  400fbc:	4b09      	ldr	r3, [pc, #36]	; (400fe4 <ili93xx_display_on+0x2c>)
  400fbe:	781b      	ldrb	r3, [r3, #0]
  400fc0:	2b01      	cmp	r3, #1
  400fc2:	d105      	bne.n	400fd0 <ili93xx_display_on+0x18>
		ili93xx_write_register_word(ILI9325_DISP_CTRL1,
  400fc4:	2007      	movs	r0, #7
  400fc6:	f240 1133 	movw	r1, #307	; 0x133
  400fca:	4b07      	ldr	r3, [pc, #28]	; (400fe8 <ili93xx_display_on+0x30>)
  400fcc:	4798      	blx	r3
  400fce:	e008      	b.n	400fe2 <ili93xx_display_on+0x2a>
				ILI9325_DISP_CTRL1_BASEE |
				ILI9325_DISP_CTRL1_GON |
				ILI9325_DISP_CTRL1_DTE |
				ILI9325_DISP_CTRL1_D(0x03));
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  400fd0:	4b04      	ldr	r3, [pc, #16]	; (400fe4 <ili93xx_display_on+0x2c>)
  400fd2:	781b      	ldrb	r3, [r3, #0]
  400fd4:	2b02      	cmp	r3, #2
  400fd6:	d104      	bne.n	400fe2 <ili93xx_display_on+0x2a>
		ili93xx_write_register(ILI9341_CMD_DISPLAY_ON, NULL, 0);
  400fd8:	2029      	movs	r0, #41	; 0x29
  400fda:	2100      	movs	r1, #0
  400fdc:	2200      	movs	r2, #0
  400fde:	4b03      	ldr	r3, [pc, #12]	; (400fec <ili93xx_display_on+0x34>)
  400fe0:	4798      	blx	r3
	}
}
  400fe2:	bd80      	pop	{r7, pc}
  400fe4:	200008a0 	.word	0x200008a0
  400fe8:	004009d5 	.word	0x004009d5
  400fec:	00400a19 	.word	0x00400a19

00400ff0 <ili93xx_set_foreground_color>:
 * \brief Set foreground color.
 *
 * \param ul_color foreground color.
 */
void ili93xx_set_foreground_color(ili93xx_color_t ul_color)
{
  400ff0:	b480      	push	{r7}
  400ff2:	b085      	sub	sp, #20
  400ff4:	af00      	add	r7, sp, #0
  400ff6:	6078      	str	r0, [r7, #4]
	uint32_t i;

	/** Fill the cache with selected color */
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
  400ff8:	2300      	movs	r3, #0
  400ffa:	60fb      	str	r3, [r7, #12]
  400ffc:	e007      	b.n	40100e <ili93xx_set_foreground_color+0x1e>
		g_ul_pixel_cache[i] = ul_color;
  400ffe:	4908      	ldr	r1, [pc, #32]	; (401020 <ili93xx_set_foreground_color+0x30>)
  401000:	68fb      	ldr	r3, [r7, #12]
  401002:	687a      	ldr	r2, [r7, #4]
  401004:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
void ili93xx_set_foreground_color(ili93xx_color_t ul_color)
{
	uint32_t i;

	/** Fill the cache with selected color */
	for (i = 0; i < LCD_DATA_CACHE_SIZE; ++i) {
  401008:	68fb      	ldr	r3, [r7, #12]
  40100a:	3301      	adds	r3, #1
  40100c:	60fb      	str	r3, [r7, #12]
  40100e:	68fb      	ldr	r3, [r7, #12]
  401010:	2bef      	cmp	r3, #239	; 0xef
  401012:	d9f4      	bls.n	400ffe <ili93xx_set_foreground_color+0xe>
		g_ul_pixel_cache[i] = ul_color;
	}
}
  401014:	3714      	adds	r7, #20
  401016:	46bd      	mov	sp, r7
  401018:	f85d 7b04 	ldr.w	r7, [sp], #4
  40101c:	4770      	bx	lr
  40101e:	bf00      	nop
  401020:	200008a4 	.word	0x200008a4

00401024 <ili93xx_set_window>:
 * \param ul_width The width of the window.
 * \param ul_height The height of the window.
 */
void ili93xx_set_window(uint32_t ul_x, uint32_t ul_y, uint32_t ul_width,
		uint32_t ul_height)
{
  401024:	b580      	push	{r7, lr}
  401026:	b086      	sub	sp, #24
  401028:	af00      	add	r7, sp, #0
  40102a:	60f8      	str	r0, [r7, #12]
  40102c:	60b9      	str	r1, [r7, #8]
  40102e:	607a      	str	r2, [r7, #4]
  401030:	603b      	str	r3, [r7, #0]
	Assert(ul_x <= (g_ul_lcd_x_length - 1));
	Assert(ul_y <= (g_ul_lcd_y_length - 1));
	Assert(ul_width <= (g_ul_lcd_x_length - ul_x));
	Assert(ul_height <= (g_ul_lcd_y_length - ul_y));
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  401032:	4b36      	ldr	r3, [pc, #216]	; (40110c <ili93xx_set_window+0xe8>)
  401034:	781b      	ldrb	r3, [r3, #0]
  401036:	2b01      	cmp	r3, #1
  401038:	d124      	bne.n	401084 <ili93xx_set_window+0x60>
		/** Set Horizontal Address Start Position */
		ili93xx_write_register_word(ILI9325_HORIZONTAL_ADDR_START,
  40103a:	68fb      	ldr	r3, [r7, #12]
  40103c:	b29b      	uxth	r3, r3
  40103e:	2050      	movs	r0, #80	; 0x50
  401040:	4619      	mov	r1, r3
  401042:	4b33      	ldr	r3, [pc, #204]	; (401110 <ili93xx_set_window+0xec>)
  401044:	4798      	blx	r3
				(uint16_t)ul_x);

		/** Set Horizontal Address End Position */
		ili93xx_write_register_word(ILI9325_HORIZONTAL_ADDR_END,
  401046:	68fb      	ldr	r3, [r7, #12]
  401048:	b29a      	uxth	r2, r3
  40104a:	687b      	ldr	r3, [r7, #4]
  40104c:	b29b      	uxth	r3, r3
  40104e:	4413      	add	r3, r2
  401050:	b29b      	uxth	r3, r3
  401052:	3b01      	subs	r3, #1
  401054:	b29b      	uxth	r3, r3
  401056:	2051      	movs	r0, #81	; 0x51
  401058:	4619      	mov	r1, r3
  40105a:	4b2d      	ldr	r3, [pc, #180]	; (401110 <ili93xx_set_window+0xec>)
  40105c:	4798      	blx	r3
				(uint16_t)(ul_x + ul_width - 1));

		/** Set Vertical Address Start Position */
		ili93xx_write_register_word(ILI9325_VERTICAL_ADDR_START,
  40105e:	68bb      	ldr	r3, [r7, #8]
  401060:	b29b      	uxth	r3, r3
  401062:	2052      	movs	r0, #82	; 0x52
  401064:	4619      	mov	r1, r3
  401066:	4b2a      	ldr	r3, [pc, #168]	; (401110 <ili93xx_set_window+0xec>)
  401068:	4798      	blx	r3
				(uint16_t)ul_y);

		/** Set Vertical Address End Position */
		ili93xx_write_register_word(ILI9325_VERTICAL_ADDR_END,
  40106a:	68bb      	ldr	r3, [r7, #8]
  40106c:	b29a      	uxth	r2, r3
  40106e:	683b      	ldr	r3, [r7, #0]
  401070:	b29b      	uxth	r3, r3
  401072:	4413      	add	r3, r2
  401074:	b29b      	uxth	r3, r3
  401076:	3b01      	subs	r3, #1
  401078:	b29b      	uxth	r3, r3
  40107a:	2053      	movs	r0, #83	; 0x53
  40107c:	4619      	mov	r1, r3
  40107e:	4b24      	ldr	r3, [pc, #144]	; (401110 <ili93xx_set_window+0xec>)
  401080:	4798      	blx	r3
  401082:	e03f      	b.n	401104 <ili93xx_set_window+0xe0>
				(uint16_t)(ul_y + ul_height - 1));
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  401084:	4b21      	ldr	r3, [pc, #132]	; (40110c <ili93xx_set_window+0xe8>)
  401086:	781b      	ldrb	r3, [r3, #0]
  401088:	2b02      	cmp	r3, #2
  40108a:	d13b      	bne.n	401104 <ili93xx_set_window+0xe0>
		uint8_t paratable[4];

		/** Set Column Address Position */
		paratable[0] = (ul_x >> 8) & 0xFF;
  40108c:	68fb      	ldr	r3, [r7, #12]
  40108e:	0a1b      	lsrs	r3, r3, #8
  401090:	b2db      	uxtb	r3, r3
  401092:	753b      	strb	r3, [r7, #20]
		paratable[1] = ul_x & 0xFF;
  401094:	68fb      	ldr	r3, [r7, #12]
  401096:	b2db      	uxtb	r3, r3
  401098:	757b      	strb	r3, [r7, #21]
		paratable[2] = ((ul_x + ul_width - 1) >> 8) & 0xFF;
  40109a:	68fa      	ldr	r2, [r7, #12]
  40109c:	687b      	ldr	r3, [r7, #4]
  40109e:	4413      	add	r3, r2
  4010a0:	3b01      	subs	r3, #1
  4010a2:	0a1b      	lsrs	r3, r3, #8
  4010a4:	b2db      	uxtb	r3, r3
  4010a6:	75bb      	strb	r3, [r7, #22]
		paratable[3] = (ul_x + ul_width - 1) & 0xFF;
  4010a8:	68fb      	ldr	r3, [r7, #12]
  4010aa:	b2da      	uxtb	r2, r3
  4010ac:	687b      	ldr	r3, [r7, #4]
  4010ae:	b2db      	uxtb	r3, r3
  4010b0:	4413      	add	r3, r2
  4010b2:	b2db      	uxtb	r3, r3
  4010b4:	3b01      	subs	r3, #1
  4010b6:	b2db      	uxtb	r3, r3
  4010b8:	75fb      	strb	r3, [r7, #23]
		ili93xx_write_register(ILI9341_CMD_COLUMN_ADDRESS_SET,
  4010ba:	f107 0314 	add.w	r3, r7, #20
  4010be:	202a      	movs	r0, #42	; 0x2a
  4010c0:	4619      	mov	r1, r3
  4010c2:	2204      	movs	r2, #4
  4010c4:	4b13      	ldr	r3, [pc, #76]	; (401114 <ili93xx_set_window+0xf0>)
  4010c6:	4798      	blx	r3
				paratable, 4);

		/** Set Page Address Position */
		paratable[0] = (ul_y >> 8) & 0xFF;
  4010c8:	68bb      	ldr	r3, [r7, #8]
  4010ca:	0a1b      	lsrs	r3, r3, #8
  4010cc:	b2db      	uxtb	r3, r3
  4010ce:	753b      	strb	r3, [r7, #20]
		paratable[1] = ul_y & 0xFF;
  4010d0:	68bb      	ldr	r3, [r7, #8]
  4010d2:	b2db      	uxtb	r3, r3
  4010d4:	757b      	strb	r3, [r7, #21]
		paratable[2] = ((ul_y + ul_height - 1) >> 8) & 0xFF;
  4010d6:	68ba      	ldr	r2, [r7, #8]
  4010d8:	683b      	ldr	r3, [r7, #0]
  4010da:	4413      	add	r3, r2
  4010dc:	3b01      	subs	r3, #1
  4010de:	0a1b      	lsrs	r3, r3, #8
  4010e0:	b2db      	uxtb	r3, r3
  4010e2:	75bb      	strb	r3, [r7, #22]
		paratable[3] = (ul_y + ul_height - 1) & 0xFF;
  4010e4:	68bb      	ldr	r3, [r7, #8]
  4010e6:	b2da      	uxtb	r2, r3
  4010e8:	683b      	ldr	r3, [r7, #0]
  4010ea:	b2db      	uxtb	r3, r3
  4010ec:	4413      	add	r3, r2
  4010ee:	b2db      	uxtb	r3, r3
  4010f0:	3b01      	subs	r3, #1
  4010f2:	b2db      	uxtb	r3, r3
  4010f4:	75fb      	strb	r3, [r7, #23]
		ili93xx_write_register(ILI9341_CMD_PAGE_ADDRESS_SET,
  4010f6:	f107 0314 	add.w	r3, r7, #20
  4010fa:	202b      	movs	r0, #43	; 0x2b
  4010fc:	4619      	mov	r1, r3
  4010fe:	2204      	movs	r2, #4
  401100:	4b04      	ldr	r3, [pc, #16]	; (401114 <ili93xx_set_window+0xf0>)
  401102:	4798      	blx	r3
				       paratable, 4);
	}
}
  401104:	3718      	adds	r7, #24
  401106:	46bd      	mov	sp, r7
  401108:	bd80      	pop	{r7, pc}
  40110a:	bf00      	nop
  40110c:	200008a0 	.word	0x200008a0
  401110:	004009d5 	.word	0x004009d5
  401114:	00400a19 	.word	0x00400a19

00401118 <ili93xx_set_cursor_position>:
 *
 * \param us_x X coordinate of upper-left corner on LCD.
 * \param us_y Y coordinate of upper-left corner on LCD.
 */
void ili93xx_set_cursor_position(uint16_t us_x, uint16_t us_y)
{
  401118:	b580      	push	{r7, lr}
  40111a:	b082      	sub	sp, #8
  40111c:	af00      	add	r7, sp, #0
  40111e:	4603      	mov	r3, r0
  401120:	460a      	mov	r2, r1
  401122:	80fb      	strh	r3, [r7, #6]
  401124:	4613      	mov	r3, r2
  401126:	80bb      	strh	r3, [r7, #4]
	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  401128:	4b08      	ldr	r3, [pc, #32]	; (40114c <ili93xx_set_cursor_position+0x34>)
  40112a:	781b      	ldrb	r3, [r3, #0]
  40112c:	2b01      	cmp	r3, #1
  40112e:	d109      	bne.n	401144 <ili93xx_set_cursor_position+0x2c>
		/** GRAM Horizontal/Vertical Address Set (R20h, R21h) */
		ili93xx_write_register_word(ILI9325_HORIZONTAL_GRAM_ADDR_SET, us_x);
  401130:	88fb      	ldrh	r3, [r7, #6]
  401132:	2020      	movs	r0, #32
  401134:	4619      	mov	r1, r3
  401136:	4b06      	ldr	r3, [pc, #24]	; (401150 <ili93xx_set_cursor_position+0x38>)
  401138:	4798      	blx	r3
		ili93xx_write_register_word(ILI9325_VERTICAL_GRAM_ADDR_SET, us_y);
  40113a:	88bb      	ldrh	r3, [r7, #4]
  40113c:	2021      	movs	r0, #33	; 0x21
  40113e:	4619      	mov	r1, r3
  401140:	4b03      	ldr	r3, [pc, #12]	; (401150 <ili93xx_set_cursor_position+0x38>)
  401142:	4798      	blx	r3
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
		/** There is no corresponding operation for ILI9341. */
	}
}
  401144:	3708      	adds	r7, #8
  401146:	46bd      	mov	sp, r7
  401148:	bd80      	pop	{r7, pc}
  40114a:	bf00      	nop
  40114c:	200008a0 	.word	0x200008a0
  401150:	004009d5 	.word	0x004009d5

00401154 <ili93xx_draw_pixel>:
 * \param ul_y Y coordinate of pixel.
 *
 * \return 0 if succeeds, otherwise fails.
 */
uint32_t ili93xx_draw_pixel(uint32_t ul_x, uint32_t ul_y)
{
  401154:	b590      	push	{r4, r7, lr}
  401156:	b083      	sub	sp, #12
  401158:	af00      	add	r7, sp, #0
  40115a:	6078      	str	r0, [r7, #4]
  40115c:	6039      	str	r1, [r7, #0]
	if ((ul_x >= g_ul_lcd_x_length) || (ul_y >= g_ul_lcd_y_length)) {
  40115e:	4b1b      	ldr	r3, [pc, #108]	; (4011cc <ili93xx_draw_pixel+0x78>)
  401160:	681b      	ldr	r3, [r3, #0]
  401162:	687a      	ldr	r2, [r7, #4]
  401164:	429a      	cmp	r2, r3
  401166:	d204      	bcs.n	401172 <ili93xx_draw_pixel+0x1e>
  401168:	4b19      	ldr	r3, [pc, #100]	; (4011d0 <ili93xx_draw_pixel+0x7c>)
  40116a:	681b      	ldr	r3, [r3, #0]
  40116c:	683a      	ldr	r2, [r7, #0]
  40116e:	429a      	cmp	r2, r3
  401170:	d301      	bcc.n	401176 <ili93xx_draw_pixel+0x22>
		return 1;
  401172:	2301      	movs	r3, #1
  401174:	e025      	b.n	4011c2 <ili93xx_draw_pixel+0x6e>
	}

	if (g_uc_device_type == DEVICE_TYPE_ILI9325) {
  401176:	4b17      	ldr	r3, [pc, #92]	; (4011d4 <ili93xx_draw_pixel+0x80>)
  401178:	781b      	ldrb	r3, [r3, #0]
  40117a:	2b01      	cmp	r3, #1
  40117c:	d10f      	bne.n	40119e <ili93xx_draw_pixel+0x4a>
		/** Set cursor */
		ili93xx_set_cursor_position(ul_x, ul_y);
  40117e:	687b      	ldr	r3, [r7, #4]
  401180:	b29a      	uxth	r2, r3
  401182:	683b      	ldr	r3, [r7, #0]
  401184:	b29b      	uxth	r3, r3
  401186:	4610      	mov	r0, r2
  401188:	4619      	mov	r1, r3
  40118a:	4b13      	ldr	r3, [pc, #76]	; (4011d8 <ili93xx_draw_pixel+0x84>)
  40118c:	4798      	blx	r3
		/** Prepare to write in GRAM */
		ili93xx_write_ram_prepare();
  40118e:	4b13      	ldr	r3, [pc, #76]	; (4011dc <ili93xx_draw_pixel+0x88>)
  401190:	4798      	blx	r3
		ili93xx_write_ram(*g_ul_pixel_cache);
  401192:	4b13      	ldr	r3, [pc, #76]	; (4011e0 <ili93xx_draw_pixel+0x8c>)
  401194:	681b      	ldr	r3, [r3, #0]
  401196:	4618      	mov	r0, r3
  401198:	4b12      	ldr	r3, [pc, #72]	; (4011e4 <ili93xx_draw_pixel+0x90>)
  40119a:	4798      	blx	r3
  40119c:	e010      	b.n	4011c0 <ili93xx_draw_pixel+0x6c>
	} else if (g_uc_device_type == DEVICE_TYPE_ILI9341) {
  40119e:	4b0d      	ldr	r3, [pc, #52]	; (4011d4 <ili93xx_draw_pixel+0x80>)
  4011a0:	781b      	ldrb	r3, [r3, #0]
  4011a2:	2b02      	cmp	r3, #2
  4011a4:	d10c      	bne.n	4011c0 <ili93xx_draw_pixel+0x6c>
		ili93xx_set_window(ul_x, ul_y, 0, 0);
  4011a6:	6878      	ldr	r0, [r7, #4]
  4011a8:	6839      	ldr	r1, [r7, #0]
  4011aa:	2200      	movs	r2, #0
  4011ac:	2300      	movs	r3, #0
  4011ae:	4c0e      	ldr	r4, [pc, #56]	; (4011e8 <ili93xx_draw_pixel+0x94>)
  4011b0:	47a0      	blx	r4
		/** Prepare to write in GRAM */
		ili93xx_write_ram_prepare();
  4011b2:	4b0a      	ldr	r3, [pc, #40]	; (4011dc <ili93xx_draw_pixel+0x88>)
  4011b4:	4798      	blx	r3
		ili93xx_write_ram(*g_ul_pixel_cache);
  4011b6:	4b0a      	ldr	r3, [pc, #40]	; (4011e0 <ili93xx_draw_pixel+0x8c>)
  4011b8:	681b      	ldr	r3, [r3, #0]
  4011ba:	4618      	mov	r0, r3
  4011bc:	4b09      	ldr	r3, [pc, #36]	; (4011e4 <ili93xx_draw_pixel+0x90>)
  4011be:	4798      	blx	r3
	}

	return 0;
  4011c0:	2300      	movs	r3, #0
}
  4011c2:	4618      	mov	r0, r3
  4011c4:	370c      	adds	r7, #12
  4011c6:	46bd      	mov	sp, r7
  4011c8:	bd90      	pop	{r4, r7, pc}
  4011ca:	bf00      	nop
  4011cc:	20000000 	.word	0x20000000
  4011d0:	20000004 	.word	0x20000004
  4011d4:	200008a0 	.word	0x200008a0
  4011d8:	00401119 	.word	0x00401119
  4011dc:	00400885 	.word	0x00400885
  4011e0:	200008a4 	.word	0x200008a4
  4011e4:	004008c5 	.word	0x004008c5
  4011e8:	00401025 	.word	0x00401025

004011ec <ili93xx_draw_filled_rectangle>:
 * \param ul_x2 X coordinate of lower-right corner on LCD.
 * \param ul_y2 Y coordinate of lower-right corner on LCD.
 */
void ili93xx_draw_filled_rectangle(uint32_t ul_x1, uint32_t ul_y1,
		uint32_t ul_x2, uint32_t ul_y2)
{
  4011ec:	b590      	push	{r4, r7, lr}
  4011ee:	b087      	sub	sp, #28
  4011f0:	af00      	add	r7, sp, #0
  4011f2:	60f8      	str	r0, [r7, #12]
  4011f4:	60b9      	str	r1, [r7, #8]
  4011f6:	607a      	str	r2, [r7, #4]
  4011f8:	603b      	str	r3, [r7, #0]
	uint32_t size, blocks;

	/** Swap coordinates if necessary */
	ili93xx_check_box_coordinates(&ul_x1, &ul_y1, &ul_x2, &ul_y2);
  4011fa:	f107 000c 	add.w	r0, r7, #12
  4011fe:	f107 0108 	add.w	r1, r7, #8
  401202:	1d3a      	adds	r2, r7, #4
  401204:	463b      	mov	r3, r7
  401206:	4c26      	ldr	r4, [pc, #152]	; (4012a0 <ili93xx_draw_filled_rectangle+0xb4>)
  401208:	47a0      	blx	r4

	/** Determine the refresh window area */
	ili93xx_set_window(ul_x1, ul_y1, (ul_x2 - ul_x1) + 1,
  40120a:	68f8      	ldr	r0, [r7, #12]
  40120c:	68b9      	ldr	r1, [r7, #8]
  40120e:	687a      	ldr	r2, [r7, #4]
  401210:	68fb      	ldr	r3, [r7, #12]
  401212:	1ad3      	subs	r3, r2, r3
  401214:	1c5c      	adds	r4, r3, #1
			(ul_y2 - ul_y1) + 1);
  401216:	683a      	ldr	r2, [r7, #0]
  401218:	68bb      	ldr	r3, [r7, #8]
  40121a:	1ad3      	subs	r3, r2, r3

	/** Swap coordinates if necessary */
	ili93xx_check_box_coordinates(&ul_x1, &ul_y1, &ul_x2, &ul_y2);

	/** Determine the refresh window area */
	ili93xx_set_window(ul_x1, ul_y1, (ul_x2 - ul_x1) + 1,
  40121c:	3301      	adds	r3, #1
  40121e:	4622      	mov	r2, r4
  401220:	4c20      	ldr	r4, [pc, #128]	; (4012a4 <ili93xx_draw_filled_rectangle+0xb8>)
  401222:	47a0      	blx	r4
			(ul_y2 - ul_y1) + 1);

	/** Set cursor */
	ili93xx_set_cursor_position(ul_x1, ul_y1);
  401224:	68fb      	ldr	r3, [r7, #12]
  401226:	b29a      	uxth	r2, r3
  401228:	68bb      	ldr	r3, [r7, #8]
  40122a:	b29b      	uxth	r3, r3
  40122c:	4610      	mov	r0, r2
  40122e:	4619      	mov	r1, r3
  401230:	4b1d      	ldr	r3, [pc, #116]	; (4012a8 <ili93xx_draw_filled_rectangle+0xbc>)
  401232:	4798      	blx	r3

	/** Prepare to write in Graphic RAM */
	ili93xx_write_ram_prepare();
  401234:	4b1d      	ldr	r3, [pc, #116]	; (4012ac <ili93xx_draw_filled_rectangle+0xc0>)
  401236:	4798      	blx	r3

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);
  401238:	687a      	ldr	r2, [r7, #4]
  40123a:	68fb      	ldr	r3, [r7, #12]
  40123c:	1ad3      	subs	r3, r2, r3
  40123e:	3301      	adds	r3, #1
  401240:	6839      	ldr	r1, [r7, #0]
  401242:	68ba      	ldr	r2, [r7, #8]
  401244:	1a8a      	subs	r2, r1, r2
  401246:	3201      	adds	r2, #1
  401248:	fb02 f303 	mul.w	r3, r2, r3
  40124c:	613b      	str	r3, [r7, #16]

	/** Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
  40124e:	693b      	ldr	r3, [r7, #16]
  401250:	4a17      	ldr	r2, [pc, #92]	; (4012b0 <ili93xx_draw_filled_rectangle+0xc4>)
  401252:	fba2 2303 	umull	r2, r3, r2, r3
  401256:	09db      	lsrs	r3, r3, #7
  401258:	617b      	str	r3, [r7, #20]
	while (blocks--) {
  40125a:	e003      	b.n	401264 <ili93xx_draw_filled_rectangle+0x78>
		ili93xx_write_ram_buffer(g_ul_pixel_cache,
  40125c:	4815      	ldr	r0, [pc, #84]	; (4012b4 <ili93xx_draw_filled_rectangle+0xc8>)
  40125e:	21f0      	movs	r1, #240	; 0xf0
  401260:	4b15      	ldr	r3, [pc, #84]	; (4012b8 <ili93xx_draw_filled_rectangle+0xcc>)
  401262:	4798      	blx	r3

	size = (ul_x2 - ul_x1 + 1) * (ul_y2 - ul_y1 + 1);

	/** Send pixels blocks => one SPI IT / block */
	blocks = size / LCD_DATA_CACHE_SIZE;
	while (blocks--) {
  401264:	697b      	ldr	r3, [r7, #20]
  401266:	1e5a      	subs	r2, r3, #1
  401268:	617a      	str	r2, [r7, #20]
  40126a:	2b00      	cmp	r3, #0
  40126c:	d1f6      	bne.n	40125c <ili93xx_draw_filled_rectangle+0x70>
		ili93xx_write_ram_buffer(g_ul_pixel_cache,
								LCD_DATA_CACHE_SIZE);
	}

	/** Send remaining pixels */
	ili93xx_write_ram_buffer(g_ul_pixel_cache,
  40126e:	6939      	ldr	r1, [r7, #16]
  401270:	4b0f      	ldr	r3, [pc, #60]	; (4012b0 <ili93xx_draw_filled_rectangle+0xc4>)
  401272:	fba3 2301 	umull	r2, r3, r3, r1
  401276:	09da      	lsrs	r2, r3, #7
  401278:	4613      	mov	r3, r2
  40127a:	011b      	lsls	r3, r3, #4
  40127c:	1a9b      	subs	r3, r3, r2
  40127e:	011b      	lsls	r3, r3, #4
  401280:	1aca      	subs	r2, r1, r3
  401282:	480c      	ldr	r0, [pc, #48]	; (4012b4 <ili93xx_draw_filled_rectangle+0xc8>)
  401284:	4611      	mov	r1, r2
  401286:	4b0c      	ldr	r3, [pc, #48]	; (4012b8 <ili93xx_draw_filled_rectangle+0xcc>)
  401288:	4798      	blx	r3
					size % LCD_DATA_CACHE_SIZE);

	/** Reset the refresh window area */
	ili93xx_set_window(0, 0, g_ul_lcd_x_length, g_ul_lcd_y_length);
  40128a:	4b0c      	ldr	r3, [pc, #48]	; (4012bc <ili93xx_draw_filled_rectangle+0xd0>)
  40128c:	681a      	ldr	r2, [r3, #0]
  40128e:	4b0c      	ldr	r3, [pc, #48]	; (4012c0 <ili93xx_draw_filled_rectangle+0xd4>)
  401290:	681b      	ldr	r3, [r3, #0]
  401292:	2000      	movs	r0, #0
  401294:	2100      	movs	r1, #0
  401296:	4c03      	ldr	r4, [pc, #12]	; (4012a4 <ili93xx_draw_filled_rectangle+0xb8>)
  401298:	47a0      	blx	r4
}
  40129a:	371c      	adds	r7, #28
  40129c:	46bd      	mov	sp, r7
  40129e:	bd90      	pop	{r4, r7, pc}
  4012a0:	00400af9 	.word	0x00400af9
  4012a4:	00401025 	.word	0x00401025
  4012a8:	00401119 	.word	0x00401119
  4012ac:	00400885 	.word	0x00400885
  4012b0:	88888889 	.word	0x88888889
  4012b4:	200008a4 	.word	0x200008a4
  4012b8:	004008f9 	.word	0x004008f9
  4012bc:	20000000 	.word	0x20000000
  4012c0:	20000004 	.word	0x20000004

004012c4 <ili93xx_draw_char>:
 * \param ul_x X coordinate of character upper-left corner.
 * \param ul_y Y coordinate of character upper-left corner.
 * \param uc_c character to print.
 */
static void ili93xx_draw_char(uint32_t ul_x, uint32_t ul_y, uint8_t uc_c)
{
  4012c4:	b580      	push	{r7, lr}
  4012c6:	b08a      	sub	sp, #40	; 0x28
  4012c8:	af00      	add	r7, sp, #0
  4012ca:	60f8      	str	r0, [r7, #12]
  4012cc:	60b9      	str	r1, [r7, #8]
  4012ce:	4613      	mov	r3, r2
  4012d0:	71fb      	strb	r3, [r7, #7]

	/**
	 * Compute offset according of the specified ASCII character
	 *  Note: the first 32 characters of the ASCII table are not handled
	 */
	offset = ((uint32_t)uc_c - 0x20) * 20;
  4012d2:	79fa      	ldrb	r2, [r7, #7]
  4012d4:	4613      	mov	r3, r2
  4012d6:	009b      	lsls	r3, r3, #2
  4012d8:	4413      	add	r3, r2
  4012da:	009b      	lsls	r3, r3, #2
  4012dc:	f5a3 7320 	sub.w	r3, r3, #640	; 0x280
  4012e0:	61fb      	str	r3, [r7, #28]

	for (col = 0; col < 10; col++) {
  4012e2:	2300      	movs	r3, #0
  4012e4:	623b      	str	r3, [r7, #32]
  4012e6:	e04d      	b.n	401384 <ili93xx_draw_char+0xc0>
		/** Compute the first and second byte offset of a column */
		offset0 = offset + col * 2;
  4012e8:	6a3b      	ldr	r3, [r7, #32]
  4012ea:	005a      	lsls	r2, r3, #1
  4012ec:	69fb      	ldr	r3, [r7, #28]
  4012ee:	4413      	add	r3, r2
  4012f0:	61bb      	str	r3, [r7, #24]
		offset1 = offset0 + 1;
  4012f2:	69bb      	ldr	r3, [r7, #24]
  4012f4:	3301      	adds	r3, #1
  4012f6:	617b      	str	r3, [r7, #20]

		/**
		 * Draw pixel on screen depending on the corresponding bit value
		 * from the charset
		 */
		for (row = 0; row < 8; row++) {
  4012f8:	2300      	movs	r3, #0
  4012fa:	627b      	str	r3, [r7, #36]	; 0x24
  4012fc:	e01a      	b.n	401334 <ili93xx_draw_char+0x70>
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
  4012fe:	4a24      	ldr	r2, [pc, #144]	; (401390 <ili93xx_draw_char+0xcc>)
  401300:	69bb      	ldr	r3, [r7, #24]
  401302:	4413      	add	r3, r2
  401304:	781b      	ldrb	r3, [r3, #0]
  401306:	461a      	mov	r2, r3
  401308:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40130a:	f1c3 0307 	rsb	r3, r3, #7
  40130e:	fa42 f303 	asr.w	r3, r2, r3
  401312:	f003 0301 	and.w	r3, r3, #1
  401316:	2b00      	cmp	r3, #0
  401318:	d009      	beq.n	40132e <ili93xx_draw_char+0x6a>
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
  40131a:	68fa      	ldr	r2, [r7, #12]
  40131c:	6a3b      	ldr	r3, [r7, #32]
  40131e:	18d1      	adds	r1, r2, r3
  401320:	68ba      	ldr	r2, [r7, #8]
  401322:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401324:	4413      	add	r3, r2
  401326:	4608      	mov	r0, r1
  401328:	4619      	mov	r1, r3
  40132a:	4b1a      	ldr	r3, [pc, #104]	; (401394 <ili93xx_draw_char+0xd0>)
  40132c:	4798      	blx	r3

		/**
		 * Draw pixel on screen depending on the corresponding bit value
		 * from the charset
		 */
		for (row = 0; row < 8; row++) {
  40132e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401330:	3301      	adds	r3, #1
  401332:	627b      	str	r3, [r7, #36]	; 0x24
  401334:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401336:	2b07      	cmp	r3, #7
  401338:	d9e1      	bls.n	4012fe <ili93xx_draw_char+0x3a>
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
			}
		}

		for (row = 0; row < 6; row++) {
  40133a:	2300      	movs	r3, #0
  40133c:	627b      	str	r3, [r7, #36]	; 0x24
  40133e:	e01b      	b.n	401378 <ili93xx_draw_char+0xb4>
			if ((p_uc_charset10x14[offset1] >> (7 - row)) & 0x1) {
  401340:	4a13      	ldr	r2, [pc, #76]	; (401390 <ili93xx_draw_char+0xcc>)
  401342:	697b      	ldr	r3, [r7, #20]
  401344:	4413      	add	r3, r2
  401346:	781b      	ldrb	r3, [r3, #0]
  401348:	461a      	mov	r2, r3
  40134a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40134c:	f1c3 0307 	rsb	r3, r3, #7
  401350:	fa42 f303 	asr.w	r3, r2, r3
  401354:	f003 0301 	and.w	r3, r3, #1
  401358:	2b00      	cmp	r3, #0
  40135a:	d00a      	beq.n	401372 <ili93xx_draw_char+0xae>
				ili93xx_draw_pixel(ul_x + col, ul_y + row + 8);
  40135c:	68fa      	ldr	r2, [r7, #12]
  40135e:	6a3b      	ldr	r3, [r7, #32]
  401360:	18d1      	adds	r1, r2, r3
  401362:	68ba      	ldr	r2, [r7, #8]
  401364:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401366:	4413      	add	r3, r2
  401368:	3308      	adds	r3, #8
  40136a:	4608      	mov	r0, r1
  40136c:	4619      	mov	r1, r3
  40136e:	4b09      	ldr	r3, [pc, #36]	; (401394 <ili93xx_draw_char+0xd0>)
  401370:	4798      	blx	r3
			if ((p_uc_charset10x14[offset0] >> (7 - row)) & 0x1) {
				ili93xx_draw_pixel(ul_x + col, ul_y + row);
			}
		}

		for (row = 0; row < 6; row++) {
  401372:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401374:	3301      	adds	r3, #1
  401376:	627b      	str	r3, [r7, #36]	; 0x24
  401378:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  40137a:	2b05      	cmp	r3, #5
  40137c:	d9e0      	bls.n	401340 <ili93xx_draw_char+0x7c>
	 * Compute offset according of the specified ASCII character
	 *  Note: the first 32 characters of the ASCII table are not handled
	 */
	offset = ((uint32_t)uc_c - 0x20) * 20;

	for (col = 0; col < 10; col++) {
  40137e:	6a3b      	ldr	r3, [r7, #32]
  401380:	3301      	adds	r3, #1
  401382:	623b      	str	r3, [r7, #32]
  401384:	6a3b      	ldr	r3, [r7, #32]
  401386:	2b09      	cmp	r3, #9
  401388:	d9ae      	bls.n	4012e8 <ili93xx_draw_char+0x24>
			if ((p_uc_charset10x14[offset1] >> (7 - row)) & 0x1) {
				ili93xx_draw_pixel(ul_x + col, ul_y + row + 8);
			}
		}
	}
}
  40138a:	3728      	adds	r7, #40	; 0x28
  40138c:	46bd      	mov	sp, r7
  40138e:	bd80      	pop	{r7, pc}
  401390:	00407340 	.word	0x00407340
  401394:	00401155 	.word	0x00401155

00401398 <ili93xx_draw_string>:
 * \param ul_x X coordinate of string top-left corner.
 * \param ul_y Y coordinate of string top-left corner.
 * \param p_str String to display.
 */
void ili93xx_draw_string(uint32_t ul_x, uint32_t ul_y, const uint8_t *p_str)
{
  401398:	b580      	push	{r7, lr}
  40139a:	b086      	sub	sp, #24
  40139c:	af00      	add	r7, sp, #0
  40139e:	60f8      	str	r0, [r7, #12]
  4013a0:	60b9      	str	r1, [r7, #8]
  4013a2:	607a      	str	r2, [r7, #4]
	uint32_t xorg = ul_x;
  4013a4:	68fb      	ldr	r3, [r7, #12]
  4013a6:	617b      	str	r3, [r7, #20]

	while (*p_str != 0) {
  4013a8:	e01c      	b.n	4013e4 <ili93xx_draw_string+0x4c>
		/** If newline, jump to the next line (font height + 2) */
		if (*p_str == '\n') {
  4013aa:	687b      	ldr	r3, [r7, #4]
  4013ac:	781b      	ldrb	r3, [r3, #0]
  4013ae:	2b0a      	cmp	r3, #10
  4013b0:	d108      	bne.n	4013c4 <ili93xx_draw_string+0x2c>
			ul_y += gfont.height + 2;
  4013b2:	230e      	movs	r3, #14
  4013b4:	461a      	mov	r2, r3
  4013b6:	68bb      	ldr	r3, [r7, #8]
  4013b8:	4413      	add	r3, r2
  4013ba:	3302      	adds	r3, #2
  4013bc:	60bb      	str	r3, [r7, #8]
			ul_x = xorg;
  4013be:	697b      	ldr	r3, [r7, #20]
  4013c0:	60fb      	str	r3, [r7, #12]
  4013c2:	e00c      	b.n	4013de <ili93xx_draw_string+0x46>
		} else {
			/**
			 * Draw the character and place cursor right after (font
			 * width + 2)
			 */
			ili93xx_draw_char(ul_x, ul_y, *p_str);
  4013c4:	687b      	ldr	r3, [r7, #4]
  4013c6:	781b      	ldrb	r3, [r3, #0]
  4013c8:	68f8      	ldr	r0, [r7, #12]
  4013ca:	68b9      	ldr	r1, [r7, #8]
  4013cc:	461a      	mov	r2, r3
  4013ce:	4b09      	ldr	r3, [pc, #36]	; (4013f4 <ili93xx_draw_string+0x5c>)
  4013d0:	4798      	blx	r3
			ul_x += gfont.width + 2;
  4013d2:	230a      	movs	r3, #10
  4013d4:	461a      	mov	r2, r3
  4013d6:	68fb      	ldr	r3, [r7, #12]
  4013d8:	4413      	add	r3, r2
  4013da:	3302      	adds	r3, #2
  4013dc:	60fb      	str	r3, [r7, #12]
		}

		p_str++;
  4013de:	687b      	ldr	r3, [r7, #4]
  4013e0:	3301      	adds	r3, #1
  4013e2:	607b      	str	r3, [r7, #4]
 */
void ili93xx_draw_string(uint32_t ul_x, uint32_t ul_y, const uint8_t *p_str)
{
	uint32_t xorg = ul_x;

	while (*p_str != 0) {
  4013e4:	687b      	ldr	r3, [r7, #4]
  4013e6:	781b      	ldrb	r3, [r3, #0]
  4013e8:	2b00      	cmp	r3, #0
  4013ea:	d1de      	bne.n	4013aa <ili93xx_draw_string+0x12>
			ul_x += gfont.width + 2;
		}

		p_str++;
	}
}
  4013ec:	3718      	adds	r7, #24
  4013ee:	46bd      	mov	sp, r7
  4013f0:	bd80      	pop	{r7, pc}
  4013f2:	bf00      	nop
  4013f4:	004012c5 	.word	0x004012c5

004013f8 <smc_set_setup_timing>:
 * \param ul_cs Chip Select number to be set.
 * \param ul_setup_timing Setup timing for NWE, NCS, NRD.
 */
void smc_set_setup_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_setup_timing)
{
  4013f8:	b480      	push	{r7}
  4013fa:	b085      	sub	sp, #20
  4013fc:	af00      	add	r7, sp, #0
  4013fe:	60f8      	str	r0, [r7, #12]
  401400:	60b9      	str	r1, [r7, #8]
  401402:	607a      	str	r2, [r7, #4]
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_SETUP = ul_setup_timing;
  401404:	68fa      	ldr	r2, [r7, #12]
  401406:	68bb      	ldr	r3, [r7, #8]
  401408:	011b      	lsls	r3, r3, #4
  40140a:	4413      	add	r3, r2
  40140c:	687a      	ldr	r2, [r7, #4]
  40140e:	601a      	str	r2, [r3, #0]
}
  401410:	3714      	adds	r7, #20
  401412:	46bd      	mov	sp, r7
  401414:	f85d 7b04 	ldr.w	r7, [sp], #4
  401418:	4770      	bx	lr
  40141a:	bf00      	nop

0040141c <smc_set_pulse_timing>:
 * \param ul_cs Chip Select number to be set.
 * \param ul_pulse_timing Pulse timing for NWE,NCS,NRD.
 */
void smc_set_pulse_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_pulse_timing)
{
  40141c:	b480      	push	{r7}
  40141e:	b085      	sub	sp, #20
  401420:	af00      	add	r7, sp, #0
  401422:	60f8      	str	r0, [r7, #12]
  401424:	60b9      	str	r1, [r7, #8]
  401426:	607a      	str	r2, [r7, #4]
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_PULSE = ul_pulse_timing;
  401428:	68fa      	ldr	r2, [r7, #12]
  40142a:	68bb      	ldr	r3, [r7, #8]
  40142c:	011b      	lsls	r3, r3, #4
  40142e:	4413      	add	r3, r2
  401430:	687a      	ldr	r2, [r7, #4]
  401432:	605a      	str	r2, [r3, #4]
}
  401434:	3714      	adds	r7, #20
  401436:	46bd      	mov	sp, r7
  401438:	f85d 7b04 	ldr.w	r7, [sp], #4
  40143c:	4770      	bx	lr
  40143e:	bf00      	nop

00401440 <smc_set_cycle_timing>:
 * \param ul_cs Chip Select number to be set.
 * \param ul_cycle_timing Cycle timing for NWE and NRD.
 */
void smc_set_cycle_timing(Smc *p_smc, uint32_t ul_cs,
		uint32_t ul_cycle_timing)
{
  401440:	b480      	push	{r7}
  401442:	b085      	sub	sp, #20
  401444:	af00      	add	r7, sp, #0
  401446:	60f8      	str	r0, [r7, #12]
  401448:	60b9      	str	r1, [r7, #8]
  40144a:	607a      	str	r2, [r7, #4]
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_CYCLE = ul_cycle_timing;
  40144c:	68fa      	ldr	r2, [r7, #12]
  40144e:	68bb      	ldr	r3, [r7, #8]
  401450:	011b      	lsls	r3, r3, #4
  401452:	4413      	add	r3, r2
  401454:	3308      	adds	r3, #8
  401456:	687a      	ldr	r2, [r7, #4]
  401458:	601a      	str	r2, [r3, #0]
}
  40145a:	3714      	adds	r7, #20
  40145c:	46bd      	mov	sp, r7
  40145e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401462:	4770      	bx	lr

00401464 <smc_set_mode>:
 * \param p_smc Pointer to an SMC instance.
 * \param ul_cs Chip select number to be set.
 * \param ul_mode SMC mode.
 */
void smc_set_mode(Smc *p_smc, uint32_t ul_cs, uint32_t ul_mode)
{
  401464:	b480      	push	{r7}
  401466:	b085      	sub	sp, #20
  401468:	af00      	add	r7, sp, #0
  40146a:	60f8      	str	r0, [r7, #12]
  40146c:	60b9      	str	r1, [r7, #8]
  40146e:	607a      	str	r2, [r7, #4]
	p_smc->SMC_CS_NUMBER[ul_cs].SMC_MODE = ul_mode;
  401470:	68fa      	ldr	r2, [r7, #12]
  401472:	68bb      	ldr	r3, [r7, #8]
  401474:	011b      	lsls	r3, r3, #4
  401476:	4413      	add	r3, r2
  401478:	3308      	adds	r3, #8
  40147a:	687a      	ldr	r2, [r7, #4]
  40147c:	605a      	str	r2, [r3, #4]
}
  40147e:	3714      	adds	r7, #20
  401480:	46bd      	mov	sp, r7
  401482:	f85d 7b04 	ldr.w	r7, [sp], #4
  401486:	4770      	bx	lr

00401488 <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  401488:	b480      	push	{r7}
  40148a:	b085      	sub	sp, #20
  40148c:	af00      	add	r7, sp, #0
  40148e:	60f8      	str	r0, [r7, #12]
  401490:	60b9      	str	r1, [r7, #8]
  401492:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401494:	687b      	ldr	r3, [r7, #4]
  401496:	2b00      	cmp	r3, #0
  401498:	d003      	beq.n	4014a2 <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
  40149a:	68fb      	ldr	r3, [r7, #12]
  40149c:	68ba      	ldr	r2, [r7, #8]
  40149e:	665a      	str	r2, [r3, #100]	; 0x64
  4014a0:	e002      	b.n	4014a8 <pio_pull_up+0x20>
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4014a2:	68fb      	ldr	r3, [r7, #12]
  4014a4:	68ba      	ldr	r2, [r7, #8]
  4014a6:	661a      	str	r2, [r3, #96]	; 0x60
	}
}
  4014a8:	3714      	adds	r7, #20
  4014aa:	46bd      	mov	sp, r7
  4014ac:	f85d 7b04 	ldr.w	r7, [sp], #4
  4014b0:	4770      	bx	lr
  4014b2:	bf00      	nop

004014b4 <pio_set_debounce_filter>:
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 * \param ul_cut_off Cuts off frequency for debouncing filter.
 */
void pio_set_debounce_filter(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_cut_off)
{
  4014b4:	b480      	push	{r7}
  4014b6:	b085      	sub	sp, #20
  4014b8:	af00      	add	r7, sp, #0
  4014ba:	60f8      	str	r0, [r7, #12]
  4014bc:	60b9      	str	r1, [r7, #8]
  4014be:	607a      	str	r2, [r7, #4]
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Set Debouncing, 0 bit field no effect */
	p_pio->PIO_IFSCER = ul_mask;
  4014c0:	68fb      	ldr	r3, [r7, #12]
  4014c2:	68ba      	ldr	r2, [r7, #8]
  4014c4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	/*
	 * The debouncing filter can filter a pulse of less than 1/2 Period of a
	 * programmable Divided Slow Clock:
	 * Tdiv_slclk = ((DIV+1)*2).Tslow_clock
	 */
	p_pio->PIO_SCDR = PIO_SCDR_DIV((FREQ_SLOW_CLOCK_EXT /
  4014c8:	687b      	ldr	r3, [r7, #4]
  4014ca:	005b      	lsls	r3, r3, #1
  4014cc:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4014d0:	fbb2 f3f3 	udiv	r3, r2, r3
  4014d4:	3b01      	subs	r3, #1
  4014d6:	f3c3 020d 	ubfx	r2, r3, #0, #14
  4014da:	68fb      	ldr	r3, [r7, #12]
  4014dc:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
			(2 * (ul_cut_off))) - 1);
}
  4014e0:	3714      	adds	r7, #20
  4014e2:	46bd      	mov	sp, r7
  4014e4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4014e8:	4770      	bx	lr
  4014ea:	bf00      	nop

004014ec <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  4014ec:	b480      	push	{r7}
  4014ee:	b087      	sub	sp, #28
  4014f0:	af00      	add	r7, sp, #0
  4014f2:	60f8      	str	r0, [r7, #12]
  4014f4:	60b9      	str	r1, [r7, #8]
  4014f6:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  4014f8:	68fb      	ldr	r3, [r7, #12]
  4014fa:	687a      	ldr	r2, [r7, #4]
  4014fc:	645a      	str	r2, [r3, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  4014fe:	68bb      	ldr	r3, [r7, #8]
  401500:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  401504:	d04a      	beq.n	40159c <pio_set_peripheral+0xb0>
  401506:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  40150a:	d808      	bhi.n	40151e <pio_set_peripheral+0x32>
  40150c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  401510:	d016      	beq.n	401540 <pio_set_peripheral+0x54>
  401512:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  401516:	d02c      	beq.n	401572 <pio_set_peripheral+0x86>
  401518:	2b00      	cmp	r3, #0
  40151a:	d069      	beq.n	4015f0 <pio_set_peripheral+0x104>
  40151c:	e064      	b.n	4015e8 <pio_set_peripheral+0xfc>
  40151e:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  401522:	d065      	beq.n	4015f0 <pio_set_peripheral+0x104>
  401524:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  401528:	d803      	bhi.n	401532 <pio_set_peripheral+0x46>
  40152a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  40152e:	d04a      	beq.n	4015c6 <pio_set_peripheral+0xda>
  401530:	e05a      	b.n	4015e8 <pio_set_peripheral+0xfc>
  401532:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  401536:	d05b      	beq.n	4015f0 <pio_set_peripheral+0x104>
  401538:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  40153c:	d058      	beq.n	4015f0 <pio_set_peripheral+0x104>
  40153e:	e053      	b.n	4015e8 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401540:	68fb      	ldr	r3, [r7, #12]
  401542:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  401544:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  401546:	68fb      	ldr	r3, [r7, #12]
  401548:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  40154a:	687b      	ldr	r3, [r7, #4]
  40154c:	43d9      	mvns	r1, r3
  40154e:	697b      	ldr	r3, [r7, #20]
  401550:	400b      	ands	r3, r1
  401552:	401a      	ands	r2, r3
  401554:	68fb      	ldr	r3, [r7, #12]
  401556:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401558:	68fb      	ldr	r3, [r7, #12]
  40155a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  40155c:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  40155e:	68fb      	ldr	r3, [r7, #12]
  401560:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401562:	687b      	ldr	r3, [r7, #4]
  401564:	43d9      	mvns	r1, r3
  401566:	697b      	ldr	r3, [r7, #20]
  401568:	400b      	ands	r3, r1
  40156a:	401a      	ands	r2, r3
  40156c:	68fb      	ldr	r3, [r7, #12]
  40156e:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  401570:	e03a      	b.n	4015e8 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401572:	68fb      	ldr	r3, [r7, #12]
  401574:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  401576:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  401578:	687a      	ldr	r2, [r7, #4]
  40157a:	697b      	ldr	r3, [r7, #20]
  40157c:	431a      	orrs	r2, r3
  40157e:	68fb      	ldr	r3, [r7, #12]
  401580:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401582:	68fb      	ldr	r3, [r7, #12]
  401584:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  401586:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  401588:	68fb      	ldr	r3, [r7, #12]
  40158a:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  40158c:	687b      	ldr	r3, [r7, #4]
  40158e:	43d9      	mvns	r1, r3
  401590:	697b      	ldr	r3, [r7, #20]
  401592:	400b      	ands	r3, r1
  401594:	401a      	ands	r2, r3
  401596:	68fb      	ldr	r3, [r7, #12]
  401598:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  40159a:	e025      	b.n	4015e8 <pio_set_peripheral+0xfc>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  40159c:	68fb      	ldr	r3, [r7, #12]
  40159e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4015a0:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4015a2:	68fb      	ldr	r3, [r7, #12]
  4015a4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4015a6:	687b      	ldr	r3, [r7, #4]
  4015a8:	43d9      	mvns	r1, r3
  4015aa:	697b      	ldr	r3, [r7, #20]
  4015ac:	400b      	ands	r3, r1
  4015ae:	401a      	ands	r2, r3
  4015b0:	68fb      	ldr	r3, [r7, #12]
  4015b2:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4015b4:	68fb      	ldr	r3, [r7, #12]
  4015b6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  4015b8:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4015ba:	687a      	ldr	r2, [r7, #4]
  4015bc:	697b      	ldr	r3, [r7, #20]
  4015be:	431a      	orrs	r2, r3
  4015c0:	68fb      	ldr	r3, [r7, #12]
  4015c2:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  4015c4:	e010      	b.n	4015e8 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4015c6:	68fb      	ldr	r3, [r7, #12]
  4015c8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4015ca:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4015cc:	687a      	ldr	r2, [r7, #4]
  4015ce:	697b      	ldr	r3, [r7, #20]
  4015d0:	431a      	orrs	r2, r3
  4015d2:	68fb      	ldr	r3, [r7, #12]
  4015d4:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4015d6:	68fb      	ldr	r3, [r7, #12]
  4015d8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  4015da:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4015dc:	687a      	ldr	r2, [r7, #4]
  4015de:	697b      	ldr	r3, [r7, #20]
  4015e0:	431a      	orrs	r2, r3
  4015e2:	68fb      	ldr	r3, [r7, #12]
  4015e4:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  4015e6:	bf00      	nop
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  4015e8:	68fb      	ldr	r3, [r7, #12]
  4015ea:	687a      	ldr	r2, [r7, #4]
  4015ec:	605a      	str	r2, [r3, #4]
  4015ee:	e000      	b.n	4015f2 <pio_set_peripheral+0x106>
		/* Other types are invalid in this function */
	case PIO_INPUT:
	case PIO_OUTPUT_0:
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
  4015f0:	bf00      	nop
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
}
  4015f2:	371c      	adds	r7, #28
  4015f4:	46bd      	mov	sp, r7
  4015f6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4015fa:	4770      	bx	lr

004015fc <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
  4015fc:	b580      	push	{r7, lr}
  4015fe:	b084      	sub	sp, #16
  401600:	af00      	add	r7, sp, #0
  401602:	60f8      	str	r0, [r7, #12]
  401604:	60b9      	str	r1, [r7, #8]
  401606:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
  401608:	68f8      	ldr	r0, [r7, #12]
  40160a:	68b9      	ldr	r1, [r7, #8]
  40160c:	4b18      	ldr	r3, [pc, #96]	; (401670 <pio_set_input+0x74>)
  40160e:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
  401610:	687b      	ldr	r3, [r7, #4]
  401612:	f003 0301 	and.w	r3, r3, #1
  401616:	68f8      	ldr	r0, [r7, #12]
  401618:	68b9      	ldr	r1, [r7, #8]
  40161a:	461a      	mov	r2, r3
  40161c:	4b15      	ldr	r3, [pc, #84]	; (401674 <pio_set_input+0x78>)
  40161e:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  401620:	687b      	ldr	r3, [r7, #4]
  401622:	f003 030a 	and.w	r3, r3, #10
  401626:	2b00      	cmp	r3, #0
  401628:	d003      	beq.n	401632 <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
  40162a:	68fb      	ldr	r3, [r7, #12]
  40162c:	68ba      	ldr	r2, [r7, #8]
  40162e:	621a      	str	r2, [r3, #32]
  401630:	e002      	b.n	401638 <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  401632:	68fb      	ldr	r3, [r7, #12]
  401634:	68ba      	ldr	r2, [r7, #8]
  401636:	625a      	str	r2, [r3, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  401638:	687b      	ldr	r3, [r7, #4]
  40163a:	f003 0302 	and.w	r3, r3, #2
  40163e:	2b00      	cmp	r3, #0
  401640:	d004      	beq.n	40164c <pio_set_input+0x50>
		p_pio->PIO_IFSCDR = ul_mask;
  401642:	68fb      	ldr	r3, [r7, #12]
  401644:	68ba      	ldr	r2, [r7, #8]
  401646:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  40164a:	e008      	b.n	40165e <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  40164c:	687b      	ldr	r3, [r7, #4]
  40164e:	f003 0308 	and.w	r3, r3, #8
  401652:	2b00      	cmp	r3, #0
  401654:	d003      	beq.n	40165e <pio_set_input+0x62>
			p_pio->PIO_IFSCER = ul_mask;
  401656:	68fb      	ldr	r3, [r7, #12]
  401658:	68ba      	ldr	r2, [r7, #8]
  40165a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  40165e:	68fb      	ldr	r3, [r7, #12]
  401660:	68ba      	ldr	r2, [r7, #8]
  401662:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
  401664:	68fb      	ldr	r3, [r7, #12]
  401666:	68ba      	ldr	r2, [r7, #8]
  401668:	601a      	str	r2, [r3, #0]
}
  40166a:	3710      	adds	r7, #16
  40166c:	46bd      	mov	sp, r7
  40166e:	bd80      	pop	{r7, pc}
  401670:	00401769 	.word	0x00401769
  401674:	00401489 	.word	0x00401489

00401678 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  401678:	b580      	push	{r7, lr}
  40167a:	b084      	sub	sp, #16
  40167c:	af00      	add	r7, sp, #0
  40167e:	60f8      	str	r0, [r7, #12]
  401680:	60b9      	str	r1, [r7, #8]
  401682:	607a      	str	r2, [r7, #4]
  401684:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
  401686:	68f8      	ldr	r0, [r7, #12]
  401688:	68b9      	ldr	r1, [r7, #8]
  40168a:	4b12      	ldr	r3, [pc, #72]	; (4016d4 <pio_set_output+0x5c>)
  40168c:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  40168e:	68f8      	ldr	r0, [r7, #12]
  401690:	68b9      	ldr	r1, [r7, #8]
  401692:	69ba      	ldr	r2, [r7, #24]
  401694:	4b10      	ldr	r3, [pc, #64]	; (4016d8 <pio_set_output+0x60>)
  401696:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  401698:	683b      	ldr	r3, [r7, #0]
  40169a:	2b00      	cmp	r3, #0
  40169c:	d003      	beq.n	4016a6 <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
  40169e:	68fb      	ldr	r3, [r7, #12]
  4016a0:	68ba      	ldr	r2, [r7, #8]
  4016a2:	651a      	str	r2, [r3, #80]	; 0x50
  4016a4:	e002      	b.n	4016ac <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  4016a6:	68fb      	ldr	r3, [r7, #12]
  4016a8:	68ba      	ldr	r2, [r7, #8]
  4016aa:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  4016ac:	687b      	ldr	r3, [r7, #4]
  4016ae:	2b00      	cmp	r3, #0
  4016b0:	d003      	beq.n	4016ba <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
  4016b2:	68fb      	ldr	r3, [r7, #12]
  4016b4:	68ba      	ldr	r2, [r7, #8]
  4016b6:	631a      	str	r2, [r3, #48]	; 0x30
  4016b8:	e002      	b.n	4016c0 <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
  4016ba:	68fb      	ldr	r3, [r7, #12]
  4016bc:	68ba      	ldr	r2, [r7, #8]
  4016be:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  4016c0:	68fb      	ldr	r3, [r7, #12]
  4016c2:	68ba      	ldr	r2, [r7, #8]
  4016c4:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
  4016c6:	68fb      	ldr	r3, [r7, #12]
  4016c8:	68ba      	ldr	r2, [r7, #8]
  4016ca:	601a      	str	r2, [r3, #0]
}
  4016cc:	3710      	adds	r7, #16
  4016ce:	46bd      	mov	sp, r7
  4016d0:	bd80      	pop	{r7, pc}
  4016d2:	bf00      	nop
  4016d4:	00401769 	.word	0x00401769
  4016d8:	00401489 	.word	0x00401489

004016dc <pio_configure_interrupt>:
 * \param ul_mask Interrupt source bit map.
 * \param ul_attr Interrupt source attributes.
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
  4016dc:	b480      	push	{r7}
  4016de:	b085      	sub	sp, #20
  4016e0:	af00      	add	r7, sp, #0
  4016e2:	60f8      	str	r0, [r7, #12]
  4016e4:	60b9      	str	r1, [r7, #8]
  4016e6:	607a      	str	r2, [r7, #4]
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  4016e8:	687b      	ldr	r3, [r7, #4]
  4016ea:	f003 0310 	and.w	r3, r3, #16
  4016ee:	2b00      	cmp	r3, #0
  4016f0:	d020      	beq.n	401734 <pio_configure_interrupt+0x58>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  4016f2:	68fb      	ldr	r3, [r7, #12]
  4016f4:	68ba      	ldr	r2, [r7, #8]
  4016f6:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  4016fa:	687b      	ldr	r3, [r7, #4]
  4016fc:	f003 0320 	and.w	r3, r3, #32
  401700:	2b00      	cmp	r3, #0
  401702:	d004      	beq.n	40170e <pio_configure_interrupt+0x32>
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  401704:	68fb      	ldr	r3, [r7, #12]
  401706:	68ba      	ldr	r2, [r7, #8]
  401708:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  40170c:	e003      	b.n	401716 <pio_configure_interrupt+0x3a>
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  40170e:	68fb      	ldr	r3, [r7, #12]
  401710:	68ba      	ldr	r2, [r7, #8]
  401712:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  401716:	687b      	ldr	r3, [r7, #4]
  401718:	f003 0340 	and.w	r3, r3, #64	; 0x40
  40171c:	2b00      	cmp	r3, #0
  40171e:	d004      	beq.n	40172a <pio_configure_interrupt+0x4e>
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  401720:	68fb      	ldr	r3, [r7, #12]
  401722:	68ba      	ldr	r2, [r7, #8]
  401724:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
  401728:	e008      	b.n	40173c <pio_configure_interrupt+0x60>
		} else {
			/* Level select */
			p_pio->PIO_LSR = ul_mask;
  40172a:	68fb      	ldr	r3, [r7, #12]
  40172c:	68ba      	ldr	r2, [r7, #8]
  40172e:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
  401732:	e003      	b.n	40173c <pio_configure_interrupt+0x60>
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
  401734:	68fb      	ldr	r3, [r7, #12]
  401736:	68ba      	ldr	r2, [r7, #8]
  401738:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	}
}
  40173c:	3714      	adds	r7, #20
  40173e:	46bd      	mov	sp, r7
  401740:	f85d 7b04 	ldr.w	r7, [sp], #4
  401744:	4770      	bx	lr
  401746:	bf00      	nop

00401748 <pio_enable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  401748:	b480      	push	{r7}
  40174a:	b083      	sub	sp, #12
  40174c:	af00      	add	r7, sp, #0
  40174e:	6078      	str	r0, [r7, #4]
  401750:	6039      	str	r1, [r7, #0]
	p_pio->PIO_ISR;
  401752:	687b      	ldr	r3, [r7, #4]
  401754:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
	p_pio->PIO_IER = ul_mask;
  401756:	687b      	ldr	r3, [r7, #4]
  401758:	683a      	ldr	r2, [r7, #0]
  40175a:	641a      	str	r2, [r3, #64]	; 0x40
}
  40175c:	370c      	adds	r7, #12
  40175e:	46bd      	mov	sp, r7
  401760:	f85d 7b04 	ldr.w	r7, [sp], #4
  401764:	4770      	bx	lr
  401766:	bf00      	nop

00401768 <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  401768:	b480      	push	{r7}
  40176a:	b083      	sub	sp, #12
  40176c:	af00      	add	r7, sp, #0
  40176e:	6078      	str	r0, [r7, #4]
  401770:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  401772:	687b      	ldr	r3, [r7, #4]
  401774:	683a      	ldr	r2, [r7, #0]
  401776:	645a      	str	r2, [r3, #68]	; 0x44
}
  401778:	370c      	adds	r7, #12
  40177a:	46bd      	mov	sp, r7
  40177c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401780:	4770      	bx	lr
  401782:	bf00      	nop

00401784 <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  401784:	b480      	push	{r7}
  401786:	b083      	sub	sp, #12
  401788:	af00      	add	r7, sp, #0
  40178a:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  40178c:	687b      	ldr	r3, [r7, #4]
  40178e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  401790:	4618      	mov	r0, r3
  401792:	370c      	adds	r7, #12
  401794:	46bd      	mov	sp, r7
  401796:	f85d 7b04 	ldr.w	r7, [sp], #4
  40179a:	4770      	bx	lr

0040179c <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  40179c:	b480      	push	{r7}
  40179e:	b083      	sub	sp, #12
  4017a0:	af00      	add	r7, sp, #0
  4017a2:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  4017a4:	687b      	ldr	r3, [r7, #4]
  4017a6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  4017a8:	4618      	mov	r0, r3
  4017aa:	370c      	adds	r7, #12
  4017ac:	46bd      	mov	sp, r7
  4017ae:	f85d 7b04 	ldr.w	r7, [sp], #4
  4017b2:	4770      	bx	lr

004017b4 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  4017b4:	b590      	push	{r4, r7, lr}
  4017b6:	b087      	sub	sp, #28
  4017b8:	af02      	add	r7, sp, #8
  4017ba:	6078      	str	r0, [r7, #4]
  4017bc:	6039      	str	r1, [r7, #0]
	Pio *p_pio = pio_get_pin_group(ul_pin);
  4017be:	6878      	ldr	r0, [r7, #4]
  4017c0:	4b65      	ldr	r3, [pc, #404]	; (401958 <pio_configure_pin+0x1a4>)
  4017c2:	4798      	blx	r3
  4017c4:	60f8      	str	r0, [r7, #12]

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  4017c6:	683b      	ldr	r3, [r7, #0]
  4017c8:	f003 43f0 	and.w	r3, r3, #2013265920	; 0x78000000
  4017cc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4017d0:	d06b      	beq.n	4018aa <pio_configure_pin+0xf6>
  4017d2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4017d6:	d809      	bhi.n	4017ec <pio_configure_pin+0x38>
  4017d8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  4017dc:	d02d      	beq.n	40183a <pio_configure_pin+0x86>
  4017de:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4017e2:	d046      	beq.n	401872 <pio_configure_pin+0xbe>
  4017e4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  4017e8:	d00b      	beq.n	401802 <pio_configure_pin+0x4e>
  4017ea:	e0ae      	b.n	40194a <pio_configure_pin+0x196>
  4017ec:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  4017f0:	f000 8083 	beq.w	4018fa <pio_configure_pin+0x146>
  4017f4:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4017f8:	d07f      	beq.n	4018fa <pio_configure_pin+0x146>
  4017fa:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4017fe:	d070      	beq.n	4018e2 <pio_configure_pin+0x12e>
  401800:	e0a3      	b.n	40194a <pio_configure_pin+0x196>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  401802:	687b      	ldr	r3, [r7, #4]
  401804:	f003 031f 	and.w	r3, r3, #31
  401808:	2201      	movs	r2, #1
  40180a:	fa02 f303 	lsl.w	r3, r2, r3
  40180e:	68f8      	ldr	r0, [r7, #12]
  401810:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401814:	461a      	mov	r2, r3
  401816:	4b51      	ldr	r3, [pc, #324]	; (40195c <pio_configure_pin+0x1a8>)
  401818:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  40181a:	687b      	ldr	r3, [r7, #4]
  40181c:	f003 031f 	and.w	r3, r3, #31
  401820:	2201      	movs	r2, #1
  401822:	fa02 f303 	lsl.w	r3, r2, r3
  401826:	461a      	mov	r2, r3
  401828:	683b      	ldr	r3, [r7, #0]
  40182a:	f003 0301 	and.w	r3, r3, #1
  40182e:	68f8      	ldr	r0, [r7, #12]
  401830:	4611      	mov	r1, r2
  401832:	461a      	mov	r2, r3
  401834:	4b4a      	ldr	r3, [pc, #296]	; (401960 <pio_configure_pin+0x1ac>)
  401836:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  401838:	e089      	b.n	40194e <pio_configure_pin+0x19a>
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  40183a:	687b      	ldr	r3, [r7, #4]
  40183c:	f003 031f 	and.w	r3, r3, #31
  401840:	2201      	movs	r2, #1
  401842:	fa02 f303 	lsl.w	r3, r2, r3
  401846:	68f8      	ldr	r0, [r7, #12]
  401848:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40184c:	461a      	mov	r2, r3
  40184e:	4b43      	ldr	r3, [pc, #268]	; (40195c <pio_configure_pin+0x1a8>)
  401850:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  401852:	687b      	ldr	r3, [r7, #4]
  401854:	f003 031f 	and.w	r3, r3, #31
  401858:	2201      	movs	r2, #1
  40185a:	fa02 f303 	lsl.w	r3, r2, r3
  40185e:	461a      	mov	r2, r3
  401860:	683b      	ldr	r3, [r7, #0]
  401862:	f003 0301 	and.w	r3, r3, #1
  401866:	68f8      	ldr	r0, [r7, #12]
  401868:	4611      	mov	r1, r2
  40186a:	461a      	mov	r2, r3
  40186c:	4b3c      	ldr	r3, [pc, #240]	; (401960 <pio_configure_pin+0x1ac>)
  40186e:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  401870:	e06d      	b.n	40194e <pio_configure_pin+0x19a>
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  401872:	687b      	ldr	r3, [r7, #4]
  401874:	f003 031f 	and.w	r3, r3, #31
  401878:	2201      	movs	r2, #1
  40187a:	fa02 f303 	lsl.w	r3, r2, r3
  40187e:	68f8      	ldr	r0, [r7, #12]
  401880:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  401884:	461a      	mov	r2, r3
  401886:	4b35      	ldr	r3, [pc, #212]	; (40195c <pio_configure_pin+0x1a8>)
  401888:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  40188a:	687b      	ldr	r3, [r7, #4]
  40188c:	f003 031f 	and.w	r3, r3, #31
  401890:	2201      	movs	r2, #1
  401892:	fa02 f303 	lsl.w	r3, r2, r3
  401896:	461a      	mov	r2, r3
  401898:	683b      	ldr	r3, [r7, #0]
  40189a:	f003 0301 	and.w	r3, r3, #1
  40189e:	68f8      	ldr	r0, [r7, #12]
  4018a0:	4611      	mov	r1, r2
  4018a2:	461a      	mov	r2, r3
  4018a4:	4b2e      	ldr	r3, [pc, #184]	; (401960 <pio_configure_pin+0x1ac>)
  4018a6:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  4018a8:	e051      	b.n	40194e <pio_configure_pin+0x19a>
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  4018aa:	687b      	ldr	r3, [r7, #4]
  4018ac:	f003 031f 	and.w	r3, r3, #31
  4018b0:	2201      	movs	r2, #1
  4018b2:	fa02 f303 	lsl.w	r3, r2, r3
  4018b6:	68f8      	ldr	r0, [r7, #12]
  4018b8:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  4018bc:	461a      	mov	r2, r3
  4018be:	4b27      	ldr	r3, [pc, #156]	; (40195c <pio_configure_pin+0x1a8>)
  4018c0:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  4018c2:	687b      	ldr	r3, [r7, #4]
  4018c4:	f003 031f 	and.w	r3, r3, #31
  4018c8:	2201      	movs	r2, #1
  4018ca:	fa02 f303 	lsl.w	r3, r2, r3
  4018ce:	461a      	mov	r2, r3
  4018d0:	683b      	ldr	r3, [r7, #0]
  4018d2:	f003 0301 	and.w	r3, r3, #1
  4018d6:	68f8      	ldr	r0, [r7, #12]
  4018d8:	4611      	mov	r1, r2
  4018da:	461a      	mov	r2, r3
  4018dc:	4b20      	ldr	r3, [pc, #128]	; (401960 <pio_configure_pin+0x1ac>)
  4018de:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  4018e0:	e035      	b.n	40194e <pio_configure_pin+0x19a>
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  4018e2:	687b      	ldr	r3, [r7, #4]
  4018e4:	f003 031f 	and.w	r3, r3, #31
  4018e8:	2201      	movs	r2, #1
  4018ea:	fa02 f303 	lsl.w	r3, r2, r3
  4018ee:	68f8      	ldr	r0, [r7, #12]
  4018f0:	4619      	mov	r1, r3
  4018f2:	683a      	ldr	r2, [r7, #0]
  4018f4:	4b1b      	ldr	r3, [pc, #108]	; (401964 <pio_configure_pin+0x1b0>)
  4018f6:	4798      	blx	r3
		break;
  4018f8:	e029      	b.n	40194e <pio_configure_pin+0x19a>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  4018fa:	687b      	ldr	r3, [r7, #4]
  4018fc:	f003 031f 	and.w	r3, r3, #31
  401900:	2201      	movs	r2, #1
  401902:	fa02 f303 	lsl.w	r3, r2, r3
  401906:	4619      	mov	r1, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  401908:	683b      	ldr	r3, [r7, #0]
  40190a:	f003 5360 	and.w	r3, r3, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  40190e:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  401912:	bf0c      	ite	eq
  401914:	2301      	moveq	r3, #1
  401916:	2300      	movne	r3, #0
  401918:	b2db      	uxtb	r3, r3
  40191a:	461a      	mov	r2, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
  40191c:	683b      	ldr	r3, [r7, #0]
  40191e:	f003 0304 	and.w	r3, r3, #4
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  401922:	2b00      	cmp	r3, #0
  401924:	bf14      	ite	ne
  401926:	2301      	movne	r3, #1
  401928:	2300      	moveq	r3, #0
  40192a:	b2db      	uxtb	r3, r3
  40192c:	461c      	mov	r4, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
  40192e:	683b      	ldr	r3, [r7, #0]
  401930:	f003 0301 	and.w	r3, r3, #1
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  401934:	2b00      	cmp	r3, #0
  401936:	bf14      	ite	ne
  401938:	2301      	movne	r3, #1
  40193a:	2300      	moveq	r3, #0
  40193c:	b2db      	uxtb	r3, r3
  40193e:	9300      	str	r3, [sp, #0]
  401940:	68f8      	ldr	r0, [r7, #12]
  401942:	4623      	mov	r3, r4
  401944:	4c08      	ldr	r4, [pc, #32]	; (401968 <pio_configure_pin+0x1b4>)
  401946:	47a0      	blx	r4
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  401948:	e001      	b.n	40194e <pio_configure_pin+0x19a>

	default:
		return 0;
  40194a:	2300      	movs	r3, #0
  40194c:	e000      	b.n	401950 <pio_configure_pin+0x19c>
	}

	return 1;
  40194e:	2301      	movs	r3, #1
}
  401950:	4618      	mov	r0, r3
  401952:	3714      	adds	r7, #20
  401954:	46bd      	mov	sp, r7
  401956:	bd90      	pop	{r4, r7, pc}
  401958:	00401a99 	.word	0x00401a99
  40195c:	004014ed 	.word	0x004014ed
  401960:	00401489 	.word	0x00401489
  401964:	004015fd 	.word	0x004015fd
  401968:	00401679 	.word	0x00401679

0040196c <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
  40196c:	b590      	push	{r4, r7, lr}
  40196e:	b087      	sub	sp, #28
  401970:	af02      	add	r7, sp, #8
  401972:	60f8      	str	r0, [r7, #12]
  401974:	60b9      	str	r1, [r7, #8]
  401976:	607a      	str	r2, [r7, #4]
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  401978:	687b      	ldr	r3, [r7, #4]
  40197a:	f003 43f0 	and.w	r3, r3, #2013265920	; 0x78000000
  40197e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  401982:	d043      	beq.n	401a0c <pio_configure_pin_group+0xa0>
  401984:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  401988:	d809      	bhi.n	40199e <pio_configure_pin_group+0x32>
  40198a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  40198e:	d01f      	beq.n	4019d0 <pio_configure_pin_group+0x64>
  401990:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  401994:	d02b      	beq.n	4019ee <pio_configure_pin_group+0x82>
  401996:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  40199a:	d00a      	beq.n	4019b2 <pio_configure_pin_group+0x46>
  40199c:	e06d      	b.n	401a7a <pio_configure_pin_group+0x10e>
  40199e:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  4019a2:	d048      	beq.n	401a36 <pio_configure_pin_group+0xca>
  4019a4:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4019a8:	d045      	beq.n	401a36 <pio_configure_pin_group+0xca>
  4019aa:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4019ae:	d03c      	beq.n	401a2a <pio_configure_pin_group+0xbe>
  4019b0:	e063      	b.n	401a7a <pio_configure_pin_group+0x10e>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
  4019b2:	68f8      	ldr	r0, [r7, #12]
  4019b4:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4019b8:	68ba      	ldr	r2, [r7, #8]
  4019ba:	4b33      	ldr	r3, [pc, #204]	; (401a88 <pio_configure_pin_group+0x11c>)
  4019bc:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  4019be:	687b      	ldr	r3, [r7, #4]
  4019c0:	f003 0301 	and.w	r3, r3, #1
  4019c4:	68f8      	ldr	r0, [r7, #12]
  4019c6:	68b9      	ldr	r1, [r7, #8]
  4019c8:	461a      	mov	r2, r3
  4019ca:	4b30      	ldr	r3, [pc, #192]	; (401a8c <pio_configure_pin_group+0x120>)
  4019cc:	4798      	blx	r3
		break;
  4019ce:	e056      	b.n	401a7e <pio_configure_pin_group+0x112>
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
  4019d0:	68f8      	ldr	r0, [r7, #12]
  4019d2:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4019d6:	68ba      	ldr	r2, [r7, #8]
  4019d8:	4b2b      	ldr	r3, [pc, #172]	; (401a88 <pio_configure_pin_group+0x11c>)
  4019da:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  4019dc:	687b      	ldr	r3, [r7, #4]
  4019de:	f003 0301 	and.w	r3, r3, #1
  4019e2:	68f8      	ldr	r0, [r7, #12]
  4019e4:	68b9      	ldr	r1, [r7, #8]
  4019e6:	461a      	mov	r2, r3
  4019e8:	4b28      	ldr	r3, [pc, #160]	; (401a8c <pio_configure_pin_group+0x120>)
  4019ea:	4798      	blx	r3
		break;
  4019ec:	e047      	b.n	401a7e <pio_configure_pin_group+0x112>
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
  4019ee:	68f8      	ldr	r0, [r7, #12]
  4019f0:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  4019f4:	68ba      	ldr	r2, [r7, #8]
  4019f6:	4b24      	ldr	r3, [pc, #144]	; (401a88 <pio_configure_pin_group+0x11c>)
  4019f8:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  4019fa:	687b      	ldr	r3, [r7, #4]
  4019fc:	f003 0301 	and.w	r3, r3, #1
  401a00:	68f8      	ldr	r0, [r7, #12]
  401a02:	68b9      	ldr	r1, [r7, #8]
  401a04:	461a      	mov	r2, r3
  401a06:	4b21      	ldr	r3, [pc, #132]	; (401a8c <pio_configure_pin_group+0x120>)
  401a08:	4798      	blx	r3
		break;
  401a0a:	e038      	b.n	401a7e <pio_configure_pin_group+0x112>
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, ul_mask);
  401a0c:	68f8      	ldr	r0, [r7, #12]
  401a0e:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  401a12:	68ba      	ldr	r2, [r7, #8]
  401a14:	4b1c      	ldr	r3, [pc, #112]	; (401a88 <pio_configure_pin_group+0x11c>)
  401a16:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
  401a18:	687b      	ldr	r3, [r7, #4]
  401a1a:	f003 0301 	and.w	r3, r3, #1
  401a1e:	68f8      	ldr	r0, [r7, #12]
  401a20:	68b9      	ldr	r1, [r7, #8]
  401a22:	461a      	mov	r2, r3
  401a24:	4b19      	ldr	r3, [pc, #100]	; (401a8c <pio_configure_pin_group+0x120>)
  401a26:	4798      	blx	r3
		break;
  401a28:	e029      	b.n	401a7e <pio_configure_pin_group+0x112>
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
  401a2a:	68f8      	ldr	r0, [r7, #12]
  401a2c:	68b9      	ldr	r1, [r7, #8]
  401a2e:	687a      	ldr	r2, [r7, #4]
  401a30:	4b17      	ldr	r3, [pc, #92]	; (401a90 <pio_configure_pin_group+0x124>)
  401a32:	4798      	blx	r3
		break;
  401a34:	e023      	b.n	401a7e <pio_configure_pin_group+0x112>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  401a36:	687b      	ldr	r3, [r7, #4]
  401a38:	f003 5360 	and.w	r3, r3, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  401a3c:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  401a40:	bf0c      	ite	eq
  401a42:	2301      	moveq	r3, #1
  401a44:	2300      	movne	r3, #0
  401a46:	b2db      	uxtb	r3, r3
  401a48:	461a      	mov	r2, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
  401a4a:	687b      	ldr	r3, [r7, #4]
  401a4c:	f003 0304 	and.w	r3, r3, #4
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  401a50:	2b00      	cmp	r3, #0
  401a52:	bf14      	ite	ne
  401a54:	2301      	movne	r3, #1
  401a56:	2300      	moveq	r3, #0
  401a58:	b2db      	uxtb	r3, r3
  401a5a:	461c      	mov	r4, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
  401a5c:	687b      	ldr	r3, [r7, #4]
  401a5e:	f003 0301 	and.w	r3, r3, #1
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
  401a62:	2b00      	cmp	r3, #0
  401a64:	bf14      	ite	ne
  401a66:	2301      	movne	r3, #1
  401a68:	2300      	moveq	r3, #0
  401a6a:	b2db      	uxtb	r3, r3
  401a6c:	9300      	str	r3, [sp, #0]
  401a6e:	68f8      	ldr	r0, [r7, #12]
  401a70:	68b9      	ldr	r1, [r7, #8]
  401a72:	4623      	mov	r3, r4
  401a74:	4c07      	ldr	r4, [pc, #28]	; (401a94 <pio_configure_pin_group+0x128>)
  401a76:	47a0      	blx	r4
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
  401a78:	e001      	b.n	401a7e <pio_configure_pin_group+0x112>

	default:
		return 0;
  401a7a:	2300      	movs	r3, #0
  401a7c:	e000      	b.n	401a80 <pio_configure_pin_group+0x114>
	}

	return 1;
  401a7e:	2301      	movs	r3, #1
}
  401a80:	4618      	mov	r0, r3
  401a82:	3714      	adds	r7, #20
  401a84:	46bd      	mov	sp, r7
  401a86:	bd90      	pop	{r4, r7, pc}
  401a88:	004014ed 	.word	0x004014ed
  401a8c:	00401489 	.word	0x00401489
  401a90:	004015fd 	.word	0x004015fd
  401a94:	00401679 	.word	0x00401679

00401a98 <pio_get_pin_group>:
 * \param ul_pin The pin index.
 *
 * \return Pointer to \ref Pio struct for GPIO port.
 */
Pio *pio_get_pin_group(uint32_t ul_pin)
{
  401a98:	b480      	push	{r7}
  401a9a:	b085      	sub	sp, #20
  401a9c:	af00      	add	r7, sp, #0
  401a9e:	6078      	str	r0, [r7, #4]
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  401aa0:	687b      	ldr	r3, [r7, #4]
  401aa2:	095b      	lsrs	r3, r3, #5
  401aa4:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  401aa8:	f203 7307 	addw	r3, r3, #1799	; 0x707
  401aac:	025b      	lsls	r3, r3, #9
  401aae:	60fb      	str	r3, [r7, #12]
#endif
	return p_pio;
  401ab0:	68fb      	ldr	r3, [r7, #12]
}
  401ab2:	4618      	mov	r0, r3
  401ab4:	3714      	adds	r7, #20
  401ab6:	46bd      	mov	sp, r7
  401ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
  401abc:	4770      	bx	lr
  401abe:	bf00      	nop

00401ac0 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  401ac0:	b580      	push	{r7, lr}
  401ac2:	b084      	sub	sp, #16
  401ac4:	af00      	add	r7, sp, #0
  401ac6:	6078      	str	r0, [r7, #4]
  401ac8:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  401aca:	6878      	ldr	r0, [r7, #4]
  401acc:	4b2a      	ldr	r3, [pc, #168]	; (401b78 <pio_handler_process+0xb8>)
  401ace:	4798      	blx	r3
  401ad0:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  401ad2:	6878      	ldr	r0, [r7, #4]
  401ad4:	4b29      	ldr	r3, [pc, #164]	; (401b7c <pio_handler_process+0xbc>)
  401ad6:	4798      	blx	r3
  401ad8:	4602      	mov	r2, r0
  401ada:	68fb      	ldr	r3, [r7, #12]
  401adc:	4013      	ands	r3, r2
  401ade:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  401ae0:	68fb      	ldr	r3, [r7, #12]
  401ae2:	2b00      	cmp	r3, #0
  401ae4:	d038      	beq.n	401b58 <pio_handler_process+0x98>
		/* Find triggering source */
		i = 0;
  401ae6:	2300      	movs	r3, #0
  401ae8:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  401aea:	e032      	b.n	401b52 <pio_handler_process+0x92>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  401aec:	4a24      	ldr	r2, [pc, #144]	; (401b80 <pio_handler_process+0xc0>)
  401aee:	68bb      	ldr	r3, [r7, #8]
  401af0:	011b      	lsls	r3, r3, #4
  401af2:	4413      	add	r3, r2
  401af4:	681a      	ldr	r2, [r3, #0]
  401af6:	683b      	ldr	r3, [r7, #0]
  401af8:	429a      	cmp	r2, r3
  401afa:	d123      	bne.n	401b44 <pio_handler_process+0x84>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401afc:	4a20      	ldr	r2, [pc, #128]	; (401b80 <pio_handler_process+0xc0>)
  401afe:	68bb      	ldr	r3, [r7, #8]
  401b00:	011b      	lsls	r3, r3, #4
  401b02:	4413      	add	r3, r2
  401b04:	685a      	ldr	r2, [r3, #4]
  401b06:	68fb      	ldr	r3, [r7, #12]
  401b08:	4013      	ands	r3, r2
  401b0a:	2b00      	cmp	r3, #0
  401b0c:	d01a      	beq.n	401b44 <pio_handler_process+0x84>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  401b0e:	4a1c      	ldr	r2, [pc, #112]	; (401b80 <pio_handler_process+0xc0>)
  401b10:	68bb      	ldr	r3, [r7, #8]
  401b12:	011b      	lsls	r3, r3, #4
  401b14:	4413      	add	r3, r2
  401b16:	3308      	adds	r3, #8
  401b18:	685b      	ldr	r3, [r3, #4]
  401b1a:	4919      	ldr	r1, [pc, #100]	; (401b80 <pio_handler_process+0xc0>)
  401b1c:	68ba      	ldr	r2, [r7, #8]
  401b1e:	0112      	lsls	r2, r2, #4
  401b20:	440a      	add	r2, r1
  401b22:	6810      	ldr	r0, [r2, #0]
  401b24:	4916      	ldr	r1, [pc, #88]	; (401b80 <pio_handler_process+0xc0>)
  401b26:	68ba      	ldr	r2, [r7, #8]
  401b28:	0112      	lsls	r2, r2, #4
  401b2a:	440a      	add	r2, r1
  401b2c:	6852      	ldr	r2, [r2, #4]
  401b2e:	4611      	mov	r1, r2
  401b30:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  401b32:	4a13      	ldr	r2, [pc, #76]	; (401b80 <pio_handler_process+0xc0>)
  401b34:	68bb      	ldr	r3, [r7, #8]
  401b36:	011b      	lsls	r3, r3, #4
  401b38:	4413      	add	r3, r2
  401b3a:	685b      	ldr	r3, [r3, #4]
  401b3c:	43db      	mvns	r3, r3
  401b3e:	68fa      	ldr	r2, [r7, #12]
  401b40:	4013      	ands	r3, r2
  401b42:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  401b44:	68bb      	ldr	r3, [r7, #8]
  401b46:	3301      	adds	r3, #1
  401b48:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  401b4a:	68bb      	ldr	r3, [r7, #8]
  401b4c:	2b06      	cmp	r3, #6
  401b4e:	d900      	bls.n	401b52 <pio_handler_process+0x92>
				break;
  401b50:	e002      	b.n	401b58 <pio_handler_process+0x98>

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
  401b52:	68fb      	ldr	r3, [r7, #12]
  401b54:	2b00      	cmp	r3, #0
  401b56:	d1c9      	bne.n	401aec <pio_handler_process+0x2c>
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  401b58:	4b0a      	ldr	r3, [pc, #40]	; (401b84 <pio_handler_process+0xc4>)
  401b5a:	681b      	ldr	r3, [r3, #0]
  401b5c:	2b00      	cmp	r3, #0
  401b5e:	d007      	beq.n	401b70 <pio_handler_process+0xb0>
		if (pio_capture_handler) {
  401b60:	4b09      	ldr	r3, [pc, #36]	; (401b88 <pio_handler_process+0xc8>)
  401b62:	681b      	ldr	r3, [r3, #0]
  401b64:	2b00      	cmp	r3, #0
  401b66:	d003      	beq.n	401b70 <pio_handler_process+0xb0>
			pio_capture_handler(p_pio);
  401b68:	4b07      	ldr	r3, [pc, #28]	; (401b88 <pio_handler_process+0xc8>)
  401b6a:	681b      	ldr	r3, [r3, #0]
  401b6c:	6878      	ldr	r0, [r7, #4]
  401b6e:	4798      	blx	r3
		}
	}
#endif
}
  401b70:	3710      	adds	r7, #16
  401b72:	46bd      	mov	sp, r7
  401b74:	bd80      	pop	{r7, pc}
  401b76:	bf00      	nop
  401b78:	00401785 	.word	0x00401785
  401b7c:	0040179d 	.word	0x0040179d
  401b80:	20000c64 	.word	0x20000c64
  401b84:	20000d14 	.word	0x20000d14
  401b88:	20000cd8 	.word	0x20000cd8

00401b8c <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  401b8c:	b580      	push	{r7, lr}
  401b8e:	b086      	sub	sp, #24
  401b90:	af00      	add	r7, sp, #0
  401b92:	60f8      	str	r0, [r7, #12]
  401b94:	60b9      	str	r1, [r7, #8]
  401b96:	607a      	str	r2, [r7, #4]
  401b98:	603b      	str	r3, [r7, #0]
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  401b9a:	4b13      	ldr	r3, [pc, #76]	; (401be8 <pio_handler_set+0x5c>)
  401b9c:	681b      	ldr	r3, [r3, #0]
  401b9e:	2b06      	cmp	r3, #6
  401ba0:	d901      	bls.n	401ba6 <pio_handler_set+0x1a>
		return 1;
  401ba2:	2301      	movs	r3, #1
  401ba4:	e01c      	b.n	401be0 <pio_handler_set+0x54>

	/* Define new source */
	pSource = &(gs_interrupt_sources[gs_ul_nb_sources]);
  401ba6:	4b10      	ldr	r3, [pc, #64]	; (401be8 <pio_handler_set+0x5c>)
  401ba8:	681b      	ldr	r3, [r3, #0]
  401baa:	011b      	lsls	r3, r3, #4
  401bac:	4a0f      	ldr	r2, [pc, #60]	; (401bec <pio_handler_set+0x60>)
  401bae:	4413      	add	r3, r2
  401bb0:	617b      	str	r3, [r7, #20]
	pSource->id = ul_id;
  401bb2:	697b      	ldr	r3, [r7, #20]
  401bb4:	68ba      	ldr	r2, [r7, #8]
  401bb6:	601a      	str	r2, [r3, #0]
	pSource->mask = ul_mask;
  401bb8:	697b      	ldr	r3, [r7, #20]
  401bba:	687a      	ldr	r2, [r7, #4]
  401bbc:	605a      	str	r2, [r3, #4]
	pSource->attr = ul_attr;
  401bbe:	697b      	ldr	r3, [r7, #20]
  401bc0:	683a      	ldr	r2, [r7, #0]
  401bc2:	609a      	str	r2, [r3, #8]
	pSource->handler = p_handler;
  401bc4:	697b      	ldr	r3, [r7, #20]
  401bc6:	6a3a      	ldr	r2, [r7, #32]
  401bc8:	60da      	str	r2, [r3, #12]
	gs_ul_nb_sources++;
  401bca:	4b07      	ldr	r3, [pc, #28]	; (401be8 <pio_handler_set+0x5c>)
  401bcc:	681b      	ldr	r3, [r3, #0]
  401bce:	3301      	adds	r3, #1
  401bd0:	4a05      	ldr	r2, [pc, #20]	; (401be8 <pio_handler_set+0x5c>)
  401bd2:	6013      	str	r3, [r2, #0]

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  401bd4:	68f8      	ldr	r0, [r7, #12]
  401bd6:	6879      	ldr	r1, [r7, #4]
  401bd8:	683a      	ldr	r2, [r7, #0]
  401bda:	4b05      	ldr	r3, [pc, #20]	; (401bf0 <pio_handler_set+0x64>)
  401bdc:	4798      	blx	r3

	return 0;
  401bde:	2300      	movs	r3, #0
}
  401be0:	4618      	mov	r0, r3
  401be2:	3718      	adds	r7, #24
  401be4:	46bd      	mov	sp, r7
  401be6:	bd80      	pop	{r7, pc}
  401be8:	20000cd4 	.word	0x20000cd4
  401bec:	20000c64 	.word	0x20000c64
  401bf0:	004016dd 	.word	0x004016dd

00401bf4 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  401bf4:	b580      	push	{r7, lr}
  401bf6:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  401bf8:	4802      	ldr	r0, [pc, #8]	; (401c04 <PIOA_Handler+0x10>)
  401bfa:	210b      	movs	r1, #11
  401bfc:	4b02      	ldr	r3, [pc, #8]	; (401c08 <PIOA_Handler+0x14>)
  401bfe:	4798      	blx	r3
}
  401c00:	bd80      	pop	{r7, pc}
  401c02:	bf00      	nop
  401c04:	400e0e00 	.word	0x400e0e00
  401c08:	00401ac1 	.word	0x00401ac1

00401c0c <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  401c0c:	b580      	push	{r7, lr}
  401c0e:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  401c10:	4802      	ldr	r0, [pc, #8]	; (401c1c <PIOB_Handler+0x10>)
  401c12:	210c      	movs	r1, #12
  401c14:	4b02      	ldr	r3, [pc, #8]	; (401c20 <PIOB_Handler+0x14>)
  401c16:	4798      	blx	r3
}
  401c18:	bd80      	pop	{r7, pc}
  401c1a:	bf00      	nop
  401c1c:	400e1000 	.word	0x400e1000
  401c20:	00401ac1 	.word	0x00401ac1

00401c24 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  401c24:	b580      	push	{r7, lr}
  401c26:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  401c28:	4802      	ldr	r0, [pc, #8]	; (401c34 <PIOC_Handler+0x10>)
  401c2a:	210d      	movs	r1, #13
  401c2c:	4b02      	ldr	r3, [pc, #8]	; (401c38 <PIOC_Handler+0x14>)
  401c2e:	4798      	blx	r3
}
  401c30:	bd80      	pop	{r7, pc}
  401c32:	bf00      	nop
  401c34:	400e1200 	.word	0x400e1200
  401c38:	00401ac1 	.word	0x00401ac1

00401c3c <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  401c3c:	b480      	push	{r7}
  401c3e:	b085      	sub	sp, #20
  401c40:	af00      	add	r7, sp, #0
  401c42:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  401c44:	491d      	ldr	r1, [pc, #116]	; (401cbc <pmc_switch_mck_to_pllack+0x80>)
  401c46:	4b1d      	ldr	r3, [pc, #116]	; (401cbc <pmc_switch_mck_to_pllack+0x80>)
  401c48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401c4a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  401c4e:	687b      	ldr	r3, [r7, #4]
  401c50:	4313      	orrs	r3, r2
  401c52:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401c54:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401c58:	60fb      	str	r3, [r7, #12]
  401c5a:	e007      	b.n	401c6c <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  401c5c:	68fb      	ldr	r3, [r7, #12]
  401c5e:	2b00      	cmp	r3, #0
  401c60:	d101      	bne.n	401c66 <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  401c62:	2301      	movs	r3, #1
  401c64:	e023      	b.n	401cae <pmc_switch_mck_to_pllack+0x72>
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  401c66:	68fb      	ldr	r3, [r7, #12]
  401c68:	3b01      	subs	r3, #1
  401c6a:	60fb      	str	r3, [r7, #12]
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401c6c:	4b13      	ldr	r3, [pc, #76]	; (401cbc <pmc_switch_mck_to_pllack+0x80>)
  401c6e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401c70:	f003 0308 	and.w	r3, r3, #8
  401c74:	2b00      	cmp	r3, #0
  401c76:	d0f1      	beq.n	401c5c <pmc_switch_mck_to_pllack+0x20>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  401c78:	4a10      	ldr	r2, [pc, #64]	; (401cbc <pmc_switch_mck_to_pllack+0x80>)
  401c7a:	4b10      	ldr	r3, [pc, #64]	; (401cbc <pmc_switch_mck_to_pllack+0x80>)
  401c7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401c7e:	f023 0303 	bic.w	r3, r3, #3
  401c82:	f043 0302 	orr.w	r3, r3, #2
  401c86:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401c88:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401c8c:	60fb      	str	r3, [r7, #12]
  401c8e:	e007      	b.n	401ca0 <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  401c90:	68fb      	ldr	r3, [r7, #12]
  401c92:	2b00      	cmp	r3, #0
  401c94:	d101      	bne.n	401c9a <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  401c96:	2301      	movs	r3, #1
  401c98:	e009      	b.n	401cae <pmc_switch_mck_to_pllack+0x72>

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
  401c9a:	68fb      	ldr	r3, [r7, #12]
  401c9c:	3b01      	subs	r3, #1
  401c9e:	60fb      	str	r3, [r7, #12]
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401ca0:	4b06      	ldr	r3, [pc, #24]	; (401cbc <pmc_switch_mck_to_pllack+0x80>)
  401ca2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401ca4:	f003 0308 	and.w	r3, r3, #8
  401ca8:	2b00      	cmp	r3, #0
  401caa:	d0f1      	beq.n	401c90 <pmc_switch_mck_to_pllack+0x54>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
  401cac:	2300      	movs	r3, #0
}
  401cae:	4618      	mov	r0, r3
  401cb0:	3714      	adds	r7, #20
  401cb2:	46bd      	mov	sp, r7
  401cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
  401cb8:	4770      	bx	lr
  401cba:	bf00      	nop
  401cbc:	400e0400 	.word	0x400e0400

00401cc0 <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  401cc0:	b480      	push	{r7}
  401cc2:	b083      	sub	sp, #12
  401cc4:	af00      	add	r7, sp, #0
  401cc6:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  401cc8:	687b      	ldr	r3, [r7, #4]
  401cca:	2b01      	cmp	r3, #1
  401ccc:	d107      	bne.n	401cde <pmc_switch_sclk_to_32kxtal+0x1e>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  401cce:	4a08      	ldr	r2, [pc, #32]	; (401cf0 <pmc_switch_sclk_to_32kxtal+0x30>)
  401cd0:	4b07      	ldr	r3, [pc, #28]	; (401cf0 <pmc_switch_sclk_to_32kxtal+0x30>)
  401cd2:	689b      	ldr	r3, [r3, #8]
  401cd4:	f043 4325 	orr.w	r3, r3, #2768240640	; 0xa5000000
  401cd8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  401cdc:	6093      	str	r3, [r2, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  401cde:	4b04      	ldr	r3, [pc, #16]	; (401cf0 <pmc_switch_sclk_to_32kxtal+0x30>)
  401ce0:	4a04      	ldr	r2, [pc, #16]	; (401cf4 <pmc_switch_sclk_to_32kxtal+0x34>)
  401ce2:	601a      	str	r2, [r3, #0]
}
  401ce4:	370c      	adds	r7, #12
  401ce6:	46bd      	mov	sp, r7
  401ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
  401cec:	4770      	bx	lr
  401cee:	bf00      	nop
  401cf0:	400e1410 	.word	0x400e1410
  401cf4:	a5000008 	.word	0xa5000008

00401cf8 <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  401cf8:	b480      	push	{r7}
  401cfa:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  401cfc:	4b09      	ldr	r3, [pc, #36]	; (401d24 <pmc_osc_is_ready_32kxtal+0x2c>)
  401cfe:	695b      	ldr	r3, [r3, #20]
  401d00:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  401d04:	2b00      	cmp	r3, #0
  401d06:	d007      	beq.n	401d18 <pmc_osc_is_ready_32kxtal+0x20>
  401d08:	4b07      	ldr	r3, [pc, #28]	; (401d28 <pmc_osc_is_ready_32kxtal+0x30>)
  401d0a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401d0c:	f003 0380 	and.w	r3, r3, #128	; 0x80
  401d10:	2b00      	cmp	r3, #0
  401d12:	d001      	beq.n	401d18 <pmc_osc_is_ready_32kxtal+0x20>
  401d14:	2301      	movs	r3, #1
  401d16:	e000      	b.n	401d1a <pmc_osc_is_ready_32kxtal+0x22>
  401d18:	2300      	movs	r3, #0
}
  401d1a:	4618      	mov	r0, r3
  401d1c:	46bd      	mov	sp, r7
  401d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401d22:	4770      	bx	lr
  401d24:	400e1410 	.word	0x400e1410
  401d28:	400e0400 	.word	0x400e0400

00401d2c <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  401d2c:	b480      	push	{r7}
  401d2e:	b083      	sub	sp, #12
  401d30:	af00      	add	r7, sp, #0
  401d32:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  401d34:	4a18      	ldr	r2, [pc, #96]	; (401d98 <pmc_switch_mainck_to_fastrc+0x6c>)
  401d36:	4b18      	ldr	r3, [pc, #96]	; (401d98 <pmc_switch_mainck_to_fastrc+0x6c>)
  401d38:	6a1b      	ldr	r3, [r3, #32]
  401d3a:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  401d3e:	f043 0308 	orr.w	r3, r3, #8
  401d42:	6213      	str	r3, [r2, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  401d44:	bf00      	nop
  401d46:	4b14      	ldr	r3, [pc, #80]	; (401d98 <pmc_switch_mainck_to_fastrc+0x6c>)
  401d48:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401d4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  401d4e:	2b00      	cmp	r3, #0
  401d50:	d0f9      	beq.n	401d46 <pmc_switch_mainck_to_fastrc+0x1a>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  401d52:	4911      	ldr	r1, [pc, #68]	; (401d98 <pmc_switch_mainck_to_fastrc+0x6c>)
  401d54:	4b10      	ldr	r3, [pc, #64]	; (401d98 <pmc_switch_mainck_to_fastrc+0x6c>)
  401d56:	6a1b      	ldr	r3, [r3, #32]
  401d58:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  401d5c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  401d60:	687a      	ldr	r2, [r7, #4]
  401d62:	4313      	orrs	r3, r2
  401d64:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  401d68:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  401d6a:	bf00      	nop
  401d6c:	4b0a      	ldr	r3, [pc, #40]	; (401d98 <pmc_switch_mainck_to_fastrc+0x6c>)
  401d6e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401d70:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  401d74:	2b00      	cmp	r3, #0
  401d76:	d0f9      	beq.n	401d6c <pmc_switch_mainck_to_fastrc+0x40>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  401d78:	4a07      	ldr	r2, [pc, #28]	; (401d98 <pmc_switch_mainck_to_fastrc+0x6c>)
  401d7a:	4b07      	ldr	r3, [pc, #28]	; (401d98 <pmc_switch_mainck_to_fastrc+0x6c>)
  401d7c:	6a1b      	ldr	r3, [r3, #32]
  401d7e:	f023 739b 	bic.w	r3, r3, #20316160	; 0x1360000
  401d82:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
  401d86:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  401d8a:	6213      	str	r3, [r2, #32]
			CKGR_MOR_KEY_PASSWD;
}
  401d8c:	370c      	adds	r7, #12
  401d8e:	46bd      	mov	sp, r7
  401d90:	f85d 7b04 	ldr.w	r7, [sp], #4
  401d94:	4770      	bx	lr
  401d96:	bf00      	nop
  401d98:	400e0400 	.word	0x400e0400

00401d9c <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  401d9c:	b480      	push	{r7}
  401d9e:	b083      	sub	sp, #12
  401da0:	af00      	add	r7, sp, #0
  401da2:	6078      	str	r0, [r7, #4]
  401da4:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  401da6:	687b      	ldr	r3, [r7, #4]
  401da8:	2b00      	cmp	r3, #0
  401daa:	d008      	beq.n	401dbe <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401dac:	4916      	ldr	r1, [pc, #88]	; (401e08 <pmc_switch_mainck_to_xtal+0x6c>)
  401dae:	4b16      	ldr	r3, [pc, #88]	; (401e08 <pmc_switch_mainck_to_xtal+0x6c>)
  401db0:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  401db2:	4a16      	ldr	r2, [pc, #88]	; (401e0c <pmc_switch_mainck_to_xtal+0x70>)
  401db4:	401a      	ands	r2, r3
  401db6:	4b16      	ldr	r3, [pc, #88]	; (401e10 <pmc_switch_mainck_to_xtal+0x74>)
  401db8:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401dba:	620b      	str	r3, [r1, #32]
  401dbc:	e01e      	b.n	401dfc <pmc_switch_mainck_to_xtal+0x60>
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401dbe:	4912      	ldr	r1, [pc, #72]	; (401e08 <pmc_switch_mainck_to_xtal+0x6c>)
  401dc0:	4b11      	ldr	r3, [pc, #68]	; (401e08 <pmc_switch_mainck_to_xtal+0x6c>)
  401dc2:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  401dc4:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  401dc8:	f023 0303 	bic.w	r3, r3, #3
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  401dcc:	683a      	ldr	r2, [r7, #0]
  401dce:	0212      	lsls	r2, r2, #8
  401dd0:	b292      	uxth	r2, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  401dd2:	4313      	orrs	r3, r2
  401dd4:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  401dd8:	f043 0301 	orr.w	r3, r3, #1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401ddc:	620b      	str	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  401dde:	bf00      	nop
  401de0:	4b09      	ldr	r3, [pc, #36]	; (401e08 <pmc_switch_mainck_to_xtal+0x6c>)
  401de2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401de4:	f003 0301 	and.w	r3, r3, #1
  401de8:	2b00      	cmp	r3, #0
  401dea:	d0f9      	beq.n	401de0 <pmc_switch_mainck_to_xtal+0x44>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  401dec:	4a06      	ldr	r2, [pc, #24]	; (401e08 <pmc_switch_mainck_to_xtal+0x6c>)
  401dee:	4b06      	ldr	r3, [pc, #24]	; (401e08 <pmc_switch_mainck_to_xtal+0x6c>)
  401df0:	6a1b      	ldr	r3, [r3, #32]
  401df2:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  401df6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  401dfa:	6213      	str	r3, [r2, #32]
	}
}
  401dfc:	370c      	adds	r7, #12
  401dfe:	46bd      	mov	sp, r7
  401e00:	f85d 7b04 	ldr.w	r7, [sp], #4
  401e04:	4770      	bx	lr
  401e06:	bf00      	nop
  401e08:	400e0400 	.word	0x400e0400
  401e0c:	fec8fffc 	.word	0xfec8fffc
  401e10:	01370002 	.word	0x01370002

00401e14 <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  401e14:	b480      	push	{r7}
  401e16:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  401e18:	4b04      	ldr	r3, [pc, #16]	; (401e2c <pmc_osc_is_ready_mainck+0x18>)
  401e1a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401e1c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  401e20:	4618      	mov	r0, r3
  401e22:	46bd      	mov	sp, r7
  401e24:	f85d 7b04 	ldr.w	r7, [sp], #4
  401e28:	4770      	bx	lr
  401e2a:	bf00      	nop
  401e2c:	400e0400 	.word	0x400e0400

00401e30 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  401e30:	b480      	push	{r7}
  401e32:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  401e34:	4b03      	ldr	r3, [pc, #12]	; (401e44 <pmc_disable_pllack+0x14>)
  401e36:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  401e3a:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  401e3c:	46bd      	mov	sp, r7
  401e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401e42:	4770      	bx	lr
  401e44:	400e0400 	.word	0x400e0400

00401e48 <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  401e48:	b480      	push	{r7}
  401e4a:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  401e4c:	4b04      	ldr	r3, [pc, #16]	; (401e60 <pmc_is_locked_pllack+0x18>)
  401e4e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401e50:	f003 0302 	and.w	r3, r3, #2
}
  401e54:	4618      	mov	r0, r3
  401e56:	46bd      	mov	sp, r7
  401e58:	f85d 7b04 	ldr.w	r7, [sp], #4
  401e5c:	4770      	bx	lr
  401e5e:	bf00      	nop
  401e60:	400e0400 	.word	0x400e0400

00401e64 <pmc_disable_pllbck>:

/**
 * \brief Disable PLLB clock.
 */
void pmc_disable_pllbck(void)
{
  401e64:	b480      	push	{r7}
  401e66:	af00      	add	r7, sp, #0
	PMC->CKGR_PLLBR = CKGR_PLLBR_MULB(0);
  401e68:	4b03      	ldr	r3, [pc, #12]	; (401e78 <pmc_disable_pllbck+0x14>)
  401e6a:	2200      	movs	r2, #0
  401e6c:	62da      	str	r2, [r3, #44]	; 0x2c
}
  401e6e:	46bd      	mov	sp, r7
  401e70:	f85d 7b04 	ldr.w	r7, [sp], #4
  401e74:	4770      	bx	lr
  401e76:	bf00      	nop
  401e78:	400e0400 	.word	0x400e0400

00401e7c <pmc_is_locked_pllbck>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllbck(void)
{
  401e7c:	b480      	push	{r7}
  401e7e:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKB);
  401e80:	4b04      	ldr	r3, [pc, #16]	; (401e94 <pmc_is_locked_pllbck+0x18>)
  401e82:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401e84:	f003 0304 	and.w	r3, r3, #4
}
  401e88:	4618      	mov	r0, r3
  401e8a:	46bd      	mov	sp, r7
  401e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
  401e90:	4770      	bx	lr
  401e92:	bf00      	nop
  401e94:	400e0400 	.word	0x400e0400

00401e98 <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  401e98:	b480      	push	{r7}
  401e9a:	b083      	sub	sp, #12
  401e9c:	af00      	add	r7, sp, #0
  401e9e:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
  401ea0:	687b      	ldr	r3, [r7, #4]
  401ea2:	2b22      	cmp	r3, #34	; 0x22
  401ea4:	d901      	bls.n	401eaa <pmc_enable_periph_clk+0x12>
		return 1;
  401ea6:	2301      	movs	r3, #1
  401ea8:	e02f      	b.n	401f0a <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
  401eaa:	687b      	ldr	r3, [r7, #4]
  401eac:	2b1f      	cmp	r3, #31
  401eae:	d813      	bhi.n	401ed8 <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  401eb0:	4b19      	ldr	r3, [pc, #100]	; (401f18 <pmc_enable_periph_clk+0x80>)
  401eb2:	699a      	ldr	r2, [r3, #24]
  401eb4:	687b      	ldr	r3, [r7, #4]
  401eb6:	2101      	movs	r1, #1
  401eb8:	fa01 f303 	lsl.w	r3, r1, r3
  401ebc:	401a      	ands	r2, r3
  401ebe:	687b      	ldr	r3, [r7, #4]
  401ec0:	2101      	movs	r1, #1
  401ec2:	fa01 f303 	lsl.w	r3, r1, r3
  401ec6:	429a      	cmp	r2, r3
  401ec8:	d01e      	beq.n	401f08 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
  401eca:	4a13      	ldr	r2, [pc, #76]	; (401f18 <pmc_enable_periph_clk+0x80>)
  401ecc:	687b      	ldr	r3, [r7, #4]
  401ece:	2101      	movs	r1, #1
  401ed0:	fa01 f303 	lsl.w	r3, r1, r3
  401ed4:	6113      	str	r3, [r2, #16]
  401ed6:	e017      	b.n	401f08 <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  401ed8:	687b      	ldr	r3, [r7, #4]
  401eda:	3b20      	subs	r3, #32
  401edc:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  401ede:	4b0e      	ldr	r3, [pc, #56]	; (401f18 <pmc_enable_periph_clk+0x80>)
  401ee0:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  401ee4:	687b      	ldr	r3, [r7, #4]
  401ee6:	2101      	movs	r1, #1
  401ee8:	fa01 f303 	lsl.w	r3, r1, r3
  401eec:	401a      	ands	r2, r3
  401eee:	687b      	ldr	r3, [r7, #4]
  401ef0:	2101      	movs	r1, #1
  401ef2:	fa01 f303 	lsl.w	r3, r1, r3
  401ef6:	429a      	cmp	r2, r3
  401ef8:	d006      	beq.n	401f08 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
  401efa:	4a07      	ldr	r2, [pc, #28]	; (401f18 <pmc_enable_periph_clk+0x80>)
  401efc:	687b      	ldr	r3, [r7, #4]
  401efe:	2101      	movs	r1, #1
  401f00:	fa01 f303 	lsl.w	r3, r1, r3
  401f04:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  401f08:	2300      	movs	r3, #0
}
  401f0a:	4618      	mov	r0, r3
  401f0c:	370c      	adds	r7, #12
  401f0e:	46bd      	mov	sp, r7
  401f10:	f85d 7b04 	ldr.w	r7, [sp], #4
  401f14:	4770      	bx	lr
  401f16:	bf00      	nop
  401f18:	400e0400 	.word	0x400e0400

00401f1c <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  401f1c:	b480      	push	{r7}
  401f1e:	b087      	sub	sp, #28
  401f20:	af00      	add	r7, sp, #0
  401f22:	60f8      	str	r0, [r7, #12]
  401f24:	60b9      	str	r1, [r7, #8]
  401f26:	607a      	str	r2, [r7, #4]

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  401f28:	68bb      	ldr	r3, [r7, #8]
  401f2a:	019b      	lsls	r3, r3, #6
  401f2c:	68fa      	ldr	r2, [r7, #12]
  401f2e:	4413      	add	r3, r2
  401f30:	617b      	str	r3, [r7, #20]

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  401f32:	697b      	ldr	r3, [r7, #20]
  401f34:	2202      	movs	r2, #2
  401f36:	601a      	str	r2, [r3, #0]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  401f38:	697b      	ldr	r3, [r7, #20]
  401f3a:	f04f 32ff 	mov.w	r2, #4294967295
  401f3e:	629a      	str	r2, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  401f40:	697b      	ldr	r3, [r7, #20]
  401f42:	6a1b      	ldr	r3, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  401f44:	697b      	ldr	r3, [r7, #20]
  401f46:	687a      	ldr	r2, [r7, #4]
  401f48:	605a      	str	r2, [r3, #4]
}
  401f4a:	371c      	adds	r7, #28
  401f4c:	46bd      	mov	sp, r7
  401f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401f52:	4770      	bx	lr

00401f54 <tc_start>:
 * \param[in] ul_channel Channel to configure
 */
void tc_start(
		Tc *p_tc,
		uint32_t ul_channel)
{
  401f54:	b480      	push	{r7}
  401f56:	b083      	sub	sp, #12
  401f58:	af00      	add	r7, sp, #0
  401f5a:	6078      	str	r0, [r7, #4]
  401f5c:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  401f5e:	687a      	ldr	r2, [r7, #4]
  401f60:	683b      	ldr	r3, [r7, #0]
  401f62:	019b      	lsls	r3, r3, #6
  401f64:	4413      	add	r3, r2
  401f66:	2205      	movs	r2, #5
  401f68:	601a      	str	r2, [r3, #0]
}
  401f6a:	370c      	adds	r7, #12
  401f6c:	46bd      	mov	sp, r7
  401f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401f72:	4770      	bx	lr

00401f74 <tc_write_rc>:
 */
void tc_write_rc(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_value)
{
  401f74:	b480      	push	{r7}
  401f76:	b085      	sub	sp, #20
  401f78:	af00      	add	r7, sp, #0
  401f7a:	60f8      	str	r0, [r7, #12]
  401f7c:	60b9      	str	r1, [r7, #8]
  401f7e:	607a      	str	r2, [r7, #4]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  401f80:	68fa      	ldr	r2, [r7, #12]
  401f82:	68bb      	ldr	r3, [r7, #8]
  401f84:	019b      	lsls	r3, r3, #6
  401f86:	4413      	add	r3, r2
  401f88:	3318      	adds	r3, #24
  401f8a:	687a      	ldr	r2, [r7, #4]
  401f8c:	605a      	str	r2, [r3, #4]
}
  401f8e:	3714      	adds	r7, #20
  401f90:	46bd      	mov	sp, r7
  401f92:	f85d 7b04 	ldr.w	r7, [sp], #4
  401f96:	4770      	bx	lr

00401f98 <tc_enable_interrupt>:
 */
void tc_enable_interrupt(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_sources)
{
  401f98:	b480      	push	{r7}
  401f9a:	b087      	sub	sp, #28
  401f9c:	af00      	add	r7, sp, #0
  401f9e:	60f8      	str	r0, [r7, #12]
  401fa0:	60b9      	str	r1, [r7, #8]
  401fa2:	607a      	str	r2, [r7, #4]

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  401fa4:	68bb      	ldr	r3, [r7, #8]
  401fa6:	019b      	lsls	r3, r3, #6
  401fa8:	68fa      	ldr	r2, [r7, #12]
  401faa:	4413      	add	r3, r2
  401fac:	617b      	str	r3, [r7, #20]
	tc_channel->TC_IER = ul_sources;
  401fae:	697b      	ldr	r3, [r7, #20]
  401fb0:	687a      	ldr	r2, [r7, #4]
  401fb2:	625a      	str	r2, [r3, #36]	; 0x24
}
  401fb4:	371c      	adds	r7, #28
  401fb6:	46bd      	mov	sp, r7
  401fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
  401fbc:	4770      	bx	lr
  401fbe:	bf00      	nop

00401fc0 <tc_get_status>:
 * \return The current TC status.
 */
uint32_t tc_get_status(
		Tc *p_tc,
		uint32_t ul_channel)
{
  401fc0:	b480      	push	{r7}
  401fc2:	b085      	sub	sp, #20
  401fc4:	af00      	add	r7, sp, #0
  401fc6:	6078      	str	r0, [r7, #4]
  401fc8:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  401fca:	683b      	ldr	r3, [r7, #0]
  401fcc:	019b      	lsls	r3, r3, #6
  401fce:	687a      	ldr	r2, [r7, #4]
  401fd0:	4413      	add	r3, r2
  401fd2:	60fb      	str	r3, [r7, #12]
	return tc_channel->TC_SR;
  401fd4:	68fb      	ldr	r3, [r7, #12]
  401fd6:	6a1b      	ldr	r3, [r3, #32]
}
  401fd8:	4618      	mov	r0, r3
  401fda:	3714      	adds	r7, #20
  401fdc:	46bd      	mov	sp, r7
  401fde:	f85d 7b04 	ldr.w	r7, [sp], #4
  401fe2:	4770      	bx	lr

00401fe4 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  401fe4:	b580      	push	{r7, lr}
  401fe6:	b084      	sub	sp, #16
  401fe8:	af00      	add	r7, sp, #0
	uint32_t *pSrc, *pDest;

	/* Initialize the relocate segment */
	pSrc = &_etext;
  401fea:	4b27      	ldr	r3, [pc, #156]	; (402088 <Reset_Handler+0xa4>)
  401fec:	60fb      	str	r3, [r7, #12]
	pDest = &_srelocate;
  401fee:	4b27      	ldr	r3, [pc, #156]	; (40208c <Reset_Handler+0xa8>)
  401ff0:	60bb      	str	r3, [r7, #8]

	if (pSrc > pDest) {
  401ff2:	68fa      	ldr	r2, [r7, #12]
  401ff4:	68bb      	ldr	r3, [r7, #8]
  401ff6:	429a      	cmp	r2, r3
  401ff8:	d90d      	bls.n	402016 <Reset_Handler+0x32>
		for (; pDest < &_erelocate;) {
  401ffa:	e007      	b.n	40200c <Reset_Handler+0x28>
			*pDest++ = *pSrc++;
  401ffc:	68bb      	ldr	r3, [r7, #8]
  401ffe:	1d1a      	adds	r2, r3, #4
  402000:	60ba      	str	r2, [r7, #8]
  402002:	68fa      	ldr	r2, [r7, #12]
  402004:	1d11      	adds	r1, r2, #4
  402006:	60f9      	str	r1, [r7, #12]
  402008:	6812      	ldr	r2, [r2, #0]
  40200a:	601a      	str	r2, [r3, #0]
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc > pDest) {
		for (; pDest < &_erelocate;) {
  40200c:	68bb      	ldr	r3, [r7, #8]
  40200e:	4a20      	ldr	r2, [pc, #128]	; (402090 <Reset_Handler+0xac>)
  402010:	4293      	cmp	r3, r2
  402012:	d3f3      	bcc.n	401ffc <Reset_Handler+0x18>
  402014:	e020      	b.n	402058 <Reset_Handler+0x74>
			*pDest++ = *pSrc++;
		}
	} else if (pSrc < pDest) {
  402016:	68fa      	ldr	r2, [r7, #12]
  402018:	68bb      	ldr	r3, [r7, #8]
  40201a:	429a      	cmp	r2, r3
  40201c:	d21c      	bcs.n	402058 <Reset_Handler+0x74>
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
  40201e:	4a1c      	ldr	r2, [pc, #112]	; (402090 <Reset_Handler+0xac>)
  402020:	4b1a      	ldr	r3, [pc, #104]	; (40208c <Reset_Handler+0xa8>)
  402022:	1ad3      	subs	r3, r2, r3
  402024:	607b      	str	r3, [r7, #4]
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
  402026:	68fa      	ldr	r2, [r7, #12]
  402028:	687b      	ldr	r3, [r7, #4]
  40202a:	4413      	add	r3, r2
  40202c:	3b04      	subs	r3, #4
  40202e:	60fb      	str	r3, [r7, #12]
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
  402030:	68ba      	ldr	r2, [r7, #8]
  402032:	687b      	ldr	r3, [r7, #4]
  402034:	4413      	add	r3, r2
  402036:	3b04      	subs	r3, #4
  402038:	60bb      	str	r3, [r7, #8]
		for (;nb_bytes;nb_bytes -= 4) {
  40203a:	e00a      	b.n	402052 <Reset_Handler+0x6e>
			*pDest-- = *pSrc--;
  40203c:	68bb      	ldr	r3, [r7, #8]
  40203e:	1f1a      	subs	r2, r3, #4
  402040:	60ba      	str	r2, [r7, #8]
  402042:	68fa      	ldr	r2, [r7, #12]
  402044:	1f11      	subs	r1, r2, #4
  402046:	60f9      	str	r1, [r7, #12]
  402048:	6812      	ldr	r2, [r2, #0]
  40204a:	601a      	str	r2, [r3, #0]
		}
	} else if (pSrc < pDest) {
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
		for (;nb_bytes;nb_bytes -= 4) {
  40204c:	687b      	ldr	r3, [r7, #4]
  40204e:	3b04      	subs	r3, #4
  402050:	607b      	str	r3, [r7, #4]
  402052:	687b      	ldr	r3, [r7, #4]
  402054:	2b00      	cmp	r3, #0
  402056:	d1f1      	bne.n	40203c <Reset_Handler+0x58>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  402058:	bf00      	nop
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  40205a:	4b0e      	ldr	r3, [pc, #56]	; (402094 <Reset_Handler+0xb0>)
  40205c:	60bb      	str	r3, [r7, #8]
  40205e:	e004      	b.n	40206a <Reset_Handler+0x86>
		*pDest++ = 0;
  402060:	68bb      	ldr	r3, [r7, #8]
  402062:	1d1a      	adds	r2, r3, #4
  402064:	60ba      	str	r2, [r7, #8]
  402066:	2200      	movs	r2, #0
  402068:	601a      	str	r2, [r3, #0]
		}
	}
	__NOP();

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  40206a:	68bb      	ldr	r3, [r7, #8]
  40206c:	4a0a      	ldr	r2, [pc, #40]	; (402098 <Reset_Handler+0xb4>)
  40206e:	4293      	cmp	r3, r2
  402070:	d3f6      	bcc.n	402060 <Reset_Handler+0x7c>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
  402072:	4b0a      	ldr	r3, [pc, #40]	; (40209c <Reset_Handler+0xb8>)
  402074:	60fb      	str	r3, [r7, #12]
	SCB->VTOR = ((uint32_t) pSrc);
  402076:	4a0a      	ldr	r2, [pc, #40]	; (4020a0 <Reset_Handler+0xbc>)
  402078:	68fb      	ldr	r3, [r7, #12]
  40207a:	6093      	str	r3, [r2, #8]

	/* Initialize the C library */
	__libc_init_array();
  40207c:	4b09      	ldr	r3, [pc, #36]	; (4020a4 <Reset_Handler+0xc0>)
  40207e:	4798      	blx	r3

	/* Branch to main function */
	main();
  402080:	4b09      	ldr	r3, [pc, #36]	; (4020a8 <Reset_Handler+0xc4>)
  402082:	4798      	blx	r3

	/* Infinite loop */
	while (1);
  402084:	e7fe      	b.n	402084 <Reset_Handler+0xa0>
  402086:	bf00      	nop
  402088:	00407c94 	.word	0x00407c94
  40208c:	20000000 	.word	0x20000000
  402090:	20000884 	.word	0x20000884
  402094:	20000884 	.word	0x20000884
  402098:	20000dac 	.word	0x20000dac
  40209c:	00400000 	.word	0x00400000
  4020a0:	e000ed00 	.word	0xe000ed00
  4020a4:	00402811 	.word	0x00402811
  4020a8:	00402765 	.word	0x00402765

004020ac <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  4020ac:	b480      	push	{r7}
  4020ae:	af00      	add	r7, sp, #0
	while (1) {
	}
  4020b0:	e7fe      	b.n	4020b0 <Dummy_Handler+0x4>
  4020b2:	bf00      	nop

004020b4 <SystemCoreClockUpdate>:

/**
 * \brief Get Core Clock Frequency.
 */
void SystemCoreClockUpdate( void )
{
  4020b4:	b480      	push	{r7}
  4020b6:	af00      	add	r7, sp, #0
	/* Determine clock frequency according to clock register values */
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
  4020b8:	4b5d      	ldr	r3, [pc, #372]	; (402230 <SystemCoreClockUpdate+0x17c>)
  4020ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4020bc:	f003 0303 	and.w	r3, r3, #3
  4020c0:	2b03      	cmp	r3, #3
  4020c2:	f200 8096 	bhi.w	4021f2 <SystemCoreClockUpdate+0x13e>
  4020c6:	a201      	add	r2, pc, #4	; (adr r2, 4020cc <SystemCoreClockUpdate+0x18>)
  4020c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4020cc:	004020dd 	.word	0x004020dd
  4020d0:	004020fd 	.word	0x004020fd
  4020d4:	00402147 	.word	0x00402147
  4020d8:	00402147 	.word	0x00402147
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
  4020dc:	4b55      	ldr	r3, [pc, #340]	; (402234 <SystemCoreClockUpdate+0x180>)
  4020de:	695b      	ldr	r3, [r3, #20]
  4020e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
  4020e4:	2b00      	cmp	r3, #0
  4020e6:	d004      	beq.n	4020f2 <SystemCoreClockUpdate+0x3e>
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
  4020e8:	4b53      	ldr	r3, [pc, #332]	; (402238 <SystemCoreClockUpdate+0x184>)
  4020ea:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4020ee:	601a      	str	r2, [r3, #0]
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
			}
		break;
  4020f0:	e080      	b.n	4021f4 <SystemCoreClockUpdate+0x140>
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
  4020f2:	4b51      	ldr	r3, [pc, #324]	; (402238 <SystemCoreClockUpdate+0x184>)
  4020f4:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  4020f8:	601a      	str	r2, [r3, #0]
			}
		break;
  4020fa:	e07b      	b.n	4021f4 <SystemCoreClockUpdate+0x140>
		
	case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  4020fc:	4b4c      	ldr	r3, [pc, #304]	; (402230 <SystemCoreClockUpdate+0x17c>)
  4020fe:	6a1b      	ldr	r3, [r3, #32]
  402100:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  402104:	2b00      	cmp	r3, #0
  402106:	d003      	beq.n	402110 <SystemCoreClockUpdate+0x5c>
			SystemCoreClock = CHIP_FREQ_XTAL;
  402108:	4b4b      	ldr	r3, [pc, #300]	; (402238 <SystemCoreClockUpdate+0x184>)
  40210a:	4a4c      	ldr	r2, [pc, #304]	; (40223c <SystemCoreClockUpdate+0x188>)
  40210c:	601a      	str	r2, [r3, #0]
  40210e:	e019      	b.n	402144 <SystemCoreClockUpdate+0x90>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  402110:	4b49      	ldr	r3, [pc, #292]	; (402238 <SystemCoreClockUpdate+0x184>)
  402112:	4a4b      	ldr	r2, [pc, #300]	; (402240 <SystemCoreClockUpdate+0x18c>)
  402114:	601a      	str	r2, [r3, #0]
			
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  402116:	4b46      	ldr	r3, [pc, #280]	; (402230 <SystemCoreClockUpdate+0x17c>)
  402118:	6a1b      	ldr	r3, [r3, #32]
  40211a:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40211e:	2b10      	cmp	r3, #16
  402120:	d008      	beq.n	402134 <SystemCoreClockUpdate+0x80>
  402122:	2b20      	cmp	r3, #32
  402124:	d00a      	beq.n	40213c <SystemCoreClockUpdate+0x88>
  402126:	2b00      	cmp	r3, #0
  402128:	d000      	beq.n	40212c <SystemCoreClockUpdate+0x78>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
			break;
			
			default:
			break;
  40212a:	e00b      	b.n	402144 <SystemCoreClockUpdate+0x90>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
			
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
			case CKGR_MOR_MOSCRCF_4_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40212c:	4b42      	ldr	r3, [pc, #264]	; (402238 <SystemCoreClockUpdate+0x184>)
  40212e:	4a44      	ldr	r2, [pc, #272]	; (402240 <SystemCoreClockUpdate+0x18c>)
  402130:	601a      	str	r2, [r3, #0]
			break;
  402132:	e007      	b.n	402144 <SystemCoreClockUpdate+0x90>
			
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  402134:	4b40      	ldr	r3, [pc, #256]	; (402238 <SystemCoreClockUpdate+0x184>)
  402136:	4a43      	ldr	r2, [pc, #268]	; (402244 <SystemCoreClockUpdate+0x190>)
  402138:	601a      	str	r2, [r3, #0]
			break;
  40213a:	e003      	b.n	402144 <SystemCoreClockUpdate+0x90>
			
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  40213c:	4b3e      	ldr	r3, [pc, #248]	; (402238 <SystemCoreClockUpdate+0x184>)
  40213e:	4a3f      	ldr	r2, [pc, #252]	; (40223c <SystemCoreClockUpdate+0x188>)
  402140:	601a      	str	r2, [r3, #0]
			break;
  402142:	bf00      	nop
			
			default:
			break;
			}
		}
		break;
  402144:	e056      	b.n	4021f4 <SystemCoreClockUpdate+0x140>
		
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_PLLB_CLK:	/* PLLB clock */
			if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  402146:	4b3a      	ldr	r3, [pc, #232]	; (402230 <SystemCoreClockUpdate+0x17c>)
  402148:	6a1b      	ldr	r3, [r3, #32]
  40214a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  40214e:	2b00      	cmp	r3, #0
  402150:	d003      	beq.n	40215a <SystemCoreClockUpdate+0xa6>
				SystemCoreClock = CHIP_FREQ_XTAL;
  402152:	4b39      	ldr	r3, [pc, #228]	; (402238 <SystemCoreClockUpdate+0x184>)
  402154:	4a39      	ldr	r2, [pc, #228]	; (40223c <SystemCoreClockUpdate+0x188>)
  402156:	601a      	str	r2, [r3, #0]
  402158:	e019      	b.n	40218e <SystemCoreClockUpdate+0xda>
			} else {
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40215a:	4b37      	ldr	r3, [pc, #220]	; (402238 <SystemCoreClockUpdate+0x184>)
  40215c:	4a38      	ldr	r2, [pc, #224]	; (402240 <SystemCoreClockUpdate+0x18c>)
  40215e:	601a      	str	r2, [r3, #0]
				
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  402160:	4b33      	ldr	r3, [pc, #204]	; (402230 <SystemCoreClockUpdate+0x17c>)
  402162:	6a1b      	ldr	r3, [r3, #32]
  402164:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402168:	2b10      	cmp	r3, #16
  40216a:	d008      	beq.n	40217e <SystemCoreClockUpdate+0xca>
  40216c:	2b20      	cmp	r3, #32
  40216e:	d00a      	beq.n	402186 <SystemCoreClockUpdate+0xd2>
  402170:	2b00      	cmp	r3, #0
  402172:	d000      	beq.n	402176 <SystemCoreClockUpdate+0xc2>
				case CKGR_MOR_MOSCRCF_12_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
					break;
				
				default:
					break;
  402174:	e00b      	b.n	40218e <SystemCoreClockUpdate+0xda>
			} else {
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
				
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
				case CKGR_MOR_MOSCRCF_4_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  402176:	4b30      	ldr	r3, [pc, #192]	; (402238 <SystemCoreClockUpdate+0x184>)
  402178:	4a31      	ldr	r2, [pc, #196]	; (402240 <SystemCoreClockUpdate+0x18c>)
  40217a:	601a      	str	r2, [r3, #0]
					break;
  40217c:	e007      	b.n	40218e <SystemCoreClockUpdate+0xda>
				
				case CKGR_MOR_MOSCRCF_8_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  40217e:	4b2e      	ldr	r3, [pc, #184]	; (402238 <SystemCoreClockUpdate+0x184>)
  402180:	4a30      	ldr	r2, [pc, #192]	; (402244 <SystemCoreClockUpdate+0x190>)
  402182:	601a      	str	r2, [r3, #0]
					break;
  402184:	e003      	b.n	40218e <SystemCoreClockUpdate+0xda>
				
				case CKGR_MOR_MOSCRCF_12_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  402186:	4b2c      	ldr	r3, [pc, #176]	; (402238 <SystemCoreClockUpdate+0x184>)
  402188:	4a2c      	ldr	r2, [pc, #176]	; (40223c <SystemCoreClockUpdate+0x188>)
  40218a:	601a      	str	r2, [r3, #0]
					break;
  40218c:	bf00      	nop
				default:
					break;
				}
			}
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
  40218e:	4b28      	ldr	r3, [pc, #160]	; (402230 <SystemCoreClockUpdate+0x17c>)
  402190:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402192:	f003 0303 	and.w	r3, r3, #3
  402196:	2b02      	cmp	r3, #2
  402198:	d115      	bne.n	4021c6 <SystemCoreClockUpdate+0x112>
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  40219a:	4b25      	ldr	r3, [pc, #148]	; (402230 <SystemCoreClockUpdate+0x17c>)
  40219c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
  40219e:	4b2a      	ldr	r3, [pc, #168]	; (402248 <SystemCoreClockUpdate+0x194>)
  4021a0:	4013      	ands	r3, r2
						>> CKGR_PLLAR_MULA_Pos) + 1U);
  4021a2:	0c1b      	lsrs	r3, r3, #16
  4021a4:	3301      	adds	r3, #1
				}
			}
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  4021a6:	4a24      	ldr	r2, [pc, #144]	; (402238 <SystemCoreClockUpdate+0x184>)
  4021a8:	6812      	ldr	r2, [r2, #0]
  4021aa:	fb02 f303 	mul.w	r3, r2, r3
  4021ae:	4a22      	ldr	r2, [pc, #136]	; (402238 <SystemCoreClockUpdate+0x184>)
  4021b0:	6013      	str	r3, [r2, #0]
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  4021b2:	4b1f      	ldr	r3, [pc, #124]	; (402230 <SystemCoreClockUpdate+0x17c>)
  4021b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
						>> CKGR_PLLAR_DIVA_Pos));
  4021b6:	b2db      	uxtb	r3, r3
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  4021b8:	4a1f      	ldr	r2, [pc, #124]	; (402238 <SystemCoreClockUpdate+0x184>)
  4021ba:	6812      	ldr	r2, [r2, #0]
  4021bc:	fbb2 f3f3 	udiv	r3, r2, r3
  4021c0:	4a1d      	ldr	r2, [pc, #116]	; (402238 <SystemCoreClockUpdate+0x184>)
  4021c2:	6013      	str	r3, [r2, #0]
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
						>> CKGR_PLLBR_DIVB_Pos));
			}
		break;
  4021c4:	e016      	b.n	4021f4 <SystemCoreClockUpdate+0x140>
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  4021c6:	4b1a      	ldr	r3, [pc, #104]	; (402230 <SystemCoreClockUpdate+0x17c>)
  4021c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  4021ca:	4b1f      	ldr	r3, [pc, #124]	; (402248 <SystemCoreClockUpdate+0x194>)
  4021cc:	4013      	ands	r3, r2
						>> CKGR_PLLBR_MULB_Pos) + 1U);
  4021ce:	0c1b      	lsrs	r3, r3, #16
  4021d0:	3301      	adds	r3, #1
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
						>> CKGR_PLLAR_MULA_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  4021d2:	4a19      	ldr	r2, [pc, #100]	; (402238 <SystemCoreClockUpdate+0x184>)
  4021d4:	6812      	ldr	r2, [r2, #0]
  4021d6:	fb02 f303 	mul.w	r3, r2, r3
  4021da:	4a17      	ldr	r2, [pc, #92]	; (402238 <SystemCoreClockUpdate+0x184>)
  4021dc:	6013      	str	r3, [r2, #0]
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  4021de:	4b14      	ldr	r3, [pc, #80]	; (402230 <SystemCoreClockUpdate+0x17c>)
  4021e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
						>> CKGR_PLLBR_DIVB_Pos));
  4021e2:	b2db      	uxtb	r3, r3
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
						>> CKGR_PLLAR_DIVA_Pos));
			} else {
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  4021e4:	4a14      	ldr	r2, [pc, #80]	; (402238 <SystemCoreClockUpdate+0x184>)
  4021e6:	6812      	ldr	r2, [r2, #0]
  4021e8:	fbb2 f3f3 	udiv	r3, r2, r3
  4021ec:	4a12      	ldr	r2, [pc, #72]	; (402238 <SystemCoreClockUpdate+0x184>)
  4021ee:	6013      	str	r3, [r2, #0]
						>> CKGR_PLLBR_DIVB_Pos));
			}
		break;
  4021f0:	e000      	b.n	4021f4 <SystemCoreClockUpdate+0x140>
		
	default:
		break;
  4021f2:	bf00      	nop
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
  4021f4:	4b0e      	ldr	r3, [pc, #56]	; (402230 <SystemCoreClockUpdate+0x17c>)
  4021f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4021f8:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4021fc:	2b70      	cmp	r3, #112	; 0x70
  4021fe:	d108      	bne.n	402212 <SystemCoreClockUpdate+0x15e>
		SystemCoreClock /= 3U;
  402200:	4b0d      	ldr	r3, [pc, #52]	; (402238 <SystemCoreClockUpdate+0x184>)
  402202:	681b      	ldr	r3, [r3, #0]
  402204:	4a11      	ldr	r2, [pc, #68]	; (40224c <SystemCoreClockUpdate+0x198>)
  402206:	fba2 2303 	umull	r2, r3, r2, r3
  40220a:	085b      	lsrs	r3, r3, #1
  40220c:	4a0a      	ldr	r2, [pc, #40]	; (402238 <SystemCoreClockUpdate+0x184>)
  40220e:	6013      	str	r3, [r2, #0]
  402210:	e009      	b.n	402226 <SystemCoreClockUpdate+0x172>
	} else {
		SystemCoreClock >>=
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  402212:	4b07      	ldr	r3, [pc, #28]	; (402230 <SystemCoreClockUpdate+0x17c>)
  402214:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402216:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40221a:	091a      	lsrs	r2, r3, #4
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
  40221c:	4b06      	ldr	r3, [pc, #24]	; (402238 <SystemCoreClockUpdate+0x184>)
  40221e:	681b      	ldr	r3, [r3, #0]
  402220:	40d3      	lsrs	r3, r2
  402222:	4a05      	ldr	r2, [pc, #20]	; (402238 <SystemCoreClockUpdate+0x184>)
  402224:	6013      	str	r3, [r2, #0]
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
	}
}
  402226:	46bd      	mov	sp, r7
  402228:	f85d 7b04 	ldr.w	r7, [sp], #4
  40222c:	4770      	bx	lr
  40222e:	bf00      	nop
  402230:	400e0400 	.word	0x400e0400
  402234:	400e1410 	.word	0x400e1410
  402238:	20000008 	.word	0x20000008
  40223c:	00b71b00 	.word	0x00b71b00
  402240:	003d0900 	.word	0x003d0900
  402244:	007a1200 	.word	0x007a1200
  402248:	07ff0000 	.word	0x07ff0000
  40224c:	aaaaaaab 	.word	0xaaaaaaab

00402250 <system_init_flash>:
 * \brief Initialize flash wait state according to operating frequency.
 *
 * \param ul_clk System clock frequency.
 */
void system_init_flash( uint32_t ul_clk )
{
  402250:	b480      	push	{r7}
  402252:	b083      	sub	sp, #12
  402254:	af00      	add	r7, sp, #0
  402256:	6078      	str	r0, [r7, #4]
				}
			}
		}
	}
#else
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
  402258:	687b      	ldr	r3, [r7, #4]
  40225a:	4a22      	ldr	r2, [pc, #136]	; (4022e4 <system_init_flash+0x94>)
  40225c:	4293      	cmp	r3, r2
  40225e:	d808      	bhi.n	402272 <system_init_flash+0x22>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  402260:	4b21      	ldr	r3, [pc, #132]	; (4022e8 <system_init_flash+0x98>)
  402262:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  402266:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  402268:	4b20      	ldr	r3, [pc, #128]	; (4022ec <system_init_flash+0x9c>)
  40226a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  40226e:	601a      	str	r2, [r3, #0]
  402270:	e033      	b.n	4022da <system_init_flash+0x8a>
	} else {
		if ( ul_clk < CHIP_FREQ_FWS_1 ) {
  402272:	687b      	ldr	r3, [r7, #4]
  402274:	4a1e      	ldr	r2, [pc, #120]	; (4022f0 <system_init_flash+0xa0>)
  402276:	4293      	cmp	r3, r2
  402278:	d806      	bhi.n	402288 <system_init_flash+0x38>
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  40227a:	4b1b      	ldr	r3, [pc, #108]	; (4022e8 <system_init_flash+0x98>)
  40227c:	4a1d      	ldr	r2, [pc, #116]	; (4022f4 <system_init_flash+0xa4>)
  40227e:	601a      	str	r2, [r3, #0]
			EFC1->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  402280:	4b1a      	ldr	r3, [pc, #104]	; (4022ec <system_init_flash+0x9c>)
  402282:	4a1c      	ldr	r2, [pc, #112]	; (4022f4 <system_init_flash+0xa4>)
  402284:	601a      	str	r2, [r3, #0]
  402286:	e028      	b.n	4022da <system_init_flash+0x8a>
		} else {
			if ( ul_clk < CHIP_FREQ_FWS_2 ) {
  402288:	687b      	ldr	r3, [r7, #4]
  40228a:	4a1b      	ldr	r2, [pc, #108]	; (4022f8 <system_init_flash+0xa8>)
  40228c:	4293      	cmp	r3, r2
  40228e:	d806      	bhi.n	40229e <system_init_flash+0x4e>
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  402290:	4b15      	ldr	r3, [pc, #84]	; (4022e8 <system_init_flash+0x98>)
  402292:	4a1a      	ldr	r2, [pc, #104]	; (4022fc <system_init_flash+0xac>)
  402294:	601a      	str	r2, [r3, #0]
				EFC1->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  402296:	4b15      	ldr	r3, [pc, #84]	; (4022ec <system_init_flash+0x9c>)
  402298:	4a18      	ldr	r2, [pc, #96]	; (4022fc <system_init_flash+0xac>)
  40229a:	601a      	str	r2, [r3, #0]
  40229c:	e01d      	b.n	4022da <system_init_flash+0x8a>
			} else {
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
  40229e:	687b      	ldr	r3, [r7, #4]
  4022a0:	4a17      	ldr	r2, [pc, #92]	; (402300 <system_init_flash+0xb0>)
  4022a2:	4293      	cmp	r3, r2
  4022a4:	d806      	bhi.n	4022b4 <system_init_flash+0x64>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4022a6:	4b10      	ldr	r3, [pc, #64]	; (4022e8 <system_init_flash+0x98>)
  4022a8:	4a16      	ldr	r2, [pc, #88]	; (402304 <system_init_flash+0xb4>)
  4022aa:	601a      	str	r2, [r3, #0]
					EFC1->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4022ac:	4b0f      	ldr	r3, [pc, #60]	; (4022ec <system_init_flash+0x9c>)
  4022ae:	4a15      	ldr	r2, [pc, #84]	; (402304 <system_init_flash+0xb4>)
  4022b0:	601a      	str	r2, [r3, #0]
  4022b2:	e012      	b.n	4022da <system_init_flash+0x8a>
				} else {
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
  4022b4:	687b      	ldr	r3, [r7, #4]
  4022b6:	4a14      	ldr	r2, [pc, #80]	; (402308 <system_init_flash+0xb8>)
  4022b8:	4293      	cmp	r3, r2
  4022ba:	d808      	bhi.n	4022ce <system_init_flash+0x7e>
						EFC0->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  4022bc:	4b0a      	ldr	r3, [pc, #40]	; (4022e8 <system_init_flash+0x98>)
  4022be:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  4022c2:	601a      	str	r2, [r3, #0]
						EFC1->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  4022c4:	4b09      	ldr	r3, [pc, #36]	; (4022ec <system_init_flash+0x9c>)
  4022c6:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  4022ca:	601a      	str	r2, [r3, #0]
  4022cc:	e005      	b.n	4022da <system_init_flash+0x8a>
					} else {
						EFC0->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  4022ce:	4b06      	ldr	r3, [pc, #24]	; (4022e8 <system_init_flash+0x98>)
  4022d0:	4a0e      	ldr	r2, [pc, #56]	; (40230c <system_init_flash+0xbc>)
  4022d2:	601a      	str	r2, [r3, #0]
						EFC1->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  4022d4:	4b05      	ldr	r3, [pc, #20]	; (4022ec <system_init_flash+0x9c>)
  4022d6:	4a0d      	ldr	r2, [pc, #52]	; (40230c <system_init_flash+0xbc>)
  4022d8:	601a      	str	r2, [r3, #0]
				}
			}
		}
	}
#endif
}
  4022da:	370c      	adds	r7, #12
  4022dc:	46bd      	mov	sp, r7
  4022de:	f85d 7b04 	ldr.w	r7, [sp], #4
  4022e2:	4770      	bx	lr
  4022e4:	01312cff 	.word	0x01312cff
  4022e8:	400e0a00 	.word	0x400e0a00
  4022ec:	400e0c00 	.word	0x400e0c00
  4022f0:	026259ff 	.word	0x026259ff
  4022f4:	04000100 	.word	0x04000100
  4022f8:	039386ff 	.word	0x039386ff
  4022fc:	04000200 	.word	0x04000200
  402300:	04c4b3ff 	.word	0x04c4b3ff
  402304:	04000300 	.word	0x04000300
  402308:	05f5e0ff 	.word	0x05f5e0ff
  40230c:	04000500 	.word	0x04000500

00402310 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
  402310:	b480      	push	{r7}
  402312:	b085      	sub	sp, #20
  402314:	af00      	add	r7, sp, #0
  402316:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;
  402318:	4b10      	ldr	r3, [pc, #64]	; (40235c <_sbrk+0x4c>)
  40231a:	60fb      	str	r3, [r7, #12]

	if (heap == NULL) {
  40231c:	4b10      	ldr	r3, [pc, #64]	; (402360 <_sbrk+0x50>)
  40231e:	681b      	ldr	r3, [r3, #0]
  402320:	2b00      	cmp	r3, #0
  402322:	d102      	bne.n	40232a <_sbrk+0x1a>
		heap = (unsigned char *)&_end;
  402324:	4b0e      	ldr	r3, [pc, #56]	; (402360 <_sbrk+0x50>)
  402326:	4a0f      	ldr	r2, [pc, #60]	; (402364 <_sbrk+0x54>)
  402328:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  40232a:	4b0d      	ldr	r3, [pc, #52]	; (402360 <_sbrk+0x50>)
  40232c:	681b      	ldr	r3, [r3, #0]
  40232e:	60bb      	str	r3, [r7, #8]

	if (((int)prev_heap + incr) > ramend) {
  402330:	68ba      	ldr	r2, [r7, #8]
  402332:	687b      	ldr	r3, [r7, #4]
  402334:	441a      	add	r2, r3
  402336:	68fb      	ldr	r3, [r7, #12]
  402338:	429a      	cmp	r2, r3
  40233a:	dd02      	ble.n	402342 <_sbrk+0x32>
		return (caddr_t) -1;	
  40233c:	f04f 33ff 	mov.w	r3, #4294967295
  402340:	e006      	b.n	402350 <_sbrk+0x40>
	}

	heap += incr;
  402342:	4b07      	ldr	r3, [pc, #28]	; (402360 <_sbrk+0x50>)
  402344:	681a      	ldr	r2, [r3, #0]
  402346:	687b      	ldr	r3, [r7, #4]
  402348:	4413      	add	r3, r2
  40234a:	4a05      	ldr	r2, [pc, #20]	; (402360 <_sbrk+0x50>)
  40234c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
  40234e:	68bb      	ldr	r3, [r7, #8]
}
  402350:	4618      	mov	r0, r3
  402352:	3714      	adds	r7, #20
  402354:	46bd      	mov	sp, r7
  402356:	f85d 7b04 	ldr.w	r7, [sp], #4
  40235a:	4770      	bx	lr
  40235c:	20027ffc 	.word	0x20027ffc
  402360:	20000cdc 	.word	0x20000cdc
  402364:	20003db0 	.word	0x20003db0

00402368 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  402368:	b480      	push	{r7}
  40236a:	b083      	sub	sp, #12
  40236c:	af00      	add	r7, sp, #0
  40236e:	4603      	mov	r3, r0
  402370:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  402372:	4908      	ldr	r1, [pc, #32]	; (402394 <NVIC_EnableIRQ+0x2c>)
  402374:	f997 3007 	ldrsb.w	r3, [r7, #7]
  402378:	095b      	lsrs	r3, r3, #5
  40237a:	79fa      	ldrb	r2, [r7, #7]
  40237c:	f002 021f 	and.w	r2, r2, #31
  402380:	2001      	movs	r0, #1
  402382:	fa00 f202 	lsl.w	r2, r0, r2
  402386:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  40238a:	370c      	adds	r7, #12
  40238c:	46bd      	mov	sp, r7
  40238e:	f85d 7b04 	ldr.w	r7, [sp], #4
  402392:	4770      	bx	lr
  402394:	e000e100 	.word	0xe000e100

00402398 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  402398:	b480      	push	{r7}
  40239a:	b083      	sub	sp, #12
  40239c:	af00      	add	r7, sp, #0
  40239e:	4603      	mov	r3, r0
  4023a0:	6039      	str	r1, [r7, #0]
  4023a2:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  4023a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4023a8:	2b00      	cmp	r3, #0
  4023aa:	da0b      	bge.n	4023c4 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  4023ac:	490d      	ldr	r1, [pc, #52]	; (4023e4 <NVIC_SetPriority+0x4c>)
  4023ae:	79fb      	ldrb	r3, [r7, #7]
  4023b0:	f003 030f 	and.w	r3, r3, #15
  4023b4:	3b04      	subs	r3, #4
  4023b6:	683a      	ldr	r2, [r7, #0]
  4023b8:	b2d2      	uxtb	r2, r2
  4023ba:	0112      	lsls	r2, r2, #4
  4023bc:	b2d2      	uxtb	r2, r2
  4023be:	440b      	add	r3, r1
  4023c0:	761a      	strb	r2, [r3, #24]
  4023c2:	e009      	b.n	4023d8 <NVIC_SetPriority+0x40>
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  4023c4:	4908      	ldr	r1, [pc, #32]	; (4023e8 <NVIC_SetPriority+0x50>)
  4023c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4023ca:	683a      	ldr	r2, [r7, #0]
  4023cc:	b2d2      	uxtb	r2, r2
  4023ce:	0112      	lsls	r2, r2, #4
  4023d0:	b2d2      	uxtb	r2, r2
  4023d2:	440b      	add	r3, r1
  4023d4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  4023d8:	370c      	adds	r7, #12
  4023da:	46bd      	mov	sp, r7
  4023dc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4023e0:	4770      	bx	lr
  4023e2:	bf00      	nop
  4023e4:	e000ed00 	.word	0xe000ed00
  4023e8:	e000e100 	.word	0xe000e100

004023ec <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  4023ec:	b480      	push	{r7}
  4023ee:	b083      	sub	sp, #12
  4023f0:	af00      	add	r7, sp, #0
  4023f2:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4023f4:	687b      	ldr	r3, [r7, #4]
  4023f6:	2b07      	cmp	r3, #7
  4023f8:	d825      	bhi.n	402446 <osc_get_rate+0x5a>
  4023fa:	a201      	add	r2, pc, #4	; (adr r2, 402400 <osc_get_rate+0x14>)
  4023fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  402400:	00402421 	.word	0x00402421
  402404:	00402427 	.word	0x00402427
  402408:	0040242d 	.word	0x0040242d
  40240c:	00402433 	.word	0x00402433
  402410:	00402437 	.word	0x00402437
  402414:	0040243b 	.word	0x0040243b
  402418:	0040243f 	.word	0x0040243f
  40241c:	00402443 	.word	0x00402443
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  402420:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  402424:	e010      	b.n	402448 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  402426:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40242a:	e00d      	b.n	402448 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  40242c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  402430:	e00a      	b.n	402448 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  402432:	4b08      	ldr	r3, [pc, #32]	; (402454 <osc_get_rate+0x68>)
  402434:	e008      	b.n	402448 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  402436:	4b08      	ldr	r3, [pc, #32]	; (402458 <osc_get_rate+0x6c>)
  402438:	e006      	b.n	402448 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  40243a:	4b08      	ldr	r3, [pc, #32]	; (40245c <osc_get_rate+0x70>)
  40243c:	e004      	b.n	402448 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  40243e:	4b07      	ldr	r3, [pc, #28]	; (40245c <osc_get_rate+0x70>)
  402440:	e002      	b.n	402448 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  402442:	4b06      	ldr	r3, [pc, #24]	; (40245c <osc_get_rate+0x70>)
  402444:	e000      	b.n	402448 <osc_get_rate+0x5c>
	}

	return 0;
  402446:	2300      	movs	r3, #0
}
  402448:	4618      	mov	r0, r3
  40244a:	370c      	adds	r7, #12
  40244c:	46bd      	mov	sp, r7
  40244e:	f85d 7b04 	ldr.w	r7, [sp], #4
  402452:	4770      	bx	lr
  402454:	003d0900 	.word	0x003d0900
  402458:	007a1200 	.word	0x007a1200
  40245c:	00b71b00 	.word	0x00b71b00

00402460 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  402460:	b580      	push	{r7, lr}
  402462:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  402464:	2006      	movs	r0, #6
  402466:	4b04      	ldr	r3, [pc, #16]	; (402478 <sysclk_get_main_hz+0x18>)
  402468:	4798      	blx	r3
  40246a:	4602      	mov	r2, r0
  40246c:	4613      	mov	r3, r2
  40246e:	009b      	lsls	r3, r3, #2
  402470:	4413      	add	r3, r2
  402472:	009b      	lsls	r3, r3, #2

	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  402474:	4618      	mov	r0, r3
  402476:	bd80      	pop	{r7, pc}
  402478:	004023ed 	.word	0x004023ed

0040247c <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  40247c:	b580      	push	{r7, lr}
  40247e:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  402480:	4b02      	ldr	r3, [pc, #8]	; (40248c <sysclk_get_cpu_hz+0x10>)
  402482:	4798      	blx	r3
  402484:	4603      	mov	r3, r0
  402486:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  402488:	4618      	mov	r0, r3
  40248a:	bd80      	pop	{r7, pc}
  40248c:	00402461 	.word	0x00402461

00402490 <push_button_handle>:
/************************************************************************/
/* HANDLER                                                              */
/************************************************************************/

static void push_button_handle(uint32_t id, uint32_t mask)
{
  402490:	b580      	push	{r7, lr}
  402492:	b082      	sub	sp, #8
  402494:	af00      	add	r7, sp, #0
  402496:	6078      	str	r0, [r7, #4]
  402498:	6039      	str	r1, [r7, #0]
	adc_start(ADC);
  40249a:	4803      	ldr	r0, [pc, #12]	; (4024a8 <push_button_handle+0x18>)
  40249c:	4b03      	ldr	r3, [pc, #12]	; (4024ac <push_button_handle+0x1c>)
  40249e:	4798      	blx	r3
}
  4024a0:	3708      	adds	r7, #8
  4024a2:	46bd      	mov	sp, r7
  4024a4:	bd80      	pop	{r7, pc}
  4024a6:	bf00      	nop
  4024a8:	40038000 	.word	0x40038000
  4024ac:	004001fd 	.word	0x004001fd

004024b0 <ADC_Handler>:

/**
* \brief ADC interrupt handler.
*/
void ADC_Handler(void)
{
  4024b0:	b580      	push	{r7, lr}
  4024b2:	b082      	sub	sp, #8
  4024b4:	af00      	add	r7, sp, #0
	uint32_t status ;

	status = adc_get_status(ADC);
  4024b6:	480a      	ldr	r0, [pc, #40]	; (4024e0 <ADC_Handler+0x30>)
  4024b8:	4b0a      	ldr	r3, [pc, #40]	; (4024e4 <ADC_Handler+0x34>)
  4024ba:	4798      	blx	r3
  4024bc:	6078      	str	r0, [r7, #4]
	
	/* Checa se a interrupo  devido ao canal 5 */
	if ((status & ADC_ISR_EOC5)) {
  4024be:	687b      	ldr	r3, [r7, #4]
  4024c0:	f003 0320 	and.w	r3, r3, #32
  4024c4:	2b00      	cmp	r3, #0
  4024c6:	d007      	beq.n	4024d8 <ADC_Handler+0x28>
		ValorAdc = adc_get_channel_value(ADC, ADC_POT_CHANNEL);
  4024c8:	4805      	ldr	r0, [pc, #20]	; (4024e0 <ADC_Handler+0x30>)
  4024ca:	2105      	movs	r1, #5
  4024cc:	4b06      	ldr	r3, [pc, #24]	; (4024e8 <ADC_Handler+0x38>)
  4024ce:	4798      	blx	r3
  4024d0:	4603      	mov	r3, r0
  4024d2:	461a      	mov	r2, r3
  4024d4:	4b05      	ldr	r3, [pc, #20]	; (4024ec <ADC_Handler+0x3c>)
  4024d6:	601a      	str	r2, [r3, #0]
	}
}
  4024d8:	3708      	adds	r7, #8
  4024da:	46bd      	mov	sp, r7
  4024dc:	bd80      	pop	{r7, pc}
  4024de:	bf00      	nop
  4024e0:	40038000 	.word	0x40038000
  4024e4:	00400285 	.word	0x00400285
  4024e8:	00400239 	.word	0x00400239
  4024ec:	20000d18 	.word	0x20000d18

004024f0 <TC0_Handler>:

/**
 *  Interrupt handler for TC0 interrupt. 
 */
void TC0_Handler(void)
{
  4024f0:	b580      	push	{r7, lr}
  4024f2:	b082      	sub	sp, #8
  4024f4:	af00      	add	r7, sp, #0
	volatile uint32_t ul_dummy;

    /****************************************************************
	* Devemos indicar ao TC que a interrupo foi satisfeita.
    ******************************************************************/
	ul_dummy = tc_get_status(TC0, 0);
  4024f6:	4806      	ldr	r0, [pc, #24]	; (402510 <TC0_Handler+0x20>)
  4024f8:	2100      	movs	r1, #0
  4024fa:	4b06      	ldr	r3, [pc, #24]	; (402514 <TC0_Handler+0x24>)
  4024fc:	4798      	blx	r3
  4024fe:	4603      	mov	r3, r0
  402500:	607b      	str	r3, [r7, #4]

	/* Avoid compiler warning */
	UNUSED(ul_dummy);
  402502:	687b      	ldr	r3, [r7, #4]

	/** INICIALIZA CONVERSO */
	adc_start(ADC);
  402504:	4804      	ldr	r0, [pc, #16]	; (402518 <TC0_Handler+0x28>)
  402506:	4b05      	ldr	r3, [pc, #20]	; (40251c <TC0_Handler+0x2c>)
  402508:	4798      	blx	r3

}
  40250a:	3708      	adds	r7, #8
  40250c:	46bd      	mov	sp, r7
  40250e:	bd80      	pop	{r7, pc}
  402510:	40010000 	.word	0x40010000
  402514:	00401fc1 	.word	0x00401fc1
  402518:	40038000 	.word	0x40038000
  40251c:	004001fd 	.word	0x004001fd

00402520 <configure_lcd>:
/************************************************************************/
/* CONFIGs                                                              */
/************************************************************************/

void configure_lcd()
{
  402520:	b598      	push	{r3, r4, r7, lr}
  402522:	af00      	add	r7, sp, #0
	/** Enable peripheral clock */
	pmc_enable_periph_clk(ID_SMC);
  402524:	200a      	movs	r0, #10
  402526:	4b1f      	ldr	r3, [pc, #124]	; (4025a4 <configure_lcd+0x84>)
  402528:	4798      	blx	r3

	/** Configure SMC interface for Lcd */
	smc_set_setup_timing(SMC, ILI93XX_LCD_CS, SMC_SETUP_NWE_SETUP(2)
  40252a:	481f      	ldr	r0, [pc, #124]	; (4025a8 <configure_lcd+0x88>)
  40252c:	2101      	movs	r1, #1
  40252e:	f04f 3202 	mov.w	r2, #33686018	; 0x2020202
  402532:	4b1e      	ldr	r3, [pc, #120]	; (4025ac <configure_lcd+0x8c>)
  402534:	4798      	blx	r3
	| SMC_SETUP_NCS_WR_SETUP(2)
	| SMC_SETUP_NRD_SETUP(2)
	| SMC_SETUP_NCS_RD_SETUP(2));
	smc_set_pulse_timing(SMC, ILI93XX_LCD_CS, SMC_PULSE_NWE_PULSE(4)
  402536:	481c      	ldr	r0, [pc, #112]	; (4025a8 <configure_lcd+0x88>)
  402538:	2101      	movs	r1, #1
  40253a:	4a1d      	ldr	r2, [pc, #116]	; (4025b0 <configure_lcd+0x90>)
  40253c:	4b1d      	ldr	r3, [pc, #116]	; (4025b4 <configure_lcd+0x94>)
  40253e:	4798      	blx	r3
	| SMC_PULSE_NCS_WR_PULSE(4)
	| SMC_PULSE_NRD_PULSE(10)
	| SMC_PULSE_NCS_RD_PULSE(10));
	smc_set_cycle_timing(SMC, ILI93XX_LCD_CS, SMC_CYCLE_NWE_CYCLE(10)
  402540:	4819      	ldr	r0, [pc, #100]	; (4025a8 <configure_lcd+0x88>)
  402542:	2101      	movs	r1, #1
  402544:	4a1c      	ldr	r2, [pc, #112]	; (4025b8 <configure_lcd+0x98>)
  402546:	4b1d      	ldr	r3, [pc, #116]	; (4025bc <configure_lcd+0x9c>)
  402548:	4798      	blx	r3
	#if ((!defined(SAM4S)) && (!defined(SAM4E)))
	smc_set_mode(SMC, ILI93XX_LCD_CS, SMC_MODE_READ_MODE
	| SMC_MODE_WRITE_MODE
	| SMC_MODE_DBW_8_BIT);
	#else
	smc_set_mode(SMC, ILI93XX_LCD_CS, SMC_MODE_READ_MODE
  40254a:	4817      	ldr	r0, [pc, #92]	; (4025a8 <configure_lcd+0x88>)
  40254c:	2101      	movs	r1, #1
  40254e:	2203      	movs	r2, #3
  402550:	4b1b      	ldr	r3, [pc, #108]	; (4025c0 <configure_lcd+0xa0>)
  402552:	4798      	blx	r3
	| SMC_MODE_WRITE_MODE);
	#endif
	/** Initialize display parameter */
	g_ili93xx_display_opt.ul_width = ILI93XX_LCD_WIDTH;
  402554:	4b1b      	ldr	r3, [pc, #108]	; (4025c4 <configure_lcd+0xa4>)
  402556:	22f0      	movs	r2, #240	; 0xf0
  402558:	601a      	str	r2, [r3, #0]
	g_ili93xx_display_opt.ul_height = ILI93XX_LCD_HEIGHT;
  40255a:	4b1a      	ldr	r3, [pc, #104]	; (4025c4 <configure_lcd+0xa4>)
  40255c:	f44f 72a0 	mov.w	r2, #320	; 0x140
  402560:	605a      	str	r2, [r3, #4]
	g_ili93xx_display_opt.foreground_color = COLOR_BLACK;
  402562:	4b18      	ldr	r3, [pc, #96]	; (4025c4 <configure_lcd+0xa4>)
  402564:	2200      	movs	r2, #0
  402566:	609a      	str	r2, [r3, #8]
	g_ili93xx_display_opt.background_color = COLOR_WHITE;
  402568:	4b16      	ldr	r3, [pc, #88]	; (4025c4 <configure_lcd+0xa4>)
  40256a:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
  40256e:	60da      	str	r2, [r3, #12]

	/** Switch off backlight */
	aat31xx_disable_backlight();
  402570:	4b15      	ldr	r3, [pc, #84]	; (4025c8 <configure_lcd+0xa8>)
  402572:	4798      	blx	r3

	/** Initialize LCD */
	ili93xx_init(&g_ili93xx_display_opt);
  402574:	4813      	ldr	r0, [pc, #76]	; (4025c4 <configure_lcd+0xa4>)
  402576:	4b15      	ldr	r3, [pc, #84]	; (4025cc <configure_lcd+0xac>)
  402578:	4798      	blx	r3

	/** Set backlight level */
	aat31xx_set_backlight(AAT31XX_AVG_BACKLIGHT_LEVEL);
  40257a:	2008      	movs	r0, #8
  40257c:	4b14      	ldr	r3, [pc, #80]	; (4025d0 <configure_lcd+0xb0>)
  40257e:	4798      	blx	r3

	ili93xx_set_foreground_color(COLOR_WHITE);
  402580:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
  402584:	4b13      	ldr	r3, [pc, #76]	; (4025d4 <configure_lcd+0xb4>)
  402586:	4798      	blx	r3
	ili93xx_draw_filled_rectangle(0, 0, ILI93XX_LCD_WIDTH,
  402588:	2000      	movs	r0, #0
  40258a:	2100      	movs	r1, #0
  40258c:	22f0      	movs	r2, #240	; 0xf0
  40258e:	f44f 73a0 	mov.w	r3, #320	; 0x140
  402592:	4c11      	ldr	r4, [pc, #68]	; (4025d8 <configure_lcd+0xb8>)
  402594:	47a0      	blx	r4
	ILI93XX_LCD_HEIGHT);
	/** Turn on LCD */
	ili93xx_display_on();
  402596:	4b11      	ldr	r3, [pc, #68]	; (4025dc <configure_lcd+0xbc>)
  402598:	4798      	blx	r3
	ili93xx_set_cursor_position(0, 0);
  40259a:	2000      	movs	r0, #0
  40259c:	2100      	movs	r1, #0
  40259e:	4b10      	ldr	r3, [pc, #64]	; (4025e0 <configure_lcd+0xc0>)
  4025a0:	4798      	blx	r3
}
  4025a2:	bd98      	pop	{r3, r4, r7, pc}
  4025a4:	00401e99 	.word	0x00401e99
  4025a8:	400e0000 	.word	0x400e0000
  4025ac:	004013f9 	.word	0x004013f9
  4025b0:	0a0a0404 	.word	0x0a0a0404
  4025b4:	0040141d 	.word	0x0040141d
  4025b8:	0016000a 	.word	0x0016000a
  4025bc:	00401441 	.word	0x00401441
  4025c0:	00401465 	.word	0x00401465
  4025c4:	20000d94 	.word	0x20000d94
  4025c8:	00400805 	.word	0x00400805
  4025cc:	00400c29 	.word	0x00400c29
  4025d0:	0040077d 	.word	0x0040077d
  4025d4:	00400ff1 	.word	0x00400ff1
  4025d8:	004011ed 	.word	0x004011ed
  4025dc:	00400fb9 	.word	0x00400fb9
  4025e0:	00401119 	.word	0x00401119

004025e4 <configure_botao>:

void configure_botao(void)
{
  4025e4:	b590      	push	{r4, r7, lr}
  4025e6:	b083      	sub	sp, #12
  4025e8:	af02      	add	r7, sp, #8
	pmc_enable_periph_clk(PIN_PUSHBUTTON_1_ID);
  4025ea:	200c      	movs	r0, #12
  4025ec:	4b10      	ldr	r3, [pc, #64]	; (402630 <configure_botao+0x4c>)
  4025ee:	4798      	blx	r3
	pio_set_input(PIN_PUSHBUTTON_1_PIO, PIN_PUSHBUTTON_1_MASK, PIN_PUSHBUTTON_1_ATTR);
  4025f0:	4810      	ldr	r0, [pc, #64]	; (402634 <configure_botao+0x50>)
  4025f2:	2108      	movs	r1, #8
  4025f4:	2259      	movs	r2, #89	; 0x59
  4025f6:	4b10      	ldr	r3, [pc, #64]	; (402638 <configure_botao+0x54>)
  4025f8:	4798      	blx	r3
	pio_set_debounce_filter(PIN_PUSHBUTTON_1_PIO, PIN_PUSHBUTTON_1_MASK, 10);
  4025fa:	480e      	ldr	r0, [pc, #56]	; (402634 <configure_botao+0x50>)
  4025fc:	2108      	movs	r1, #8
  4025fe:	220a      	movs	r2, #10
  402600:	4b0e      	ldr	r3, [pc, #56]	; (40263c <configure_botao+0x58>)
  402602:	4798      	blx	r3
	pio_handler_set(PIN_PUSHBUTTON_1_PIO, PIN_PUSHBUTTON_1_ID,PIN_PUSHBUTTON_1_MASK, PIN_PUSHBUTTON_1_ATTR ,push_button_handle);
  402604:	4b0e      	ldr	r3, [pc, #56]	; (402640 <configure_botao+0x5c>)
  402606:	9300      	str	r3, [sp, #0]
  402608:	480a      	ldr	r0, [pc, #40]	; (402634 <configure_botao+0x50>)
  40260a:	210c      	movs	r1, #12
  40260c:	2208      	movs	r2, #8
  40260e:	2359      	movs	r3, #89	; 0x59
  402610:	4c0c      	ldr	r4, [pc, #48]	; (402644 <configure_botao+0x60>)
  402612:	47a0      	blx	r4
	pio_enable_interrupt(PIN_PUSHBUTTON_1_PIO, PIN_PUSHBUTTON_1_MASK);
  402614:	4807      	ldr	r0, [pc, #28]	; (402634 <configure_botao+0x50>)
  402616:	2108      	movs	r1, #8
  402618:	4b0b      	ldr	r3, [pc, #44]	; (402648 <configure_botao+0x64>)
  40261a:	4798      	blx	r3
	NVIC_SetPriority((IRQn_Type) PIN_PUSHBUTTON_1_ID, 0);
  40261c:	200c      	movs	r0, #12
  40261e:	2100      	movs	r1, #0
  402620:	4b0a      	ldr	r3, [pc, #40]	; (40264c <configure_botao+0x68>)
  402622:	4798      	blx	r3
	NVIC_EnableIRQ((IRQn_Type) PIN_PUSHBUTTON_1_ID);
  402624:	200c      	movs	r0, #12
  402626:	4b0a      	ldr	r3, [pc, #40]	; (402650 <configure_botao+0x6c>)
  402628:	4798      	blx	r3
}
  40262a:	3704      	adds	r7, #4
  40262c:	46bd      	mov	sp, r7
  40262e:	bd90      	pop	{r4, r7, pc}
  402630:	00401e99 	.word	0x00401e99
  402634:	400e1000 	.word	0x400e1000
  402638:	004015fd 	.word	0x004015fd
  40263c:	004014b5 	.word	0x004014b5
  402640:	00402491 	.word	0x00402491
  402644:	00401b8d 	.word	0x00401b8d
  402648:	00401749 	.word	0x00401749
  40264c:	00402399 	.word	0x00402399
  402650:	00402369 	.word	0x00402369

00402654 <configure_adc>:

void configure_adc(void)
{
  402654:	b598      	push	{r3, r4, r7, lr}
  402656:	af00      	add	r7, sp, #0
	/* Enable peripheral clock. */
	pmc_enable_periph_clk(ID_ADC);
  402658:	201d      	movs	r0, #29
  40265a:	4b15      	ldr	r3, [pc, #84]	; (4026b0 <configure_adc+0x5c>)
  40265c:	4798      	blx	r3
	*/
	/* Formula:
	*     Startup  Time = startup value / ADCClock
	*     Startup time = 64 / 6.4MHz = 10 us
	*/
	adc_init(ADC, sysclk_get_cpu_hz(), 6400000, STARTUP_TIME);
  40265e:	4b15      	ldr	r3, [pc, #84]	; (4026b4 <configure_adc+0x60>)
  402660:	4798      	blx	r3
  402662:	4603      	mov	r3, r0
  402664:	4814      	ldr	r0, [pc, #80]	; (4026b8 <configure_adc+0x64>)
  402666:	4619      	mov	r1, r3
  402668:	4a14      	ldr	r2, [pc, #80]	; (4026bc <configure_adc+0x68>)
  40266a:	f44f 2380 	mov.w	r3, #262144	; 0x40000
  40266e:	4c14      	ldr	r4, [pc, #80]	; (4026c0 <configure_adc+0x6c>)
  402670:	47a0      	blx	r4
	*
	*     Transfer Time = (1 * 2 + 3) / 6.4MHz = 781 ns
	*     Tracking Time = (1 + 1) / 6.4MHz = 312 ns
	*     Settling Time = 3 / 6.4MHz = 469 ns
	*/
	adc_configure_timing(ADC, TRACKING_TIME	, ADC_SETTLING_TIME_3, TRANSFER_PERIOD);
  402672:	4811      	ldr	r0, [pc, #68]	; (4026b8 <configure_adc+0x64>)
  402674:	2101      	movs	r1, #1
  402676:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
  40267a:	2301      	movs	r3, #1
  40267c:	4c11      	ldr	r4, [pc, #68]	; (4026c4 <configure_adc+0x70>)
  40267e:	47a0      	blx	r4

	adc_configure_trigger(ADC, ADC_TRIG_SW, 0);
  402680:	480d      	ldr	r0, [pc, #52]	; (4026b8 <configure_adc+0x64>)
  402682:	2100      	movs	r1, #0
  402684:	2200      	movs	r2, #0
  402686:	4b10      	ldr	r3, [pc, #64]	; (4026c8 <configure_adc+0x74>)
  402688:	4798      	blx	r3

	/* Enable channel for potentiometer. */
	adc_enable_channel(ADC, ADC_POT_CHANNEL);
  40268a:	480b      	ldr	r0, [pc, #44]	; (4026b8 <configure_adc+0x64>)
  40268c:	2105      	movs	r1, #5
  40268e:	4b0f      	ldr	r3, [pc, #60]	; (4026cc <configure_adc+0x78>)
  402690:	4798      	blx	r3

	/* Enable the temperature sensor. */
	adc_enable_ts(ADC);
  402692:	4809      	ldr	r0, [pc, #36]	; (4026b8 <configure_adc+0x64>)
  402694:	4b0e      	ldr	r3, [pc, #56]	; (4026d0 <configure_adc+0x7c>)
  402696:	4798      	blx	r3

	/* Enable ADC interrupt. */
	NVIC_EnableIRQ(ADC_IRQn);
  402698:	201d      	movs	r0, #29
  40269a:	4b0e      	ldr	r3, [pc, #56]	; (4026d4 <configure_adc+0x80>)
  40269c:	4798      	blx	r3

	/* Start conversion. */
	adc_start(ADC);
  40269e:	4806      	ldr	r0, [pc, #24]	; (4026b8 <configure_adc+0x64>)
  4026a0:	4b0d      	ldr	r3, [pc, #52]	; (4026d8 <configure_adc+0x84>)
  4026a2:	4798      	blx	r3

	//valor = adc_get_channel_value(ADC, ADC_POT_CHANNEL);

	/* Enable PDC channel interrupt. */
	adc_enable_interrupt(ADC, ADC_ISR_EOC5);
  4026a4:	4804      	ldr	r0, [pc, #16]	; (4026b8 <configure_adc+0x64>)
  4026a6:	2120      	movs	r1, #32
  4026a8:	4b0c      	ldr	r3, [pc, #48]	; (4026dc <configure_adc+0x88>)
  4026aa:	4798      	blx	r3
}
  4026ac:	bd98      	pop	{r3, r4, r7, pc}
  4026ae:	bf00      	nop
  4026b0:	00401e99 	.word	0x00401e99
  4026b4:	0040247d 	.word	0x0040247d
  4026b8:	40038000 	.word	0x40038000
  4026bc:	0061a800 	.word	0x0061a800
  4026c0:	00400129 	.word	0x00400129
  4026c4:	004001bd 	.word	0x004001bd
  4026c8:	0040018d 	.word	0x0040018d
  4026cc:	00400215 	.word	0x00400215
  4026d0:	0040029d 	.word	0x0040029d
  4026d4:	00402369 	.word	0x00402369
  4026d8:	004001fd 	.word	0x004001fd
  4026dc:	00400269 	.word	0x00400269

004026e0 <configure_tc>:
/**
 *  Configure Timer Counter 0 to generate an interrupt every 250ms.
 */
// [main_tc_configure]
static void configure_tc(uint16_t frequency)
{
  4026e0:	b580      	push	{r7, lr}
  4026e2:	b084      	sub	sp, #16
  4026e4:	af00      	add	r7, sp, #0
  4026e6:	4603      	mov	r3, r0
  4026e8:	80fb      	strh	r3, [r7, #6]
	uint32_t ul_sysclk = sysclk_get_cpu_hz();
  4026ea:	4b15      	ldr	r3, [pc, #84]	; (402740 <configure_tc+0x60>)
  4026ec:	4798      	blx	r3
  4026ee:	60f8      	str	r0, [r7, #12]
	pmc_enable_periph_clk(ID_TC0);
  4026f0:	2017      	movs	r0, #23
  4026f2:	4b14      	ldr	r3, [pc, #80]	; (402744 <configure_tc+0x64>)
  4026f4:	4798      	blx	r3
	tc_init(TC0, 0, TC_CMR_CPCTRG | TC_CMR_TCCLKS_TIMER_CLOCK5); 
  4026f6:	4814      	ldr	r0, [pc, #80]	; (402748 <configure_tc+0x68>)
  4026f8:	2100      	movs	r1, #0
  4026fa:	f244 0204 	movw	r2, #16388	; 0x4004
  4026fe:	4b13      	ldr	r3, [pc, #76]	; (40274c <configure_tc+0x6c>)
  402700:	4798      	blx	r3
    frequency = 32768/frequency;
  402702:	88fb      	ldrh	r3, [r7, #6]
  402704:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  402708:	fb92 f3f3 	sdiv	r3, r2, r3
  40270c:	80fb      	strh	r3, [r7, #6]
    tc_write_rc(TC0, 0, frequency);
  40270e:	88fb      	ldrh	r3, [r7, #6]
  402710:	480d      	ldr	r0, [pc, #52]	; (402748 <configure_tc+0x68>)
  402712:	2100      	movs	r1, #0
  402714:	461a      	mov	r2, r3
  402716:	4b0e      	ldr	r3, [pc, #56]	; (402750 <configure_tc+0x70>)
  402718:	4798      	blx	r3
	tc_enable_interrupt(TC0, 0, TC_IER_CPCS);
  40271a:	480b      	ldr	r0, [pc, #44]	; (402748 <configure_tc+0x68>)
  40271c:	2100      	movs	r1, #0
  40271e:	2210      	movs	r2, #16
  402720:	4b0c      	ldr	r3, [pc, #48]	; (402754 <configure_tc+0x74>)
  402722:	4798      	blx	r3
   	NVIC_SetPriority(TC0_IRQn,0);
  402724:	2017      	movs	r0, #23
  402726:	2100      	movs	r1, #0
  402728:	4b0b      	ldr	r3, [pc, #44]	; (402758 <configure_tc+0x78>)
  40272a:	4798      	blx	r3
	NVIC_EnableIRQ(TC0_IRQn);
  40272c:	2017      	movs	r0, #23
  40272e:	4b0b      	ldr	r3, [pc, #44]	; (40275c <configure_tc+0x7c>)
  402730:	4798      	blx	r3
    tc_start(TC0, 0);
  402732:	4805      	ldr	r0, [pc, #20]	; (402748 <configure_tc+0x68>)
  402734:	2100      	movs	r1, #0
  402736:	4b0a      	ldr	r3, [pc, #40]	; (402760 <configure_tc+0x80>)
  402738:	4798      	blx	r3
}
  40273a:	3710      	adds	r7, #16
  40273c:	46bd      	mov	sp, r7
  40273e:	bd80      	pop	{r7, pc}
  402740:	0040247d 	.word	0x0040247d
  402744:	00401e99 	.word	0x00401e99
  402748:	40010000 	.word	0x40010000
  40274c:	00401f1d 	.word	0x00401f1d
  402750:	00401f75 	.word	0x00401f75
  402754:	00401f99 	.word	0x00401f99
  402758:	00402399 	.word	0x00402399
  40275c:	00402369 	.word	0x00402369
  402760:	00401f55 	.word	0x00401f55

00402764 <main>:
/************************************************************************/
/* MAIN                                                                 */
/************************************************************************/

int main(void)
{
  402764:	b580      	push	{r7, lr}
  402766:	af00      	add	r7, sp, #0
	sysclk_init();
  402768:	4b1b      	ldr	r3, [pc, #108]	; (4027d8 <main+0x74>)
  40276a:	4798      	blx	r3
	board_init();
  40276c:	4b1b      	ldr	r3, [pc, #108]	; (4027dc <main+0x78>)
  40276e:	4798      	blx	r3

	configure_lcd();
  402770:	4b1b      	ldr	r3, [pc, #108]	; (4027e0 <main+0x7c>)
  402772:	4798      	blx	r3
	configure_tc(1);
  402774:	2001      	movs	r0, #1
  402776:	4b1b      	ldr	r3, [pc, #108]	; (4027e4 <main+0x80>)
  402778:	4798      	blx	r3
	configure_botao();
  40277a:	4b1b      	ldr	r3, [pc, #108]	; (4027e8 <main+0x84>)
  40277c:	4798      	blx	r3
	configure_adc();
  40277e:	4b1b      	ldr	r3, [pc, #108]	; (4027ec <main+0x88>)
  402780:	4798      	blx	r3

	/** Draw text, image and basic shapes on the LCD */
	ili93xx_set_foreground_color(COLOR_BLACK);
  402782:	2000      	movs	r0, #0
  402784:	4b1a      	ldr	r3, [pc, #104]	; (4027f0 <main+0x8c>)
  402786:	4798      	blx	r3
	ili93xx_draw_string(10, 20, (uint8_t *)"14 - ADC NOVO");
  402788:	200a      	movs	r0, #10
  40278a:	2114      	movs	r1, #20
  40278c:	4a19      	ldr	r2, [pc, #100]	; (4027f4 <main+0x90>)
  40278e:	4b1a      	ldr	r3, [pc, #104]	; (4027f8 <main+0x94>)
  402790:	4798      	blx	r3
	
	while (1) {
		if(ValorAdc != ValorAdcAntigo){
  402792:	4b1a      	ldr	r3, [pc, #104]	; (4027fc <main+0x98>)
  402794:	681a      	ldr	r2, [r3, #0]
  402796:	4b1a      	ldr	r3, [pc, #104]	; (402800 <main+0x9c>)
  402798:	681b      	ldr	r3, [r3, #0]
  40279a:	429a      	cmp	r2, r3
  40279c:	d01b      	beq.n	4027d6 <main+0x72>
			ili93xx_set_foreground_color(COLOR_WHITE);
  40279e:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
  4027a2:	4b13      	ldr	r3, [pc, #76]	; (4027f0 <main+0x8c>)
  4027a4:	4798      	blx	r3
			ili93xx_draw_string(10, 150, string);
  4027a6:	200a      	movs	r0, #10
  4027a8:	2196      	movs	r1, #150	; 0x96
  4027aa:	4a16      	ldr	r2, [pc, #88]	; (402804 <main+0xa0>)
  4027ac:	4b12      	ldr	r3, [pc, #72]	; (4027f8 <main+0x94>)
  4027ae:	4798      	blx	r3
				
			sprintf(string,"ADC = %i",ValorAdc);
  4027b0:	4b12      	ldr	r3, [pc, #72]	; (4027fc <main+0x98>)
  4027b2:	681b      	ldr	r3, [r3, #0]
  4027b4:	4813      	ldr	r0, [pc, #76]	; (402804 <main+0xa0>)
  4027b6:	4914      	ldr	r1, [pc, #80]	; (402808 <main+0xa4>)
  4027b8:	461a      	mov	r2, r3
  4027ba:	4b14      	ldr	r3, [pc, #80]	; (40280c <main+0xa8>)
  4027bc:	4798      	blx	r3
			ili93xx_set_foreground_color(COLOR_BLUE);
  4027be:	20ff      	movs	r0, #255	; 0xff
  4027c0:	4b0b      	ldr	r3, [pc, #44]	; (4027f0 <main+0x8c>)
  4027c2:	4798      	blx	r3
			ili93xx_draw_string(10, 150, string);
  4027c4:	200a      	movs	r0, #10
  4027c6:	2196      	movs	r1, #150	; 0x96
  4027c8:	4a0e      	ldr	r2, [pc, #56]	; (402804 <main+0xa0>)
  4027ca:	4b0b      	ldr	r3, [pc, #44]	; (4027f8 <main+0x94>)
  4027cc:	4798      	blx	r3
			
			ValorAdcAntigo = ValorAdc;
  4027ce:	4b0b      	ldr	r3, [pc, #44]	; (4027fc <main+0x98>)
  4027d0:	681b      	ldr	r3, [r3, #0]
  4027d2:	4a0b      	ldr	r2, [pc, #44]	; (402800 <main+0x9c>)
  4027d4:	6013      	str	r3, [r2, #0]
		}
	}
  4027d6:	e7dc      	b.n	402792 <main+0x2e>
  4027d8:	0040059d 	.word	0x0040059d
  4027dc:	00400641 	.word	0x00400641
  4027e0:	00402521 	.word	0x00402521
  4027e4:	004026e1 	.word	0x004026e1
  4027e8:	004025e5 	.word	0x004025e5
  4027ec:	00402655 	.word	0x00402655
  4027f0:	00400ff1 	.word	0x00400ff1
  4027f4:	00407ac0 	.word	0x00407ac0
  4027f8:	00401399 	.word	0x00401399
  4027fc:	20000d18 	.word	0x20000d18
  402800:	20000da4 	.word	0x20000da4
  402804:	20000d1c 	.word	0x20000d1c
  402808:	00407ad0 	.word	0x00407ad0
  40280c:	004028fd 	.word	0x004028fd

00402810 <__libc_init_array>:
  402810:	b570      	push	{r4, r5, r6, lr}
  402812:	4e0f      	ldr	r6, [pc, #60]	; (402850 <__libc_init_array+0x40>)
  402814:	4d0f      	ldr	r5, [pc, #60]	; (402854 <__libc_init_array+0x44>)
  402816:	1b76      	subs	r6, r6, r5
  402818:	10b6      	asrs	r6, r6, #2
  40281a:	bf18      	it	ne
  40281c:	2400      	movne	r4, #0
  40281e:	d005      	beq.n	40282c <__libc_init_array+0x1c>
  402820:	3401      	adds	r4, #1
  402822:	f855 3b04 	ldr.w	r3, [r5], #4
  402826:	4798      	blx	r3
  402828:	42a6      	cmp	r6, r4
  40282a:	d1f9      	bne.n	402820 <__libc_init_array+0x10>
  40282c:	4e0a      	ldr	r6, [pc, #40]	; (402858 <__libc_init_array+0x48>)
  40282e:	4d0b      	ldr	r5, [pc, #44]	; (40285c <__libc_init_array+0x4c>)
  402830:	1b76      	subs	r6, r6, r5
  402832:	f005 fa19 	bl	407c68 <_init>
  402836:	10b6      	asrs	r6, r6, #2
  402838:	bf18      	it	ne
  40283a:	2400      	movne	r4, #0
  40283c:	d006      	beq.n	40284c <__libc_init_array+0x3c>
  40283e:	3401      	adds	r4, #1
  402840:	f855 3b04 	ldr.w	r3, [r5], #4
  402844:	4798      	blx	r3
  402846:	42a6      	cmp	r6, r4
  402848:	d1f9      	bne.n	40283e <__libc_init_array+0x2e>
  40284a:	bd70      	pop	{r4, r5, r6, pc}
  40284c:	bd70      	pop	{r4, r5, r6, pc}
  40284e:	bf00      	nop
  402850:	00407c74 	.word	0x00407c74
  402854:	00407c74 	.word	0x00407c74
  402858:	00407c7c 	.word	0x00407c7c
  40285c:	00407c74 	.word	0x00407c74

00402860 <memset>:
  402860:	b470      	push	{r4, r5, r6}
  402862:	0784      	lsls	r4, r0, #30
  402864:	d046      	beq.n	4028f4 <memset+0x94>
  402866:	1e54      	subs	r4, r2, #1
  402868:	2a00      	cmp	r2, #0
  40286a:	d041      	beq.n	4028f0 <memset+0x90>
  40286c:	b2cd      	uxtb	r5, r1
  40286e:	4603      	mov	r3, r0
  402870:	e002      	b.n	402878 <memset+0x18>
  402872:	1e62      	subs	r2, r4, #1
  402874:	b3e4      	cbz	r4, 4028f0 <memset+0x90>
  402876:	4614      	mov	r4, r2
  402878:	f803 5b01 	strb.w	r5, [r3], #1
  40287c:	079a      	lsls	r2, r3, #30
  40287e:	d1f8      	bne.n	402872 <memset+0x12>
  402880:	2c03      	cmp	r4, #3
  402882:	d92e      	bls.n	4028e2 <memset+0x82>
  402884:	b2cd      	uxtb	r5, r1
  402886:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  40288a:	2c0f      	cmp	r4, #15
  40288c:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  402890:	d919      	bls.n	4028c6 <memset+0x66>
  402892:	f103 0210 	add.w	r2, r3, #16
  402896:	4626      	mov	r6, r4
  402898:	3e10      	subs	r6, #16
  40289a:	2e0f      	cmp	r6, #15
  40289c:	f842 5c10 	str.w	r5, [r2, #-16]
  4028a0:	f842 5c0c 	str.w	r5, [r2, #-12]
  4028a4:	f842 5c08 	str.w	r5, [r2, #-8]
  4028a8:	f842 5c04 	str.w	r5, [r2, #-4]
  4028ac:	f102 0210 	add.w	r2, r2, #16
  4028b0:	d8f2      	bhi.n	402898 <memset+0x38>
  4028b2:	f1a4 0210 	sub.w	r2, r4, #16
  4028b6:	f022 020f 	bic.w	r2, r2, #15
  4028ba:	f004 040f 	and.w	r4, r4, #15
  4028be:	3210      	adds	r2, #16
  4028c0:	2c03      	cmp	r4, #3
  4028c2:	4413      	add	r3, r2
  4028c4:	d90d      	bls.n	4028e2 <memset+0x82>
  4028c6:	461e      	mov	r6, r3
  4028c8:	4622      	mov	r2, r4
  4028ca:	3a04      	subs	r2, #4
  4028cc:	2a03      	cmp	r2, #3
  4028ce:	f846 5b04 	str.w	r5, [r6], #4
  4028d2:	d8fa      	bhi.n	4028ca <memset+0x6a>
  4028d4:	1f22      	subs	r2, r4, #4
  4028d6:	f022 0203 	bic.w	r2, r2, #3
  4028da:	3204      	adds	r2, #4
  4028dc:	4413      	add	r3, r2
  4028de:	f004 0403 	and.w	r4, r4, #3
  4028e2:	b12c      	cbz	r4, 4028f0 <memset+0x90>
  4028e4:	b2c9      	uxtb	r1, r1
  4028e6:	441c      	add	r4, r3
  4028e8:	f803 1b01 	strb.w	r1, [r3], #1
  4028ec:	42a3      	cmp	r3, r4
  4028ee:	d1fb      	bne.n	4028e8 <memset+0x88>
  4028f0:	bc70      	pop	{r4, r5, r6}
  4028f2:	4770      	bx	lr
  4028f4:	4614      	mov	r4, r2
  4028f6:	4603      	mov	r3, r0
  4028f8:	e7c2      	b.n	402880 <memset+0x20>
  4028fa:	bf00      	nop

004028fc <sprintf>:
  4028fc:	b40e      	push	{r1, r2, r3}
  4028fe:	b5f0      	push	{r4, r5, r6, r7, lr}
  402900:	b09c      	sub	sp, #112	; 0x70
  402902:	ab21      	add	r3, sp, #132	; 0x84
  402904:	490f      	ldr	r1, [pc, #60]	; (402944 <sprintf+0x48>)
  402906:	f853 2b04 	ldr.w	r2, [r3], #4
  40290a:	9301      	str	r3, [sp, #4]
  40290c:	4605      	mov	r5, r0
  40290e:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  402912:	6808      	ldr	r0, [r1, #0]
  402914:	9502      	str	r5, [sp, #8]
  402916:	f44f 7702 	mov.w	r7, #520	; 0x208
  40291a:	f64f 76ff 	movw	r6, #65535	; 0xffff
  40291e:	a902      	add	r1, sp, #8
  402920:	9506      	str	r5, [sp, #24]
  402922:	f8ad 7014 	strh.w	r7, [sp, #20]
  402926:	9404      	str	r4, [sp, #16]
  402928:	9407      	str	r4, [sp, #28]
  40292a:	f8ad 6016 	strh.w	r6, [sp, #22]
  40292e:	f000 f839 	bl	4029a4 <_svfprintf_r>
  402932:	9b02      	ldr	r3, [sp, #8]
  402934:	2200      	movs	r2, #0
  402936:	701a      	strb	r2, [r3, #0]
  402938:	b01c      	add	sp, #112	; 0x70
  40293a:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  40293e:	b003      	add	sp, #12
  402940:	4770      	bx	lr
  402942:	bf00      	nop
  402944:	20000438 	.word	0x20000438

00402948 <strlen>:
  402948:	f020 0103 	bic.w	r1, r0, #3
  40294c:	f010 0003 	ands.w	r0, r0, #3
  402950:	f1c0 0000 	rsb	r0, r0, #0
  402954:	f851 3b04 	ldr.w	r3, [r1], #4
  402958:	f100 0c04 	add.w	ip, r0, #4
  40295c:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
  402960:	f06f 0200 	mvn.w	r2, #0
  402964:	bf1c      	itt	ne
  402966:	fa22 f20c 	lsrne.w	r2, r2, ip
  40296a:	4313      	orrne	r3, r2
  40296c:	f04f 0c01 	mov.w	ip, #1
  402970:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
  402974:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
  402978:	eba3 020c 	sub.w	r2, r3, ip
  40297c:	ea22 0203 	bic.w	r2, r2, r3
  402980:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
  402984:	bf04      	itt	eq
  402986:	f851 3b04 	ldreq.w	r3, [r1], #4
  40298a:	3004      	addeq	r0, #4
  40298c:	d0f4      	beq.n	402978 <strlen+0x30>
  40298e:	f1c2 0100 	rsb	r1, r2, #0
  402992:	ea02 0201 	and.w	r2, r2, r1
  402996:	fab2 f282 	clz	r2, r2
  40299a:	f1c2 021f 	rsb	r2, r2, #31
  40299e:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  4029a2:	4770      	bx	lr

004029a4 <_svfprintf_r>:
  4029a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4029a8:	b0c1      	sub	sp, #260	; 0x104
  4029aa:	4689      	mov	r9, r1
  4029ac:	920a      	str	r2, [sp, #40]	; 0x28
  4029ae:	930e      	str	r3, [sp, #56]	; 0x38
  4029b0:	9008      	str	r0, [sp, #32]
  4029b2:	f002 fb6f 	bl	405094 <_localeconv_r>
  4029b6:	6803      	ldr	r3, [r0, #0]
  4029b8:	9317      	str	r3, [sp, #92]	; 0x5c
  4029ba:	4618      	mov	r0, r3
  4029bc:	f7ff ffc4 	bl	402948 <strlen>
  4029c0:	f8b9 300c 	ldrh.w	r3, [r9, #12]
  4029c4:	9018      	str	r0, [sp, #96]	; 0x60
  4029c6:	061a      	lsls	r2, r3, #24
  4029c8:	d504      	bpl.n	4029d4 <_svfprintf_r+0x30>
  4029ca:	f8d9 3010 	ldr.w	r3, [r9, #16]
  4029ce:	2b00      	cmp	r3, #0
  4029d0:	f001 808c 	beq.w	403aec <_svfprintf_r+0x1148>
  4029d4:	2300      	movs	r3, #0
  4029d6:	af30      	add	r7, sp, #192	; 0xc0
  4029d8:	9313      	str	r3, [sp, #76]	; 0x4c
  4029da:	9325      	str	r3, [sp, #148]	; 0x94
  4029dc:	9324      	str	r3, [sp, #144]	; 0x90
  4029de:	9316      	str	r3, [sp, #88]	; 0x58
  4029e0:	9319      	str	r3, [sp, #100]	; 0x64
  4029e2:	930b      	str	r3, [sp, #44]	; 0x2c
  4029e4:	9723      	str	r7, [sp, #140]	; 0x8c
  4029e6:	9314      	str	r3, [sp, #80]	; 0x50
  4029e8:	9315      	str	r3, [sp, #84]	; 0x54
  4029ea:	463c      	mov	r4, r7
  4029ec:	464e      	mov	r6, r9
  4029ee:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  4029f0:	782b      	ldrb	r3, [r5, #0]
  4029f2:	2b00      	cmp	r3, #0
  4029f4:	f000 80a9 	beq.w	402b4a <_svfprintf_r+0x1a6>
  4029f8:	2b25      	cmp	r3, #37	; 0x25
  4029fa:	d102      	bne.n	402a02 <_svfprintf_r+0x5e>
  4029fc:	e0a5      	b.n	402b4a <_svfprintf_r+0x1a6>
  4029fe:	2b25      	cmp	r3, #37	; 0x25
  402a00:	d003      	beq.n	402a0a <_svfprintf_r+0x66>
  402a02:	f815 3f01 	ldrb.w	r3, [r5, #1]!
  402a06:	2b00      	cmp	r3, #0
  402a08:	d1f9      	bne.n	4029fe <_svfprintf_r+0x5a>
  402a0a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402a0c:	1aeb      	subs	r3, r5, r3
  402a0e:	b173      	cbz	r3, 402a2e <_svfprintf_r+0x8a>
  402a10:	9a24      	ldr	r2, [sp, #144]	; 0x90
  402a12:	9925      	ldr	r1, [sp, #148]	; 0x94
  402a14:	980a      	ldr	r0, [sp, #40]	; 0x28
  402a16:	6020      	str	r0, [r4, #0]
  402a18:	3201      	adds	r2, #1
  402a1a:	4419      	add	r1, r3
  402a1c:	2a07      	cmp	r2, #7
  402a1e:	6063      	str	r3, [r4, #4]
  402a20:	9125      	str	r1, [sp, #148]	; 0x94
  402a22:	9224      	str	r2, [sp, #144]	; 0x90
  402a24:	dc72      	bgt.n	402b0c <_svfprintf_r+0x168>
  402a26:	3408      	adds	r4, #8
  402a28:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  402a2a:	441a      	add	r2, r3
  402a2c:	920b      	str	r2, [sp, #44]	; 0x2c
  402a2e:	782b      	ldrb	r3, [r5, #0]
  402a30:	2b00      	cmp	r3, #0
  402a32:	f000 87b5 	beq.w	4039a0 <_svfprintf_r+0xffc>
  402a36:	2300      	movs	r3, #0
  402a38:	1c69      	adds	r1, r5, #1
  402a3a:	786d      	ldrb	r5, [r5, #1]
  402a3c:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  402a40:	461a      	mov	r2, r3
  402a42:	930c      	str	r3, [sp, #48]	; 0x30
  402a44:	9307      	str	r3, [sp, #28]
  402a46:	f04f 3aff 	mov.w	sl, #4294967295
  402a4a:	1c4b      	adds	r3, r1, #1
  402a4c:	f1a5 0120 	sub.w	r1, r5, #32
  402a50:	2958      	cmp	r1, #88	; 0x58
  402a52:	f200 83d9 	bhi.w	403208 <_svfprintf_r+0x864>
  402a56:	e8df f011 	tbh	[pc, r1, lsl #1]
  402a5a:	0270      	.short	0x0270
  402a5c:	03d703d7 	.word	0x03d703d7
  402a60:	03d70374 	.word	0x03d70374
  402a64:	03d703d7 	.word	0x03d703d7
  402a68:	03d703d7 	.word	0x03d703d7
  402a6c:	02f003d7 	.word	0x02f003d7
  402a70:	03d7020d 	.word	0x03d7020d
  402a74:	021101f4 	.word	0x021101f4
  402a78:	037b03d7 	.word	0x037b03d7
  402a7c:	02ba02ba 	.word	0x02ba02ba
  402a80:	02ba02ba 	.word	0x02ba02ba
  402a84:	02ba02ba 	.word	0x02ba02ba
  402a88:	02ba02ba 	.word	0x02ba02ba
  402a8c:	03d702ba 	.word	0x03d702ba
  402a90:	03d703d7 	.word	0x03d703d7
  402a94:	03d703d7 	.word	0x03d703d7
  402a98:	03d703d7 	.word	0x03d703d7
  402a9c:	03d703d7 	.word	0x03d703d7
  402aa0:	02c903d7 	.word	0x02c903d7
  402aa4:	03d7038b 	.word	0x03d7038b
  402aa8:	03d7038b 	.word	0x03d7038b
  402aac:	03d703d7 	.word	0x03d703d7
  402ab0:	036d03d7 	.word	0x036d03d7
  402ab4:	03d703d7 	.word	0x03d703d7
  402ab8:	03d70305 	.word	0x03d70305
  402abc:	03d703d7 	.word	0x03d703d7
  402ac0:	03d703d7 	.word	0x03d703d7
  402ac4:	03d70323 	.word	0x03d70323
  402ac8:	033d03d7 	.word	0x033d03d7
  402acc:	03d703d7 	.word	0x03d703d7
  402ad0:	03d703d7 	.word	0x03d703d7
  402ad4:	03d703d7 	.word	0x03d703d7
  402ad8:	03d703d7 	.word	0x03d703d7
  402adc:	03d703d7 	.word	0x03d703d7
  402ae0:	022c0358 	.word	0x022c0358
  402ae4:	038b038b 	.word	0x038b038b
  402ae8:	02fe038b 	.word	0x02fe038b
  402aec:	03d7022c 	.word	0x03d7022c
  402af0:	02e603d7 	.word	0x02e603d7
  402af4:	027e03d7 	.word	0x027e03d7
  402af8:	03c001fb 	.word	0x03c001fb
  402afc:	03d70277 	.word	0x03d70277
  402b00:	03d70292 	.word	0x03d70292
  402b04:	03d7007a 	.word	0x03d7007a
  402b08:	024a03d7 	.word	0x024a03d7
  402b0c:	9808      	ldr	r0, [sp, #32]
  402b0e:	9307      	str	r3, [sp, #28]
  402b10:	4631      	mov	r1, r6
  402b12:	aa23      	add	r2, sp, #140	; 0x8c
  402b14:	f003 fbc8 	bl	4062a8 <__ssprint_r>
  402b18:	b950      	cbnz	r0, 402b30 <_svfprintf_r+0x18c>
  402b1a:	463c      	mov	r4, r7
  402b1c:	9b07      	ldr	r3, [sp, #28]
  402b1e:	e783      	b.n	402a28 <_svfprintf_r+0x84>
  402b20:	9808      	ldr	r0, [sp, #32]
  402b22:	4631      	mov	r1, r6
  402b24:	aa23      	add	r2, sp, #140	; 0x8c
  402b26:	f003 fbbf 	bl	4062a8 <__ssprint_r>
  402b2a:	2800      	cmp	r0, #0
  402b2c:	f000 8185 	beq.w	402e3a <_svfprintf_r+0x496>
  402b30:	46b1      	mov	r9, r6
  402b32:	f8b9 300c 	ldrh.w	r3, [r9, #12]
  402b36:	f013 0f40 	tst.w	r3, #64	; 0x40
  402b3a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  402b3c:	bf18      	it	ne
  402b3e:	f04f 33ff 	movne.w	r3, #4294967295
  402b42:	4618      	mov	r0, r3
  402b44:	b041      	add	sp, #260	; 0x104
  402b46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402b4a:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  402b4c:	e76f      	b.n	402a2e <_svfprintf_r+0x8a>
  402b4e:	930a      	str	r3, [sp, #40]	; 0x28
  402b50:	9b07      	ldr	r3, [sp, #28]
  402b52:	0698      	lsls	r0, r3, #26
  402b54:	f140 82ad 	bpl.w	4030b2 <_svfprintf_r+0x70e>
  402b58:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402b5a:	f103 0907 	add.w	r9, r3, #7
  402b5e:	f029 0307 	bic.w	r3, r9, #7
  402b62:	f103 0208 	add.w	r2, r3, #8
  402b66:	e9d3 8900 	ldrd	r8, r9, [r3]
  402b6a:	920e      	str	r2, [sp, #56]	; 0x38
  402b6c:	2301      	movs	r3, #1
  402b6e:	f04f 0c00 	mov.w	ip, #0
  402b72:	f88d c06f 	strb.w	ip, [sp, #111]	; 0x6f
  402b76:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
  402b7a:	f1ba 0f00 	cmp.w	sl, #0
  402b7e:	db03      	blt.n	402b88 <_svfprintf_r+0x1e4>
  402b80:	9a07      	ldr	r2, [sp, #28]
  402b82:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  402b86:	9207      	str	r2, [sp, #28]
  402b88:	ea58 0209 	orrs.w	r2, r8, r9
  402b8c:	f040 834c 	bne.w	403228 <_svfprintf_r+0x884>
  402b90:	f1ba 0f00 	cmp.w	sl, #0
  402b94:	f000 8451 	beq.w	40343a <_svfprintf_r+0xa96>
  402b98:	2b01      	cmp	r3, #1
  402b9a:	f000 834f 	beq.w	40323c <_svfprintf_r+0x898>
  402b9e:	2b02      	cmp	r3, #2
  402ba0:	f000 8490 	beq.w	4034c4 <_svfprintf_r+0xb20>
  402ba4:	4639      	mov	r1, r7
  402ba6:	ea4f 02d8 	mov.w	r2, r8, lsr #3
  402baa:	ea42 7249 	orr.w	r2, r2, r9, lsl #29
  402bae:	ea4f 00d9 	mov.w	r0, r9, lsr #3
  402bb2:	f008 0307 	and.w	r3, r8, #7
  402bb6:	4681      	mov	r9, r0
  402bb8:	4690      	mov	r8, r2
  402bba:	3330      	adds	r3, #48	; 0x30
  402bbc:	ea58 0209 	orrs.w	r2, r8, r9
  402bc0:	f801 3d01 	strb.w	r3, [r1, #-1]!
  402bc4:	d1ef      	bne.n	402ba6 <_svfprintf_r+0x202>
  402bc6:	9a07      	ldr	r2, [sp, #28]
  402bc8:	9110      	str	r1, [sp, #64]	; 0x40
  402bca:	07d2      	lsls	r2, r2, #31
  402bcc:	f100 8544 	bmi.w	403658 <_svfprintf_r+0xcb4>
  402bd0:	1a7b      	subs	r3, r7, r1
  402bd2:	930d      	str	r3, [sp, #52]	; 0x34
  402bd4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  402bd6:	4592      	cmp	sl, r2
  402bd8:	4653      	mov	r3, sl
  402bda:	bfb8      	it	lt
  402bdc:	4613      	movlt	r3, r2
  402bde:	9309      	str	r3, [sp, #36]	; 0x24
  402be0:	2300      	movs	r3, #0
  402be2:	9312      	str	r3, [sp, #72]	; 0x48
  402be4:	f1bc 0f00 	cmp.w	ip, #0
  402be8:	d002      	beq.n	402bf0 <_svfprintf_r+0x24c>
  402bea:	9b09      	ldr	r3, [sp, #36]	; 0x24
  402bec:	3301      	adds	r3, #1
  402bee:	9309      	str	r3, [sp, #36]	; 0x24
  402bf0:	9b07      	ldr	r3, [sp, #28]
  402bf2:	f013 0302 	ands.w	r3, r3, #2
  402bf6:	930f      	str	r3, [sp, #60]	; 0x3c
  402bf8:	d002      	beq.n	402c00 <_svfprintf_r+0x25c>
  402bfa:	9b09      	ldr	r3, [sp, #36]	; 0x24
  402bfc:	3302      	adds	r3, #2
  402bfe:	9309      	str	r3, [sp, #36]	; 0x24
  402c00:	9b07      	ldr	r3, [sp, #28]
  402c02:	f013 0984 	ands.w	r9, r3, #132	; 0x84
  402c06:	f040 830c 	bne.w	403222 <_svfprintf_r+0x87e>
  402c0a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  402c0c:	9a09      	ldr	r2, [sp, #36]	; 0x24
  402c0e:	ebc2 0803 	rsb	r8, r2, r3
  402c12:	f1b8 0f00 	cmp.w	r8, #0
  402c16:	f340 8304 	ble.w	403222 <_svfprintf_r+0x87e>
  402c1a:	f1b8 0f10 	cmp.w	r8, #16
  402c1e:	9925      	ldr	r1, [sp, #148]	; 0x94
  402c20:	9a24      	ldr	r2, [sp, #144]	; 0x90
  402c22:	f8df a544 	ldr.w	sl, [pc, #1348]	; 403168 <_svfprintf_r+0x7c4>
  402c26:	dd29      	ble.n	402c7c <_svfprintf_r+0x2d8>
  402c28:	4653      	mov	r3, sl
  402c2a:	f04f 0b10 	mov.w	fp, #16
  402c2e:	46c2      	mov	sl, r8
  402c30:	46a8      	mov	r8, r5
  402c32:	461d      	mov	r5, r3
  402c34:	e006      	b.n	402c44 <_svfprintf_r+0x2a0>
  402c36:	f1aa 0a10 	sub.w	sl, sl, #16
  402c3a:	f1ba 0f10 	cmp.w	sl, #16
  402c3e:	f104 0408 	add.w	r4, r4, #8
  402c42:	dd17      	ble.n	402c74 <_svfprintf_r+0x2d0>
  402c44:	3201      	adds	r2, #1
  402c46:	3110      	adds	r1, #16
  402c48:	2a07      	cmp	r2, #7
  402c4a:	9125      	str	r1, [sp, #148]	; 0x94
  402c4c:	9224      	str	r2, [sp, #144]	; 0x90
  402c4e:	e884 0820 	stmia.w	r4, {r5, fp}
  402c52:	ddf0      	ble.n	402c36 <_svfprintf_r+0x292>
  402c54:	9808      	ldr	r0, [sp, #32]
  402c56:	4631      	mov	r1, r6
  402c58:	aa23      	add	r2, sp, #140	; 0x8c
  402c5a:	f003 fb25 	bl	4062a8 <__ssprint_r>
  402c5e:	2800      	cmp	r0, #0
  402c60:	f47f af66 	bne.w	402b30 <_svfprintf_r+0x18c>
  402c64:	f1aa 0a10 	sub.w	sl, sl, #16
  402c68:	f1ba 0f10 	cmp.w	sl, #16
  402c6c:	9925      	ldr	r1, [sp, #148]	; 0x94
  402c6e:	9a24      	ldr	r2, [sp, #144]	; 0x90
  402c70:	463c      	mov	r4, r7
  402c72:	dce7      	bgt.n	402c44 <_svfprintf_r+0x2a0>
  402c74:	462b      	mov	r3, r5
  402c76:	4645      	mov	r5, r8
  402c78:	46d0      	mov	r8, sl
  402c7a:	469a      	mov	sl, r3
  402c7c:	3201      	adds	r2, #1
  402c7e:	eb08 0b01 	add.w	fp, r8, r1
  402c82:	2a07      	cmp	r2, #7
  402c84:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  402c88:	9224      	str	r2, [sp, #144]	; 0x90
  402c8a:	f8c4 a000 	str.w	sl, [r4]
  402c8e:	f8c4 8004 	str.w	r8, [r4, #4]
  402c92:	f300 847b 	bgt.w	40358c <_svfprintf_r+0xbe8>
  402c96:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  402c9a:	3408      	adds	r4, #8
  402c9c:	f1bc 0f00 	cmp.w	ip, #0
  402ca0:	d00f      	beq.n	402cc2 <_svfprintf_r+0x31e>
  402ca2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402ca4:	3301      	adds	r3, #1
  402ca6:	f10b 0b01 	add.w	fp, fp, #1
  402caa:	f10d 016f 	add.w	r1, sp, #111	; 0x6f
  402cae:	2201      	movs	r2, #1
  402cb0:	2b07      	cmp	r3, #7
  402cb2:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  402cb6:	9324      	str	r3, [sp, #144]	; 0x90
  402cb8:	e884 0006 	stmia.w	r4, {r1, r2}
  402cbc:	f300 83da 	bgt.w	403474 <_svfprintf_r+0xad0>
  402cc0:	3408      	adds	r4, #8
  402cc2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  402cc4:	b173      	cbz	r3, 402ce4 <_svfprintf_r+0x340>
  402cc6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402cc8:	3301      	adds	r3, #1
  402cca:	f10b 0b02 	add.w	fp, fp, #2
  402cce:	a91c      	add	r1, sp, #112	; 0x70
  402cd0:	2202      	movs	r2, #2
  402cd2:	2b07      	cmp	r3, #7
  402cd4:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  402cd8:	9324      	str	r3, [sp, #144]	; 0x90
  402cda:	e884 0006 	stmia.w	r4, {r1, r2}
  402cde:	f300 83d5 	bgt.w	40348c <_svfprintf_r+0xae8>
  402ce2:	3408      	adds	r4, #8
  402ce4:	f1b9 0f80 	cmp.w	r9, #128	; 0x80
  402ce8:	f000 8311 	beq.w	40330e <_svfprintf_r+0x96a>
  402cec:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402cee:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  402cf0:	ebc2 0a03 	rsb	sl, r2, r3
  402cf4:	f1ba 0f00 	cmp.w	sl, #0
  402cf8:	dd3c      	ble.n	402d74 <_svfprintf_r+0x3d0>
  402cfa:	f1ba 0f10 	cmp.w	sl, #16
  402cfe:	9a24      	ldr	r2, [sp, #144]	; 0x90
  402d00:	f8df 9468 	ldr.w	r9, [pc, #1128]	; 40316c <_svfprintf_r+0x7c8>
  402d04:	dd2b      	ble.n	402d5e <_svfprintf_r+0x3ba>
  402d06:	4649      	mov	r1, r9
  402d08:	465b      	mov	r3, fp
  402d0a:	46a9      	mov	r9, r5
  402d0c:	f04f 0810 	mov.w	r8, #16
  402d10:	f8dd b020 	ldr.w	fp, [sp, #32]
  402d14:	460d      	mov	r5, r1
  402d16:	e006      	b.n	402d26 <_svfprintf_r+0x382>
  402d18:	f1aa 0a10 	sub.w	sl, sl, #16
  402d1c:	f1ba 0f10 	cmp.w	sl, #16
  402d20:	f104 0408 	add.w	r4, r4, #8
  402d24:	dd17      	ble.n	402d56 <_svfprintf_r+0x3b2>
  402d26:	3201      	adds	r2, #1
  402d28:	3310      	adds	r3, #16
  402d2a:	2a07      	cmp	r2, #7
  402d2c:	9325      	str	r3, [sp, #148]	; 0x94
  402d2e:	9224      	str	r2, [sp, #144]	; 0x90
  402d30:	e884 0120 	stmia.w	r4, {r5, r8}
  402d34:	ddf0      	ble.n	402d18 <_svfprintf_r+0x374>
  402d36:	4658      	mov	r0, fp
  402d38:	4631      	mov	r1, r6
  402d3a:	aa23      	add	r2, sp, #140	; 0x8c
  402d3c:	f003 fab4 	bl	4062a8 <__ssprint_r>
  402d40:	2800      	cmp	r0, #0
  402d42:	f47f aef5 	bne.w	402b30 <_svfprintf_r+0x18c>
  402d46:	f1aa 0a10 	sub.w	sl, sl, #16
  402d4a:	f1ba 0f10 	cmp.w	sl, #16
  402d4e:	9b25      	ldr	r3, [sp, #148]	; 0x94
  402d50:	9a24      	ldr	r2, [sp, #144]	; 0x90
  402d52:	463c      	mov	r4, r7
  402d54:	dce7      	bgt.n	402d26 <_svfprintf_r+0x382>
  402d56:	469b      	mov	fp, r3
  402d58:	462b      	mov	r3, r5
  402d5a:	464d      	mov	r5, r9
  402d5c:	4699      	mov	r9, r3
  402d5e:	3201      	adds	r2, #1
  402d60:	44d3      	add	fp, sl
  402d62:	2a07      	cmp	r2, #7
  402d64:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  402d68:	9224      	str	r2, [sp, #144]	; 0x90
  402d6a:	e884 0600 	stmia.w	r4, {r9, sl}
  402d6e:	f300 8375 	bgt.w	40345c <_svfprintf_r+0xab8>
  402d72:	3408      	adds	r4, #8
  402d74:	9b07      	ldr	r3, [sp, #28]
  402d76:	05d9      	lsls	r1, r3, #23
  402d78:	f100 826c 	bmi.w	403254 <_svfprintf_r+0x8b0>
  402d7c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402d7e:	990d      	ldr	r1, [sp, #52]	; 0x34
  402d80:	9a10      	ldr	r2, [sp, #64]	; 0x40
  402d82:	6022      	str	r2, [r4, #0]
  402d84:	3301      	adds	r3, #1
  402d86:	448b      	add	fp, r1
  402d88:	2b07      	cmp	r3, #7
  402d8a:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  402d8e:	6061      	str	r1, [r4, #4]
  402d90:	9324      	str	r3, [sp, #144]	; 0x90
  402d92:	f300 8346 	bgt.w	403422 <_svfprintf_r+0xa7e>
  402d96:	3408      	adds	r4, #8
  402d98:	9b07      	ldr	r3, [sp, #28]
  402d9a:	075a      	lsls	r2, r3, #29
  402d9c:	d541      	bpl.n	402e22 <_svfprintf_r+0x47e>
  402d9e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  402da0:	9a09      	ldr	r2, [sp, #36]	; 0x24
  402da2:	1a9d      	subs	r5, r3, r2
  402da4:	2d00      	cmp	r5, #0
  402da6:	dd3c      	ble.n	402e22 <_svfprintf_r+0x47e>
  402da8:	2d10      	cmp	r5, #16
  402daa:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402dac:	f8df a3b8 	ldr.w	sl, [pc, #952]	; 403168 <_svfprintf_r+0x7c4>
  402db0:	dd23      	ble.n	402dfa <_svfprintf_r+0x456>
  402db2:	f04f 0810 	mov.w	r8, #16
  402db6:	465a      	mov	r2, fp
  402db8:	f8dd 9020 	ldr.w	r9, [sp, #32]
  402dbc:	e004      	b.n	402dc8 <_svfprintf_r+0x424>
  402dbe:	3d10      	subs	r5, #16
  402dc0:	2d10      	cmp	r5, #16
  402dc2:	f104 0408 	add.w	r4, r4, #8
  402dc6:	dd17      	ble.n	402df8 <_svfprintf_r+0x454>
  402dc8:	3301      	adds	r3, #1
  402dca:	3210      	adds	r2, #16
  402dcc:	2b07      	cmp	r3, #7
  402dce:	9225      	str	r2, [sp, #148]	; 0x94
  402dd0:	9324      	str	r3, [sp, #144]	; 0x90
  402dd2:	f8c4 a000 	str.w	sl, [r4]
  402dd6:	f8c4 8004 	str.w	r8, [r4, #4]
  402dda:	ddf0      	ble.n	402dbe <_svfprintf_r+0x41a>
  402ddc:	4648      	mov	r0, r9
  402dde:	4631      	mov	r1, r6
  402de0:	aa23      	add	r2, sp, #140	; 0x8c
  402de2:	f003 fa61 	bl	4062a8 <__ssprint_r>
  402de6:	2800      	cmp	r0, #0
  402de8:	f47f aea2 	bne.w	402b30 <_svfprintf_r+0x18c>
  402dec:	3d10      	subs	r5, #16
  402dee:	2d10      	cmp	r5, #16
  402df0:	9a25      	ldr	r2, [sp, #148]	; 0x94
  402df2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402df4:	463c      	mov	r4, r7
  402df6:	dce7      	bgt.n	402dc8 <_svfprintf_r+0x424>
  402df8:	4693      	mov	fp, r2
  402dfa:	3301      	adds	r3, #1
  402dfc:	44ab      	add	fp, r5
  402dfe:	2b07      	cmp	r3, #7
  402e00:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  402e04:	9324      	str	r3, [sp, #144]	; 0x90
  402e06:	f8c4 a000 	str.w	sl, [r4]
  402e0a:	6065      	str	r5, [r4, #4]
  402e0c:	dd09      	ble.n	402e22 <_svfprintf_r+0x47e>
  402e0e:	9808      	ldr	r0, [sp, #32]
  402e10:	4631      	mov	r1, r6
  402e12:	aa23      	add	r2, sp, #140	; 0x8c
  402e14:	f003 fa48 	bl	4062a8 <__ssprint_r>
  402e18:	2800      	cmp	r0, #0
  402e1a:	f47f ae89 	bne.w	402b30 <_svfprintf_r+0x18c>
  402e1e:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  402e22:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  402e24:	9a09      	ldr	r2, [sp, #36]	; 0x24
  402e26:	990c      	ldr	r1, [sp, #48]	; 0x30
  402e28:	428a      	cmp	r2, r1
  402e2a:	bfac      	ite	ge
  402e2c:	189b      	addge	r3, r3, r2
  402e2e:	185b      	addlt	r3, r3, r1
  402e30:	930b      	str	r3, [sp, #44]	; 0x2c
  402e32:	f1bb 0f00 	cmp.w	fp, #0
  402e36:	f47f ae73 	bne.w	402b20 <_svfprintf_r+0x17c>
  402e3a:	2300      	movs	r3, #0
  402e3c:	9324      	str	r3, [sp, #144]	; 0x90
  402e3e:	463c      	mov	r4, r7
  402e40:	e5d5      	b.n	4029ee <_svfprintf_r+0x4a>
  402e42:	4619      	mov	r1, r3
  402e44:	9807      	ldr	r0, [sp, #28]
  402e46:	781d      	ldrb	r5, [r3, #0]
  402e48:	f040 0004 	orr.w	r0, r0, #4
  402e4c:	9007      	str	r0, [sp, #28]
  402e4e:	e5fc      	b.n	402a4a <_svfprintf_r+0xa6>
  402e50:	930a      	str	r3, [sp, #40]	; 0x28
  402e52:	9b07      	ldr	r3, [sp, #28]
  402e54:	f013 0320 	ands.w	r3, r3, #32
  402e58:	f000 810e 	beq.w	403078 <_svfprintf_r+0x6d4>
  402e5c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402e5e:	f103 0907 	add.w	r9, r3, #7
  402e62:	f029 0307 	bic.w	r3, r9, #7
  402e66:	f103 0208 	add.w	r2, r3, #8
  402e6a:	e9d3 8900 	ldrd	r8, r9, [r3]
  402e6e:	920e      	str	r2, [sp, #56]	; 0x38
  402e70:	2300      	movs	r3, #0
  402e72:	e67c      	b.n	402b6e <_svfprintf_r+0x1ca>
  402e74:	781d      	ldrb	r5, [r3, #0]
  402e76:	4619      	mov	r1, r3
  402e78:	222b      	movs	r2, #43	; 0x2b
  402e7a:	e5e6      	b.n	402a4a <_svfprintf_r+0xa6>
  402e7c:	781d      	ldrb	r5, [r3, #0]
  402e7e:	2d2a      	cmp	r5, #42	; 0x2a
  402e80:	f103 0101 	add.w	r1, r3, #1
  402e84:	f000 87ad 	beq.w	403de2 <_svfprintf_r+0x143e>
  402e88:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
  402e8c:	2809      	cmp	r0, #9
  402e8e:	460b      	mov	r3, r1
  402e90:	f04f 0a00 	mov.w	sl, #0
  402e94:	f63f adda 	bhi.w	402a4c <_svfprintf_r+0xa8>
  402e98:	f813 5b01 	ldrb.w	r5, [r3], #1
  402e9c:	eb0a 0a8a 	add.w	sl, sl, sl, lsl #2
  402ea0:	eb00 0a4a 	add.w	sl, r0, sl, lsl #1
  402ea4:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
  402ea8:	2809      	cmp	r0, #9
  402eaa:	d9f5      	bls.n	402e98 <_svfprintf_r+0x4f4>
  402eac:	ea4a 7aea 	orr.w	sl, sl, sl, asr #31
  402eb0:	e5cc      	b.n	402a4c <_svfprintf_r+0xa8>
  402eb2:	930a      	str	r3, [sp, #40]	; 0x28
  402eb4:	9b07      	ldr	r3, [sp, #28]
  402eb6:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  402eba:	069b      	lsls	r3, r3, #26
  402ebc:	f140 80a1 	bpl.w	403002 <_svfprintf_r+0x65e>
  402ec0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402ec2:	f103 0907 	add.w	r9, r3, #7
  402ec6:	f029 0907 	bic.w	r9, r9, #7
  402eca:	e9d9 2300 	ldrd	r2, r3, [r9]
  402ece:	f109 0108 	add.w	r1, r9, #8
  402ed2:	910e      	str	r1, [sp, #56]	; 0x38
  402ed4:	4690      	mov	r8, r2
  402ed6:	4699      	mov	r9, r3
  402ed8:	2a00      	cmp	r2, #0
  402eda:	f173 0300 	sbcs.w	r3, r3, #0
  402ede:	f2c0 840b 	blt.w	4036f8 <_svfprintf_r+0xd54>
  402ee2:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  402ee6:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
  402eea:	2301      	movs	r3, #1
  402eec:	e645      	b.n	402b7a <_svfprintf_r+0x1d6>
  402eee:	930a      	str	r3, [sp, #40]	; 0x28
  402ef0:	4b9b      	ldr	r3, [pc, #620]	; (403160 <_svfprintf_r+0x7bc>)
  402ef2:	9316      	str	r3, [sp, #88]	; 0x58
  402ef4:	9b07      	ldr	r3, [sp, #28]
  402ef6:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  402efa:	069b      	lsls	r3, r3, #26
  402efc:	f140 80f3 	bpl.w	4030e6 <_svfprintf_r+0x742>
  402f00:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402f02:	f103 0907 	add.w	r9, r3, #7
  402f06:	f029 0307 	bic.w	r3, r9, #7
  402f0a:	e9d3 8900 	ldrd	r8, r9, [r3]
  402f0e:	f103 0208 	add.w	r2, r3, #8
  402f12:	920e      	str	r2, [sp, #56]	; 0x38
  402f14:	9b07      	ldr	r3, [sp, #28]
  402f16:	07d9      	lsls	r1, r3, #31
  402f18:	f140 80f5 	bpl.w	403106 <_svfprintf_r+0x762>
  402f1c:	ea58 0309 	orrs.w	r3, r8, r9
  402f20:	f000 80f1 	beq.w	403106 <_svfprintf_r+0x762>
  402f24:	9a07      	ldr	r2, [sp, #28]
  402f26:	f88d 5071 	strb.w	r5, [sp, #113]	; 0x71
  402f2a:	2330      	movs	r3, #48	; 0x30
  402f2c:	f042 0202 	orr.w	r2, r2, #2
  402f30:	f88d 3070 	strb.w	r3, [sp, #112]	; 0x70
  402f34:	9207      	str	r2, [sp, #28]
  402f36:	2302      	movs	r3, #2
  402f38:	e619      	b.n	402b6e <_svfprintf_r+0x1ca>
  402f3a:	781d      	ldrb	r5, [r3, #0]
  402f3c:	4619      	mov	r1, r3
  402f3e:	2a00      	cmp	r2, #0
  402f40:	f47f ad83 	bne.w	402a4a <_svfprintf_r+0xa6>
  402f44:	2220      	movs	r2, #32
  402f46:	e580      	b.n	402a4a <_svfprintf_r+0xa6>
  402f48:	9907      	ldr	r1, [sp, #28]
  402f4a:	f041 0120 	orr.w	r1, r1, #32
  402f4e:	9107      	str	r1, [sp, #28]
  402f50:	781d      	ldrb	r5, [r3, #0]
  402f52:	4619      	mov	r1, r3
  402f54:	e579      	b.n	402a4a <_svfprintf_r+0xa6>
  402f56:	930a      	str	r3, [sp, #40]	; 0x28
  402f58:	9b07      	ldr	r3, [sp, #28]
  402f5a:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  402f5e:	069a      	lsls	r2, r3, #26
  402f60:	f140 84a1 	bpl.w	4038a6 <_svfprintf_r+0xf02>
  402f64:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402f66:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402f68:	ea4f 79e1 	mov.w	r9, r1, asr #31
  402f6c:	6813      	ldr	r3, [r2, #0]
  402f6e:	4608      	mov	r0, r1
  402f70:	4688      	mov	r8, r1
  402f72:	3204      	adds	r2, #4
  402f74:	4649      	mov	r1, r9
  402f76:	920e      	str	r2, [sp, #56]	; 0x38
  402f78:	e9c3 0100 	strd	r0, r1, [r3]
  402f7c:	e537      	b.n	4029ee <_svfprintf_r+0x4a>
  402f7e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402f80:	930a      	str	r3, [sp, #40]	; 0x28
  402f82:	6813      	ldr	r3, [r2, #0]
  402f84:	9310      	str	r3, [sp, #64]	; 0x40
  402f86:	f04f 0b00 	mov.w	fp, #0
  402f8a:	f88d b06f 	strb.w	fp, [sp, #111]	; 0x6f
  402f8e:	f102 0904 	add.w	r9, r2, #4
  402f92:	2b00      	cmp	r3, #0
  402f94:	f000 863b 	beq.w	403c0e <_svfprintf_r+0x126a>
  402f98:	f1ba 0f00 	cmp.w	sl, #0
  402f9c:	9810      	ldr	r0, [sp, #64]	; 0x40
  402f9e:	f2c0 85e9 	blt.w	403b74 <_svfprintf_r+0x11d0>
  402fa2:	4659      	mov	r1, fp
  402fa4:	4652      	mov	r2, sl
  402fa6:	f002 fb0b 	bl	4055c0 <memchr>
  402faa:	2800      	cmp	r0, #0
  402fac:	f000 866c 	beq.w	403c88 <_svfprintf_r+0x12e4>
  402fb0:	9b10      	ldr	r3, [sp, #64]	; 0x40
  402fb2:	f8cd b044 	str.w	fp, [sp, #68]	; 0x44
  402fb6:	1ac3      	subs	r3, r0, r3
  402fb8:	930d      	str	r3, [sp, #52]	; 0x34
  402fba:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
  402fbe:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  402fc2:	9309      	str	r3, [sp, #36]	; 0x24
  402fc4:	f8cd b048 	str.w	fp, [sp, #72]	; 0x48
  402fc8:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  402fcc:	e60a      	b.n	402be4 <_svfprintf_r+0x240>
  402fce:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
  402fd2:	2100      	movs	r1, #0
  402fd4:	f813 5b01 	ldrb.w	r5, [r3], #1
  402fd8:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  402fdc:	eb00 0141 	add.w	r1, r0, r1, lsl #1
  402fe0:	f1a5 0030 	sub.w	r0, r5, #48	; 0x30
  402fe4:	2809      	cmp	r0, #9
  402fe6:	d9f5      	bls.n	402fd4 <_svfprintf_r+0x630>
  402fe8:	910c      	str	r1, [sp, #48]	; 0x30
  402fea:	e52f      	b.n	402a4c <_svfprintf_r+0xa8>
  402fec:	930a      	str	r3, [sp, #40]	; 0x28
  402fee:	9b07      	ldr	r3, [sp, #28]
  402ff0:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  402ff4:	f043 0310 	orr.w	r3, r3, #16
  402ff8:	9307      	str	r3, [sp, #28]
  402ffa:	9b07      	ldr	r3, [sp, #28]
  402ffc:	069b      	lsls	r3, r3, #26
  402ffe:	f53f af5f 	bmi.w	402ec0 <_svfprintf_r+0x51c>
  403002:	9b07      	ldr	r3, [sp, #28]
  403004:	06d8      	lsls	r0, r3, #27
  403006:	f100 8368 	bmi.w	4036da <_svfprintf_r+0xd36>
  40300a:	9b07      	ldr	r3, [sp, #28]
  40300c:	0659      	lsls	r1, r3, #25
  40300e:	f140 8364 	bpl.w	4036da <_svfprintf_r+0xd36>
  403012:	990e      	ldr	r1, [sp, #56]	; 0x38
  403014:	f9b1 8000 	ldrsh.w	r8, [r1]
  403018:	3104      	adds	r1, #4
  40301a:	ea4f 79e8 	mov.w	r9, r8, asr #31
  40301e:	4642      	mov	r2, r8
  403020:	464b      	mov	r3, r9
  403022:	910e      	str	r1, [sp, #56]	; 0x38
  403024:	e758      	b.n	402ed8 <_svfprintf_r+0x534>
  403026:	781d      	ldrb	r5, [r3, #0]
  403028:	9907      	ldr	r1, [sp, #28]
  40302a:	2d6c      	cmp	r5, #108	; 0x6c
  40302c:	f000 84cb 	beq.w	4039c6 <_svfprintf_r+0x1022>
  403030:	f041 0110 	orr.w	r1, r1, #16
  403034:	9107      	str	r1, [sp, #28]
  403036:	4619      	mov	r1, r3
  403038:	e507      	b.n	402a4a <_svfprintf_r+0xa6>
  40303a:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  40303c:	6829      	ldr	r1, [r5, #0]
  40303e:	910c      	str	r1, [sp, #48]	; 0x30
  403040:	4608      	mov	r0, r1
  403042:	2800      	cmp	r0, #0
  403044:	4629      	mov	r1, r5
  403046:	f101 0104 	add.w	r1, r1, #4
  40304a:	f2c0 84b5 	blt.w	4039b8 <_svfprintf_r+0x1014>
  40304e:	910e      	str	r1, [sp, #56]	; 0x38
  403050:	781d      	ldrb	r5, [r3, #0]
  403052:	4619      	mov	r1, r3
  403054:	e4f9      	b.n	402a4a <_svfprintf_r+0xa6>
  403056:	9907      	ldr	r1, [sp, #28]
  403058:	f041 0140 	orr.w	r1, r1, #64	; 0x40
  40305c:	9107      	str	r1, [sp, #28]
  40305e:	781d      	ldrb	r5, [r3, #0]
  403060:	4619      	mov	r1, r3
  403062:	e4f2      	b.n	402a4a <_svfprintf_r+0xa6>
  403064:	930a      	str	r3, [sp, #40]	; 0x28
  403066:	9b07      	ldr	r3, [sp, #28]
  403068:	f043 0310 	orr.w	r3, r3, #16
  40306c:	9307      	str	r3, [sp, #28]
  40306e:	9b07      	ldr	r3, [sp, #28]
  403070:	f013 0320 	ands.w	r3, r3, #32
  403074:	f47f aef2 	bne.w	402e5c <_svfprintf_r+0x4b8>
  403078:	9a07      	ldr	r2, [sp, #28]
  40307a:	f012 0210 	ands.w	r2, r2, #16
  40307e:	f040 8319 	bne.w	4036b4 <_svfprintf_r+0xd10>
  403082:	9b07      	ldr	r3, [sp, #28]
  403084:	f013 0340 	ands.w	r3, r3, #64	; 0x40
  403088:	f000 8314 	beq.w	4036b4 <_svfprintf_r+0xd10>
  40308c:	990e      	ldr	r1, [sp, #56]	; 0x38
  40308e:	4613      	mov	r3, r2
  403090:	460a      	mov	r2, r1
  403092:	3204      	adds	r2, #4
  403094:	f8b1 8000 	ldrh.w	r8, [r1]
  403098:	920e      	str	r2, [sp, #56]	; 0x38
  40309a:	f04f 0900 	mov.w	r9, #0
  40309e:	e566      	b.n	402b6e <_svfprintf_r+0x1ca>
  4030a0:	930a      	str	r3, [sp, #40]	; 0x28
  4030a2:	9b07      	ldr	r3, [sp, #28]
  4030a4:	f043 0310 	orr.w	r3, r3, #16
  4030a8:	9307      	str	r3, [sp, #28]
  4030aa:	9b07      	ldr	r3, [sp, #28]
  4030ac:	0698      	lsls	r0, r3, #26
  4030ae:	f53f ad53 	bmi.w	402b58 <_svfprintf_r+0x1b4>
  4030b2:	9b07      	ldr	r3, [sp, #28]
  4030b4:	06d9      	lsls	r1, r3, #27
  4030b6:	f100 8306 	bmi.w	4036c6 <_svfprintf_r+0xd22>
  4030ba:	9b07      	ldr	r3, [sp, #28]
  4030bc:	065a      	lsls	r2, r3, #25
  4030be:	f140 8302 	bpl.w	4036c6 <_svfprintf_r+0xd22>
  4030c2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4030c4:	f8b2 8000 	ldrh.w	r8, [r2]
  4030c8:	3204      	adds	r2, #4
  4030ca:	f04f 0900 	mov.w	r9, #0
  4030ce:	2301      	movs	r3, #1
  4030d0:	920e      	str	r2, [sp, #56]	; 0x38
  4030d2:	e54c      	b.n	402b6e <_svfprintf_r+0x1ca>
  4030d4:	930a      	str	r3, [sp, #40]	; 0x28
  4030d6:	4b23      	ldr	r3, [pc, #140]	; (403164 <_svfprintf_r+0x7c0>)
  4030d8:	9316      	str	r3, [sp, #88]	; 0x58
  4030da:	9b07      	ldr	r3, [sp, #28]
  4030dc:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  4030e0:	069b      	lsls	r3, r3, #26
  4030e2:	f53f af0d 	bmi.w	402f00 <_svfprintf_r+0x55c>
  4030e6:	9b07      	ldr	r3, [sp, #28]
  4030e8:	06d8      	lsls	r0, r3, #27
  4030ea:	f140 83cd 	bpl.w	403888 <_svfprintf_r+0xee4>
  4030ee:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4030f0:	4613      	mov	r3, r2
  4030f2:	681b      	ldr	r3, [r3, #0]
  4030f4:	4698      	mov	r8, r3
  4030f6:	9b07      	ldr	r3, [sp, #28]
  4030f8:	3204      	adds	r2, #4
  4030fa:	07d9      	lsls	r1, r3, #31
  4030fc:	920e      	str	r2, [sp, #56]	; 0x38
  4030fe:	f04f 0900 	mov.w	r9, #0
  403102:	f53f af0b 	bmi.w	402f1c <_svfprintf_r+0x578>
  403106:	2302      	movs	r3, #2
  403108:	e531      	b.n	402b6e <_svfprintf_r+0x1ca>
  40310a:	990e      	ldr	r1, [sp, #56]	; 0x38
  40310c:	930a      	str	r3, [sp, #40]	; 0x28
  40310e:	680a      	ldr	r2, [r1, #0]
  403110:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
  403114:	2300      	movs	r3, #0
  403116:	2201      	movs	r2, #1
  403118:	3104      	adds	r1, #4
  40311a:	469c      	mov	ip, r3
  40311c:	9209      	str	r2, [sp, #36]	; 0x24
  40311e:	910e      	str	r1, [sp, #56]	; 0x38
  403120:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
  403124:	ab26      	add	r3, sp, #152	; 0x98
  403126:	f8cd c044 	str.w	ip, [sp, #68]	; 0x44
  40312a:	f8cd c048 	str.w	ip, [sp, #72]	; 0x48
  40312e:	920d      	str	r2, [sp, #52]	; 0x34
  403130:	9310      	str	r3, [sp, #64]	; 0x40
  403132:	e55d      	b.n	402bf0 <_svfprintf_r+0x24c>
  403134:	9907      	ldr	r1, [sp, #28]
  403136:	f041 0108 	orr.w	r1, r1, #8
  40313a:	9107      	str	r1, [sp, #28]
  40313c:	781d      	ldrb	r5, [r3, #0]
  40313e:	4619      	mov	r1, r3
  403140:	e483      	b.n	402a4a <_svfprintf_r+0xa6>
  403142:	9907      	ldr	r1, [sp, #28]
  403144:	f041 0101 	orr.w	r1, r1, #1
  403148:	9107      	str	r1, [sp, #28]
  40314a:	781d      	ldrb	r5, [r3, #0]
  40314c:	4619      	mov	r1, r3
  40314e:	e47c      	b.n	402a4a <_svfprintf_r+0xa6>
  403150:	9907      	ldr	r1, [sp, #28]
  403152:	f041 0180 	orr.w	r1, r1, #128	; 0x80
  403156:	9107      	str	r1, [sp, #28]
  403158:	781d      	ldrb	r5, [r3, #0]
  40315a:	4619      	mov	r1, r3
  40315c:	e475      	b.n	402a4a <_svfprintf_r+0xa6>
  40315e:	bf00      	nop
  403160:	00407b28 	.word	0x00407b28
  403164:	00407b14 	.word	0x00407b14
  403168:	00407af4 	.word	0x00407af4
  40316c:	00407ae4 	.word	0x00407ae4
  403170:	930a      	str	r3, [sp, #40]	; 0x28
  403172:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403174:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  403178:	f103 0907 	add.w	r9, r3, #7
  40317c:	f029 0307 	bic.w	r3, r9, #7
  403180:	f103 0208 	add.w	r2, r3, #8
  403184:	920e      	str	r2, [sp, #56]	; 0x38
  403186:	681a      	ldr	r2, [r3, #0]
  403188:	9214      	str	r2, [sp, #80]	; 0x50
  40318a:	685b      	ldr	r3, [r3, #4]
  40318c:	9315      	str	r3, [sp, #84]	; 0x54
  40318e:	9915      	ldr	r1, [sp, #84]	; 0x54
  403190:	9814      	ldr	r0, [sp, #80]	; 0x50
  403192:	f003 f84b 	bl	40622c <__fpclassifyd>
  403196:	2801      	cmp	r0, #1
  403198:	46d3      	mov	fp, sl
  40319a:	9814      	ldr	r0, [sp, #80]	; 0x50
  40319c:	9915      	ldr	r1, [sp, #84]	; 0x54
  40319e:	f040 8359 	bne.w	403854 <_svfprintf_r+0xeb0>
  4031a2:	2200      	movs	r2, #0
  4031a4:	2300      	movs	r3, #0
  4031a6:	f003 fdad 	bl	406d04 <__aeabi_dcmplt>
  4031aa:	2800      	cmp	r0, #0
  4031ac:	f040 8564 	bne.w	403c78 <_svfprintf_r+0x12d4>
  4031b0:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  4031b4:	9b07      	ldr	r3, [sp, #28]
  4031b6:	4abe      	ldr	r2, [pc, #760]	; (4034b0 <_svfprintf_r+0xb0c>)
  4031b8:	f8df e300 	ldr.w	lr, [pc, #768]	; 4034bc <_svfprintf_r+0xb18>
  4031bc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  4031c0:	9307      	str	r3, [sp, #28]
  4031c2:	4613      	mov	r3, r2
  4031c4:	2103      	movs	r1, #3
  4031c6:	2000      	movs	r0, #0
  4031c8:	2d47      	cmp	r5, #71	; 0x47
  4031ca:	bfd8      	it	le
  4031cc:	4673      	movle	r3, lr
  4031ce:	9109      	str	r1, [sp, #36]	; 0x24
  4031d0:	9011      	str	r0, [sp, #68]	; 0x44
  4031d2:	9310      	str	r3, [sp, #64]	; 0x40
  4031d4:	910d      	str	r1, [sp, #52]	; 0x34
  4031d6:	9012      	str	r0, [sp, #72]	; 0x48
  4031d8:	e504      	b.n	402be4 <_svfprintf_r+0x240>
  4031da:	980e      	ldr	r0, [sp, #56]	; 0x38
  4031dc:	9907      	ldr	r1, [sp, #28]
  4031de:	930a      	str	r3, [sp, #40]	; 0x28
  4031e0:	2230      	movs	r2, #48	; 0x30
  4031e2:	6803      	ldr	r3, [r0, #0]
  4031e4:	f88d 2070 	strb.w	r2, [sp, #112]	; 0x70
  4031e8:	4602      	mov	r2, r0
  4031ea:	2578      	movs	r5, #120	; 0x78
  4031ec:	f041 0102 	orr.w	r1, r1, #2
  4031f0:	3204      	adds	r2, #4
  4031f2:	4698      	mov	r8, r3
  4031f4:	4baf      	ldr	r3, [pc, #700]	; (4034b4 <_svfprintf_r+0xb10>)
  4031f6:	9316      	str	r3, [sp, #88]	; 0x58
  4031f8:	9107      	str	r1, [sp, #28]
  4031fa:	920e      	str	r2, [sp, #56]	; 0x38
  4031fc:	f04f 0900 	mov.w	r9, #0
  403200:	f88d 5071 	strb.w	r5, [sp, #113]	; 0x71
  403204:	2302      	movs	r3, #2
  403206:	e4b2      	b.n	402b6e <_svfprintf_r+0x1ca>
  403208:	930a      	str	r3, [sp, #40]	; 0x28
  40320a:	f88d 206f 	strb.w	r2, [sp, #111]	; 0x6f
  40320e:	2d00      	cmp	r5, #0
  403210:	f000 83c6 	beq.w	4039a0 <_svfprintf_r+0xffc>
  403214:	2300      	movs	r3, #0
  403216:	2201      	movs	r2, #1
  403218:	469c      	mov	ip, r3
  40321a:	9209      	str	r2, [sp, #36]	; 0x24
  40321c:	f88d 5098 	strb.w	r5, [sp, #152]	; 0x98
  403220:	e77e      	b.n	403120 <_svfprintf_r+0x77c>
  403222:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  403226:	e539      	b.n	402c9c <_svfprintf_r+0x2f8>
  403228:	2b01      	cmp	r3, #1
  40322a:	f47f acb8 	bne.w	402b9e <_svfprintf_r+0x1fa>
  40322e:	f1b9 0f00 	cmp.w	r9, #0
  403232:	bf08      	it	eq
  403234:	f1b8 0f0a 	cmpeq.w	r8, #10
  403238:	f080 821c 	bcs.w	403674 <_svfprintf_r+0xcd0>
  40323c:	f50d 7b80 	add.w	fp, sp, #256	; 0x100
  403240:	f108 0830 	add.w	r8, r8, #48	; 0x30
  403244:	f80b 8d41 	strb.w	r8, [fp, #-65]!
  403248:	ebcb 0307 	rsb	r3, fp, r7
  40324c:	930d      	str	r3, [sp, #52]	; 0x34
  40324e:	f8cd b040 	str.w	fp, [sp, #64]	; 0x40
  403252:	e4bf      	b.n	402bd4 <_svfprintf_r+0x230>
  403254:	2d65      	cmp	r5, #101	; 0x65
  403256:	f340 80a0 	ble.w	40339a <_svfprintf_r+0x9f6>
  40325a:	9814      	ldr	r0, [sp, #80]	; 0x50
  40325c:	9915      	ldr	r1, [sp, #84]	; 0x54
  40325e:	2200      	movs	r2, #0
  403260:	2300      	movs	r3, #0
  403262:	f003 fd45 	bl	406cf0 <__aeabi_dcmpeq>
  403266:	2800      	cmp	r0, #0
  403268:	f000 8145 	beq.w	4034f6 <_svfprintf_r+0xb52>
  40326c:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40326e:	4a92      	ldr	r2, [pc, #584]	; (4034b8 <_svfprintf_r+0xb14>)
  403270:	6022      	str	r2, [r4, #0]
  403272:	3301      	adds	r3, #1
  403274:	f10b 0b01 	add.w	fp, fp, #1
  403278:	2201      	movs	r2, #1
  40327a:	2b07      	cmp	r3, #7
  40327c:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  403280:	9324      	str	r3, [sp, #144]	; 0x90
  403282:	6062      	str	r2, [r4, #4]
  403284:	f300 8334 	bgt.w	4038f0 <_svfprintf_r+0xf4c>
  403288:	3408      	adds	r4, #8
  40328a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40328c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  40328e:	4293      	cmp	r3, r2
  403290:	db03      	blt.n	40329a <_svfprintf_r+0x8f6>
  403292:	9b07      	ldr	r3, [sp, #28]
  403294:	07da      	lsls	r2, r3, #31
  403296:	f57f ad7f 	bpl.w	402d98 <_svfprintf_r+0x3f4>
  40329a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40329c:	9918      	ldr	r1, [sp, #96]	; 0x60
  40329e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
  4032a0:	6022      	str	r2, [r4, #0]
  4032a2:	3301      	adds	r3, #1
  4032a4:	448b      	add	fp, r1
  4032a6:	2b07      	cmp	r3, #7
  4032a8:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  4032ac:	6061      	str	r1, [r4, #4]
  4032ae:	9324      	str	r3, [sp, #144]	; 0x90
  4032b0:	f300 8390 	bgt.w	4039d4 <_svfprintf_r+0x1030>
  4032b4:	3408      	adds	r4, #8
  4032b6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4032b8:	1e5d      	subs	r5, r3, #1
  4032ba:	2d00      	cmp	r5, #0
  4032bc:	f77f ad6c 	ble.w	402d98 <_svfprintf_r+0x3f4>
  4032c0:	2d10      	cmp	r5, #16
  4032c2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4032c4:	f8df 91f8 	ldr.w	r9, [pc, #504]	; 4034c0 <_svfprintf_r+0xb1c>
  4032c8:	f340 81ba 	ble.w	403640 <_svfprintf_r+0xc9c>
  4032cc:	f04f 0810 	mov.w	r8, #16
  4032d0:	465a      	mov	r2, fp
  4032d2:	f8dd a020 	ldr.w	sl, [sp, #32]
  4032d6:	e004      	b.n	4032e2 <_svfprintf_r+0x93e>
  4032d8:	3408      	adds	r4, #8
  4032da:	3d10      	subs	r5, #16
  4032dc:	2d10      	cmp	r5, #16
  4032de:	f340 81ae 	ble.w	40363e <_svfprintf_r+0xc9a>
  4032e2:	3301      	adds	r3, #1
  4032e4:	3210      	adds	r2, #16
  4032e6:	2b07      	cmp	r3, #7
  4032e8:	9225      	str	r2, [sp, #148]	; 0x94
  4032ea:	9324      	str	r3, [sp, #144]	; 0x90
  4032ec:	f8c4 9000 	str.w	r9, [r4]
  4032f0:	f8c4 8004 	str.w	r8, [r4, #4]
  4032f4:	ddf0      	ble.n	4032d8 <_svfprintf_r+0x934>
  4032f6:	4650      	mov	r0, sl
  4032f8:	4631      	mov	r1, r6
  4032fa:	aa23      	add	r2, sp, #140	; 0x8c
  4032fc:	f002 ffd4 	bl	4062a8 <__ssprint_r>
  403300:	2800      	cmp	r0, #0
  403302:	f47f ac15 	bne.w	402b30 <_svfprintf_r+0x18c>
  403306:	9a25      	ldr	r2, [sp, #148]	; 0x94
  403308:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40330a:	463c      	mov	r4, r7
  40330c:	e7e5      	b.n	4032da <_svfprintf_r+0x936>
  40330e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403310:	9a09      	ldr	r2, [sp, #36]	; 0x24
  403312:	ebc2 0a03 	rsb	sl, r2, r3
  403316:	f1ba 0f00 	cmp.w	sl, #0
  40331a:	f77f ace7 	ble.w	402cec <_svfprintf_r+0x348>
  40331e:	f1ba 0f10 	cmp.w	sl, #16
  403322:	9a24      	ldr	r2, [sp, #144]	; 0x90
  403324:	f8df 9198 	ldr.w	r9, [pc, #408]	; 4034c0 <_svfprintf_r+0xb1c>
  403328:	dd2b      	ble.n	403382 <_svfprintf_r+0x9de>
  40332a:	4649      	mov	r1, r9
  40332c:	465b      	mov	r3, fp
  40332e:	46a9      	mov	r9, r5
  403330:	f04f 0810 	mov.w	r8, #16
  403334:	f8dd b020 	ldr.w	fp, [sp, #32]
  403338:	460d      	mov	r5, r1
  40333a:	e006      	b.n	40334a <_svfprintf_r+0x9a6>
  40333c:	f1aa 0a10 	sub.w	sl, sl, #16
  403340:	f1ba 0f10 	cmp.w	sl, #16
  403344:	f104 0408 	add.w	r4, r4, #8
  403348:	dd17      	ble.n	40337a <_svfprintf_r+0x9d6>
  40334a:	3201      	adds	r2, #1
  40334c:	3310      	adds	r3, #16
  40334e:	2a07      	cmp	r2, #7
  403350:	9325      	str	r3, [sp, #148]	; 0x94
  403352:	9224      	str	r2, [sp, #144]	; 0x90
  403354:	e884 0120 	stmia.w	r4, {r5, r8}
  403358:	ddf0      	ble.n	40333c <_svfprintf_r+0x998>
  40335a:	4658      	mov	r0, fp
  40335c:	4631      	mov	r1, r6
  40335e:	aa23      	add	r2, sp, #140	; 0x8c
  403360:	f002 ffa2 	bl	4062a8 <__ssprint_r>
  403364:	2800      	cmp	r0, #0
  403366:	f47f abe3 	bne.w	402b30 <_svfprintf_r+0x18c>
  40336a:	f1aa 0a10 	sub.w	sl, sl, #16
  40336e:	f1ba 0f10 	cmp.w	sl, #16
  403372:	9b25      	ldr	r3, [sp, #148]	; 0x94
  403374:	9a24      	ldr	r2, [sp, #144]	; 0x90
  403376:	463c      	mov	r4, r7
  403378:	dce7      	bgt.n	40334a <_svfprintf_r+0x9a6>
  40337a:	469b      	mov	fp, r3
  40337c:	462b      	mov	r3, r5
  40337e:	464d      	mov	r5, r9
  403380:	4699      	mov	r9, r3
  403382:	3201      	adds	r2, #1
  403384:	44d3      	add	fp, sl
  403386:	2a07      	cmp	r2, #7
  403388:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  40338c:	9224      	str	r2, [sp, #144]	; 0x90
  40338e:	e884 0600 	stmia.w	r4, {r9, sl}
  403392:	f300 8252 	bgt.w	40383a <_svfprintf_r+0xe96>
  403396:	3408      	adds	r4, #8
  403398:	e4a8      	b.n	402cec <_svfprintf_r+0x348>
  40339a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40339c:	9d24      	ldr	r5, [sp, #144]	; 0x90
  40339e:	2b01      	cmp	r3, #1
  4033a0:	f340 8220 	ble.w	4037e4 <_svfprintf_r+0xe40>
  4033a4:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4033a6:	6023      	str	r3, [r4, #0]
  4033a8:	3501      	adds	r5, #1
  4033aa:	f10b 0301 	add.w	r3, fp, #1
  4033ae:	2201      	movs	r2, #1
  4033b0:	2d07      	cmp	r5, #7
  4033b2:	9325      	str	r3, [sp, #148]	; 0x94
  4033b4:	9524      	str	r5, [sp, #144]	; 0x90
  4033b6:	6062      	str	r2, [r4, #4]
  4033b8:	f300 8226 	bgt.w	403808 <_svfprintf_r+0xe64>
  4033bc:	3408      	adds	r4, #8
  4033be:	9918      	ldr	r1, [sp, #96]	; 0x60
  4033c0:	6061      	str	r1, [r4, #4]
  4033c2:	3501      	adds	r5, #1
  4033c4:	eb03 0b01 	add.w	fp, r3, r1
  4033c8:	2d07      	cmp	r5, #7
  4033ca:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  4033cc:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  4033d0:	9524      	str	r5, [sp, #144]	; 0x90
  4033d2:	6023      	str	r3, [r4, #0]
  4033d4:	f300 8224 	bgt.w	403820 <_svfprintf_r+0xe7c>
  4033d8:	3408      	adds	r4, #8
  4033da:	2300      	movs	r3, #0
  4033dc:	9814      	ldr	r0, [sp, #80]	; 0x50
  4033de:	9915      	ldr	r1, [sp, #84]	; 0x54
  4033e0:	2200      	movs	r2, #0
  4033e2:	f003 fc85 	bl	406cf0 <__aeabi_dcmpeq>
  4033e6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4033e8:	2800      	cmp	r0, #0
  4033ea:	f040 80de 	bne.w	4035aa <_svfprintf_r+0xc06>
  4033ee:	9a10      	ldr	r2, [sp, #64]	; 0x40
  4033f0:	3b01      	subs	r3, #1
  4033f2:	3501      	adds	r5, #1
  4033f4:	3201      	adds	r2, #1
  4033f6:	449b      	add	fp, r3
  4033f8:	2d07      	cmp	r5, #7
  4033fa:	9524      	str	r5, [sp, #144]	; 0x90
  4033fc:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  403400:	6022      	str	r2, [r4, #0]
  403402:	6063      	str	r3, [r4, #4]
  403404:	f300 810e 	bgt.w	403624 <_svfprintf_r+0xc80>
  403408:	3408      	adds	r4, #8
  40340a:	9a19      	ldr	r2, [sp, #100]	; 0x64
  40340c:	6062      	str	r2, [r4, #4]
  40340e:	3501      	adds	r5, #1
  403410:	4493      	add	fp, r2
  403412:	ab1f      	add	r3, sp, #124	; 0x7c
  403414:	2d07      	cmp	r5, #7
  403416:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  40341a:	9524      	str	r5, [sp, #144]	; 0x90
  40341c:	6023      	str	r3, [r4, #0]
  40341e:	f77f acba 	ble.w	402d96 <_svfprintf_r+0x3f2>
  403422:	9808      	ldr	r0, [sp, #32]
  403424:	4631      	mov	r1, r6
  403426:	aa23      	add	r2, sp, #140	; 0x8c
  403428:	f002 ff3e 	bl	4062a8 <__ssprint_r>
  40342c:	2800      	cmp	r0, #0
  40342e:	f47f ab7f 	bne.w	402b30 <_svfprintf_r+0x18c>
  403432:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  403436:	463c      	mov	r4, r7
  403438:	e4ae      	b.n	402d98 <_svfprintf_r+0x3f4>
  40343a:	2b00      	cmp	r3, #0
  40343c:	d132      	bne.n	4034a4 <_svfprintf_r+0xb00>
  40343e:	9b07      	ldr	r3, [sp, #28]
  403440:	07d8      	lsls	r0, r3, #31
  403442:	d52f      	bpl.n	4034a4 <_svfprintf_r+0xb00>
  403444:	f50d 7b80 	add.w	fp, sp, #256	; 0x100
  403448:	2330      	movs	r3, #48	; 0x30
  40344a:	f80b 3d41 	strb.w	r3, [fp, #-65]!
  40344e:	ebcb 0307 	rsb	r3, fp, r7
  403452:	930d      	str	r3, [sp, #52]	; 0x34
  403454:	f8cd b040 	str.w	fp, [sp, #64]	; 0x40
  403458:	f7ff bbbc 	b.w	402bd4 <_svfprintf_r+0x230>
  40345c:	9808      	ldr	r0, [sp, #32]
  40345e:	4631      	mov	r1, r6
  403460:	aa23      	add	r2, sp, #140	; 0x8c
  403462:	f002 ff21 	bl	4062a8 <__ssprint_r>
  403466:	2800      	cmp	r0, #0
  403468:	f47f ab62 	bne.w	402b30 <_svfprintf_r+0x18c>
  40346c:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  403470:	463c      	mov	r4, r7
  403472:	e47f      	b.n	402d74 <_svfprintf_r+0x3d0>
  403474:	9808      	ldr	r0, [sp, #32]
  403476:	4631      	mov	r1, r6
  403478:	aa23      	add	r2, sp, #140	; 0x8c
  40347a:	f002 ff15 	bl	4062a8 <__ssprint_r>
  40347e:	2800      	cmp	r0, #0
  403480:	f47f ab56 	bne.w	402b30 <_svfprintf_r+0x18c>
  403484:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  403488:	463c      	mov	r4, r7
  40348a:	e41a      	b.n	402cc2 <_svfprintf_r+0x31e>
  40348c:	9808      	ldr	r0, [sp, #32]
  40348e:	4631      	mov	r1, r6
  403490:	aa23      	add	r2, sp, #140	; 0x8c
  403492:	f002 ff09 	bl	4062a8 <__ssprint_r>
  403496:	2800      	cmp	r0, #0
  403498:	f47f ab4a 	bne.w	402b30 <_svfprintf_r+0x18c>
  40349c:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  4034a0:	463c      	mov	r4, r7
  4034a2:	e41f      	b.n	402ce4 <_svfprintf_r+0x340>
  4034a4:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
  4034a8:	9710      	str	r7, [sp, #64]	; 0x40
  4034aa:	f7ff bb93 	b.w	402bd4 <_svfprintf_r+0x230>
  4034ae:	bf00      	nop
  4034b0:	00407b08 	.word	0x00407b08
  4034b4:	00407b28 	.word	0x00407b28
  4034b8:	00407b44 	.word	0x00407b44
  4034bc:	00407b04 	.word	0x00407b04
  4034c0:	00407ae4 	.word	0x00407ae4
  4034c4:	9816      	ldr	r0, [sp, #88]	; 0x58
  4034c6:	46bb      	mov	fp, r7
  4034c8:	ea4f 1318 	mov.w	r3, r8, lsr #4
  4034cc:	f008 010f 	and.w	r1, r8, #15
  4034d0:	ea43 7309 	orr.w	r3, r3, r9, lsl #28
  4034d4:	ea4f 1219 	mov.w	r2, r9, lsr #4
  4034d8:	4698      	mov	r8, r3
  4034da:	4691      	mov	r9, r2
  4034dc:	5c43      	ldrb	r3, [r0, r1]
  4034de:	f80b 3d01 	strb.w	r3, [fp, #-1]!
  4034e2:	ea58 0309 	orrs.w	r3, r8, r9
  4034e6:	d1ef      	bne.n	4034c8 <_svfprintf_r+0xb24>
  4034e8:	465b      	mov	r3, fp
  4034ea:	f8cd b040 	str.w	fp, [sp, #64]	; 0x40
  4034ee:	1afb      	subs	r3, r7, r3
  4034f0:	930d      	str	r3, [sp, #52]	; 0x34
  4034f2:	f7ff bb6f 	b.w	402bd4 <_svfprintf_r+0x230>
  4034f6:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  4034f8:	2d00      	cmp	r5, #0
  4034fa:	f340 8205 	ble.w	403908 <_svfprintf_r+0xf64>
  4034fe:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  403500:	9912      	ldr	r1, [sp, #72]	; 0x48
  403502:	428a      	cmp	r2, r1
  403504:	4613      	mov	r3, r2
  403506:	bfa8      	it	ge
  403508:	460b      	movge	r3, r1
  40350a:	461d      	mov	r5, r3
  40350c:	9910      	ldr	r1, [sp, #64]	; 0x40
  40350e:	2d00      	cmp	r5, #0
  403510:	eb01 0a02 	add.w	sl, r1, r2
  403514:	dd0b      	ble.n	40352e <_svfprintf_r+0xb8a>
  403516:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403518:	6021      	str	r1, [r4, #0]
  40351a:	3301      	adds	r3, #1
  40351c:	44ab      	add	fp, r5
  40351e:	2b07      	cmp	r3, #7
  403520:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  403524:	6065      	str	r5, [r4, #4]
  403526:	9324      	str	r3, [sp, #144]	; 0x90
  403528:	f300 834d 	bgt.w	403bc6 <_svfprintf_r+0x1222>
  40352c:	3408      	adds	r4, #8
  40352e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403530:	2d00      	cmp	r5, #0
  403532:	bfa8      	it	ge
  403534:	1b5b      	subge	r3, r3, r5
  403536:	2b00      	cmp	r3, #0
  403538:	461d      	mov	r5, r3
  40353a:	f340 80f5 	ble.w	403728 <_svfprintf_r+0xd84>
  40353e:	2d10      	cmp	r5, #16
  403540:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403542:	f8df 95f4 	ldr.w	r9, [pc, #1524]	; 403b38 <_svfprintf_r+0x1194>
  403546:	f340 81c6 	ble.w	4038d6 <_svfprintf_r+0xf32>
  40354a:	465a      	mov	r2, fp
  40354c:	f04f 0810 	mov.w	r8, #16
  403550:	f8dd b020 	ldr.w	fp, [sp, #32]
  403554:	e004      	b.n	403560 <_svfprintf_r+0xbbc>
  403556:	3408      	adds	r4, #8
  403558:	3d10      	subs	r5, #16
  40355a:	2d10      	cmp	r5, #16
  40355c:	f340 81ba 	ble.w	4038d4 <_svfprintf_r+0xf30>
  403560:	3301      	adds	r3, #1
  403562:	3210      	adds	r2, #16
  403564:	2b07      	cmp	r3, #7
  403566:	9225      	str	r2, [sp, #148]	; 0x94
  403568:	9324      	str	r3, [sp, #144]	; 0x90
  40356a:	f8c4 9000 	str.w	r9, [r4]
  40356e:	f8c4 8004 	str.w	r8, [r4, #4]
  403572:	ddf0      	ble.n	403556 <_svfprintf_r+0xbb2>
  403574:	4658      	mov	r0, fp
  403576:	4631      	mov	r1, r6
  403578:	aa23      	add	r2, sp, #140	; 0x8c
  40357a:	f002 fe95 	bl	4062a8 <__ssprint_r>
  40357e:	2800      	cmp	r0, #0
  403580:	f47f aad6 	bne.w	402b30 <_svfprintf_r+0x18c>
  403584:	9a25      	ldr	r2, [sp, #148]	; 0x94
  403586:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403588:	463c      	mov	r4, r7
  40358a:	e7e5      	b.n	403558 <_svfprintf_r+0xbb4>
  40358c:	9808      	ldr	r0, [sp, #32]
  40358e:	4631      	mov	r1, r6
  403590:	aa23      	add	r2, sp, #140	; 0x8c
  403592:	f002 fe89 	bl	4062a8 <__ssprint_r>
  403596:	2800      	cmp	r0, #0
  403598:	f47f aaca 	bne.w	402b30 <_svfprintf_r+0x18c>
  40359c:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  4035a0:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  4035a4:	463c      	mov	r4, r7
  4035a6:	f7ff bb79 	b.w	402c9c <_svfprintf_r+0x2f8>
  4035aa:	f103 38ff 	add.w	r8, r3, #4294967295
  4035ae:	f1b8 0f00 	cmp.w	r8, #0
  4035b2:	f77f af2a 	ble.w	40340a <_svfprintf_r+0xa66>
  4035b6:	f1b8 0f10 	cmp.w	r8, #16
  4035ba:	f8df 957c 	ldr.w	r9, [pc, #1404]	; 403b38 <_svfprintf_r+0x1194>
  4035be:	dd25      	ble.n	40360c <_svfprintf_r+0xc68>
  4035c0:	465b      	mov	r3, fp
  4035c2:	f04f 0a10 	mov.w	sl, #16
  4035c6:	f8dd b020 	ldr.w	fp, [sp, #32]
  4035ca:	e006      	b.n	4035da <_svfprintf_r+0xc36>
  4035cc:	f1a8 0810 	sub.w	r8, r8, #16
  4035d0:	f1b8 0f10 	cmp.w	r8, #16
  4035d4:	f104 0408 	add.w	r4, r4, #8
  4035d8:	dd17      	ble.n	40360a <_svfprintf_r+0xc66>
  4035da:	3501      	adds	r5, #1
  4035dc:	3310      	adds	r3, #16
  4035de:	2d07      	cmp	r5, #7
  4035e0:	9325      	str	r3, [sp, #148]	; 0x94
  4035e2:	9524      	str	r5, [sp, #144]	; 0x90
  4035e4:	e884 0600 	stmia.w	r4, {r9, sl}
  4035e8:	ddf0      	ble.n	4035cc <_svfprintf_r+0xc28>
  4035ea:	4658      	mov	r0, fp
  4035ec:	4631      	mov	r1, r6
  4035ee:	aa23      	add	r2, sp, #140	; 0x8c
  4035f0:	f002 fe5a 	bl	4062a8 <__ssprint_r>
  4035f4:	2800      	cmp	r0, #0
  4035f6:	f47f aa9b 	bne.w	402b30 <_svfprintf_r+0x18c>
  4035fa:	f1a8 0810 	sub.w	r8, r8, #16
  4035fe:	f1b8 0f10 	cmp.w	r8, #16
  403602:	9b25      	ldr	r3, [sp, #148]	; 0x94
  403604:	9d24      	ldr	r5, [sp, #144]	; 0x90
  403606:	463c      	mov	r4, r7
  403608:	dce7      	bgt.n	4035da <_svfprintf_r+0xc36>
  40360a:	469b      	mov	fp, r3
  40360c:	3501      	adds	r5, #1
  40360e:	44c3      	add	fp, r8
  403610:	2d07      	cmp	r5, #7
  403612:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  403616:	9524      	str	r5, [sp, #144]	; 0x90
  403618:	f8c4 9000 	str.w	r9, [r4]
  40361c:	f8c4 8004 	str.w	r8, [r4, #4]
  403620:	f77f aef2 	ble.w	403408 <_svfprintf_r+0xa64>
  403624:	9808      	ldr	r0, [sp, #32]
  403626:	4631      	mov	r1, r6
  403628:	aa23      	add	r2, sp, #140	; 0x8c
  40362a:	f002 fe3d 	bl	4062a8 <__ssprint_r>
  40362e:	2800      	cmp	r0, #0
  403630:	f47f aa7e 	bne.w	402b30 <_svfprintf_r+0x18c>
  403634:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  403638:	9d24      	ldr	r5, [sp, #144]	; 0x90
  40363a:	463c      	mov	r4, r7
  40363c:	e6e5      	b.n	40340a <_svfprintf_r+0xa66>
  40363e:	4693      	mov	fp, r2
  403640:	3301      	adds	r3, #1
  403642:	44ab      	add	fp, r5
  403644:	2b07      	cmp	r3, #7
  403646:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  40364a:	9324      	str	r3, [sp, #144]	; 0x90
  40364c:	f8c4 9000 	str.w	r9, [r4]
  403650:	6065      	str	r5, [r4, #4]
  403652:	f77f aba0 	ble.w	402d96 <_svfprintf_r+0x3f2>
  403656:	e6e4      	b.n	403422 <_svfprintf_r+0xa7e>
  403658:	2b30      	cmp	r3, #48	; 0x30
  40365a:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40365c:	f43f af47 	beq.w	4034ee <_svfprintf_r+0xb4a>
  403660:	3b01      	subs	r3, #1
  403662:	461a      	mov	r2, r3
  403664:	9310      	str	r3, [sp, #64]	; 0x40
  403666:	1aba      	subs	r2, r7, r2
  403668:	2330      	movs	r3, #48	; 0x30
  40366a:	920d      	str	r2, [sp, #52]	; 0x34
  40366c:	f801 3c01 	strb.w	r3, [r1, #-1]
  403670:	f7ff bab0 	b.w	402bd4 <_svfprintf_r+0x230>
  403674:	46bb      	mov	fp, r7
  403676:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
  40367a:	4640      	mov	r0, r8
  40367c:	4649      	mov	r1, r9
  40367e:	220a      	movs	r2, #10
  403680:	2300      	movs	r3, #0
  403682:	f003 fb8f 	bl	406da4 <__aeabi_uldivmod>
  403686:	3230      	adds	r2, #48	; 0x30
  403688:	4640      	mov	r0, r8
  40368a:	4649      	mov	r1, r9
  40368c:	f80b 2d01 	strb.w	r2, [fp, #-1]!
  403690:	2300      	movs	r3, #0
  403692:	220a      	movs	r2, #10
  403694:	f003 fb86 	bl	406da4 <__aeabi_uldivmod>
  403698:	4680      	mov	r8, r0
  40369a:	4689      	mov	r9, r1
  40369c:	ea58 0309 	orrs.w	r3, r8, r9
  4036a0:	d1eb      	bne.n	40367a <_svfprintf_r+0xcd6>
  4036a2:	465b      	mov	r3, fp
  4036a4:	1afb      	subs	r3, r7, r3
  4036a6:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
  4036aa:	f8cd b040 	str.w	fp, [sp, #64]	; 0x40
  4036ae:	930d      	str	r3, [sp, #52]	; 0x34
  4036b0:	f7ff ba90 	b.w	402bd4 <_svfprintf_r+0x230>
  4036b4:	990e      	ldr	r1, [sp, #56]	; 0x38
  4036b6:	680a      	ldr	r2, [r1, #0]
  4036b8:	3104      	adds	r1, #4
  4036ba:	910e      	str	r1, [sp, #56]	; 0x38
  4036bc:	4690      	mov	r8, r2
  4036be:	f04f 0900 	mov.w	r9, #0
  4036c2:	f7ff ba54 	b.w	402b6e <_svfprintf_r+0x1ca>
  4036c6:	990e      	ldr	r1, [sp, #56]	; 0x38
  4036c8:	680a      	ldr	r2, [r1, #0]
  4036ca:	3104      	adds	r1, #4
  4036cc:	2301      	movs	r3, #1
  4036ce:	910e      	str	r1, [sp, #56]	; 0x38
  4036d0:	4690      	mov	r8, r2
  4036d2:	f04f 0900 	mov.w	r9, #0
  4036d6:	f7ff ba4a 	b.w	402b6e <_svfprintf_r+0x1ca>
  4036da:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4036dc:	6813      	ldr	r3, [r2, #0]
  4036de:	4698      	mov	r8, r3
  4036e0:	ea4f 79e3 	mov.w	r9, r3, asr #31
  4036e4:	4613      	mov	r3, r2
  4036e6:	3304      	adds	r3, #4
  4036e8:	4642      	mov	r2, r8
  4036ea:	930e      	str	r3, [sp, #56]	; 0x38
  4036ec:	2a00      	cmp	r2, #0
  4036ee:	464b      	mov	r3, r9
  4036f0:	f173 0300 	sbcs.w	r3, r3, #0
  4036f4:	f6bf abf5 	bge.w	402ee2 <_svfprintf_r+0x53e>
  4036f8:	f04f 0c2d 	mov.w	ip, #45	; 0x2d
  4036fc:	f1d8 0800 	rsbs	r8, r8, #0
  403700:	eb69 0949 	sbc.w	r9, r9, r9, lsl #1
  403704:	f88d c06f 	strb.w	ip, [sp, #111]	; 0x6f
  403708:	f8cd a044 	str.w	sl, [sp, #68]	; 0x44
  40370c:	2301      	movs	r3, #1
  40370e:	f7ff ba34 	b.w	402b7a <_svfprintf_r+0x1d6>
  403712:	9808      	ldr	r0, [sp, #32]
  403714:	4631      	mov	r1, r6
  403716:	aa23      	add	r2, sp, #140	; 0x8c
  403718:	f002 fdc6 	bl	4062a8 <__ssprint_r>
  40371c:	2800      	cmp	r0, #0
  40371e:	f47f aa07 	bne.w	402b30 <_svfprintf_r+0x18c>
  403722:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  403726:	463c      	mov	r4, r7
  403728:	9a10      	ldr	r2, [sp, #64]	; 0x40
  40372a:	9912      	ldr	r1, [sp, #72]	; 0x48
  40372c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  40372e:	440a      	add	r2, r1
  403730:	4690      	mov	r8, r2
  403732:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  403734:	4293      	cmp	r3, r2
  403736:	db46      	blt.n	4037c6 <_svfprintf_r+0xe22>
  403738:	9a07      	ldr	r2, [sp, #28]
  40373a:	07d0      	lsls	r0, r2, #31
  40373c:	d443      	bmi.n	4037c6 <_svfprintf_r+0xe22>
  40373e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  403740:	ebc8 050a 	rsb	r5, r8, sl
  403744:	1ad3      	subs	r3, r2, r3
  403746:	429d      	cmp	r5, r3
  403748:	bfa8      	it	ge
  40374a:	461d      	movge	r5, r3
  40374c:	2d00      	cmp	r5, #0
  40374e:	dd0c      	ble.n	40376a <_svfprintf_r+0xdc6>
  403750:	9a24      	ldr	r2, [sp, #144]	; 0x90
  403752:	f8c4 8000 	str.w	r8, [r4]
  403756:	3201      	adds	r2, #1
  403758:	44ab      	add	fp, r5
  40375a:	2a07      	cmp	r2, #7
  40375c:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  403760:	6065      	str	r5, [r4, #4]
  403762:	9224      	str	r2, [sp, #144]	; 0x90
  403764:	f300 8267 	bgt.w	403c36 <_svfprintf_r+0x1292>
  403768:	3408      	adds	r4, #8
  40376a:	2d00      	cmp	r5, #0
  40376c:	bfac      	ite	ge
  40376e:	1b5d      	subge	r5, r3, r5
  403770:	461d      	movlt	r5, r3
  403772:	2d00      	cmp	r5, #0
  403774:	f77f ab10 	ble.w	402d98 <_svfprintf_r+0x3f4>
  403778:	2d10      	cmp	r5, #16
  40377a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40377c:	f8df 93b8 	ldr.w	r9, [pc, #952]	; 403b38 <_svfprintf_r+0x1194>
  403780:	f77f af5e 	ble.w	403640 <_svfprintf_r+0xc9c>
  403784:	f04f 0810 	mov.w	r8, #16
  403788:	465a      	mov	r2, fp
  40378a:	f8dd a020 	ldr.w	sl, [sp, #32]
  40378e:	e004      	b.n	40379a <_svfprintf_r+0xdf6>
  403790:	3408      	adds	r4, #8
  403792:	3d10      	subs	r5, #16
  403794:	2d10      	cmp	r5, #16
  403796:	f77f af52 	ble.w	40363e <_svfprintf_r+0xc9a>
  40379a:	3301      	adds	r3, #1
  40379c:	3210      	adds	r2, #16
  40379e:	2b07      	cmp	r3, #7
  4037a0:	9225      	str	r2, [sp, #148]	; 0x94
  4037a2:	9324      	str	r3, [sp, #144]	; 0x90
  4037a4:	f8c4 9000 	str.w	r9, [r4]
  4037a8:	f8c4 8004 	str.w	r8, [r4, #4]
  4037ac:	ddf0      	ble.n	403790 <_svfprintf_r+0xdec>
  4037ae:	4650      	mov	r0, sl
  4037b0:	4631      	mov	r1, r6
  4037b2:	aa23      	add	r2, sp, #140	; 0x8c
  4037b4:	f002 fd78 	bl	4062a8 <__ssprint_r>
  4037b8:	2800      	cmp	r0, #0
  4037ba:	f47f a9b9 	bne.w	402b30 <_svfprintf_r+0x18c>
  4037be:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4037c0:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4037c2:	463c      	mov	r4, r7
  4037c4:	e7e5      	b.n	403792 <_svfprintf_r+0xdee>
  4037c6:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4037c8:	9818      	ldr	r0, [sp, #96]	; 0x60
  4037ca:	9917      	ldr	r1, [sp, #92]	; 0x5c
  4037cc:	6021      	str	r1, [r4, #0]
  4037ce:	3201      	adds	r2, #1
  4037d0:	4483      	add	fp, r0
  4037d2:	2a07      	cmp	r2, #7
  4037d4:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  4037d8:	6060      	str	r0, [r4, #4]
  4037da:	9224      	str	r2, [sp, #144]	; 0x90
  4037dc:	f300 820a 	bgt.w	403bf4 <_svfprintf_r+0x1250>
  4037e0:	3408      	adds	r4, #8
  4037e2:	e7ac      	b.n	40373e <_svfprintf_r+0xd9a>
  4037e4:	9b07      	ldr	r3, [sp, #28]
  4037e6:	07d9      	lsls	r1, r3, #31
  4037e8:	f53f addc 	bmi.w	4033a4 <_svfprintf_r+0xa00>
  4037ec:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4037ee:	6023      	str	r3, [r4, #0]
  4037f0:	3501      	adds	r5, #1
  4037f2:	f10b 0b01 	add.w	fp, fp, #1
  4037f6:	2301      	movs	r3, #1
  4037f8:	2d07      	cmp	r5, #7
  4037fa:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  4037fe:	9524      	str	r5, [sp, #144]	; 0x90
  403800:	6063      	str	r3, [r4, #4]
  403802:	f77f ae01 	ble.w	403408 <_svfprintf_r+0xa64>
  403806:	e70d      	b.n	403624 <_svfprintf_r+0xc80>
  403808:	9808      	ldr	r0, [sp, #32]
  40380a:	4631      	mov	r1, r6
  40380c:	aa23      	add	r2, sp, #140	; 0x8c
  40380e:	f002 fd4b 	bl	4062a8 <__ssprint_r>
  403812:	2800      	cmp	r0, #0
  403814:	f47f a98c 	bne.w	402b30 <_svfprintf_r+0x18c>
  403818:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40381a:	9d24      	ldr	r5, [sp, #144]	; 0x90
  40381c:	463c      	mov	r4, r7
  40381e:	e5ce      	b.n	4033be <_svfprintf_r+0xa1a>
  403820:	9808      	ldr	r0, [sp, #32]
  403822:	4631      	mov	r1, r6
  403824:	aa23      	add	r2, sp, #140	; 0x8c
  403826:	f002 fd3f 	bl	4062a8 <__ssprint_r>
  40382a:	2800      	cmp	r0, #0
  40382c:	f47f a980 	bne.w	402b30 <_svfprintf_r+0x18c>
  403830:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  403834:	9d24      	ldr	r5, [sp, #144]	; 0x90
  403836:	463c      	mov	r4, r7
  403838:	e5cf      	b.n	4033da <_svfprintf_r+0xa36>
  40383a:	9808      	ldr	r0, [sp, #32]
  40383c:	4631      	mov	r1, r6
  40383e:	aa23      	add	r2, sp, #140	; 0x8c
  403840:	f002 fd32 	bl	4062a8 <__ssprint_r>
  403844:	2800      	cmp	r0, #0
  403846:	f47f a973 	bne.w	402b30 <_svfprintf_r+0x18c>
  40384a:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  40384e:	463c      	mov	r4, r7
  403850:	f7ff ba4c 	b.w	402cec <_svfprintf_r+0x348>
  403854:	f002 fcea 	bl	40622c <__fpclassifyd>
  403858:	2800      	cmp	r0, #0
  40385a:	f040 80c7 	bne.w	4039ec <_svfprintf_r+0x1048>
  40385e:	4686      	mov	lr, r0
  403860:	4ab2      	ldr	r2, [pc, #712]	; (403b2c <_svfprintf_r+0x1188>)
  403862:	4bb3      	ldr	r3, [pc, #716]	; (403b30 <_svfprintf_r+0x118c>)
  403864:	9011      	str	r0, [sp, #68]	; 0x44
  403866:	9807      	ldr	r0, [sp, #28]
  403868:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  40386c:	f8cd e048 	str.w	lr, [sp, #72]	; 0x48
  403870:	2103      	movs	r1, #3
  403872:	f020 0080 	bic.w	r0, r0, #128	; 0x80
  403876:	2d47      	cmp	r5, #71	; 0x47
  403878:	bfd8      	it	le
  40387a:	461a      	movle	r2, r3
  40387c:	9109      	str	r1, [sp, #36]	; 0x24
  40387e:	9007      	str	r0, [sp, #28]
  403880:	9210      	str	r2, [sp, #64]	; 0x40
  403882:	910d      	str	r1, [sp, #52]	; 0x34
  403884:	f7ff b9ae 	b.w	402be4 <_svfprintf_r+0x240>
  403888:	9b07      	ldr	r3, [sp, #28]
  40388a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40388c:	f013 0f40 	tst.w	r3, #64	; 0x40
  403890:	4613      	mov	r3, r2
  403892:	f43f ac2e 	beq.w	4030f2 <_svfprintf_r+0x74e>
  403896:	3304      	adds	r3, #4
  403898:	f8b2 8000 	ldrh.w	r8, [r2]
  40389c:	930e      	str	r3, [sp, #56]	; 0x38
  40389e:	f04f 0900 	mov.w	r9, #0
  4038a2:	f7ff bb37 	b.w	402f14 <_svfprintf_r+0x570>
  4038a6:	9b07      	ldr	r3, [sp, #28]
  4038a8:	06db      	lsls	r3, r3, #27
  4038aa:	d40b      	bmi.n	4038c4 <_svfprintf_r+0xf20>
  4038ac:	9b07      	ldr	r3, [sp, #28]
  4038ae:	065d      	lsls	r5, r3, #25
  4038b0:	d508      	bpl.n	4038c4 <_svfprintf_r+0xf20>
  4038b2:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4038b4:	6813      	ldr	r3, [r2, #0]
  4038b6:	3204      	adds	r2, #4
  4038b8:	920e      	str	r2, [sp, #56]	; 0x38
  4038ba:	f8bd 202c 	ldrh.w	r2, [sp, #44]	; 0x2c
  4038be:	801a      	strh	r2, [r3, #0]
  4038c0:	f7ff b895 	b.w	4029ee <_svfprintf_r+0x4a>
  4038c4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4038c6:	6813      	ldr	r3, [r2, #0]
  4038c8:	3204      	adds	r2, #4
  4038ca:	920e      	str	r2, [sp, #56]	; 0x38
  4038cc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4038ce:	601a      	str	r2, [r3, #0]
  4038d0:	f7ff b88d 	b.w	4029ee <_svfprintf_r+0x4a>
  4038d4:	4693      	mov	fp, r2
  4038d6:	3301      	adds	r3, #1
  4038d8:	44ab      	add	fp, r5
  4038da:	2b07      	cmp	r3, #7
  4038dc:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  4038e0:	9324      	str	r3, [sp, #144]	; 0x90
  4038e2:	f8c4 9000 	str.w	r9, [r4]
  4038e6:	6065      	str	r5, [r4, #4]
  4038e8:	f73f af13 	bgt.w	403712 <_svfprintf_r+0xd6e>
  4038ec:	3408      	adds	r4, #8
  4038ee:	e71b      	b.n	403728 <_svfprintf_r+0xd84>
  4038f0:	9808      	ldr	r0, [sp, #32]
  4038f2:	4631      	mov	r1, r6
  4038f4:	aa23      	add	r2, sp, #140	; 0x8c
  4038f6:	f002 fcd7 	bl	4062a8 <__ssprint_r>
  4038fa:	2800      	cmp	r0, #0
  4038fc:	f47f a918 	bne.w	402b30 <_svfprintf_r+0x18c>
  403900:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  403904:	463c      	mov	r4, r7
  403906:	e4c0      	b.n	40328a <_svfprintf_r+0x8e6>
  403908:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40390a:	4a8a      	ldr	r2, [pc, #552]	; (403b34 <_svfprintf_r+0x1190>)
  40390c:	6022      	str	r2, [r4, #0]
  40390e:	3301      	adds	r3, #1
  403910:	f10b 0b01 	add.w	fp, fp, #1
  403914:	2201      	movs	r2, #1
  403916:	2b07      	cmp	r3, #7
  403918:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  40391c:	9324      	str	r3, [sp, #144]	; 0x90
  40391e:	6062      	str	r2, [r4, #4]
  403920:	f300 80f4 	bgt.w	403b0c <_svfprintf_r+0x1168>
  403924:	3408      	adds	r4, #8
  403926:	b92d      	cbnz	r5, 403934 <_svfprintf_r+0xf90>
  403928:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40392a:	b91b      	cbnz	r3, 403934 <_svfprintf_r+0xf90>
  40392c:	9b07      	ldr	r3, [sp, #28]
  40392e:	07db      	lsls	r3, r3, #31
  403930:	f57f aa32 	bpl.w	402d98 <_svfprintf_r+0x3f4>
  403934:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403936:	9818      	ldr	r0, [sp, #96]	; 0x60
  403938:	9a17      	ldr	r2, [sp, #92]	; 0x5c
  40393a:	6022      	str	r2, [r4, #0]
  40393c:	3301      	adds	r3, #1
  40393e:	eb0b 0100 	add.w	r1, fp, r0
  403942:	2b07      	cmp	r3, #7
  403944:	9125      	str	r1, [sp, #148]	; 0x94
  403946:	6060      	str	r0, [r4, #4]
  403948:	9324      	str	r3, [sp, #144]	; 0x90
  40394a:	f300 81f3 	bgt.w	403d34 <_svfprintf_r+0x1390>
  40394e:	f104 0208 	add.w	r2, r4, #8
  403952:	426d      	negs	r5, r5
  403954:	2d00      	cmp	r5, #0
  403956:	f340 80fc 	ble.w	403b52 <_svfprintf_r+0x11ae>
  40395a:	2d10      	cmp	r5, #16
  40395c:	f8df 91d8 	ldr.w	r9, [pc, #472]	; 403b38 <_svfprintf_r+0x1194>
  403960:	f340 813d 	ble.w	403bde <_svfprintf_r+0x123a>
  403964:	2410      	movs	r4, #16
  403966:	f8dd 8020 	ldr.w	r8, [sp, #32]
  40396a:	e004      	b.n	403976 <_svfprintf_r+0xfd2>
  40396c:	3208      	adds	r2, #8
  40396e:	3d10      	subs	r5, #16
  403970:	2d10      	cmp	r5, #16
  403972:	f340 8134 	ble.w	403bde <_svfprintf_r+0x123a>
  403976:	3301      	adds	r3, #1
  403978:	3110      	adds	r1, #16
  40397a:	2b07      	cmp	r3, #7
  40397c:	9125      	str	r1, [sp, #148]	; 0x94
  40397e:	9324      	str	r3, [sp, #144]	; 0x90
  403980:	f8c2 9000 	str.w	r9, [r2]
  403984:	6054      	str	r4, [r2, #4]
  403986:	ddf1      	ble.n	40396c <_svfprintf_r+0xfc8>
  403988:	4640      	mov	r0, r8
  40398a:	4631      	mov	r1, r6
  40398c:	aa23      	add	r2, sp, #140	; 0x8c
  40398e:	f002 fc8b 	bl	4062a8 <__ssprint_r>
  403992:	2800      	cmp	r0, #0
  403994:	f47f a8cc 	bne.w	402b30 <_svfprintf_r+0x18c>
  403998:	9925      	ldr	r1, [sp, #148]	; 0x94
  40399a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40399c:	463a      	mov	r2, r7
  40399e:	e7e6      	b.n	40396e <_svfprintf_r+0xfca>
  4039a0:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4039a2:	46b1      	mov	r9, r6
  4039a4:	2b00      	cmp	r3, #0
  4039a6:	f43f a8c4 	beq.w	402b32 <_svfprintf_r+0x18e>
  4039aa:	9808      	ldr	r0, [sp, #32]
  4039ac:	4631      	mov	r1, r6
  4039ae:	aa23      	add	r2, sp, #140	; 0x8c
  4039b0:	f002 fc7a 	bl	4062a8 <__ssprint_r>
  4039b4:	f7ff b8bd 	b.w	402b32 <_svfprintf_r+0x18e>
  4039b8:	980c      	ldr	r0, [sp, #48]	; 0x30
  4039ba:	910e      	str	r1, [sp, #56]	; 0x38
  4039bc:	4240      	negs	r0, r0
  4039be:	900c      	str	r0, [sp, #48]	; 0x30
  4039c0:	4619      	mov	r1, r3
  4039c2:	f7ff ba3f 	b.w	402e44 <_svfprintf_r+0x4a0>
  4039c6:	f041 0120 	orr.w	r1, r1, #32
  4039ca:	9107      	str	r1, [sp, #28]
  4039cc:	785d      	ldrb	r5, [r3, #1]
  4039ce:	1c59      	adds	r1, r3, #1
  4039d0:	f7ff b83b 	b.w	402a4a <_svfprintf_r+0xa6>
  4039d4:	9808      	ldr	r0, [sp, #32]
  4039d6:	4631      	mov	r1, r6
  4039d8:	aa23      	add	r2, sp, #140	; 0x8c
  4039da:	f002 fc65 	bl	4062a8 <__ssprint_r>
  4039de:	2800      	cmp	r0, #0
  4039e0:	f47f a8a6 	bne.w	402b30 <_svfprintf_r+0x18c>
  4039e4:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  4039e8:	463c      	mov	r4, r7
  4039ea:	e464      	b.n	4032b6 <_svfprintf_r+0x912>
  4039ec:	f025 0320 	bic.w	r3, r5, #32
  4039f0:	f1ba 3fff 	cmp.w	sl, #4294967295
  4039f4:	930d      	str	r3, [sp, #52]	; 0x34
  4039f6:	f000 8096 	beq.w	403b26 <_svfprintf_r+0x1182>
  4039fa:	2b47      	cmp	r3, #71	; 0x47
  4039fc:	d105      	bne.n	403a0a <_svfprintf_r+0x1066>
  4039fe:	f1ba 0f00 	cmp.w	sl, #0
  403a02:	bf14      	ite	ne
  403a04:	46d3      	movne	fp, sl
  403a06:	f04f 0b01 	moveq.w	fp, #1
  403a0a:	9b07      	ldr	r3, [sp, #28]
  403a0c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  403a10:	9311      	str	r3, [sp, #68]	; 0x44
  403a12:	9b15      	ldr	r3, [sp, #84]	; 0x54
  403a14:	f1b3 0a00 	subs.w	sl, r3, #0
  403a18:	9b14      	ldr	r3, [sp, #80]	; 0x50
  403a1a:	9309      	str	r3, [sp, #36]	; 0x24
  403a1c:	bfbb      	ittet	lt
  403a1e:	4653      	movlt	r3, sl
  403a20:	f103 4a00 	addlt.w	sl, r3, #2147483648	; 0x80000000
  403a24:	2300      	movge	r3, #0
  403a26:	232d      	movlt	r3, #45	; 0x2d
  403a28:	2d66      	cmp	r5, #102	; 0x66
  403a2a:	930f      	str	r3, [sp, #60]	; 0x3c
  403a2c:	f000 80ac 	beq.w	403b88 <_svfprintf_r+0x11e4>
  403a30:	2d46      	cmp	r5, #70	; 0x46
  403a32:	f000 80a9 	beq.w	403b88 <_svfprintf_r+0x11e4>
  403a36:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403a38:	9a09      	ldr	r2, [sp, #36]	; 0x24
  403a3a:	2b45      	cmp	r3, #69	; 0x45
  403a3c:	bf0c      	ite	eq
  403a3e:	f10b 0901 	addeq.w	r9, fp, #1
  403a42:	46d9      	movne	r9, fp
  403a44:	2002      	movs	r0, #2
  403a46:	a91d      	add	r1, sp, #116	; 0x74
  403a48:	e88d 0201 	stmia.w	sp, {r0, r9}
  403a4c:	9102      	str	r1, [sp, #8]
  403a4e:	a81e      	add	r0, sp, #120	; 0x78
  403a50:	a921      	add	r1, sp, #132	; 0x84
  403a52:	9003      	str	r0, [sp, #12]
  403a54:	4653      	mov	r3, sl
  403a56:	9104      	str	r1, [sp, #16]
  403a58:	9808      	ldr	r0, [sp, #32]
  403a5a:	f000 fa95 	bl	403f88 <_dtoa_r>
  403a5e:	2d67      	cmp	r5, #103	; 0x67
  403a60:	9010      	str	r0, [sp, #64]	; 0x40
  403a62:	d002      	beq.n	403a6a <_svfprintf_r+0x10c6>
  403a64:	2d47      	cmp	r5, #71	; 0x47
  403a66:	f040 809f 	bne.w	403ba8 <_svfprintf_r+0x1204>
  403a6a:	9b07      	ldr	r3, [sp, #28]
  403a6c:	07db      	lsls	r3, r3, #31
  403a6e:	f140 8189 	bpl.w	403d84 <_svfprintf_r+0x13e0>
  403a72:	9b10      	ldr	r3, [sp, #64]	; 0x40
  403a74:	eb03 0809 	add.w	r8, r3, r9
  403a78:	9809      	ldr	r0, [sp, #36]	; 0x24
  403a7a:	4651      	mov	r1, sl
  403a7c:	2200      	movs	r2, #0
  403a7e:	2300      	movs	r3, #0
  403a80:	f003 f936 	bl	406cf0 <__aeabi_dcmpeq>
  403a84:	2800      	cmp	r0, #0
  403a86:	f040 80fd 	bne.w	403c84 <_svfprintf_r+0x12e0>
  403a8a:	9b21      	ldr	r3, [sp, #132]	; 0x84
  403a8c:	4598      	cmp	r8, r3
  403a8e:	d906      	bls.n	403a9e <_svfprintf_r+0x10fa>
  403a90:	2130      	movs	r1, #48	; 0x30
  403a92:	1c5a      	adds	r2, r3, #1
  403a94:	9221      	str	r2, [sp, #132]	; 0x84
  403a96:	7019      	strb	r1, [r3, #0]
  403a98:	9b21      	ldr	r3, [sp, #132]	; 0x84
  403a9a:	4598      	cmp	r8, r3
  403a9c:	d8f9      	bhi.n	403a92 <_svfprintf_r+0x10ee>
  403a9e:	9a10      	ldr	r2, [sp, #64]	; 0x40
  403aa0:	1a9b      	subs	r3, r3, r2
  403aa2:	9313      	str	r3, [sp, #76]	; 0x4c
  403aa4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403aa6:	2b47      	cmp	r3, #71	; 0x47
  403aa8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  403aaa:	f000 80de 	beq.w	403c6a <_svfprintf_r+0x12c6>
  403aae:	2d65      	cmp	r5, #101	; 0x65
  403ab0:	f340 80f8 	ble.w	403ca4 <_svfprintf_r+0x1300>
  403ab4:	2d66      	cmp	r5, #102	; 0x66
  403ab6:	9312      	str	r3, [sp, #72]	; 0x48
  403ab8:	f000 8157 	beq.w	403d6a <_svfprintf_r+0x13c6>
  403abc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403abe:	9a12      	ldr	r2, [sp, #72]	; 0x48
  403ac0:	4293      	cmp	r3, r2
  403ac2:	f300 8144 	bgt.w	403d4e <_svfprintf_r+0x13aa>
  403ac6:	9b07      	ldr	r3, [sp, #28]
  403ac8:	07d9      	lsls	r1, r3, #31
  403aca:	f100 8173 	bmi.w	403db4 <_svfprintf_r+0x1410>
  403ace:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  403ad2:	920d      	str	r2, [sp, #52]	; 0x34
  403ad4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403ad6:	2a00      	cmp	r2, #0
  403ad8:	f040 80bc 	bne.w	403c54 <_svfprintf_r+0x12b0>
  403adc:	9309      	str	r3, [sp, #36]	; 0x24
  403ade:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403ae0:	9307      	str	r3, [sp, #28]
  403ae2:	9211      	str	r2, [sp, #68]	; 0x44
  403ae4:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  403ae8:	f7ff b87c 	b.w	402be4 <_svfprintf_r+0x240>
  403aec:	9808      	ldr	r0, [sp, #32]
  403aee:	2140      	movs	r1, #64	; 0x40
  403af0:	f001 fad4 	bl	40509c <_malloc_r>
  403af4:	f8c9 0000 	str.w	r0, [r9]
  403af8:	f8c9 0010 	str.w	r0, [r9, #16]
  403afc:	2800      	cmp	r0, #0
  403afe:	f000 818c 	beq.w	403e1a <_svfprintf_r+0x1476>
  403b02:	2340      	movs	r3, #64	; 0x40
  403b04:	f8c9 3014 	str.w	r3, [r9, #20]
  403b08:	f7fe bf64 	b.w	4029d4 <_svfprintf_r+0x30>
  403b0c:	9808      	ldr	r0, [sp, #32]
  403b0e:	4631      	mov	r1, r6
  403b10:	aa23      	add	r2, sp, #140	; 0x8c
  403b12:	f002 fbc9 	bl	4062a8 <__ssprint_r>
  403b16:	2800      	cmp	r0, #0
  403b18:	f47f a80a 	bne.w	402b30 <_svfprintf_r+0x18c>
  403b1c:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  403b1e:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  403b22:	463c      	mov	r4, r7
  403b24:	e6ff      	b.n	403926 <_svfprintf_r+0xf82>
  403b26:	f04f 0b06 	mov.w	fp, #6
  403b2a:	e76e      	b.n	403a0a <_svfprintf_r+0x1066>
  403b2c:	00407b10 	.word	0x00407b10
  403b30:	00407b0c 	.word	0x00407b0c
  403b34:	00407b44 	.word	0x00407b44
  403b38:	00407ae4 	.word	0x00407ae4
  403b3c:	9808      	ldr	r0, [sp, #32]
  403b3e:	4631      	mov	r1, r6
  403b40:	aa23      	add	r2, sp, #140	; 0x8c
  403b42:	f002 fbb1 	bl	4062a8 <__ssprint_r>
  403b46:	2800      	cmp	r0, #0
  403b48:	f47e aff2 	bne.w	402b30 <_svfprintf_r+0x18c>
  403b4c:	9925      	ldr	r1, [sp, #148]	; 0x94
  403b4e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403b50:	463a      	mov	r2, r7
  403b52:	9c13      	ldr	r4, [sp, #76]	; 0x4c
  403b54:	6054      	str	r4, [r2, #4]
  403b56:	3301      	adds	r3, #1
  403b58:	eb01 0b04 	add.w	fp, r1, r4
  403b5c:	2b07      	cmp	r3, #7
  403b5e:	9910      	ldr	r1, [sp, #64]	; 0x40
  403b60:	f8cd b094 	str.w	fp, [sp, #148]	; 0x94
  403b64:	9324      	str	r3, [sp, #144]	; 0x90
  403b66:	6011      	str	r1, [r2, #0]
  403b68:	f73f ac5b 	bgt.w	403422 <_svfprintf_r+0xa7e>
  403b6c:	f102 0408 	add.w	r4, r2, #8
  403b70:	f7ff b912 	b.w	402d98 <_svfprintf_r+0x3f4>
  403b74:	f8cd b044 	str.w	fp, [sp, #68]	; 0x44
  403b78:	f7fe fee6 	bl	402948 <strlen>
  403b7c:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
  403b80:	900d      	str	r0, [sp, #52]	; 0x34
  403b82:	4603      	mov	r3, r0
  403b84:	f7ff ba1b 	b.w	402fbe <_svfprintf_r+0x61a>
  403b88:	2003      	movs	r0, #3
  403b8a:	a91d      	add	r1, sp, #116	; 0x74
  403b8c:	e88d 0801 	stmia.w	sp, {r0, fp}
  403b90:	9102      	str	r1, [sp, #8]
  403b92:	a81e      	add	r0, sp, #120	; 0x78
  403b94:	a921      	add	r1, sp, #132	; 0x84
  403b96:	9003      	str	r0, [sp, #12]
  403b98:	9a09      	ldr	r2, [sp, #36]	; 0x24
  403b9a:	9104      	str	r1, [sp, #16]
  403b9c:	4653      	mov	r3, sl
  403b9e:	9808      	ldr	r0, [sp, #32]
  403ba0:	f000 f9f2 	bl	403f88 <_dtoa_r>
  403ba4:	46d9      	mov	r9, fp
  403ba6:	9010      	str	r0, [sp, #64]	; 0x40
  403ba8:	9b10      	ldr	r3, [sp, #64]	; 0x40
  403baa:	eb03 0809 	add.w	r8, r3, r9
  403bae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403bb0:	2b46      	cmp	r3, #70	; 0x46
  403bb2:	f47f af61 	bne.w	403a78 <_svfprintf_r+0x10d4>
  403bb6:	9b10      	ldr	r3, [sp, #64]	; 0x40
  403bb8:	781b      	ldrb	r3, [r3, #0]
  403bba:	2b30      	cmp	r3, #48	; 0x30
  403bbc:	f000 80e4 	beq.w	403d88 <_svfprintf_r+0x13e4>
  403bc0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  403bc2:	4498      	add	r8, r3
  403bc4:	e758      	b.n	403a78 <_svfprintf_r+0x10d4>
  403bc6:	9808      	ldr	r0, [sp, #32]
  403bc8:	4631      	mov	r1, r6
  403bca:	aa23      	add	r2, sp, #140	; 0x8c
  403bcc:	f002 fb6c 	bl	4062a8 <__ssprint_r>
  403bd0:	2800      	cmp	r0, #0
  403bd2:	f47e afad 	bne.w	402b30 <_svfprintf_r+0x18c>
  403bd6:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  403bda:	463c      	mov	r4, r7
  403bdc:	e4a7      	b.n	40352e <_svfprintf_r+0xb8a>
  403bde:	3301      	adds	r3, #1
  403be0:	4429      	add	r1, r5
  403be2:	2b07      	cmp	r3, #7
  403be4:	9125      	str	r1, [sp, #148]	; 0x94
  403be6:	9324      	str	r3, [sp, #144]	; 0x90
  403be8:	f8c2 9000 	str.w	r9, [r2]
  403bec:	6055      	str	r5, [r2, #4]
  403bee:	dca5      	bgt.n	403b3c <_svfprintf_r+0x1198>
  403bf0:	3208      	adds	r2, #8
  403bf2:	e7ae      	b.n	403b52 <_svfprintf_r+0x11ae>
  403bf4:	9808      	ldr	r0, [sp, #32]
  403bf6:	4631      	mov	r1, r6
  403bf8:	aa23      	add	r2, sp, #140	; 0x8c
  403bfa:	f002 fb55 	bl	4062a8 <__ssprint_r>
  403bfe:	2800      	cmp	r0, #0
  403c00:	f47e af96 	bne.w	402b30 <_svfprintf_r+0x18c>
  403c04:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  403c06:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  403c0a:	463c      	mov	r4, r7
  403c0c:	e597      	b.n	40373e <_svfprintf_r+0xd9a>
  403c0e:	4653      	mov	r3, sl
  403c10:	2b06      	cmp	r3, #6
  403c12:	bf28      	it	cs
  403c14:	2306      	movcs	r3, #6
  403c16:	930d      	str	r3, [sp, #52]	; 0x34
  403c18:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403c1c:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
  403c20:	9309      	str	r3, [sp, #36]	; 0x24
  403c22:	4b83      	ldr	r3, [pc, #524]	; (403e30 <_svfprintf_r+0x148c>)
  403c24:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
  403c28:	f8cd c044 	str.w	ip, [sp, #68]	; 0x44
  403c2c:	f8cd c048 	str.w	ip, [sp, #72]	; 0x48
  403c30:	9310      	str	r3, [sp, #64]	; 0x40
  403c32:	f7fe bfd7 	b.w	402be4 <_svfprintf_r+0x240>
  403c36:	9808      	ldr	r0, [sp, #32]
  403c38:	4631      	mov	r1, r6
  403c3a:	aa23      	add	r2, sp, #140	; 0x8c
  403c3c:	f002 fb34 	bl	4062a8 <__ssprint_r>
  403c40:	2800      	cmp	r0, #0
  403c42:	f47e af75 	bne.w	402b30 <_svfprintf_r+0x18c>
  403c46:	9b1d      	ldr	r3, [sp, #116]	; 0x74
  403c48:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  403c4a:	f8dd b094 	ldr.w	fp, [sp, #148]	; 0x94
  403c4e:	1ad3      	subs	r3, r2, r3
  403c50:	463c      	mov	r4, r7
  403c52:	e58a      	b.n	40376a <_svfprintf_r+0xdc6>
  403c54:	9309      	str	r3, [sp, #36]	; 0x24
  403c56:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403c58:	9307      	str	r3, [sp, #28]
  403c5a:	f04f 0c2d 	mov.w	ip, #45	; 0x2d
  403c5e:	2300      	movs	r3, #0
  403c60:	f88d c06f 	strb.w	ip, [sp, #111]	; 0x6f
  403c64:	9311      	str	r3, [sp, #68]	; 0x44
  403c66:	f7fe bfc0 	b.w	402bea <_svfprintf_r+0x246>
  403c6a:	1cda      	adds	r2, r3, #3
  403c6c:	db19      	blt.n	403ca2 <_svfprintf_r+0x12fe>
  403c6e:	459b      	cmp	fp, r3
  403c70:	db17      	blt.n	403ca2 <_svfprintf_r+0x12fe>
  403c72:	9312      	str	r3, [sp, #72]	; 0x48
  403c74:	2567      	movs	r5, #103	; 0x67
  403c76:	e721      	b.n	403abc <_svfprintf_r+0x1118>
  403c78:	f04f 0c2d 	mov.w	ip, #45	; 0x2d
  403c7c:	f88d c06f 	strb.w	ip, [sp, #111]	; 0x6f
  403c80:	f7ff ba98 	b.w	4031b4 <_svfprintf_r+0x810>
  403c84:	4643      	mov	r3, r8
  403c86:	e70a      	b.n	403a9e <_svfprintf_r+0x10fa>
  403c88:	ea2a 73ea 	bic.w	r3, sl, sl, asr #31
  403c8c:	9011      	str	r0, [sp, #68]	; 0x44
  403c8e:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
  403c92:	9012      	str	r0, [sp, #72]	; 0x48
  403c94:	f89d c06f 	ldrb.w	ip, [sp, #111]	; 0x6f
  403c98:	9309      	str	r3, [sp, #36]	; 0x24
  403c9a:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
  403c9e:	f7fe bfa1 	b.w	402be4 <_svfprintf_r+0x240>
  403ca2:	3d02      	subs	r5, #2
  403ca4:	3b01      	subs	r3, #1
  403ca6:	2b00      	cmp	r3, #0
  403ca8:	931d      	str	r3, [sp, #116]	; 0x74
  403caa:	bfba      	itte	lt
  403cac:	425b      	neglt	r3, r3
  403cae:	222d      	movlt	r2, #45	; 0x2d
  403cb0:	222b      	movge	r2, #43	; 0x2b
  403cb2:	2b09      	cmp	r3, #9
  403cb4:	f88d 507c 	strb.w	r5, [sp, #124]	; 0x7c
  403cb8:	f88d 207d 	strb.w	r2, [sp, #125]	; 0x7d
  403cbc:	dd72      	ble.n	403da4 <_svfprintf_r+0x1400>
  403cbe:	f10d 0e8b 	add.w	lr, sp, #139	; 0x8b
  403cc2:	4670      	mov	r0, lr
  403cc4:	4a5b      	ldr	r2, [pc, #364]	; (403e34 <_svfprintf_r+0x1490>)
  403cc6:	fb82 2103 	smull	r2, r1, r2, r3
  403cca:	17da      	asrs	r2, r3, #31
  403ccc:	ebc2 02a1 	rsb	r2, r2, r1, asr #2
  403cd0:	eb02 0182 	add.w	r1, r2, r2, lsl #2
  403cd4:	eba3 0341 	sub.w	r3, r3, r1, lsl #1
  403cd8:	f103 0130 	add.w	r1, r3, #48	; 0x30
  403cdc:	2a09      	cmp	r2, #9
  403cde:	4613      	mov	r3, r2
  403ce0:	f800 1d01 	strb.w	r1, [r0, #-1]!
  403ce4:	dcee      	bgt.n	403cc4 <_svfprintf_r+0x1320>
  403ce6:	4602      	mov	r2, r0
  403ce8:	3330      	adds	r3, #48	; 0x30
  403cea:	b2d9      	uxtb	r1, r3
  403cec:	f802 1d01 	strb.w	r1, [r2, #-1]!
  403cf0:	4596      	cmp	lr, r2
  403cf2:	f240 8099 	bls.w	403e28 <_svfprintf_r+0x1484>
  403cf6:	f10d 027e 	add.w	r2, sp, #126	; 0x7e
  403cfa:	4603      	mov	r3, r0
  403cfc:	e001      	b.n	403d02 <_svfprintf_r+0x135e>
  403cfe:	f813 1b01 	ldrb.w	r1, [r3], #1
  403d02:	f802 1b01 	strb.w	r1, [r2], #1
  403d06:	4573      	cmp	r3, lr
  403d08:	d1f9      	bne.n	403cfe <_svfprintf_r+0x135a>
  403d0a:	ab23      	add	r3, sp, #140	; 0x8c
  403d0c:	1a1b      	subs	r3, r3, r0
  403d0e:	f10d 027e 	add.w	r2, sp, #126	; 0x7e
  403d12:	4413      	add	r3, r2
  403d14:	aa1f      	add	r2, sp, #124	; 0x7c
  403d16:	1a9b      	subs	r3, r3, r2
  403d18:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  403d1a:	9319      	str	r3, [sp, #100]	; 0x64
  403d1c:	2a01      	cmp	r2, #1
  403d1e:	4413      	add	r3, r2
  403d20:	930d      	str	r3, [sp, #52]	; 0x34
  403d22:	dd6b      	ble.n	403dfc <_svfprintf_r+0x1458>
  403d24:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403d26:	2200      	movs	r2, #0
  403d28:	3301      	adds	r3, #1
  403d2a:	930d      	str	r3, [sp, #52]	; 0x34
  403d2c:	9212      	str	r2, [sp, #72]	; 0x48
  403d2e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403d32:	e6cf      	b.n	403ad4 <_svfprintf_r+0x1130>
  403d34:	9808      	ldr	r0, [sp, #32]
  403d36:	4631      	mov	r1, r6
  403d38:	aa23      	add	r2, sp, #140	; 0x8c
  403d3a:	f002 fab5 	bl	4062a8 <__ssprint_r>
  403d3e:	2800      	cmp	r0, #0
  403d40:	f47e aef6 	bne.w	402b30 <_svfprintf_r+0x18c>
  403d44:	9d1d      	ldr	r5, [sp, #116]	; 0x74
  403d46:	9925      	ldr	r1, [sp, #148]	; 0x94
  403d48:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403d4a:	463a      	mov	r2, r7
  403d4c:	e601      	b.n	403952 <_svfprintf_r+0xfae>
  403d4e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403d50:	2b00      	cmp	r3, #0
  403d52:	bfd8      	it	le
  403d54:	f1c3 0802 	rsble	r8, r3, #2
  403d58:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403d5a:	bfc8      	it	gt
  403d5c:	f04f 0801 	movgt.w	r8, #1
  403d60:	4443      	add	r3, r8
  403d62:	930d      	str	r3, [sp, #52]	; 0x34
  403d64:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403d68:	e6b4      	b.n	403ad4 <_svfprintf_r+0x1130>
  403d6a:	2b00      	cmp	r3, #0
  403d6c:	dd30      	ble.n	403dd0 <_svfprintf_r+0x142c>
  403d6e:	f1bb 0f00 	cmp.w	fp, #0
  403d72:	d125      	bne.n	403dc0 <_svfprintf_r+0x141c>
  403d74:	9b07      	ldr	r3, [sp, #28]
  403d76:	07db      	lsls	r3, r3, #31
  403d78:	d422      	bmi.n	403dc0 <_svfprintf_r+0x141c>
  403d7a:	9a12      	ldr	r2, [sp, #72]	; 0x48
  403d7c:	920d      	str	r2, [sp, #52]	; 0x34
  403d7e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  403d82:	e6a7      	b.n	403ad4 <_svfprintf_r+0x1130>
  403d84:	9b21      	ldr	r3, [sp, #132]	; 0x84
  403d86:	e68a      	b.n	403a9e <_svfprintf_r+0x10fa>
  403d88:	9809      	ldr	r0, [sp, #36]	; 0x24
  403d8a:	4651      	mov	r1, sl
  403d8c:	2200      	movs	r2, #0
  403d8e:	2300      	movs	r3, #0
  403d90:	f002 ffae 	bl	406cf0 <__aeabi_dcmpeq>
  403d94:	2800      	cmp	r0, #0
  403d96:	f47f af13 	bne.w	403bc0 <_svfprintf_r+0x121c>
  403d9a:	f1c9 0301 	rsb	r3, r9, #1
  403d9e:	931d      	str	r3, [sp, #116]	; 0x74
  403da0:	4498      	add	r8, r3
  403da2:	e669      	b.n	403a78 <_svfprintf_r+0x10d4>
  403da4:	3330      	adds	r3, #48	; 0x30
  403da6:	2230      	movs	r2, #48	; 0x30
  403da8:	f88d 307f 	strb.w	r3, [sp, #127]	; 0x7f
  403dac:	f88d 207e 	strb.w	r2, [sp, #126]	; 0x7e
  403db0:	ab20      	add	r3, sp, #128	; 0x80
  403db2:	e7af      	b.n	403d14 <_svfprintf_r+0x1370>
  403db4:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403db6:	3301      	adds	r3, #1
  403db8:	930d      	str	r3, [sp, #52]	; 0x34
  403dba:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403dbe:	e689      	b.n	403ad4 <_svfprintf_r+0x1130>
  403dc0:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403dc2:	f10b 0801 	add.w	r8, fp, #1
  403dc6:	4443      	add	r3, r8
  403dc8:	930d      	str	r3, [sp, #52]	; 0x34
  403dca:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403dce:	e681      	b.n	403ad4 <_svfprintf_r+0x1130>
  403dd0:	f1bb 0f00 	cmp.w	fp, #0
  403dd4:	d11b      	bne.n	403e0e <_svfprintf_r+0x146a>
  403dd6:	9b07      	ldr	r3, [sp, #28]
  403dd8:	07d8      	lsls	r0, r3, #31
  403dda:	d418      	bmi.n	403e0e <_svfprintf_r+0x146a>
  403ddc:	2301      	movs	r3, #1
  403dde:	930d      	str	r3, [sp, #52]	; 0x34
  403de0:	e678      	b.n	403ad4 <_svfprintf_r+0x1130>
  403de2:	9d0e      	ldr	r5, [sp, #56]	; 0x38
  403de4:	f8d5 a000 	ldr.w	sl, [r5]
  403de8:	4628      	mov	r0, r5
  403dea:	3004      	adds	r0, #4
  403dec:	f1ba 0f00 	cmp.w	sl, #0
  403df0:	785d      	ldrb	r5, [r3, #1]
  403df2:	900e      	str	r0, [sp, #56]	; 0x38
  403df4:	f6be ae29 	bge.w	402a4a <_svfprintf_r+0xa6>
  403df8:	f7fe be25 	b.w	402a46 <_svfprintf_r+0xa2>
  403dfc:	9b07      	ldr	r3, [sp, #28]
  403dfe:	f013 0301 	ands.w	r3, r3, #1
  403e02:	d18f      	bne.n	403d24 <_svfprintf_r+0x1380>
  403e04:	9312      	str	r3, [sp, #72]	; 0x48
  403e06:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403e08:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403e0c:	e662      	b.n	403ad4 <_svfprintf_r+0x1130>
  403e0e:	f10b 0302 	add.w	r3, fp, #2
  403e12:	930d      	str	r3, [sp, #52]	; 0x34
  403e14:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403e18:	e65c      	b.n	403ad4 <_svfprintf_r+0x1130>
  403e1a:	9a08      	ldr	r2, [sp, #32]
  403e1c:	230c      	movs	r3, #12
  403e1e:	6013      	str	r3, [r2, #0]
  403e20:	f04f 30ff 	mov.w	r0, #4294967295
  403e24:	f7fe be8e 	b.w	402b44 <_svfprintf_r+0x1a0>
  403e28:	f10d 037e 	add.w	r3, sp, #126	; 0x7e
  403e2c:	e772      	b.n	403d14 <_svfprintf_r+0x1370>
  403e2e:	bf00      	nop
  403e30:	00407b3c 	.word	0x00407b3c
  403e34:	66666667 	.word	0x66666667

00403e38 <register_fini>:
  403e38:	4b02      	ldr	r3, [pc, #8]	; (403e44 <register_fini+0xc>)
  403e3a:	b113      	cbz	r3, 403e42 <register_fini+0xa>
  403e3c:	4802      	ldr	r0, [pc, #8]	; (403e48 <register_fini+0x10>)
  403e3e:	f000 b805 	b.w	403e4c <atexit>
  403e42:	4770      	bx	lr
  403e44:	00000000 	.word	0x00000000
  403e48:	00404e1d 	.word	0x00404e1d

00403e4c <atexit>:
  403e4c:	4601      	mov	r1, r0
  403e4e:	2000      	movs	r0, #0
  403e50:	4602      	mov	r2, r0
  403e52:	4603      	mov	r3, r0
  403e54:	f002 baaa 	b.w	4063ac <__register_exitproc>

00403e58 <quorem>:
  403e58:	6902      	ldr	r2, [r0, #16]
  403e5a:	690b      	ldr	r3, [r1, #16]
  403e5c:	4293      	cmp	r3, r2
  403e5e:	f300 808f 	bgt.w	403f80 <quorem+0x128>
  403e62:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403e66:	f103 38ff 	add.w	r8, r3, #4294967295
  403e6a:	f101 0714 	add.w	r7, r1, #20
  403e6e:	f100 0b14 	add.w	fp, r0, #20
  403e72:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  403e76:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  403e7a:	ea4f 0488 	mov.w	r4, r8, lsl #2
  403e7e:	b083      	sub	sp, #12
  403e80:	3201      	adds	r2, #1
  403e82:	fbb3 f9f2 	udiv	r9, r3, r2
  403e86:	eb0b 0304 	add.w	r3, fp, r4
  403e8a:	9400      	str	r4, [sp, #0]
  403e8c:	eb07 0a04 	add.w	sl, r7, r4
  403e90:	9301      	str	r3, [sp, #4]
  403e92:	f1b9 0f00 	cmp.w	r9, #0
  403e96:	d03b      	beq.n	403f10 <quorem+0xb8>
  403e98:	2600      	movs	r6, #0
  403e9a:	4632      	mov	r2, r6
  403e9c:	46bc      	mov	ip, r7
  403e9e:	46de      	mov	lr, fp
  403ea0:	4634      	mov	r4, r6
  403ea2:	f85c 6b04 	ldr.w	r6, [ip], #4
  403ea6:	f8de 5000 	ldr.w	r5, [lr]
  403eaa:	b2b3      	uxth	r3, r6
  403eac:	0c36      	lsrs	r6, r6, #16
  403eae:	fb03 4409 	mla	r4, r3, r9, r4
  403eb2:	fb06 f609 	mul.w	r6, r6, r9
  403eb6:	eb06 4614 	add.w	r6, r6, r4, lsr #16
  403eba:	b2a3      	uxth	r3, r4
  403ebc:	1ad3      	subs	r3, r2, r3
  403ebe:	b2b4      	uxth	r4, r6
  403ec0:	fa13 f385 	uxtah	r3, r3, r5
  403ec4:	ebc4 4415 	rsb	r4, r4, r5, lsr #16
  403ec8:	eb04 4423 	add.w	r4, r4, r3, asr #16
  403ecc:	b29b      	uxth	r3, r3
  403ece:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
  403ed2:	45e2      	cmp	sl, ip
  403ed4:	ea4f 4224 	mov.w	r2, r4, asr #16
  403ed8:	f84e 3b04 	str.w	r3, [lr], #4
  403edc:	ea4f 4416 	mov.w	r4, r6, lsr #16
  403ee0:	d2df      	bcs.n	403ea2 <quorem+0x4a>
  403ee2:	9b00      	ldr	r3, [sp, #0]
  403ee4:	f85b 3003 	ldr.w	r3, [fp, r3]
  403ee8:	b993      	cbnz	r3, 403f10 <quorem+0xb8>
  403eea:	9c01      	ldr	r4, [sp, #4]
  403eec:	1f23      	subs	r3, r4, #4
  403eee:	459b      	cmp	fp, r3
  403ef0:	d20c      	bcs.n	403f0c <quorem+0xb4>
  403ef2:	f854 3c04 	ldr.w	r3, [r4, #-4]
  403ef6:	b94b      	cbnz	r3, 403f0c <quorem+0xb4>
  403ef8:	f1a4 0308 	sub.w	r3, r4, #8
  403efc:	e002      	b.n	403f04 <quorem+0xac>
  403efe:	681a      	ldr	r2, [r3, #0]
  403f00:	3b04      	subs	r3, #4
  403f02:	b91a      	cbnz	r2, 403f0c <quorem+0xb4>
  403f04:	459b      	cmp	fp, r3
  403f06:	f108 38ff 	add.w	r8, r8, #4294967295
  403f0a:	d3f8      	bcc.n	403efe <quorem+0xa6>
  403f0c:	f8c0 8010 	str.w	r8, [r0, #16]
  403f10:	4604      	mov	r4, r0
  403f12:	f001 feab 	bl	405c6c <__mcmp>
  403f16:	2800      	cmp	r0, #0
  403f18:	db2e      	blt.n	403f78 <quorem+0x120>
  403f1a:	f109 0901 	add.w	r9, r9, #1
  403f1e:	465d      	mov	r5, fp
  403f20:	2300      	movs	r3, #0
  403f22:	f857 1b04 	ldr.w	r1, [r7], #4
  403f26:	6828      	ldr	r0, [r5, #0]
  403f28:	b28a      	uxth	r2, r1
  403f2a:	1a9a      	subs	r2, r3, r2
  403f2c:	0c09      	lsrs	r1, r1, #16
  403f2e:	fa12 f280 	uxtah	r2, r2, r0
  403f32:	ebc1 4310 	rsb	r3, r1, r0, lsr #16
  403f36:	eb03 4322 	add.w	r3, r3, r2, asr #16
  403f3a:	b291      	uxth	r1, r2
  403f3c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
  403f40:	45ba      	cmp	sl, r7
  403f42:	f845 1b04 	str.w	r1, [r5], #4
  403f46:	ea4f 4323 	mov.w	r3, r3, asr #16
  403f4a:	d2ea      	bcs.n	403f22 <quorem+0xca>
  403f4c:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  403f50:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  403f54:	b982      	cbnz	r2, 403f78 <quorem+0x120>
  403f56:	1f1a      	subs	r2, r3, #4
  403f58:	4593      	cmp	fp, r2
  403f5a:	d20b      	bcs.n	403f74 <quorem+0x11c>
  403f5c:	f853 2c04 	ldr.w	r2, [r3, #-4]
  403f60:	b942      	cbnz	r2, 403f74 <quorem+0x11c>
  403f62:	3b08      	subs	r3, #8
  403f64:	e002      	b.n	403f6c <quorem+0x114>
  403f66:	681a      	ldr	r2, [r3, #0]
  403f68:	3b04      	subs	r3, #4
  403f6a:	b91a      	cbnz	r2, 403f74 <quorem+0x11c>
  403f6c:	459b      	cmp	fp, r3
  403f6e:	f108 38ff 	add.w	r8, r8, #4294967295
  403f72:	d3f8      	bcc.n	403f66 <quorem+0x10e>
  403f74:	f8c4 8010 	str.w	r8, [r4, #16]
  403f78:	4648      	mov	r0, r9
  403f7a:	b003      	add	sp, #12
  403f7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403f80:	2000      	movs	r0, #0
  403f82:	4770      	bx	lr
  403f84:	0000      	movs	r0, r0
	...

00403f88 <_dtoa_r>:
  403f88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403f8c:	6c01      	ldr	r1, [r0, #64]	; 0x40
  403f8e:	b097      	sub	sp, #92	; 0x5c
  403f90:	4604      	mov	r4, r0
  403f92:	9d23      	ldr	r5, [sp, #140]	; 0x8c
  403f94:	e9cd 2302 	strd	r2, r3, [sp, #8]
  403f98:	b141      	cbz	r1, 403fac <_dtoa_r+0x24>
  403f9a:	6c42      	ldr	r2, [r0, #68]	; 0x44
  403f9c:	604a      	str	r2, [r1, #4]
  403f9e:	2301      	movs	r3, #1
  403fa0:	4093      	lsls	r3, r2
  403fa2:	608b      	str	r3, [r1, #8]
  403fa4:	f001 fc7e 	bl	4058a4 <_Bfree>
  403fa8:	2300      	movs	r3, #0
  403faa:	6423      	str	r3, [r4, #64]	; 0x40
  403fac:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  403fb0:	2b00      	cmp	r3, #0
  403fb2:	4699      	mov	r9, r3
  403fb4:	db36      	blt.n	404024 <_dtoa_r+0x9c>
  403fb6:	2300      	movs	r3, #0
  403fb8:	602b      	str	r3, [r5, #0]
  403fba:	4ba5      	ldr	r3, [pc, #660]	; (404250 <_dtoa_r+0x2c8>)
  403fbc:	461a      	mov	r2, r3
  403fbe:	ea09 0303 	and.w	r3, r9, r3
  403fc2:	4293      	cmp	r3, r2
  403fc4:	d017      	beq.n	403ff6 <_dtoa_r+0x6e>
  403fc6:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  403fca:	2200      	movs	r2, #0
  403fcc:	4630      	mov	r0, r6
  403fce:	4639      	mov	r1, r7
  403fd0:	2300      	movs	r3, #0
  403fd2:	f002 fe8d 	bl	406cf0 <__aeabi_dcmpeq>
  403fd6:	4680      	mov	r8, r0
  403fd8:	2800      	cmp	r0, #0
  403fda:	d02b      	beq.n	404034 <_dtoa_r+0xac>
  403fdc:	9a22      	ldr	r2, [sp, #136]	; 0x88
  403fde:	2301      	movs	r3, #1
  403fe0:	6013      	str	r3, [r2, #0]
  403fe2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403fe4:	2b00      	cmp	r3, #0
  403fe6:	f000 80cb 	beq.w	404180 <_dtoa_r+0x1f8>
  403fea:	489a      	ldr	r0, [pc, #616]	; (404254 <_dtoa_r+0x2cc>)
  403fec:	6018      	str	r0, [r3, #0]
  403fee:	3801      	subs	r0, #1
  403ff0:	b017      	add	sp, #92	; 0x5c
  403ff2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403ff6:	9a22      	ldr	r2, [sp, #136]	; 0x88
  403ff8:	f242 730f 	movw	r3, #9999	; 0x270f
  403ffc:	6013      	str	r3, [r2, #0]
  403ffe:	9b02      	ldr	r3, [sp, #8]
  404000:	2b00      	cmp	r3, #0
  404002:	f000 80a6 	beq.w	404152 <_dtoa_r+0x1ca>
  404006:	4894      	ldr	r0, [pc, #592]	; (404258 <_dtoa_r+0x2d0>)
  404008:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40400a:	2b00      	cmp	r3, #0
  40400c:	d0f0      	beq.n	403ff0 <_dtoa_r+0x68>
  40400e:	78c3      	ldrb	r3, [r0, #3]
  404010:	2b00      	cmp	r3, #0
  404012:	f000 80b7 	beq.w	404184 <_dtoa_r+0x1fc>
  404016:	f100 0308 	add.w	r3, r0, #8
  40401a:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40401c:	6013      	str	r3, [r2, #0]
  40401e:	b017      	add	sp, #92	; 0x5c
  404020:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404024:	9a03      	ldr	r2, [sp, #12]
  404026:	2301      	movs	r3, #1
  404028:	f022 4900 	bic.w	r9, r2, #2147483648	; 0x80000000
  40402c:	602b      	str	r3, [r5, #0]
  40402e:	f8cd 900c 	str.w	r9, [sp, #12]
  404032:	e7c2      	b.n	403fba <_dtoa_r+0x32>
  404034:	aa15      	add	r2, sp, #84	; 0x54
  404036:	ab14      	add	r3, sp, #80	; 0x50
  404038:	e88d 000c 	stmia.w	sp, {r2, r3}
  40403c:	4620      	mov	r0, r4
  40403e:	4632      	mov	r2, r6
  404040:	463b      	mov	r3, r7
  404042:	f001 fea1 	bl	405d88 <__d2b>
  404046:	ea5f 5519 	movs.w	r5, r9, lsr #20
  40404a:	4683      	mov	fp, r0
  40404c:	f040 808a 	bne.w	404164 <_dtoa_r+0x1dc>
  404050:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
  404054:	9d15      	ldr	r5, [sp, #84]	; 0x54
  404056:	f46f 6382 	mvn.w	r3, #1040	; 0x410
  40405a:	4445      	add	r5, r8
  40405c:	429d      	cmp	r5, r3
  40405e:	f2c0 8297 	blt.w	404590 <_dtoa_r+0x608>
  404062:	4a7e      	ldr	r2, [pc, #504]	; (40425c <_dtoa_r+0x2d4>)
  404064:	1b52      	subs	r2, r2, r5
  404066:	fa09 f902 	lsl.w	r9, r9, r2
  40406a:	9a02      	ldr	r2, [sp, #8]
  40406c:	f205 4312 	addw	r3, r5, #1042	; 0x412
  404070:	fa22 f003 	lsr.w	r0, r2, r3
  404074:	ea49 0000 	orr.w	r0, r9, r0
  404078:	f002 fb5c 	bl	406734 <__aeabi_ui2d>
  40407c:	2301      	movs	r3, #1
  40407e:	3d01      	subs	r5, #1
  404080:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  404084:	930d      	str	r3, [sp, #52]	; 0x34
  404086:	2200      	movs	r2, #0
  404088:	4b75      	ldr	r3, [pc, #468]	; (404260 <_dtoa_r+0x2d8>)
  40408a:	f002 fa15 	bl	4064b8 <__aeabi_dsub>
  40408e:	a36a      	add	r3, pc, #424	; (adr r3, 404238 <_dtoa_r+0x2b0>)
  404090:	e9d3 2300 	ldrd	r2, r3, [r3]
  404094:	f002 fbc4 	bl	406820 <__aeabi_dmul>
  404098:	a369      	add	r3, pc, #420	; (adr r3, 404240 <_dtoa_r+0x2b8>)
  40409a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40409e:	f002 fa0d 	bl	4064bc <__adddf3>
  4040a2:	4606      	mov	r6, r0
  4040a4:	4628      	mov	r0, r5
  4040a6:	460f      	mov	r7, r1
  4040a8:	f002 fb54 	bl	406754 <__aeabi_i2d>
  4040ac:	a366      	add	r3, pc, #408	; (adr r3, 404248 <_dtoa_r+0x2c0>)
  4040ae:	e9d3 2300 	ldrd	r2, r3, [r3]
  4040b2:	f002 fbb5 	bl	406820 <__aeabi_dmul>
  4040b6:	4602      	mov	r2, r0
  4040b8:	460b      	mov	r3, r1
  4040ba:	4630      	mov	r0, r6
  4040bc:	4639      	mov	r1, r7
  4040be:	f002 f9fd 	bl	4064bc <__adddf3>
  4040c2:	4606      	mov	r6, r0
  4040c4:	460f      	mov	r7, r1
  4040c6:	f002 fe45 	bl	406d54 <__aeabi_d2iz>
  4040ca:	4639      	mov	r1, r7
  4040cc:	9004      	str	r0, [sp, #16]
  4040ce:	2200      	movs	r2, #0
  4040d0:	4630      	mov	r0, r6
  4040d2:	2300      	movs	r3, #0
  4040d4:	f002 fe16 	bl	406d04 <__aeabi_dcmplt>
  4040d8:	2800      	cmp	r0, #0
  4040da:	f040 81a6 	bne.w	40442a <_dtoa_r+0x4a2>
  4040de:	9b04      	ldr	r3, [sp, #16]
  4040e0:	2b16      	cmp	r3, #22
  4040e2:	f200 819f 	bhi.w	404424 <_dtoa_r+0x49c>
  4040e6:	9a04      	ldr	r2, [sp, #16]
  4040e8:	4b5e      	ldr	r3, [pc, #376]	; (404264 <_dtoa_r+0x2dc>)
  4040ea:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4040ee:	e9d3 0100 	ldrd	r0, r1, [r3]
  4040f2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  4040f6:	f002 fe23 	bl	406d40 <__aeabi_dcmpgt>
  4040fa:	2800      	cmp	r0, #0
  4040fc:	f000 824e 	beq.w	40459c <_dtoa_r+0x614>
  404100:	9b04      	ldr	r3, [sp, #16]
  404102:	3b01      	subs	r3, #1
  404104:	9304      	str	r3, [sp, #16]
  404106:	2300      	movs	r3, #0
  404108:	930b      	str	r3, [sp, #44]	; 0x2c
  40410a:	ebc5 0508 	rsb	r5, r5, r8
  40410e:	f1b5 0a01 	subs.w	sl, r5, #1
  404112:	f100 81a1 	bmi.w	404458 <_dtoa_r+0x4d0>
  404116:	2300      	movs	r3, #0
  404118:	9305      	str	r3, [sp, #20]
  40411a:	9b04      	ldr	r3, [sp, #16]
  40411c:	2b00      	cmp	r3, #0
  40411e:	f2c0 8192 	blt.w	404446 <_dtoa_r+0x4be>
  404122:	449a      	add	sl, r3
  404124:	930a      	str	r3, [sp, #40]	; 0x28
  404126:	2300      	movs	r3, #0
  404128:	9308      	str	r3, [sp, #32]
  40412a:	9b20      	ldr	r3, [sp, #128]	; 0x80
  40412c:	2b09      	cmp	r3, #9
  40412e:	d82b      	bhi.n	404188 <_dtoa_r+0x200>
  404130:	2b05      	cmp	r3, #5
  404132:	f340 8670 	ble.w	404e16 <_dtoa_r+0xe8e>
  404136:	3b04      	subs	r3, #4
  404138:	9320      	str	r3, [sp, #128]	; 0x80
  40413a:	2500      	movs	r5, #0
  40413c:	9b20      	ldr	r3, [sp, #128]	; 0x80
  40413e:	3b02      	subs	r3, #2
  404140:	2b03      	cmp	r3, #3
  404142:	f200 864e 	bhi.w	404de2 <_dtoa_r+0xe5a>
  404146:	e8df f013 	tbh	[pc, r3, lsl #1]
  40414a:	03cc      	.short	0x03cc
  40414c:	02b203be 	.word	0x02b203be
  404150:	0663      	.short	0x0663
  404152:	4b41      	ldr	r3, [pc, #260]	; (404258 <_dtoa_r+0x2d0>)
  404154:	4a44      	ldr	r2, [pc, #272]	; (404268 <_dtoa_r+0x2e0>)
  404156:	f3c9 0013 	ubfx	r0, r9, #0, #20
  40415a:	2800      	cmp	r0, #0
  40415c:	bf14      	ite	ne
  40415e:	4618      	movne	r0, r3
  404160:	4610      	moveq	r0, r2
  404162:	e751      	b.n	404008 <_dtoa_r+0x80>
  404164:	f3c7 0313 	ubfx	r3, r7, #0, #20
  404168:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
  40416c:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
  404170:	4630      	mov	r0, r6
  404172:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
  404176:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  40417a:	f8dd 8050 	ldr.w	r8, [sp, #80]	; 0x50
  40417e:	e782      	b.n	404086 <_dtoa_r+0xfe>
  404180:	483a      	ldr	r0, [pc, #232]	; (40426c <_dtoa_r+0x2e4>)
  404182:	e735      	b.n	403ff0 <_dtoa_r+0x68>
  404184:	1cc3      	adds	r3, r0, #3
  404186:	e748      	b.n	40401a <_dtoa_r+0x92>
  404188:	2100      	movs	r1, #0
  40418a:	6461      	str	r1, [r4, #68]	; 0x44
  40418c:	4620      	mov	r0, r4
  40418e:	9120      	str	r1, [sp, #128]	; 0x80
  404190:	f001 fb62 	bl	405858 <_Balloc>
  404194:	f04f 33ff 	mov.w	r3, #4294967295
  404198:	9306      	str	r3, [sp, #24]
  40419a:	9a20      	ldr	r2, [sp, #128]	; 0x80
  40419c:	930c      	str	r3, [sp, #48]	; 0x30
  40419e:	2301      	movs	r3, #1
  4041a0:	9007      	str	r0, [sp, #28]
  4041a2:	9221      	str	r2, [sp, #132]	; 0x84
  4041a4:	6420      	str	r0, [r4, #64]	; 0x40
  4041a6:	9309      	str	r3, [sp, #36]	; 0x24
  4041a8:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4041aa:	2b00      	cmp	r3, #0
  4041ac:	f2c0 80d2 	blt.w	404354 <_dtoa_r+0x3cc>
  4041b0:	9a04      	ldr	r2, [sp, #16]
  4041b2:	2a0e      	cmp	r2, #14
  4041b4:	f300 80ce 	bgt.w	404354 <_dtoa_r+0x3cc>
  4041b8:	4b2a      	ldr	r3, [pc, #168]	; (404264 <_dtoa_r+0x2dc>)
  4041ba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4041be:	e9d3 8900 	ldrd	r8, r9, [r3]
  4041c2:	9b21      	ldr	r3, [sp, #132]	; 0x84
  4041c4:	2b00      	cmp	r3, #0
  4041c6:	f2c0 838f 	blt.w	4048e8 <_dtoa_r+0x960>
  4041ca:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  4041ce:	4642      	mov	r2, r8
  4041d0:	464b      	mov	r3, r9
  4041d2:	4630      	mov	r0, r6
  4041d4:	4639      	mov	r1, r7
  4041d6:	f002 fc4d 	bl	406a74 <__aeabi_ddiv>
  4041da:	f002 fdbb 	bl	406d54 <__aeabi_d2iz>
  4041de:	4682      	mov	sl, r0
  4041e0:	f002 fab8 	bl	406754 <__aeabi_i2d>
  4041e4:	4642      	mov	r2, r8
  4041e6:	464b      	mov	r3, r9
  4041e8:	f002 fb1a 	bl	406820 <__aeabi_dmul>
  4041ec:	460b      	mov	r3, r1
  4041ee:	4602      	mov	r2, r0
  4041f0:	4639      	mov	r1, r7
  4041f2:	4630      	mov	r0, r6
  4041f4:	f002 f960 	bl	4064b8 <__aeabi_dsub>
  4041f8:	9d07      	ldr	r5, [sp, #28]
  4041fa:	f10a 0330 	add.w	r3, sl, #48	; 0x30
  4041fe:	702b      	strb	r3, [r5, #0]
  404200:	9b06      	ldr	r3, [sp, #24]
  404202:	2b01      	cmp	r3, #1
  404204:	4606      	mov	r6, r0
  404206:	460f      	mov	r7, r1
  404208:	f105 0501 	add.w	r5, r5, #1
  40420c:	d062      	beq.n	4042d4 <_dtoa_r+0x34c>
  40420e:	2200      	movs	r2, #0
  404210:	4b17      	ldr	r3, [pc, #92]	; (404270 <_dtoa_r+0x2e8>)
  404212:	f002 fb05 	bl	406820 <__aeabi_dmul>
  404216:	2200      	movs	r2, #0
  404218:	2300      	movs	r3, #0
  40421a:	4606      	mov	r6, r0
  40421c:	460f      	mov	r7, r1
  40421e:	f002 fd67 	bl	406cf0 <__aeabi_dcmpeq>
  404222:	2800      	cmp	r0, #0
  404224:	f040 8083 	bne.w	40432e <_dtoa_r+0x3a6>
  404228:	f8cd b008 	str.w	fp, [sp, #8]
  40422c:	9405      	str	r4, [sp, #20]
  40422e:	f8dd b01c 	ldr.w	fp, [sp, #28]
  404232:	9c06      	ldr	r4, [sp, #24]
  404234:	e029      	b.n	40428a <_dtoa_r+0x302>
  404236:	bf00      	nop
  404238:	636f4361 	.word	0x636f4361
  40423c:	3fd287a7 	.word	0x3fd287a7
  404240:	8b60c8b3 	.word	0x8b60c8b3
  404244:	3fc68a28 	.word	0x3fc68a28
  404248:	509f79fb 	.word	0x509f79fb
  40424c:	3fd34413 	.word	0x3fd34413
  404250:	7ff00000 	.word	0x7ff00000
  404254:	00407b45 	.word	0x00407b45
  404258:	00407b54 	.word	0x00407b54
  40425c:	fffffc0e 	.word	0xfffffc0e
  404260:	3ff80000 	.word	0x3ff80000
  404264:	00407b68 	.word	0x00407b68
  404268:	00407b48 	.word	0x00407b48
  40426c:	00407b44 	.word	0x00407b44
  404270:	40240000 	.word	0x40240000
  404274:	f002 fad4 	bl	406820 <__aeabi_dmul>
  404278:	2200      	movs	r2, #0
  40427a:	2300      	movs	r3, #0
  40427c:	4606      	mov	r6, r0
  40427e:	460f      	mov	r7, r1
  404280:	f002 fd36 	bl	406cf0 <__aeabi_dcmpeq>
  404284:	2800      	cmp	r0, #0
  404286:	f040 83de 	bne.w	404a46 <_dtoa_r+0xabe>
  40428a:	4642      	mov	r2, r8
  40428c:	464b      	mov	r3, r9
  40428e:	4630      	mov	r0, r6
  404290:	4639      	mov	r1, r7
  404292:	f002 fbef 	bl	406a74 <__aeabi_ddiv>
  404296:	f002 fd5d 	bl	406d54 <__aeabi_d2iz>
  40429a:	4682      	mov	sl, r0
  40429c:	f002 fa5a 	bl	406754 <__aeabi_i2d>
  4042a0:	4642      	mov	r2, r8
  4042a2:	464b      	mov	r3, r9
  4042a4:	f002 fabc 	bl	406820 <__aeabi_dmul>
  4042a8:	4602      	mov	r2, r0
  4042aa:	460b      	mov	r3, r1
  4042ac:	4630      	mov	r0, r6
  4042ae:	4639      	mov	r1, r7
  4042b0:	f002 f902 	bl	4064b8 <__aeabi_dsub>
  4042b4:	f10a 0e30 	add.w	lr, sl, #48	; 0x30
  4042b8:	f805 eb01 	strb.w	lr, [r5], #1
  4042bc:	ebcb 0e05 	rsb	lr, fp, r5
  4042c0:	4574      	cmp	r4, lr
  4042c2:	4606      	mov	r6, r0
  4042c4:	460f      	mov	r7, r1
  4042c6:	f04f 0200 	mov.w	r2, #0
  4042ca:	4bb5      	ldr	r3, [pc, #724]	; (4045a0 <_dtoa_r+0x618>)
  4042cc:	d1d2      	bne.n	404274 <_dtoa_r+0x2ec>
  4042ce:	f8dd b008 	ldr.w	fp, [sp, #8]
  4042d2:	9c05      	ldr	r4, [sp, #20]
  4042d4:	4632      	mov	r2, r6
  4042d6:	463b      	mov	r3, r7
  4042d8:	4630      	mov	r0, r6
  4042da:	4639      	mov	r1, r7
  4042dc:	f002 f8ee 	bl	4064bc <__adddf3>
  4042e0:	4606      	mov	r6, r0
  4042e2:	460f      	mov	r7, r1
  4042e4:	4640      	mov	r0, r8
  4042e6:	4649      	mov	r1, r9
  4042e8:	4632      	mov	r2, r6
  4042ea:	463b      	mov	r3, r7
  4042ec:	f002 fd0a 	bl	406d04 <__aeabi_dcmplt>
  4042f0:	b948      	cbnz	r0, 404306 <_dtoa_r+0x37e>
  4042f2:	4640      	mov	r0, r8
  4042f4:	4649      	mov	r1, r9
  4042f6:	4632      	mov	r2, r6
  4042f8:	463b      	mov	r3, r7
  4042fa:	f002 fcf9 	bl	406cf0 <__aeabi_dcmpeq>
  4042fe:	b1b0      	cbz	r0, 40432e <_dtoa_r+0x3a6>
  404300:	f01a 0f01 	tst.w	sl, #1
  404304:	d013      	beq.n	40432e <_dtoa_r+0x3a6>
  404306:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  40430a:	9907      	ldr	r1, [sp, #28]
  40430c:	1e6b      	subs	r3, r5, #1
  40430e:	e004      	b.n	40431a <_dtoa_r+0x392>
  404310:	428b      	cmp	r3, r1
  404312:	f000 8440 	beq.w	404b96 <_dtoa_r+0xc0e>
  404316:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  40431a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  40431e:	f103 0501 	add.w	r5, r3, #1
  404322:	461a      	mov	r2, r3
  404324:	d0f4      	beq.n	404310 <_dtoa_r+0x388>
  404326:	f108 0301 	add.w	r3, r8, #1
  40432a:	b2db      	uxtb	r3, r3
  40432c:	7013      	strb	r3, [r2, #0]
  40432e:	4620      	mov	r0, r4
  404330:	4659      	mov	r1, fp
  404332:	f001 fab7 	bl	4058a4 <_Bfree>
  404336:	2200      	movs	r2, #0
  404338:	9b04      	ldr	r3, [sp, #16]
  40433a:	702a      	strb	r2, [r5, #0]
  40433c:	9a22      	ldr	r2, [sp, #136]	; 0x88
  40433e:	3301      	adds	r3, #1
  404340:	6013      	str	r3, [r2, #0]
  404342:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404344:	2b00      	cmp	r3, #0
  404346:	f000 8345 	beq.w	4049d4 <_dtoa_r+0xa4c>
  40434a:	9807      	ldr	r0, [sp, #28]
  40434c:	601d      	str	r5, [r3, #0]
  40434e:	b017      	add	sp, #92	; 0x5c
  404350:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404354:	9a09      	ldr	r2, [sp, #36]	; 0x24
  404356:	2a00      	cmp	r2, #0
  404358:	f000 8084 	beq.w	404464 <_dtoa_r+0x4dc>
  40435c:	9a20      	ldr	r2, [sp, #128]	; 0x80
  40435e:	2a01      	cmp	r2, #1
  404360:	f340 8304 	ble.w	40496c <_dtoa_r+0x9e4>
  404364:	9b06      	ldr	r3, [sp, #24]
  404366:	1e5f      	subs	r7, r3, #1
  404368:	9b08      	ldr	r3, [sp, #32]
  40436a:	42bb      	cmp	r3, r7
  40436c:	f2c0 83a9 	blt.w	404ac2 <_dtoa_r+0xb3a>
  404370:	1bdf      	subs	r7, r3, r7
  404372:	9b06      	ldr	r3, [sp, #24]
  404374:	2b00      	cmp	r3, #0
  404376:	f2c0 849c 	blt.w	404cb2 <_dtoa_r+0xd2a>
  40437a:	9d05      	ldr	r5, [sp, #20]
  40437c:	9b06      	ldr	r3, [sp, #24]
  40437e:	9a05      	ldr	r2, [sp, #20]
  404380:	4620      	mov	r0, r4
  404382:	441a      	add	r2, r3
  404384:	2101      	movs	r1, #1
  404386:	9205      	str	r2, [sp, #20]
  404388:	449a      	add	sl, r3
  40438a:	f001 fb25 	bl	4059d8 <__i2b>
  40438e:	4606      	mov	r6, r0
  404390:	b165      	cbz	r5, 4043ac <_dtoa_r+0x424>
  404392:	f1ba 0f00 	cmp.w	sl, #0
  404396:	dd09      	ble.n	4043ac <_dtoa_r+0x424>
  404398:	45aa      	cmp	sl, r5
  40439a:	9a05      	ldr	r2, [sp, #20]
  40439c:	4653      	mov	r3, sl
  40439e:	bfa8      	it	ge
  4043a0:	462b      	movge	r3, r5
  4043a2:	1ad2      	subs	r2, r2, r3
  4043a4:	9205      	str	r2, [sp, #20]
  4043a6:	1aed      	subs	r5, r5, r3
  4043a8:	ebc3 0a0a 	rsb	sl, r3, sl
  4043ac:	9b08      	ldr	r3, [sp, #32]
  4043ae:	2b00      	cmp	r3, #0
  4043b0:	dd1a      	ble.n	4043e8 <_dtoa_r+0x460>
  4043b2:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4043b4:	2b00      	cmp	r3, #0
  4043b6:	f000 837d 	beq.w	404ab4 <_dtoa_r+0xb2c>
  4043ba:	2f00      	cmp	r7, #0
  4043bc:	dd10      	ble.n	4043e0 <_dtoa_r+0x458>
  4043be:	4631      	mov	r1, r6
  4043c0:	463a      	mov	r2, r7
  4043c2:	4620      	mov	r0, r4
  4043c4:	f001 fbac 	bl	405b20 <__pow5mult>
  4043c8:	4606      	mov	r6, r0
  4043ca:	465a      	mov	r2, fp
  4043cc:	4631      	mov	r1, r6
  4043ce:	4620      	mov	r0, r4
  4043d0:	f001 fb0c 	bl	4059ec <__multiply>
  4043d4:	4659      	mov	r1, fp
  4043d6:	4680      	mov	r8, r0
  4043d8:	4620      	mov	r0, r4
  4043da:	f001 fa63 	bl	4058a4 <_Bfree>
  4043de:	46c3      	mov	fp, r8
  4043e0:	9b08      	ldr	r3, [sp, #32]
  4043e2:	1bda      	subs	r2, r3, r7
  4043e4:	f040 82a2 	bne.w	40492c <_dtoa_r+0x9a4>
  4043e8:	4620      	mov	r0, r4
  4043ea:	2101      	movs	r1, #1
  4043ec:	f001 faf4 	bl	4059d8 <__i2b>
  4043f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4043f2:	2b00      	cmp	r3, #0
  4043f4:	4680      	mov	r8, r0
  4043f6:	dd39      	ble.n	40446c <_dtoa_r+0x4e4>
  4043f8:	4601      	mov	r1, r0
  4043fa:	461a      	mov	r2, r3
  4043fc:	4620      	mov	r0, r4
  4043fe:	f001 fb8f 	bl	405b20 <__pow5mult>
  404402:	9b20      	ldr	r3, [sp, #128]	; 0x80
  404404:	2b01      	cmp	r3, #1
  404406:	4680      	mov	r8, r0
  404408:	f340 8296 	ble.w	404938 <_dtoa_r+0x9b0>
  40440c:	f04f 0900 	mov.w	r9, #0
  404410:	f8d8 3010 	ldr.w	r3, [r8, #16]
  404414:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  404418:	6918      	ldr	r0, [r3, #16]
  40441a:	f001 fa8f 	bl	40593c <__hi0bits>
  40441e:	f1c0 0020 	rsb	r0, r0, #32
  404422:	e02d      	b.n	404480 <_dtoa_r+0x4f8>
  404424:	2301      	movs	r3, #1
  404426:	930b      	str	r3, [sp, #44]	; 0x2c
  404428:	e66f      	b.n	40410a <_dtoa_r+0x182>
  40442a:	9804      	ldr	r0, [sp, #16]
  40442c:	f002 f992 	bl	406754 <__aeabi_i2d>
  404430:	4632      	mov	r2, r6
  404432:	463b      	mov	r3, r7
  404434:	f002 fc5c 	bl	406cf0 <__aeabi_dcmpeq>
  404438:	2800      	cmp	r0, #0
  40443a:	f47f ae50 	bne.w	4040de <_dtoa_r+0x156>
  40443e:	9b04      	ldr	r3, [sp, #16]
  404440:	3b01      	subs	r3, #1
  404442:	9304      	str	r3, [sp, #16]
  404444:	e64b      	b.n	4040de <_dtoa_r+0x156>
  404446:	9a05      	ldr	r2, [sp, #20]
  404448:	9b04      	ldr	r3, [sp, #16]
  40444a:	1ad2      	subs	r2, r2, r3
  40444c:	425b      	negs	r3, r3
  40444e:	9308      	str	r3, [sp, #32]
  404450:	2300      	movs	r3, #0
  404452:	9205      	str	r2, [sp, #20]
  404454:	930a      	str	r3, [sp, #40]	; 0x28
  404456:	e668      	b.n	40412a <_dtoa_r+0x1a2>
  404458:	f1ca 0300 	rsb	r3, sl, #0
  40445c:	9305      	str	r3, [sp, #20]
  40445e:	f04f 0a00 	mov.w	sl, #0
  404462:	e65a      	b.n	40411a <_dtoa_r+0x192>
  404464:	9f08      	ldr	r7, [sp, #32]
  404466:	9d05      	ldr	r5, [sp, #20]
  404468:	9e09      	ldr	r6, [sp, #36]	; 0x24
  40446a:	e791      	b.n	404390 <_dtoa_r+0x408>
  40446c:	9b20      	ldr	r3, [sp, #128]	; 0x80
  40446e:	2b01      	cmp	r3, #1
  404470:	f340 82b3 	ble.w	4049da <_dtoa_r+0xa52>
  404474:	f04f 0900 	mov.w	r9, #0
  404478:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40447a:	2b00      	cmp	r3, #0
  40447c:	d1c8      	bne.n	404410 <_dtoa_r+0x488>
  40447e:	2001      	movs	r0, #1
  404480:	4450      	add	r0, sl
  404482:	f010 001f 	ands.w	r0, r0, #31
  404486:	f000 8081 	beq.w	40458c <_dtoa_r+0x604>
  40448a:	f1c0 0320 	rsb	r3, r0, #32
  40448e:	2b04      	cmp	r3, #4
  404490:	f340 84b8 	ble.w	404e04 <_dtoa_r+0xe7c>
  404494:	f1c0 001c 	rsb	r0, r0, #28
  404498:	9b05      	ldr	r3, [sp, #20]
  40449a:	4403      	add	r3, r0
  40449c:	9305      	str	r3, [sp, #20]
  40449e:	4405      	add	r5, r0
  4044a0:	4482      	add	sl, r0
  4044a2:	9b05      	ldr	r3, [sp, #20]
  4044a4:	2b00      	cmp	r3, #0
  4044a6:	dd05      	ble.n	4044b4 <_dtoa_r+0x52c>
  4044a8:	4659      	mov	r1, fp
  4044aa:	461a      	mov	r2, r3
  4044ac:	4620      	mov	r0, r4
  4044ae:	f001 fb87 	bl	405bc0 <__lshift>
  4044b2:	4683      	mov	fp, r0
  4044b4:	f1ba 0f00 	cmp.w	sl, #0
  4044b8:	dd05      	ble.n	4044c6 <_dtoa_r+0x53e>
  4044ba:	4641      	mov	r1, r8
  4044bc:	4652      	mov	r2, sl
  4044be:	4620      	mov	r0, r4
  4044c0:	f001 fb7e 	bl	405bc0 <__lshift>
  4044c4:	4680      	mov	r8, r0
  4044c6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4044c8:	2b00      	cmp	r3, #0
  4044ca:	f040 8268 	bne.w	40499e <_dtoa_r+0xa16>
  4044ce:	9b06      	ldr	r3, [sp, #24]
  4044d0:	2b00      	cmp	r3, #0
  4044d2:	f340 8295 	ble.w	404a00 <_dtoa_r+0xa78>
  4044d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4044d8:	2b00      	cmp	r3, #0
  4044da:	d171      	bne.n	4045c0 <_dtoa_r+0x638>
  4044dc:	f8dd 901c 	ldr.w	r9, [sp, #28]
  4044e0:	9f06      	ldr	r7, [sp, #24]
  4044e2:	464d      	mov	r5, r9
  4044e4:	e002      	b.n	4044ec <_dtoa_r+0x564>
  4044e6:	f001 f9e7 	bl	4058b8 <__multadd>
  4044ea:	4683      	mov	fp, r0
  4044ec:	4641      	mov	r1, r8
  4044ee:	4658      	mov	r0, fp
  4044f0:	f7ff fcb2 	bl	403e58 <quorem>
  4044f4:	f100 0c30 	add.w	ip, r0, #48	; 0x30
  4044f8:	f805 cb01 	strb.w	ip, [r5], #1
  4044fc:	ebc9 0305 	rsb	r3, r9, r5
  404500:	42bb      	cmp	r3, r7
  404502:	4620      	mov	r0, r4
  404504:	4659      	mov	r1, fp
  404506:	f04f 020a 	mov.w	r2, #10
  40450a:	f04f 0300 	mov.w	r3, #0
  40450e:	dbea      	blt.n	4044e6 <_dtoa_r+0x55e>
  404510:	9b07      	ldr	r3, [sp, #28]
  404512:	9a06      	ldr	r2, [sp, #24]
  404514:	2a01      	cmp	r2, #1
  404516:	bfac      	ite	ge
  404518:	189b      	addge	r3, r3, r2
  40451a:	3301      	addlt	r3, #1
  40451c:	461d      	mov	r5, r3
  40451e:	f04f 0a00 	mov.w	sl, #0
  404522:	4659      	mov	r1, fp
  404524:	2201      	movs	r2, #1
  404526:	4620      	mov	r0, r4
  404528:	f8cd c008 	str.w	ip, [sp, #8]
  40452c:	f001 fb48 	bl	405bc0 <__lshift>
  404530:	4641      	mov	r1, r8
  404532:	4683      	mov	fp, r0
  404534:	f001 fb9a 	bl	405c6c <__mcmp>
  404538:	2800      	cmp	r0, #0
  40453a:	f8dd c008 	ldr.w	ip, [sp, #8]
  40453e:	f340 82f6 	ble.w	404b2e <_dtoa_r+0xba6>
  404542:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  404546:	9907      	ldr	r1, [sp, #28]
  404548:	1e6b      	subs	r3, r5, #1
  40454a:	e004      	b.n	404556 <_dtoa_r+0x5ce>
  40454c:	428b      	cmp	r3, r1
  40454e:	f000 8273 	beq.w	404a38 <_dtoa_r+0xab0>
  404552:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  404556:	2a39      	cmp	r2, #57	; 0x39
  404558:	f103 0501 	add.w	r5, r3, #1
  40455c:	d0f6      	beq.n	40454c <_dtoa_r+0x5c4>
  40455e:	3201      	adds	r2, #1
  404560:	701a      	strb	r2, [r3, #0]
  404562:	4641      	mov	r1, r8
  404564:	4620      	mov	r0, r4
  404566:	f001 f99d 	bl	4058a4 <_Bfree>
  40456a:	2e00      	cmp	r6, #0
  40456c:	f43f aedf 	beq.w	40432e <_dtoa_r+0x3a6>
  404570:	f1ba 0f00 	cmp.w	sl, #0
  404574:	d005      	beq.n	404582 <_dtoa_r+0x5fa>
  404576:	45b2      	cmp	sl, r6
  404578:	d003      	beq.n	404582 <_dtoa_r+0x5fa>
  40457a:	4651      	mov	r1, sl
  40457c:	4620      	mov	r0, r4
  40457e:	f001 f991 	bl	4058a4 <_Bfree>
  404582:	4631      	mov	r1, r6
  404584:	4620      	mov	r0, r4
  404586:	f001 f98d 	bl	4058a4 <_Bfree>
  40458a:	e6d0      	b.n	40432e <_dtoa_r+0x3a6>
  40458c:	201c      	movs	r0, #28
  40458e:	e783      	b.n	404498 <_dtoa_r+0x510>
  404590:	4b04      	ldr	r3, [pc, #16]	; (4045a4 <_dtoa_r+0x61c>)
  404592:	9a02      	ldr	r2, [sp, #8]
  404594:	1b5b      	subs	r3, r3, r5
  404596:	fa02 f003 	lsl.w	r0, r2, r3
  40459a:	e56d      	b.n	404078 <_dtoa_r+0xf0>
  40459c:	900b      	str	r0, [sp, #44]	; 0x2c
  40459e:	e5b4      	b.n	40410a <_dtoa_r+0x182>
  4045a0:	40240000 	.word	0x40240000
  4045a4:	fffffbee 	.word	0xfffffbee
  4045a8:	4631      	mov	r1, r6
  4045aa:	2300      	movs	r3, #0
  4045ac:	4620      	mov	r0, r4
  4045ae:	220a      	movs	r2, #10
  4045b0:	f001 f982 	bl	4058b8 <__multadd>
  4045b4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4045b6:	2b00      	cmp	r3, #0
  4045b8:	4606      	mov	r6, r0
  4045ba:	f340 840c 	ble.w	404dd6 <_dtoa_r+0xe4e>
  4045be:	9306      	str	r3, [sp, #24]
  4045c0:	2d00      	cmp	r5, #0
  4045c2:	dd05      	ble.n	4045d0 <_dtoa_r+0x648>
  4045c4:	4631      	mov	r1, r6
  4045c6:	462a      	mov	r2, r5
  4045c8:	4620      	mov	r0, r4
  4045ca:	f001 faf9 	bl	405bc0 <__lshift>
  4045ce:	4606      	mov	r6, r0
  4045d0:	f1b9 0f00 	cmp.w	r9, #0
  4045d4:	f040 82e9 	bne.w	404baa <_dtoa_r+0xc22>
  4045d8:	46b1      	mov	r9, r6
  4045da:	9b06      	ldr	r3, [sp, #24]
  4045dc:	9a07      	ldr	r2, [sp, #28]
  4045de:	3b01      	subs	r3, #1
  4045e0:	18d3      	adds	r3, r2, r3
  4045e2:	9308      	str	r3, [sp, #32]
  4045e4:	9b02      	ldr	r3, [sp, #8]
  4045e6:	f003 0301 	and.w	r3, r3, #1
  4045ea:	9309      	str	r3, [sp, #36]	; 0x24
  4045ec:	4617      	mov	r7, r2
  4045ee:	4641      	mov	r1, r8
  4045f0:	4658      	mov	r0, fp
  4045f2:	f7ff fc31 	bl	403e58 <quorem>
  4045f6:	4631      	mov	r1, r6
  4045f8:	4605      	mov	r5, r0
  4045fa:	4658      	mov	r0, fp
  4045fc:	f001 fb36 	bl	405c6c <__mcmp>
  404600:	464a      	mov	r2, r9
  404602:	4682      	mov	sl, r0
  404604:	4641      	mov	r1, r8
  404606:	4620      	mov	r0, r4
  404608:	f001 fb54 	bl	405cb4 <__mdiff>
  40460c:	68c2      	ldr	r2, [r0, #12]
  40460e:	4603      	mov	r3, r0
  404610:	f105 0c30 	add.w	ip, r5, #48	; 0x30
  404614:	2a00      	cmp	r2, #0
  404616:	f040 81b8 	bne.w	40498a <_dtoa_r+0xa02>
  40461a:	4619      	mov	r1, r3
  40461c:	4658      	mov	r0, fp
  40461e:	f8cd c018 	str.w	ip, [sp, #24]
  404622:	9305      	str	r3, [sp, #20]
  404624:	f001 fb22 	bl	405c6c <__mcmp>
  404628:	9b05      	ldr	r3, [sp, #20]
  40462a:	9002      	str	r0, [sp, #8]
  40462c:	4619      	mov	r1, r3
  40462e:	4620      	mov	r0, r4
  404630:	f001 f938 	bl	4058a4 <_Bfree>
  404634:	9a02      	ldr	r2, [sp, #8]
  404636:	f8dd c018 	ldr.w	ip, [sp, #24]
  40463a:	b92a      	cbnz	r2, 404648 <_dtoa_r+0x6c0>
  40463c:	9b20      	ldr	r3, [sp, #128]	; 0x80
  40463e:	b91b      	cbnz	r3, 404648 <_dtoa_r+0x6c0>
  404640:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404642:	2b00      	cmp	r3, #0
  404644:	f000 83a7 	beq.w	404d96 <_dtoa_r+0xe0e>
  404648:	f1ba 0f00 	cmp.w	sl, #0
  40464c:	f2c0 8251 	blt.w	404af2 <_dtoa_r+0xb6a>
  404650:	d105      	bne.n	40465e <_dtoa_r+0x6d6>
  404652:	9b20      	ldr	r3, [sp, #128]	; 0x80
  404654:	b91b      	cbnz	r3, 40465e <_dtoa_r+0x6d6>
  404656:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404658:	2b00      	cmp	r3, #0
  40465a:	f000 824a 	beq.w	404af2 <_dtoa_r+0xb6a>
  40465e:	2a00      	cmp	r2, #0
  404660:	f300 82b7 	bgt.w	404bd2 <_dtoa_r+0xc4a>
  404664:	9b08      	ldr	r3, [sp, #32]
  404666:	f887 c000 	strb.w	ip, [r7]
  40466a:	f107 0a01 	add.w	sl, r7, #1
  40466e:	429f      	cmp	r7, r3
  404670:	4655      	mov	r5, sl
  404672:	f000 82ba 	beq.w	404bea <_dtoa_r+0xc62>
  404676:	4659      	mov	r1, fp
  404678:	220a      	movs	r2, #10
  40467a:	2300      	movs	r3, #0
  40467c:	4620      	mov	r0, r4
  40467e:	f001 f91b 	bl	4058b8 <__multadd>
  404682:	454e      	cmp	r6, r9
  404684:	4683      	mov	fp, r0
  404686:	4631      	mov	r1, r6
  404688:	4620      	mov	r0, r4
  40468a:	f04f 020a 	mov.w	r2, #10
  40468e:	f04f 0300 	mov.w	r3, #0
  404692:	f000 8174 	beq.w	40497e <_dtoa_r+0x9f6>
  404696:	f001 f90f 	bl	4058b8 <__multadd>
  40469a:	4649      	mov	r1, r9
  40469c:	4606      	mov	r6, r0
  40469e:	220a      	movs	r2, #10
  4046a0:	4620      	mov	r0, r4
  4046a2:	2300      	movs	r3, #0
  4046a4:	f001 f908 	bl	4058b8 <__multadd>
  4046a8:	4657      	mov	r7, sl
  4046aa:	4681      	mov	r9, r0
  4046ac:	e79f      	b.n	4045ee <_dtoa_r+0x666>
  4046ae:	2301      	movs	r3, #1
  4046b0:	9309      	str	r3, [sp, #36]	; 0x24
  4046b2:	9b21      	ldr	r3, [sp, #132]	; 0x84
  4046b4:	2b00      	cmp	r3, #0
  4046b6:	f340 8213 	ble.w	404ae0 <_dtoa_r+0xb58>
  4046ba:	461f      	mov	r7, r3
  4046bc:	461e      	mov	r6, r3
  4046be:	930c      	str	r3, [sp, #48]	; 0x30
  4046c0:	9306      	str	r3, [sp, #24]
  4046c2:	2100      	movs	r1, #0
  4046c4:	2f17      	cmp	r7, #23
  4046c6:	6461      	str	r1, [r4, #68]	; 0x44
  4046c8:	d90a      	bls.n	4046e0 <_dtoa_r+0x758>
  4046ca:	2201      	movs	r2, #1
  4046cc:	2304      	movs	r3, #4
  4046ce:	005b      	lsls	r3, r3, #1
  4046d0:	f103 0014 	add.w	r0, r3, #20
  4046d4:	4287      	cmp	r7, r0
  4046d6:	4611      	mov	r1, r2
  4046d8:	f102 0201 	add.w	r2, r2, #1
  4046dc:	d2f7      	bcs.n	4046ce <_dtoa_r+0x746>
  4046de:	6461      	str	r1, [r4, #68]	; 0x44
  4046e0:	4620      	mov	r0, r4
  4046e2:	f001 f8b9 	bl	405858 <_Balloc>
  4046e6:	2e0e      	cmp	r6, #14
  4046e8:	9007      	str	r0, [sp, #28]
  4046ea:	6420      	str	r0, [r4, #64]	; 0x40
  4046ec:	f63f ad5c 	bhi.w	4041a8 <_dtoa_r+0x220>
  4046f0:	2d00      	cmp	r5, #0
  4046f2:	f43f ad59 	beq.w	4041a8 <_dtoa_r+0x220>
  4046f6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  4046fa:	9904      	ldr	r1, [sp, #16]
  4046fc:	2900      	cmp	r1, #0
  4046fe:	e9cd 230e 	strd	r2, r3, [sp, #56]	; 0x38
  404702:	f340 8221 	ble.w	404b48 <_dtoa_r+0xbc0>
  404706:	4bb7      	ldr	r3, [pc, #732]	; (4049e4 <_dtoa_r+0xa5c>)
  404708:	f001 020f 	and.w	r2, r1, #15
  40470c:	110d      	asrs	r5, r1, #4
  40470e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  404712:	06e9      	lsls	r1, r5, #27
  404714:	e9d3 6700 	ldrd	r6, r7, [r3]
  404718:	f140 81db 	bpl.w	404ad2 <_dtoa_r+0xb4a>
  40471c:	4bb2      	ldr	r3, [pc, #712]	; (4049e8 <_dtoa_r+0xa60>)
  40471e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
  404722:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  404726:	f002 f9a5 	bl	406a74 <__aeabi_ddiv>
  40472a:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40472e:	f005 050f 	and.w	r5, r5, #15
  404732:	f04f 0803 	mov.w	r8, #3
  404736:	b18d      	cbz	r5, 40475c <_dtoa_r+0x7d4>
  404738:	f8df 92ac 	ldr.w	r9, [pc, #684]	; 4049e8 <_dtoa_r+0xa60>
  40473c:	4630      	mov	r0, r6
  40473e:	4639      	mov	r1, r7
  404740:	07ea      	lsls	r2, r5, #31
  404742:	d505      	bpl.n	404750 <_dtoa_r+0x7c8>
  404744:	e9d9 2300 	ldrd	r2, r3, [r9]
  404748:	f108 0801 	add.w	r8, r8, #1
  40474c:	f002 f868 	bl	406820 <__aeabi_dmul>
  404750:	106d      	asrs	r5, r5, #1
  404752:	f109 0908 	add.w	r9, r9, #8
  404756:	d1f3      	bne.n	404740 <_dtoa_r+0x7b8>
  404758:	4606      	mov	r6, r0
  40475a:	460f      	mov	r7, r1
  40475c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  404760:	4632      	mov	r2, r6
  404762:	463b      	mov	r3, r7
  404764:	f002 f986 	bl	406a74 <__aeabi_ddiv>
  404768:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40476c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40476e:	b143      	cbz	r3, 404782 <_dtoa_r+0x7fa>
  404770:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  404774:	2200      	movs	r2, #0
  404776:	4b9d      	ldr	r3, [pc, #628]	; (4049ec <_dtoa_r+0xa64>)
  404778:	f002 fac4 	bl	406d04 <__aeabi_dcmplt>
  40477c:	2800      	cmp	r0, #0
  40477e:	f040 82ac 	bne.w	404cda <_dtoa_r+0xd52>
  404782:	4640      	mov	r0, r8
  404784:	f001 ffe6 	bl	406754 <__aeabi_i2d>
  404788:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40478c:	f002 f848 	bl	406820 <__aeabi_dmul>
  404790:	4b97      	ldr	r3, [pc, #604]	; (4049f0 <_dtoa_r+0xa68>)
  404792:	2200      	movs	r2, #0
  404794:	f001 fe92 	bl	4064bc <__adddf3>
  404798:	9b06      	ldr	r3, [sp, #24]
  40479a:	4606      	mov	r6, r0
  40479c:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  4047a0:	2b00      	cmp	r3, #0
  4047a2:	f000 8162 	beq.w	404a6a <_dtoa_r+0xae2>
  4047a6:	9b04      	ldr	r3, [sp, #16]
  4047a8:	f8dd 9018 	ldr.w	r9, [sp, #24]
  4047ac:	9312      	str	r3, [sp, #72]	; 0x48
  4047ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4047b0:	2b00      	cmp	r3, #0
  4047b2:	f000 8221 	beq.w	404bf8 <_dtoa_r+0xc70>
  4047b6:	4b8b      	ldr	r3, [pc, #556]	; (4049e4 <_dtoa_r+0xa5c>)
  4047b8:	498e      	ldr	r1, [pc, #568]	; (4049f4 <_dtoa_r+0xa6c>)
  4047ba:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
  4047be:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  4047c2:	2000      	movs	r0, #0
  4047c4:	f002 f956 	bl	406a74 <__aeabi_ddiv>
  4047c8:	4632      	mov	r2, r6
  4047ca:	463b      	mov	r3, r7
  4047cc:	f001 fe74 	bl	4064b8 <__aeabi_dsub>
  4047d0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  4047d4:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
  4047d8:	4639      	mov	r1, r7
  4047da:	4630      	mov	r0, r6
  4047dc:	f002 faba 	bl	406d54 <__aeabi_d2iz>
  4047e0:	4605      	mov	r5, r0
  4047e2:	f001 ffb7 	bl	406754 <__aeabi_i2d>
  4047e6:	3530      	adds	r5, #48	; 0x30
  4047e8:	4602      	mov	r2, r0
  4047ea:	460b      	mov	r3, r1
  4047ec:	4630      	mov	r0, r6
  4047ee:	4639      	mov	r1, r7
  4047f0:	f001 fe62 	bl	4064b8 <__aeabi_dsub>
  4047f4:	fa5f f885 	uxtb.w	r8, r5
  4047f8:	9d07      	ldr	r5, [sp, #28]
  4047fa:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  4047fe:	f885 8000 	strb.w	r8, [r5]
  404802:	4606      	mov	r6, r0
  404804:	460f      	mov	r7, r1
  404806:	3501      	adds	r5, #1
  404808:	f002 fa7c 	bl	406d04 <__aeabi_dcmplt>
  40480c:	2800      	cmp	r0, #0
  40480e:	f040 82b2 	bne.w	404d76 <_dtoa_r+0xdee>
  404812:	4632      	mov	r2, r6
  404814:	463b      	mov	r3, r7
  404816:	2000      	movs	r0, #0
  404818:	4974      	ldr	r1, [pc, #464]	; (4049ec <_dtoa_r+0xa64>)
  40481a:	f001 fe4d 	bl	4064b8 <__aeabi_dsub>
  40481e:	4602      	mov	r2, r0
  404820:	460b      	mov	r3, r1
  404822:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  404826:	f002 fa8b 	bl	406d40 <__aeabi_dcmpgt>
  40482a:	2800      	cmp	r0, #0
  40482c:	f040 82ac 	bne.w	404d88 <_dtoa_r+0xe00>
  404830:	f1b9 0f01 	cmp.w	r9, #1
  404834:	f340 8138 	ble.w	404aa8 <_dtoa_r+0xb20>
  404838:	9b07      	ldr	r3, [sp, #28]
  40483a:	f8cd a04c 	str.w	sl, [sp, #76]	; 0x4c
  40483e:	f8cd b008 	str.w	fp, [sp, #8]
  404842:	4499      	add	r9, r3
  404844:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  404848:	46a0      	mov	r8, r4
  40484a:	e00d      	b.n	404868 <_dtoa_r+0x8e0>
  40484c:	2000      	movs	r0, #0
  40484e:	4967      	ldr	r1, [pc, #412]	; (4049ec <_dtoa_r+0xa64>)
  404850:	f001 fe32 	bl	4064b8 <__aeabi_dsub>
  404854:	4652      	mov	r2, sl
  404856:	465b      	mov	r3, fp
  404858:	f002 fa54 	bl	406d04 <__aeabi_dcmplt>
  40485c:	2800      	cmp	r0, #0
  40485e:	f040 828e 	bne.w	404d7e <_dtoa_r+0xdf6>
  404862:	454d      	cmp	r5, r9
  404864:	f000 811b 	beq.w	404a9e <_dtoa_r+0xb16>
  404868:	4650      	mov	r0, sl
  40486a:	4659      	mov	r1, fp
  40486c:	2200      	movs	r2, #0
  40486e:	4b62      	ldr	r3, [pc, #392]	; (4049f8 <_dtoa_r+0xa70>)
  404870:	f001 ffd6 	bl	406820 <__aeabi_dmul>
  404874:	2200      	movs	r2, #0
  404876:	4b60      	ldr	r3, [pc, #384]	; (4049f8 <_dtoa_r+0xa70>)
  404878:	4682      	mov	sl, r0
  40487a:	468b      	mov	fp, r1
  40487c:	4630      	mov	r0, r6
  40487e:	4639      	mov	r1, r7
  404880:	f001 ffce 	bl	406820 <__aeabi_dmul>
  404884:	460f      	mov	r7, r1
  404886:	4606      	mov	r6, r0
  404888:	f002 fa64 	bl	406d54 <__aeabi_d2iz>
  40488c:	4604      	mov	r4, r0
  40488e:	f001 ff61 	bl	406754 <__aeabi_i2d>
  404892:	4602      	mov	r2, r0
  404894:	460b      	mov	r3, r1
  404896:	4630      	mov	r0, r6
  404898:	4639      	mov	r1, r7
  40489a:	f001 fe0d 	bl	4064b8 <__aeabi_dsub>
  40489e:	3430      	adds	r4, #48	; 0x30
  4048a0:	b2e4      	uxtb	r4, r4
  4048a2:	4652      	mov	r2, sl
  4048a4:	465b      	mov	r3, fp
  4048a6:	f805 4b01 	strb.w	r4, [r5], #1
  4048aa:	4606      	mov	r6, r0
  4048ac:	460f      	mov	r7, r1
  4048ae:	f002 fa29 	bl	406d04 <__aeabi_dcmplt>
  4048b2:	4632      	mov	r2, r6
  4048b4:	463b      	mov	r3, r7
  4048b6:	2800      	cmp	r0, #0
  4048b8:	d0c8      	beq.n	40484c <_dtoa_r+0x8c4>
  4048ba:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4048bc:	f8dd b008 	ldr.w	fp, [sp, #8]
  4048c0:	9304      	str	r3, [sp, #16]
  4048c2:	4644      	mov	r4, r8
  4048c4:	e533      	b.n	40432e <_dtoa_r+0x3a6>
  4048c6:	2300      	movs	r3, #0
  4048c8:	9309      	str	r3, [sp, #36]	; 0x24
  4048ca:	9b21      	ldr	r3, [sp, #132]	; 0x84
  4048cc:	9a04      	ldr	r2, [sp, #16]
  4048ce:	4413      	add	r3, r2
  4048d0:	930c      	str	r3, [sp, #48]	; 0x30
  4048d2:	3301      	adds	r3, #1
  4048d4:	2b00      	cmp	r3, #0
  4048d6:	9306      	str	r3, [sp, #24]
  4048d8:	f340 8109 	ble.w	404aee <_dtoa_r+0xb66>
  4048dc:	9e06      	ldr	r6, [sp, #24]
  4048de:	4637      	mov	r7, r6
  4048e0:	e6ef      	b.n	4046c2 <_dtoa_r+0x73a>
  4048e2:	2300      	movs	r3, #0
  4048e4:	9309      	str	r3, [sp, #36]	; 0x24
  4048e6:	e6e4      	b.n	4046b2 <_dtoa_r+0x72a>
  4048e8:	9b06      	ldr	r3, [sp, #24]
  4048ea:	2b00      	cmp	r3, #0
  4048ec:	f73f ac6d 	bgt.w	4041ca <_dtoa_r+0x242>
  4048f0:	f040 8262 	bne.w	404db8 <_dtoa_r+0xe30>
  4048f4:	4640      	mov	r0, r8
  4048f6:	2200      	movs	r2, #0
  4048f8:	4b40      	ldr	r3, [pc, #256]	; (4049fc <_dtoa_r+0xa74>)
  4048fa:	4649      	mov	r1, r9
  4048fc:	f001 ff90 	bl	406820 <__aeabi_dmul>
  404900:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  404904:	f002 fa12 	bl	406d2c <__aeabi_dcmpge>
  404908:	f8dd 8018 	ldr.w	r8, [sp, #24]
  40490c:	4646      	mov	r6, r8
  40490e:	2800      	cmp	r0, #0
  404910:	f000 808a 	beq.w	404a28 <_dtoa_r+0xaa0>
  404914:	9b21      	ldr	r3, [sp, #132]	; 0x84
  404916:	9d07      	ldr	r5, [sp, #28]
  404918:	43db      	mvns	r3, r3
  40491a:	9304      	str	r3, [sp, #16]
  40491c:	4641      	mov	r1, r8
  40491e:	4620      	mov	r0, r4
  404920:	f000 ffc0 	bl	4058a4 <_Bfree>
  404924:	2e00      	cmp	r6, #0
  404926:	f47f ae2c 	bne.w	404582 <_dtoa_r+0x5fa>
  40492a:	e500      	b.n	40432e <_dtoa_r+0x3a6>
  40492c:	4659      	mov	r1, fp
  40492e:	4620      	mov	r0, r4
  404930:	f001 f8f6 	bl	405b20 <__pow5mult>
  404934:	4683      	mov	fp, r0
  404936:	e557      	b.n	4043e8 <_dtoa_r+0x460>
  404938:	9b02      	ldr	r3, [sp, #8]
  40493a:	2b00      	cmp	r3, #0
  40493c:	f47f ad66 	bne.w	40440c <_dtoa_r+0x484>
  404940:	9b03      	ldr	r3, [sp, #12]
  404942:	f3c3 0313 	ubfx	r3, r3, #0, #20
  404946:	2b00      	cmp	r3, #0
  404948:	f47f ad94 	bne.w	404474 <_dtoa_r+0x4ec>
  40494c:	9b03      	ldr	r3, [sp, #12]
  40494e:	f023 4700 	bic.w	r7, r3, #2147483648	; 0x80000000
  404952:	0d3f      	lsrs	r7, r7, #20
  404954:	053f      	lsls	r7, r7, #20
  404956:	2f00      	cmp	r7, #0
  404958:	f000 821a 	beq.w	404d90 <_dtoa_r+0xe08>
  40495c:	9b05      	ldr	r3, [sp, #20]
  40495e:	3301      	adds	r3, #1
  404960:	9305      	str	r3, [sp, #20]
  404962:	f10a 0a01 	add.w	sl, sl, #1
  404966:	f04f 0901 	mov.w	r9, #1
  40496a:	e585      	b.n	404478 <_dtoa_r+0x4f0>
  40496c:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40496e:	2a00      	cmp	r2, #0
  404970:	f000 81a5 	beq.w	404cbe <_dtoa_r+0xd36>
  404974:	f203 4333 	addw	r3, r3, #1075	; 0x433
  404978:	9f08      	ldr	r7, [sp, #32]
  40497a:	9d05      	ldr	r5, [sp, #20]
  40497c:	e4ff      	b.n	40437e <_dtoa_r+0x3f6>
  40497e:	f000 ff9b 	bl	4058b8 <__multadd>
  404982:	4657      	mov	r7, sl
  404984:	4606      	mov	r6, r0
  404986:	4681      	mov	r9, r0
  404988:	e631      	b.n	4045ee <_dtoa_r+0x666>
  40498a:	4601      	mov	r1, r0
  40498c:	4620      	mov	r0, r4
  40498e:	f8cd c008 	str.w	ip, [sp, #8]
  404992:	f000 ff87 	bl	4058a4 <_Bfree>
  404996:	2201      	movs	r2, #1
  404998:	f8dd c008 	ldr.w	ip, [sp, #8]
  40499c:	e654      	b.n	404648 <_dtoa_r+0x6c0>
  40499e:	4658      	mov	r0, fp
  4049a0:	4641      	mov	r1, r8
  4049a2:	f001 f963 	bl	405c6c <__mcmp>
  4049a6:	2800      	cmp	r0, #0
  4049a8:	f6bf ad91 	bge.w	4044ce <_dtoa_r+0x546>
  4049ac:	9f04      	ldr	r7, [sp, #16]
  4049ae:	4659      	mov	r1, fp
  4049b0:	2300      	movs	r3, #0
  4049b2:	4620      	mov	r0, r4
  4049b4:	220a      	movs	r2, #10
  4049b6:	3f01      	subs	r7, #1
  4049b8:	9704      	str	r7, [sp, #16]
  4049ba:	f000 ff7d 	bl	4058b8 <__multadd>
  4049be:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4049c0:	4683      	mov	fp, r0
  4049c2:	2b00      	cmp	r3, #0
  4049c4:	f47f adf0 	bne.w	4045a8 <_dtoa_r+0x620>
  4049c8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4049ca:	2b00      	cmp	r3, #0
  4049cc:	f340 81f8 	ble.w	404dc0 <_dtoa_r+0xe38>
  4049d0:	9306      	str	r3, [sp, #24]
  4049d2:	e583      	b.n	4044dc <_dtoa_r+0x554>
  4049d4:	9807      	ldr	r0, [sp, #28]
  4049d6:	f7ff bb0b 	b.w	403ff0 <_dtoa_r+0x68>
  4049da:	9b02      	ldr	r3, [sp, #8]
  4049dc:	2b00      	cmp	r3, #0
  4049de:	f47f ad49 	bne.w	404474 <_dtoa_r+0x4ec>
  4049e2:	e7ad      	b.n	404940 <_dtoa_r+0x9b8>
  4049e4:	00407b68 	.word	0x00407b68
  4049e8:	00407c40 	.word	0x00407c40
  4049ec:	3ff00000 	.word	0x3ff00000
  4049f0:	401c0000 	.word	0x401c0000
  4049f4:	3fe00000 	.word	0x3fe00000
  4049f8:	40240000 	.word	0x40240000
  4049fc:	40140000 	.word	0x40140000
  404a00:	9b20      	ldr	r3, [sp, #128]	; 0x80
  404a02:	2b02      	cmp	r3, #2
  404a04:	f77f ad67 	ble.w	4044d6 <_dtoa_r+0x54e>
  404a08:	9b06      	ldr	r3, [sp, #24]
  404a0a:	2b00      	cmp	r3, #0
  404a0c:	d182      	bne.n	404914 <_dtoa_r+0x98c>
  404a0e:	4641      	mov	r1, r8
  404a10:	2205      	movs	r2, #5
  404a12:	4620      	mov	r0, r4
  404a14:	f000 ff50 	bl	4058b8 <__multadd>
  404a18:	4680      	mov	r8, r0
  404a1a:	4641      	mov	r1, r8
  404a1c:	4658      	mov	r0, fp
  404a1e:	f001 f925 	bl	405c6c <__mcmp>
  404a22:	2800      	cmp	r0, #0
  404a24:	f77f af76 	ble.w	404914 <_dtoa_r+0x98c>
  404a28:	9a04      	ldr	r2, [sp, #16]
  404a2a:	9907      	ldr	r1, [sp, #28]
  404a2c:	2331      	movs	r3, #49	; 0x31
  404a2e:	3201      	adds	r2, #1
  404a30:	9204      	str	r2, [sp, #16]
  404a32:	700b      	strb	r3, [r1, #0]
  404a34:	1c4d      	adds	r5, r1, #1
  404a36:	e771      	b.n	40491c <_dtoa_r+0x994>
  404a38:	9a04      	ldr	r2, [sp, #16]
  404a3a:	3201      	adds	r2, #1
  404a3c:	9204      	str	r2, [sp, #16]
  404a3e:	9a07      	ldr	r2, [sp, #28]
  404a40:	2331      	movs	r3, #49	; 0x31
  404a42:	7013      	strb	r3, [r2, #0]
  404a44:	e58d      	b.n	404562 <_dtoa_r+0x5da>
  404a46:	f8dd b008 	ldr.w	fp, [sp, #8]
  404a4a:	9c05      	ldr	r4, [sp, #20]
  404a4c:	e46f      	b.n	40432e <_dtoa_r+0x3a6>
  404a4e:	4640      	mov	r0, r8
  404a50:	f001 fe80 	bl	406754 <__aeabi_i2d>
  404a54:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  404a58:	f001 fee2 	bl	406820 <__aeabi_dmul>
  404a5c:	2200      	movs	r2, #0
  404a5e:	4bbc      	ldr	r3, [pc, #752]	; (404d50 <_dtoa_r+0xdc8>)
  404a60:	f001 fd2c 	bl	4064bc <__adddf3>
  404a64:	4606      	mov	r6, r0
  404a66:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  404a6a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  404a6e:	2200      	movs	r2, #0
  404a70:	4bb8      	ldr	r3, [pc, #736]	; (404d54 <_dtoa_r+0xdcc>)
  404a72:	f001 fd21 	bl	4064b8 <__aeabi_dsub>
  404a76:	4632      	mov	r2, r6
  404a78:	463b      	mov	r3, r7
  404a7a:	e9cd 0102 	strd	r0, r1, [sp, #8]
  404a7e:	f002 f95f 	bl	406d40 <__aeabi_dcmpgt>
  404a82:	4680      	mov	r8, r0
  404a84:	2800      	cmp	r0, #0
  404a86:	f040 80b3 	bne.w	404bf0 <_dtoa_r+0xc68>
  404a8a:	4632      	mov	r2, r6
  404a8c:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
  404a90:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  404a94:	f002 f936 	bl	406d04 <__aeabi_dcmplt>
  404a98:	b130      	cbz	r0, 404aa8 <_dtoa_r+0xb20>
  404a9a:	4646      	mov	r6, r8
  404a9c:	e73a      	b.n	404914 <_dtoa_r+0x98c>
  404a9e:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
  404aa2:	f8dd b008 	ldr.w	fp, [sp, #8]
  404aa6:	4644      	mov	r4, r8
  404aa8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
  404aac:	e9cd 2302 	strd	r2, r3, [sp, #8]
  404ab0:	f7ff bb7a 	b.w	4041a8 <_dtoa_r+0x220>
  404ab4:	4659      	mov	r1, fp
  404ab6:	9a08      	ldr	r2, [sp, #32]
  404ab8:	4620      	mov	r0, r4
  404aba:	f001 f831 	bl	405b20 <__pow5mult>
  404abe:	4683      	mov	fp, r0
  404ac0:	e492      	b.n	4043e8 <_dtoa_r+0x460>
  404ac2:	9b08      	ldr	r3, [sp, #32]
  404ac4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  404ac6:	9708      	str	r7, [sp, #32]
  404ac8:	1afb      	subs	r3, r7, r3
  404aca:	441a      	add	r2, r3
  404acc:	920a      	str	r2, [sp, #40]	; 0x28
  404ace:	2700      	movs	r7, #0
  404ad0:	e44f      	b.n	404372 <_dtoa_r+0x3ea>
  404ad2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
  404ad6:	f04f 0802 	mov.w	r8, #2
  404ada:	e9cd 2302 	strd	r2, r3, [sp, #8]
  404ade:	e62a      	b.n	404736 <_dtoa_r+0x7ae>
  404ae0:	2601      	movs	r6, #1
  404ae2:	9621      	str	r6, [sp, #132]	; 0x84
  404ae4:	960c      	str	r6, [sp, #48]	; 0x30
  404ae6:	9606      	str	r6, [sp, #24]
  404ae8:	2100      	movs	r1, #0
  404aea:	6461      	str	r1, [r4, #68]	; 0x44
  404aec:	e5f8      	b.n	4046e0 <_dtoa_r+0x758>
  404aee:	461e      	mov	r6, r3
  404af0:	e7fa      	b.n	404ae8 <_dtoa_r+0xb60>
  404af2:	2a00      	cmp	r2, #0
  404af4:	dd15      	ble.n	404b22 <_dtoa_r+0xb9a>
  404af6:	4659      	mov	r1, fp
  404af8:	2201      	movs	r2, #1
  404afa:	4620      	mov	r0, r4
  404afc:	f8cd c008 	str.w	ip, [sp, #8]
  404b00:	f001 f85e 	bl	405bc0 <__lshift>
  404b04:	4641      	mov	r1, r8
  404b06:	4683      	mov	fp, r0
  404b08:	f001 f8b0 	bl	405c6c <__mcmp>
  404b0c:	2800      	cmp	r0, #0
  404b0e:	f8dd c008 	ldr.w	ip, [sp, #8]
  404b12:	f340 814a 	ble.w	404daa <_dtoa_r+0xe22>
  404b16:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
  404b1a:	f000 8106 	beq.w	404d2a <_dtoa_r+0xda2>
  404b1e:	f10c 0c01 	add.w	ip, ip, #1
  404b22:	46b2      	mov	sl, r6
  404b24:	f887 c000 	strb.w	ip, [r7]
  404b28:	1c7d      	adds	r5, r7, #1
  404b2a:	464e      	mov	r6, r9
  404b2c:	e519      	b.n	404562 <_dtoa_r+0x5da>
  404b2e:	d104      	bne.n	404b3a <_dtoa_r+0xbb2>
  404b30:	f01c 0f01 	tst.w	ip, #1
  404b34:	d001      	beq.n	404b3a <_dtoa_r+0xbb2>
  404b36:	e504      	b.n	404542 <_dtoa_r+0x5ba>
  404b38:	4615      	mov	r5, r2
  404b3a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  404b3e:	2b30      	cmp	r3, #48	; 0x30
  404b40:	f105 32ff 	add.w	r2, r5, #4294967295
  404b44:	d0f8      	beq.n	404b38 <_dtoa_r+0xbb0>
  404b46:	e50c      	b.n	404562 <_dtoa_r+0x5da>
  404b48:	9b04      	ldr	r3, [sp, #16]
  404b4a:	425d      	negs	r5, r3
  404b4c:	2d00      	cmp	r5, #0
  404b4e:	f000 80bd 	beq.w	404ccc <_dtoa_r+0xd44>
  404b52:	4b81      	ldr	r3, [pc, #516]	; (404d58 <_dtoa_r+0xdd0>)
  404b54:	f005 020f 	and.w	r2, r5, #15
  404b58:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  404b5c:	e9d3 2300 	ldrd	r2, r3, [r3]
  404b60:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
  404b64:	f001 fe5c 	bl	406820 <__aeabi_dmul>
  404b68:	112d      	asrs	r5, r5, #4
  404b6a:	e9cd 0102 	strd	r0, r1, [sp, #8]
  404b6e:	f000 812c 	beq.w	404dca <_dtoa_r+0xe42>
  404b72:	4e7a      	ldr	r6, [pc, #488]	; (404d5c <_dtoa_r+0xdd4>)
  404b74:	f04f 0802 	mov.w	r8, #2
  404b78:	07eb      	lsls	r3, r5, #31
  404b7a:	d505      	bpl.n	404b88 <_dtoa_r+0xc00>
  404b7c:	e9d6 2300 	ldrd	r2, r3, [r6]
  404b80:	f108 0801 	add.w	r8, r8, #1
  404b84:	f001 fe4c 	bl	406820 <__aeabi_dmul>
  404b88:	106d      	asrs	r5, r5, #1
  404b8a:	f106 0608 	add.w	r6, r6, #8
  404b8e:	d1f3      	bne.n	404b78 <_dtoa_r+0xbf0>
  404b90:	e9cd 0102 	strd	r0, r1, [sp, #8]
  404b94:	e5ea      	b.n	40476c <_dtoa_r+0x7e4>
  404b96:	9a04      	ldr	r2, [sp, #16]
  404b98:	3201      	adds	r2, #1
  404b9a:	9204      	str	r2, [sp, #16]
  404b9c:	9a07      	ldr	r2, [sp, #28]
  404b9e:	2330      	movs	r3, #48	; 0x30
  404ba0:	7013      	strb	r3, [r2, #0]
  404ba2:	2331      	movs	r3, #49	; 0x31
  404ba4:	7013      	strb	r3, [r2, #0]
  404ba6:	f7ff bbc2 	b.w	40432e <_dtoa_r+0x3a6>
  404baa:	6871      	ldr	r1, [r6, #4]
  404bac:	4620      	mov	r0, r4
  404bae:	f000 fe53 	bl	405858 <_Balloc>
  404bb2:	6933      	ldr	r3, [r6, #16]
  404bb4:	1c9a      	adds	r2, r3, #2
  404bb6:	4605      	mov	r5, r0
  404bb8:	0092      	lsls	r2, r2, #2
  404bba:	f106 010c 	add.w	r1, r6, #12
  404bbe:	300c      	adds	r0, #12
  404bc0:	f000 fd48 	bl	405654 <memcpy>
  404bc4:	4620      	mov	r0, r4
  404bc6:	4629      	mov	r1, r5
  404bc8:	2201      	movs	r2, #1
  404bca:	f000 fff9 	bl	405bc0 <__lshift>
  404bce:	4681      	mov	r9, r0
  404bd0:	e503      	b.n	4045da <_dtoa_r+0x652>
  404bd2:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
  404bd6:	f000 80a8 	beq.w	404d2a <_dtoa_r+0xda2>
  404bda:	f10c 0c01 	add.w	ip, ip, #1
  404bde:	46b2      	mov	sl, r6
  404be0:	f887 c000 	strb.w	ip, [r7]
  404be4:	1c7d      	adds	r5, r7, #1
  404be6:	464e      	mov	r6, r9
  404be8:	e4bb      	b.n	404562 <_dtoa_r+0x5da>
  404bea:	46b2      	mov	sl, r6
  404bec:	464e      	mov	r6, r9
  404bee:	e498      	b.n	404522 <_dtoa_r+0x59a>
  404bf0:	f04f 0800 	mov.w	r8, #0
  404bf4:	4646      	mov	r6, r8
  404bf6:	e717      	b.n	404a28 <_dtoa_r+0xaa0>
  404bf8:	4957      	ldr	r1, [pc, #348]	; (404d58 <_dtoa_r+0xdd0>)
  404bfa:	f109 33ff 	add.w	r3, r9, #4294967295
  404bfe:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  404c02:	4632      	mov	r2, r6
  404c04:	9313      	str	r3, [sp, #76]	; 0x4c
  404c06:	e9d1 0100 	ldrd	r0, r1, [r1]
  404c0a:	463b      	mov	r3, r7
  404c0c:	f001 fe08 	bl	406820 <__aeabi_dmul>
  404c10:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  404c14:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
  404c18:	4639      	mov	r1, r7
  404c1a:	4630      	mov	r0, r6
  404c1c:	f002 f89a 	bl	406d54 <__aeabi_d2iz>
  404c20:	4605      	mov	r5, r0
  404c22:	f001 fd97 	bl	406754 <__aeabi_i2d>
  404c26:	4602      	mov	r2, r0
  404c28:	460b      	mov	r3, r1
  404c2a:	4630      	mov	r0, r6
  404c2c:	4639      	mov	r1, r7
  404c2e:	f001 fc43 	bl	4064b8 <__aeabi_dsub>
  404c32:	9a07      	ldr	r2, [sp, #28]
  404c34:	3530      	adds	r5, #48	; 0x30
  404c36:	f1b9 0f01 	cmp.w	r9, #1
  404c3a:	7015      	strb	r5, [r2, #0]
  404c3c:	4606      	mov	r6, r0
  404c3e:	460f      	mov	r7, r1
  404c40:	f102 0501 	add.w	r5, r2, #1
  404c44:	d023      	beq.n	404c8e <_dtoa_r+0xd06>
  404c46:	9b07      	ldr	r3, [sp, #28]
  404c48:	f8cd a008 	str.w	sl, [sp, #8]
  404c4c:	444b      	add	r3, r9
  404c4e:	465e      	mov	r6, fp
  404c50:	469a      	mov	sl, r3
  404c52:	46ab      	mov	fp, r5
  404c54:	2200      	movs	r2, #0
  404c56:	4b42      	ldr	r3, [pc, #264]	; (404d60 <_dtoa_r+0xdd8>)
  404c58:	f001 fde2 	bl	406820 <__aeabi_dmul>
  404c5c:	4689      	mov	r9, r1
  404c5e:	4680      	mov	r8, r0
  404c60:	f002 f878 	bl	406d54 <__aeabi_d2iz>
  404c64:	4607      	mov	r7, r0
  404c66:	f001 fd75 	bl	406754 <__aeabi_i2d>
  404c6a:	3730      	adds	r7, #48	; 0x30
  404c6c:	4602      	mov	r2, r0
  404c6e:	460b      	mov	r3, r1
  404c70:	4640      	mov	r0, r8
  404c72:	4649      	mov	r1, r9
  404c74:	f001 fc20 	bl	4064b8 <__aeabi_dsub>
  404c78:	f80b 7b01 	strb.w	r7, [fp], #1
  404c7c:	45d3      	cmp	fp, sl
  404c7e:	d1e9      	bne.n	404c54 <_dtoa_r+0xccc>
  404c80:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404c82:	f8dd a008 	ldr.w	sl, [sp, #8]
  404c86:	46b3      	mov	fp, r6
  404c88:	460f      	mov	r7, r1
  404c8a:	4606      	mov	r6, r0
  404c8c:	441d      	add	r5, r3
  404c8e:	2200      	movs	r2, #0
  404c90:	4b34      	ldr	r3, [pc, #208]	; (404d64 <_dtoa_r+0xddc>)
  404c92:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  404c96:	f001 fc11 	bl	4064bc <__adddf3>
  404c9a:	4632      	mov	r2, r6
  404c9c:	463b      	mov	r3, r7
  404c9e:	f002 f831 	bl	406d04 <__aeabi_dcmplt>
  404ca2:	2800      	cmp	r0, #0
  404ca4:	d047      	beq.n	404d36 <_dtoa_r+0xdae>
  404ca6:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404ca8:	9304      	str	r3, [sp, #16]
  404caa:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  404cae:	f7ff bb2c 	b.w	40430a <_dtoa_r+0x382>
  404cb2:	9b05      	ldr	r3, [sp, #20]
  404cb4:	9a06      	ldr	r2, [sp, #24]
  404cb6:	1a9d      	subs	r5, r3, r2
  404cb8:	2300      	movs	r3, #0
  404cba:	f7ff bb60 	b.w	40437e <_dtoa_r+0x3f6>
  404cbe:	9b14      	ldr	r3, [sp, #80]	; 0x50
  404cc0:	9f08      	ldr	r7, [sp, #32]
  404cc2:	9d05      	ldr	r5, [sp, #20]
  404cc4:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  404cc8:	f7ff bb59 	b.w	40437e <_dtoa_r+0x3f6>
  404ccc:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
  404cd0:	f04f 0802 	mov.w	r8, #2
  404cd4:	e9cd 2302 	strd	r2, r3, [sp, #8]
  404cd8:	e548      	b.n	40476c <_dtoa_r+0x7e4>
  404cda:	9b06      	ldr	r3, [sp, #24]
  404cdc:	2b00      	cmp	r3, #0
  404cde:	f43f aeb6 	beq.w	404a4e <_dtoa_r+0xac6>
  404ce2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  404ce4:	2d00      	cmp	r5, #0
  404ce6:	f77f aedf 	ble.w	404aa8 <_dtoa_r+0xb20>
  404cea:	2200      	movs	r2, #0
  404cec:	4b1c      	ldr	r3, [pc, #112]	; (404d60 <_dtoa_r+0xdd8>)
  404cee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  404cf2:	f001 fd95 	bl	406820 <__aeabi_dmul>
  404cf6:	4606      	mov	r6, r0
  404cf8:	460f      	mov	r7, r1
  404cfa:	f108 0001 	add.w	r0, r8, #1
  404cfe:	e9cd 6702 	strd	r6, r7, [sp, #8]
  404d02:	f001 fd27 	bl	406754 <__aeabi_i2d>
  404d06:	4602      	mov	r2, r0
  404d08:	460b      	mov	r3, r1
  404d0a:	4630      	mov	r0, r6
  404d0c:	4639      	mov	r1, r7
  404d0e:	f001 fd87 	bl	406820 <__aeabi_dmul>
  404d12:	4b0f      	ldr	r3, [pc, #60]	; (404d50 <_dtoa_r+0xdc8>)
  404d14:	2200      	movs	r2, #0
  404d16:	f001 fbd1 	bl	4064bc <__adddf3>
  404d1a:	9b04      	ldr	r3, [sp, #16]
  404d1c:	3b01      	subs	r3, #1
  404d1e:	4606      	mov	r6, r0
  404d20:	f1a1 7750 	sub.w	r7, r1, #54525952	; 0x3400000
  404d24:	9312      	str	r3, [sp, #72]	; 0x48
  404d26:	46a9      	mov	r9, r5
  404d28:	e541      	b.n	4047ae <_dtoa_r+0x826>
  404d2a:	2239      	movs	r2, #57	; 0x39
  404d2c:	46b2      	mov	sl, r6
  404d2e:	703a      	strb	r2, [r7, #0]
  404d30:	464e      	mov	r6, r9
  404d32:	1c7d      	adds	r5, r7, #1
  404d34:	e407      	b.n	404546 <_dtoa_r+0x5be>
  404d36:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  404d3a:	2000      	movs	r0, #0
  404d3c:	4909      	ldr	r1, [pc, #36]	; (404d64 <_dtoa_r+0xddc>)
  404d3e:	f001 fbbb 	bl	4064b8 <__aeabi_dsub>
  404d42:	4632      	mov	r2, r6
  404d44:	463b      	mov	r3, r7
  404d46:	f001 fffb 	bl	406d40 <__aeabi_dcmpgt>
  404d4a:	b970      	cbnz	r0, 404d6a <_dtoa_r+0xde2>
  404d4c:	e6ac      	b.n	404aa8 <_dtoa_r+0xb20>
  404d4e:	bf00      	nop
  404d50:	401c0000 	.word	0x401c0000
  404d54:	40140000 	.word	0x40140000
  404d58:	00407b68 	.word	0x00407b68
  404d5c:	00407c40 	.word	0x00407c40
  404d60:	40240000 	.word	0x40240000
  404d64:	3fe00000 	.word	0x3fe00000
  404d68:	4615      	mov	r5, r2
  404d6a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  404d6e:	2b30      	cmp	r3, #48	; 0x30
  404d70:	f105 32ff 	add.w	r2, r5, #4294967295
  404d74:	d0f8      	beq.n	404d68 <_dtoa_r+0xde0>
  404d76:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404d78:	9304      	str	r3, [sp, #16]
  404d7a:	f7ff bad8 	b.w	40432e <_dtoa_r+0x3a6>
  404d7e:	4643      	mov	r3, r8
  404d80:	f8dd b008 	ldr.w	fp, [sp, #8]
  404d84:	46a0      	mov	r8, r4
  404d86:	461c      	mov	r4, r3
  404d88:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404d8a:	9304      	str	r3, [sp, #16]
  404d8c:	f7ff babd 	b.w	40430a <_dtoa_r+0x382>
  404d90:	46b9      	mov	r9, r7
  404d92:	f7ff bb71 	b.w	404478 <_dtoa_r+0x4f0>
  404d96:	f1bc 0f39 	cmp.w	ip, #57	; 0x39
  404d9a:	d0c6      	beq.n	404d2a <_dtoa_r+0xda2>
  404d9c:	f1ba 0f00 	cmp.w	sl, #0
  404da0:	f77f aebf 	ble.w	404b22 <_dtoa_r+0xb9a>
  404da4:	f105 0c31 	add.w	ip, r5, #49	; 0x31
  404da8:	e6bb      	b.n	404b22 <_dtoa_r+0xb9a>
  404daa:	f47f aeba 	bne.w	404b22 <_dtoa_r+0xb9a>
  404dae:	f01c 0f01 	tst.w	ip, #1
  404db2:	f43f aeb6 	beq.w	404b22 <_dtoa_r+0xb9a>
  404db6:	e6ae      	b.n	404b16 <_dtoa_r+0xb8e>
  404db8:	f04f 0800 	mov.w	r8, #0
  404dbc:	4646      	mov	r6, r8
  404dbe:	e5a9      	b.n	404914 <_dtoa_r+0x98c>
  404dc0:	9b20      	ldr	r3, [sp, #128]	; 0x80
  404dc2:	2b02      	cmp	r3, #2
  404dc4:	dc04      	bgt.n	404dd0 <_dtoa_r+0xe48>
  404dc6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  404dc8:	e602      	b.n	4049d0 <_dtoa_r+0xa48>
  404dca:	f04f 0802 	mov.w	r8, #2
  404dce:	e4cd      	b.n	40476c <_dtoa_r+0x7e4>
  404dd0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  404dd2:	9306      	str	r3, [sp, #24]
  404dd4:	e618      	b.n	404a08 <_dtoa_r+0xa80>
  404dd6:	9b20      	ldr	r3, [sp, #128]	; 0x80
  404dd8:	2b02      	cmp	r3, #2
  404dda:	dcf9      	bgt.n	404dd0 <_dtoa_r+0xe48>
  404ddc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  404dde:	f7ff bbee 	b.w	4045be <_dtoa_r+0x636>
  404de2:	2500      	movs	r5, #0
  404de4:	6465      	str	r5, [r4, #68]	; 0x44
  404de6:	4629      	mov	r1, r5
  404de8:	4620      	mov	r0, r4
  404dea:	f000 fd35 	bl	405858 <_Balloc>
  404dee:	f04f 33ff 	mov.w	r3, #4294967295
  404df2:	9306      	str	r3, [sp, #24]
  404df4:	930c      	str	r3, [sp, #48]	; 0x30
  404df6:	2301      	movs	r3, #1
  404df8:	9007      	str	r0, [sp, #28]
  404dfa:	9521      	str	r5, [sp, #132]	; 0x84
  404dfc:	6420      	str	r0, [r4, #64]	; 0x40
  404dfe:	9309      	str	r3, [sp, #36]	; 0x24
  404e00:	f7ff b9d2 	b.w	4041a8 <_dtoa_r+0x220>
  404e04:	f43f ab4d 	beq.w	4044a2 <_dtoa_r+0x51a>
  404e08:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  404e0c:	f7ff bb44 	b.w	404498 <_dtoa_r+0x510>
  404e10:	2301      	movs	r3, #1
  404e12:	9309      	str	r3, [sp, #36]	; 0x24
  404e14:	e559      	b.n	4048ca <_dtoa_r+0x942>
  404e16:	2501      	movs	r5, #1
  404e18:	f7ff b990 	b.w	40413c <_dtoa_r+0x1b4>

00404e1c <__libc_fini_array>:
  404e1c:	b538      	push	{r3, r4, r5, lr}
  404e1e:	4b08      	ldr	r3, [pc, #32]	; (404e40 <__libc_fini_array+0x24>)
  404e20:	4d08      	ldr	r5, [pc, #32]	; (404e44 <__libc_fini_array+0x28>)
  404e22:	1aed      	subs	r5, r5, r3
  404e24:	10ac      	asrs	r4, r5, #2
  404e26:	bf18      	it	ne
  404e28:	18ed      	addne	r5, r5, r3
  404e2a:	d005      	beq.n	404e38 <__libc_fini_array+0x1c>
  404e2c:	3c01      	subs	r4, #1
  404e2e:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  404e32:	4798      	blx	r3
  404e34:	2c00      	cmp	r4, #0
  404e36:	d1f9      	bne.n	404e2c <__libc_fini_array+0x10>
  404e38:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  404e3c:	f002 bf1e 	b.w	407c7c <_fini>
  404e40:	00407c88 	.word	0x00407c88
  404e44:	00407c8c 	.word	0x00407c8c

00404e48 <_malloc_trim_r>:
  404e48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  404e4a:	4f23      	ldr	r7, [pc, #140]	; (404ed8 <_malloc_trim_r+0x90>)
  404e4c:	460c      	mov	r4, r1
  404e4e:	4606      	mov	r6, r0
  404e50:	f000 fcfe 	bl	405850 <__malloc_lock>
  404e54:	68bb      	ldr	r3, [r7, #8]
  404e56:	685d      	ldr	r5, [r3, #4]
  404e58:	f025 0503 	bic.w	r5, r5, #3
  404e5c:	1b29      	subs	r1, r5, r4
  404e5e:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
  404e62:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  404e66:	f021 010f 	bic.w	r1, r1, #15
  404e6a:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  404e6e:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  404e72:	db07      	blt.n	404e84 <_malloc_trim_r+0x3c>
  404e74:	4630      	mov	r0, r6
  404e76:	2100      	movs	r1, #0
  404e78:	f001 fa04 	bl	406284 <_sbrk_r>
  404e7c:	68bb      	ldr	r3, [r7, #8]
  404e7e:	442b      	add	r3, r5
  404e80:	4298      	cmp	r0, r3
  404e82:	d004      	beq.n	404e8e <_malloc_trim_r+0x46>
  404e84:	4630      	mov	r0, r6
  404e86:	f000 fce5 	bl	405854 <__malloc_unlock>
  404e8a:	2000      	movs	r0, #0
  404e8c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404e8e:	4630      	mov	r0, r6
  404e90:	4261      	negs	r1, r4
  404e92:	f001 f9f7 	bl	406284 <_sbrk_r>
  404e96:	3001      	adds	r0, #1
  404e98:	d00d      	beq.n	404eb6 <_malloc_trim_r+0x6e>
  404e9a:	4b10      	ldr	r3, [pc, #64]	; (404edc <_malloc_trim_r+0x94>)
  404e9c:	68ba      	ldr	r2, [r7, #8]
  404e9e:	6819      	ldr	r1, [r3, #0]
  404ea0:	1b2d      	subs	r5, r5, r4
  404ea2:	f045 0501 	orr.w	r5, r5, #1
  404ea6:	4630      	mov	r0, r6
  404ea8:	1b09      	subs	r1, r1, r4
  404eaa:	6055      	str	r5, [r2, #4]
  404eac:	6019      	str	r1, [r3, #0]
  404eae:	f000 fcd1 	bl	405854 <__malloc_unlock>
  404eb2:	2001      	movs	r0, #1
  404eb4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  404eb6:	4630      	mov	r0, r6
  404eb8:	2100      	movs	r1, #0
  404eba:	f001 f9e3 	bl	406284 <_sbrk_r>
  404ebe:	68ba      	ldr	r2, [r7, #8]
  404ec0:	1a83      	subs	r3, r0, r2
  404ec2:	2b0f      	cmp	r3, #15
  404ec4:	ddde      	ble.n	404e84 <_malloc_trim_r+0x3c>
  404ec6:	4c06      	ldr	r4, [pc, #24]	; (404ee0 <_malloc_trim_r+0x98>)
  404ec8:	4904      	ldr	r1, [pc, #16]	; (404edc <_malloc_trim_r+0x94>)
  404eca:	6824      	ldr	r4, [r4, #0]
  404ecc:	f043 0301 	orr.w	r3, r3, #1
  404ed0:	1b00      	subs	r0, r0, r4
  404ed2:	6053      	str	r3, [r2, #4]
  404ed4:	6008      	str	r0, [r1, #0]
  404ed6:	e7d5      	b.n	404e84 <_malloc_trim_r+0x3c>
  404ed8:	20000474 	.word	0x20000474
  404edc:	20000cec 	.word	0x20000cec
  404ee0:	20000880 	.word	0x20000880

00404ee4 <_free_r>:
  404ee4:	2900      	cmp	r1, #0
  404ee6:	d04e      	beq.n	404f86 <_free_r+0xa2>
  404ee8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404eec:	460c      	mov	r4, r1
  404eee:	4680      	mov	r8, r0
  404ef0:	f000 fcae 	bl	405850 <__malloc_lock>
  404ef4:	f854 7c04 	ldr.w	r7, [r4, #-4]
  404ef8:	4962      	ldr	r1, [pc, #392]	; (405084 <_free_r+0x1a0>)
  404efa:	f027 0201 	bic.w	r2, r7, #1
  404efe:	f1a4 0508 	sub.w	r5, r4, #8
  404f02:	18ab      	adds	r3, r5, r2
  404f04:	688e      	ldr	r6, [r1, #8]
  404f06:	6858      	ldr	r0, [r3, #4]
  404f08:	429e      	cmp	r6, r3
  404f0a:	f020 0003 	bic.w	r0, r0, #3
  404f0e:	d05a      	beq.n	404fc6 <_free_r+0xe2>
  404f10:	07fe      	lsls	r6, r7, #31
  404f12:	6058      	str	r0, [r3, #4]
  404f14:	d40b      	bmi.n	404f2e <_free_r+0x4a>
  404f16:	f854 7c08 	ldr.w	r7, [r4, #-8]
  404f1a:	1bed      	subs	r5, r5, r7
  404f1c:	f101 0e08 	add.w	lr, r1, #8
  404f20:	68ac      	ldr	r4, [r5, #8]
  404f22:	4574      	cmp	r4, lr
  404f24:	443a      	add	r2, r7
  404f26:	d067      	beq.n	404ff8 <_free_r+0x114>
  404f28:	68ef      	ldr	r7, [r5, #12]
  404f2a:	60e7      	str	r7, [r4, #12]
  404f2c:	60bc      	str	r4, [r7, #8]
  404f2e:	181c      	adds	r4, r3, r0
  404f30:	6864      	ldr	r4, [r4, #4]
  404f32:	07e4      	lsls	r4, r4, #31
  404f34:	d40c      	bmi.n	404f50 <_free_r+0x6c>
  404f36:	4f54      	ldr	r7, [pc, #336]	; (405088 <_free_r+0x1a4>)
  404f38:	689c      	ldr	r4, [r3, #8]
  404f3a:	42bc      	cmp	r4, r7
  404f3c:	4402      	add	r2, r0
  404f3e:	d07c      	beq.n	40503a <_free_r+0x156>
  404f40:	68d8      	ldr	r0, [r3, #12]
  404f42:	60e0      	str	r0, [r4, #12]
  404f44:	f042 0301 	orr.w	r3, r2, #1
  404f48:	6084      	str	r4, [r0, #8]
  404f4a:	606b      	str	r3, [r5, #4]
  404f4c:	50aa      	str	r2, [r5, r2]
  404f4e:	e003      	b.n	404f58 <_free_r+0x74>
  404f50:	f042 0301 	orr.w	r3, r2, #1
  404f54:	606b      	str	r3, [r5, #4]
  404f56:	50aa      	str	r2, [r5, r2]
  404f58:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  404f5c:	d214      	bcs.n	404f88 <_free_r+0xa4>
  404f5e:	08d2      	lsrs	r2, r2, #3
  404f60:	eb01 03c2 	add.w	r3, r1, r2, lsl #3
  404f64:	6848      	ldr	r0, [r1, #4]
  404f66:	689f      	ldr	r7, [r3, #8]
  404f68:	60af      	str	r7, [r5, #8]
  404f6a:	1092      	asrs	r2, r2, #2
  404f6c:	2401      	movs	r4, #1
  404f6e:	fa04 f202 	lsl.w	r2, r4, r2
  404f72:	4310      	orrs	r0, r2
  404f74:	60eb      	str	r3, [r5, #12]
  404f76:	6048      	str	r0, [r1, #4]
  404f78:	609d      	str	r5, [r3, #8]
  404f7a:	60fd      	str	r5, [r7, #12]
  404f7c:	4640      	mov	r0, r8
  404f7e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  404f82:	f000 bc67 	b.w	405854 <__malloc_unlock>
  404f86:	4770      	bx	lr
  404f88:	0a53      	lsrs	r3, r2, #9
  404f8a:	2b04      	cmp	r3, #4
  404f8c:	d847      	bhi.n	40501e <_free_r+0x13a>
  404f8e:	0993      	lsrs	r3, r2, #6
  404f90:	f103 0438 	add.w	r4, r3, #56	; 0x38
  404f94:	0060      	lsls	r0, r4, #1
  404f96:	eb01 0080 	add.w	r0, r1, r0, lsl #2
  404f9a:	493a      	ldr	r1, [pc, #232]	; (405084 <_free_r+0x1a0>)
  404f9c:	6883      	ldr	r3, [r0, #8]
  404f9e:	4283      	cmp	r3, r0
  404fa0:	d043      	beq.n	40502a <_free_r+0x146>
  404fa2:	6859      	ldr	r1, [r3, #4]
  404fa4:	f021 0103 	bic.w	r1, r1, #3
  404fa8:	4291      	cmp	r1, r2
  404faa:	d902      	bls.n	404fb2 <_free_r+0xce>
  404fac:	689b      	ldr	r3, [r3, #8]
  404fae:	4298      	cmp	r0, r3
  404fb0:	d1f7      	bne.n	404fa2 <_free_r+0xbe>
  404fb2:	68da      	ldr	r2, [r3, #12]
  404fb4:	60ea      	str	r2, [r5, #12]
  404fb6:	60ab      	str	r3, [r5, #8]
  404fb8:	4640      	mov	r0, r8
  404fba:	6095      	str	r5, [r2, #8]
  404fbc:	60dd      	str	r5, [r3, #12]
  404fbe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  404fc2:	f000 bc47 	b.w	405854 <__malloc_unlock>
  404fc6:	07ff      	lsls	r7, r7, #31
  404fc8:	4402      	add	r2, r0
  404fca:	d407      	bmi.n	404fdc <_free_r+0xf8>
  404fcc:	f854 3c08 	ldr.w	r3, [r4, #-8]
  404fd0:	1aed      	subs	r5, r5, r3
  404fd2:	441a      	add	r2, r3
  404fd4:	68a8      	ldr	r0, [r5, #8]
  404fd6:	68eb      	ldr	r3, [r5, #12]
  404fd8:	60c3      	str	r3, [r0, #12]
  404fda:	6098      	str	r0, [r3, #8]
  404fdc:	4b2b      	ldr	r3, [pc, #172]	; (40508c <_free_r+0x1a8>)
  404fde:	681b      	ldr	r3, [r3, #0]
  404fe0:	f042 0001 	orr.w	r0, r2, #1
  404fe4:	429a      	cmp	r2, r3
  404fe6:	6068      	str	r0, [r5, #4]
  404fe8:	608d      	str	r5, [r1, #8]
  404fea:	d3c7      	bcc.n	404f7c <_free_r+0x98>
  404fec:	4b28      	ldr	r3, [pc, #160]	; (405090 <_free_r+0x1ac>)
  404fee:	4640      	mov	r0, r8
  404ff0:	6819      	ldr	r1, [r3, #0]
  404ff2:	f7ff ff29 	bl	404e48 <_malloc_trim_r>
  404ff6:	e7c1      	b.n	404f7c <_free_r+0x98>
  404ff8:	1819      	adds	r1, r3, r0
  404ffa:	6849      	ldr	r1, [r1, #4]
  404ffc:	07c9      	lsls	r1, r1, #31
  404ffe:	d409      	bmi.n	405014 <_free_r+0x130>
  405000:	68d9      	ldr	r1, [r3, #12]
  405002:	689b      	ldr	r3, [r3, #8]
  405004:	4402      	add	r2, r0
  405006:	f042 0001 	orr.w	r0, r2, #1
  40500a:	60d9      	str	r1, [r3, #12]
  40500c:	608b      	str	r3, [r1, #8]
  40500e:	6068      	str	r0, [r5, #4]
  405010:	50aa      	str	r2, [r5, r2]
  405012:	e7b3      	b.n	404f7c <_free_r+0x98>
  405014:	f042 0301 	orr.w	r3, r2, #1
  405018:	606b      	str	r3, [r5, #4]
  40501a:	50aa      	str	r2, [r5, r2]
  40501c:	e7ae      	b.n	404f7c <_free_r+0x98>
  40501e:	2b14      	cmp	r3, #20
  405020:	d814      	bhi.n	40504c <_free_r+0x168>
  405022:	f103 045b 	add.w	r4, r3, #91	; 0x5b
  405026:	0060      	lsls	r0, r4, #1
  405028:	e7b5      	b.n	404f96 <_free_r+0xb2>
  40502a:	684a      	ldr	r2, [r1, #4]
  40502c:	10a4      	asrs	r4, r4, #2
  40502e:	2001      	movs	r0, #1
  405030:	40a0      	lsls	r0, r4
  405032:	4302      	orrs	r2, r0
  405034:	604a      	str	r2, [r1, #4]
  405036:	461a      	mov	r2, r3
  405038:	e7bc      	b.n	404fb4 <_free_r+0xd0>
  40503a:	f042 0301 	orr.w	r3, r2, #1
  40503e:	614d      	str	r5, [r1, #20]
  405040:	610d      	str	r5, [r1, #16]
  405042:	60ec      	str	r4, [r5, #12]
  405044:	60ac      	str	r4, [r5, #8]
  405046:	606b      	str	r3, [r5, #4]
  405048:	50aa      	str	r2, [r5, r2]
  40504a:	e797      	b.n	404f7c <_free_r+0x98>
  40504c:	2b54      	cmp	r3, #84	; 0x54
  40504e:	d804      	bhi.n	40505a <_free_r+0x176>
  405050:	0b13      	lsrs	r3, r2, #12
  405052:	f103 046e 	add.w	r4, r3, #110	; 0x6e
  405056:	0060      	lsls	r0, r4, #1
  405058:	e79d      	b.n	404f96 <_free_r+0xb2>
  40505a:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  40505e:	d804      	bhi.n	40506a <_free_r+0x186>
  405060:	0bd3      	lsrs	r3, r2, #15
  405062:	f103 0477 	add.w	r4, r3, #119	; 0x77
  405066:	0060      	lsls	r0, r4, #1
  405068:	e795      	b.n	404f96 <_free_r+0xb2>
  40506a:	f240 5054 	movw	r0, #1364	; 0x554
  40506e:	4283      	cmp	r3, r0
  405070:	d804      	bhi.n	40507c <_free_r+0x198>
  405072:	0c93      	lsrs	r3, r2, #18
  405074:	f103 047c 	add.w	r4, r3, #124	; 0x7c
  405078:	0060      	lsls	r0, r4, #1
  40507a:	e78c      	b.n	404f96 <_free_r+0xb2>
  40507c:	20fc      	movs	r0, #252	; 0xfc
  40507e:	247e      	movs	r4, #126	; 0x7e
  405080:	e789      	b.n	404f96 <_free_r+0xb2>
  405082:	bf00      	nop
  405084:	20000474 	.word	0x20000474
  405088:	2000047c 	.word	0x2000047c
  40508c:	2000087c 	.word	0x2000087c
  405090:	20000ce8 	.word	0x20000ce8

00405094 <_localeconv_r>:
  405094:	4800      	ldr	r0, [pc, #0]	; (405098 <_localeconv_r+0x4>)
  405096:	4770      	bx	lr
  405098:	2000043c 	.word	0x2000043c

0040509c <_malloc_r>:
  40509c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4050a0:	f101 050b 	add.w	r5, r1, #11
  4050a4:	2d16      	cmp	r5, #22
  4050a6:	b083      	sub	sp, #12
  4050a8:	4606      	mov	r6, r0
  4050aa:	d927      	bls.n	4050fc <_malloc_r+0x60>
  4050ac:	f035 0507 	bics.w	r5, r5, #7
  4050b0:	f100 80b6 	bmi.w	405220 <_malloc_r+0x184>
  4050b4:	42a9      	cmp	r1, r5
  4050b6:	f200 80b3 	bhi.w	405220 <_malloc_r+0x184>
  4050ba:	f000 fbc9 	bl	405850 <__malloc_lock>
  4050be:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
  4050c2:	d222      	bcs.n	40510a <_malloc_r+0x6e>
  4050c4:	4fc2      	ldr	r7, [pc, #776]	; (4053d0 <_malloc_r+0x334>)
  4050c6:	08e8      	lsrs	r0, r5, #3
  4050c8:	eb07 03c0 	add.w	r3, r7, r0, lsl #3
  4050cc:	68dc      	ldr	r4, [r3, #12]
  4050ce:	429c      	cmp	r4, r3
  4050d0:	f000 81c8 	beq.w	405464 <_malloc_r+0x3c8>
  4050d4:	6863      	ldr	r3, [r4, #4]
  4050d6:	68e1      	ldr	r1, [r4, #12]
  4050d8:	68a5      	ldr	r5, [r4, #8]
  4050da:	f023 0303 	bic.w	r3, r3, #3
  4050de:	4423      	add	r3, r4
  4050e0:	4630      	mov	r0, r6
  4050e2:	685a      	ldr	r2, [r3, #4]
  4050e4:	60e9      	str	r1, [r5, #12]
  4050e6:	f042 0201 	orr.w	r2, r2, #1
  4050ea:	608d      	str	r5, [r1, #8]
  4050ec:	605a      	str	r2, [r3, #4]
  4050ee:	f000 fbb1 	bl	405854 <__malloc_unlock>
  4050f2:	3408      	adds	r4, #8
  4050f4:	4620      	mov	r0, r4
  4050f6:	b003      	add	sp, #12
  4050f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4050fc:	2910      	cmp	r1, #16
  4050fe:	f200 808f 	bhi.w	405220 <_malloc_r+0x184>
  405102:	f000 fba5 	bl	405850 <__malloc_lock>
  405106:	2510      	movs	r5, #16
  405108:	e7dc      	b.n	4050c4 <_malloc_r+0x28>
  40510a:	0a68      	lsrs	r0, r5, #9
  40510c:	f000 808f 	beq.w	40522e <_malloc_r+0x192>
  405110:	2804      	cmp	r0, #4
  405112:	f200 8154 	bhi.w	4053be <_malloc_r+0x322>
  405116:	09a8      	lsrs	r0, r5, #6
  405118:	3038      	adds	r0, #56	; 0x38
  40511a:	0041      	lsls	r1, r0, #1
  40511c:	4fac      	ldr	r7, [pc, #688]	; (4053d0 <_malloc_r+0x334>)
  40511e:	eb07 0181 	add.w	r1, r7, r1, lsl #2
  405122:	68cc      	ldr	r4, [r1, #12]
  405124:	42a1      	cmp	r1, r4
  405126:	d106      	bne.n	405136 <_malloc_r+0x9a>
  405128:	e00c      	b.n	405144 <_malloc_r+0xa8>
  40512a:	2a00      	cmp	r2, #0
  40512c:	f280 8082 	bge.w	405234 <_malloc_r+0x198>
  405130:	68e4      	ldr	r4, [r4, #12]
  405132:	42a1      	cmp	r1, r4
  405134:	d006      	beq.n	405144 <_malloc_r+0xa8>
  405136:	6863      	ldr	r3, [r4, #4]
  405138:	f023 0303 	bic.w	r3, r3, #3
  40513c:	1b5a      	subs	r2, r3, r5
  40513e:	2a0f      	cmp	r2, #15
  405140:	ddf3      	ble.n	40512a <_malloc_r+0x8e>
  405142:	3801      	subs	r0, #1
  405144:	3001      	adds	r0, #1
  405146:	49a2      	ldr	r1, [pc, #648]	; (4053d0 <_malloc_r+0x334>)
  405148:	693c      	ldr	r4, [r7, #16]
  40514a:	f101 0e08 	add.w	lr, r1, #8
  40514e:	4574      	cmp	r4, lr
  405150:	f000 817d 	beq.w	40544e <_malloc_r+0x3b2>
  405154:	6863      	ldr	r3, [r4, #4]
  405156:	f023 0303 	bic.w	r3, r3, #3
  40515a:	1b5a      	subs	r2, r3, r5
  40515c:	2a0f      	cmp	r2, #15
  40515e:	f300 8163 	bgt.w	405428 <_malloc_r+0x38c>
  405162:	2a00      	cmp	r2, #0
  405164:	f8c1 e014 	str.w	lr, [r1, #20]
  405168:	f8c1 e010 	str.w	lr, [r1, #16]
  40516c:	da73      	bge.n	405256 <_malloc_r+0x1ba>
  40516e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  405172:	f080 8139 	bcs.w	4053e8 <_malloc_r+0x34c>
  405176:	08db      	lsrs	r3, r3, #3
  405178:	eb01 08c3 	add.w	r8, r1, r3, lsl #3
  40517c:	ea4f 0ca3 	mov.w	ip, r3, asr #2
  405180:	684a      	ldr	r2, [r1, #4]
  405182:	f8d8 9008 	ldr.w	r9, [r8, #8]
  405186:	f8c4 9008 	str.w	r9, [r4, #8]
  40518a:	2301      	movs	r3, #1
  40518c:	fa03 f30c 	lsl.w	r3, r3, ip
  405190:	4313      	orrs	r3, r2
  405192:	f8c4 800c 	str.w	r8, [r4, #12]
  405196:	604b      	str	r3, [r1, #4]
  405198:	f8c8 4008 	str.w	r4, [r8, #8]
  40519c:	f8c9 400c 	str.w	r4, [r9, #12]
  4051a0:	1082      	asrs	r2, r0, #2
  4051a2:	2401      	movs	r4, #1
  4051a4:	4094      	lsls	r4, r2
  4051a6:	429c      	cmp	r4, r3
  4051a8:	d862      	bhi.n	405270 <_malloc_r+0x1d4>
  4051aa:	4223      	tst	r3, r4
  4051ac:	d106      	bne.n	4051bc <_malloc_r+0x120>
  4051ae:	f020 0003 	bic.w	r0, r0, #3
  4051b2:	0064      	lsls	r4, r4, #1
  4051b4:	4223      	tst	r3, r4
  4051b6:	f100 0004 	add.w	r0, r0, #4
  4051ba:	d0fa      	beq.n	4051b2 <_malloc_r+0x116>
  4051bc:	eb07 08c0 	add.w	r8, r7, r0, lsl #3
  4051c0:	46c4      	mov	ip, r8
  4051c2:	4681      	mov	r9, r0
  4051c4:	f8dc 300c 	ldr.w	r3, [ip, #12]
  4051c8:	459c      	cmp	ip, r3
  4051ca:	d107      	bne.n	4051dc <_malloc_r+0x140>
  4051cc:	e141      	b.n	405452 <_malloc_r+0x3b6>
  4051ce:	2900      	cmp	r1, #0
  4051d0:	f280 8151 	bge.w	405476 <_malloc_r+0x3da>
  4051d4:	68db      	ldr	r3, [r3, #12]
  4051d6:	459c      	cmp	ip, r3
  4051d8:	f000 813b 	beq.w	405452 <_malloc_r+0x3b6>
  4051dc:	685a      	ldr	r2, [r3, #4]
  4051de:	f022 0203 	bic.w	r2, r2, #3
  4051e2:	1b51      	subs	r1, r2, r5
  4051e4:	290f      	cmp	r1, #15
  4051e6:	ddf2      	ble.n	4051ce <_malloc_r+0x132>
  4051e8:	461c      	mov	r4, r3
  4051ea:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  4051ee:	f854 8f08 	ldr.w	r8, [r4, #8]!
  4051f2:	195a      	adds	r2, r3, r5
  4051f4:	f045 0901 	orr.w	r9, r5, #1
  4051f8:	f041 0501 	orr.w	r5, r1, #1
  4051fc:	f8c3 9004 	str.w	r9, [r3, #4]
  405200:	4630      	mov	r0, r6
  405202:	f8c8 c00c 	str.w	ip, [r8, #12]
  405206:	f8cc 8008 	str.w	r8, [ip, #8]
  40520a:	617a      	str	r2, [r7, #20]
  40520c:	613a      	str	r2, [r7, #16]
  40520e:	f8c2 e00c 	str.w	lr, [r2, #12]
  405212:	f8c2 e008 	str.w	lr, [r2, #8]
  405216:	6055      	str	r5, [r2, #4]
  405218:	5051      	str	r1, [r2, r1]
  40521a:	f000 fb1b 	bl	405854 <__malloc_unlock>
  40521e:	e769      	b.n	4050f4 <_malloc_r+0x58>
  405220:	2400      	movs	r4, #0
  405222:	230c      	movs	r3, #12
  405224:	4620      	mov	r0, r4
  405226:	6033      	str	r3, [r6, #0]
  405228:	b003      	add	sp, #12
  40522a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40522e:	217e      	movs	r1, #126	; 0x7e
  405230:	203f      	movs	r0, #63	; 0x3f
  405232:	e773      	b.n	40511c <_malloc_r+0x80>
  405234:	4423      	add	r3, r4
  405236:	68e1      	ldr	r1, [r4, #12]
  405238:	685a      	ldr	r2, [r3, #4]
  40523a:	68a5      	ldr	r5, [r4, #8]
  40523c:	f042 0201 	orr.w	r2, r2, #1
  405240:	60e9      	str	r1, [r5, #12]
  405242:	4630      	mov	r0, r6
  405244:	608d      	str	r5, [r1, #8]
  405246:	605a      	str	r2, [r3, #4]
  405248:	f000 fb04 	bl	405854 <__malloc_unlock>
  40524c:	3408      	adds	r4, #8
  40524e:	4620      	mov	r0, r4
  405250:	b003      	add	sp, #12
  405252:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405256:	4423      	add	r3, r4
  405258:	4630      	mov	r0, r6
  40525a:	685a      	ldr	r2, [r3, #4]
  40525c:	f042 0201 	orr.w	r2, r2, #1
  405260:	605a      	str	r2, [r3, #4]
  405262:	f000 faf7 	bl	405854 <__malloc_unlock>
  405266:	3408      	adds	r4, #8
  405268:	4620      	mov	r0, r4
  40526a:	b003      	add	sp, #12
  40526c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405270:	68bc      	ldr	r4, [r7, #8]
  405272:	6863      	ldr	r3, [r4, #4]
  405274:	f023 0803 	bic.w	r8, r3, #3
  405278:	4545      	cmp	r5, r8
  40527a:	d804      	bhi.n	405286 <_malloc_r+0x1ea>
  40527c:	ebc5 0308 	rsb	r3, r5, r8
  405280:	2b0f      	cmp	r3, #15
  405282:	f300 808c 	bgt.w	40539e <_malloc_r+0x302>
  405286:	4b53      	ldr	r3, [pc, #332]	; (4053d4 <_malloc_r+0x338>)
  405288:	f8df a158 	ldr.w	sl, [pc, #344]	; 4053e4 <_malloc_r+0x348>
  40528c:	681a      	ldr	r2, [r3, #0]
  40528e:	f8da 3000 	ldr.w	r3, [sl]
  405292:	3301      	adds	r3, #1
  405294:	442a      	add	r2, r5
  405296:	eb04 0b08 	add.w	fp, r4, r8
  40529a:	f000 8150 	beq.w	40553e <_malloc_r+0x4a2>
  40529e:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
  4052a2:	320f      	adds	r2, #15
  4052a4:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
  4052a8:	f022 020f 	bic.w	r2, r2, #15
  4052ac:	4611      	mov	r1, r2
  4052ae:	4630      	mov	r0, r6
  4052b0:	9201      	str	r2, [sp, #4]
  4052b2:	f000 ffe7 	bl	406284 <_sbrk_r>
  4052b6:	f1b0 3fff 	cmp.w	r0, #4294967295
  4052ba:	4681      	mov	r9, r0
  4052bc:	9a01      	ldr	r2, [sp, #4]
  4052be:	f000 8147 	beq.w	405550 <_malloc_r+0x4b4>
  4052c2:	4583      	cmp	fp, r0
  4052c4:	f200 80ee 	bhi.w	4054a4 <_malloc_r+0x408>
  4052c8:	4b43      	ldr	r3, [pc, #268]	; (4053d8 <_malloc_r+0x33c>)
  4052ca:	6819      	ldr	r1, [r3, #0]
  4052cc:	45cb      	cmp	fp, r9
  4052ce:	4411      	add	r1, r2
  4052d0:	6019      	str	r1, [r3, #0]
  4052d2:	f000 8142 	beq.w	40555a <_malloc_r+0x4be>
  4052d6:	f8da 0000 	ldr.w	r0, [sl]
  4052da:	f8df e108 	ldr.w	lr, [pc, #264]	; 4053e4 <_malloc_r+0x348>
  4052de:	3001      	adds	r0, #1
  4052e0:	bf1b      	ittet	ne
  4052e2:	ebcb 0b09 	rsbne	fp, fp, r9
  4052e6:	4459      	addne	r1, fp
  4052e8:	f8ce 9000 	streq.w	r9, [lr]
  4052ec:	6019      	strne	r1, [r3, #0]
  4052ee:	f019 0107 	ands.w	r1, r9, #7
  4052f2:	f000 8107 	beq.w	405504 <_malloc_r+0x468>
  4052f6:	f1c1 0008 	rsb	r0, r1, #8
  4052fa:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  4052fe:	4481      	add	r9, r0
  405300:	3108      	adds	r1, #8
  405302:	444a      	add	r2, r9
  405304:	f3c2 020b 	ubfx	r2, r2, #0, #12
  405308:	ebc2 0a01 	rsb	sl, r2, r1
  40530c:	4651      	mov	r1, sl
  40530e:	4630      	mov	r0, r6
  405310:	9301      	str	r3, [sp, #4]
  405312:	f000 ffb7 	bl	406284 <_sbrk_r>
  405316:	1c43      	adds	r3, r0, #1
  405318:	9b01      	ldr	r3, [sp, #4]
  40531a:	f000 812c 	beq.w	405576 <_malloc_r+0x4da>
  40531e:	ebc9 0200 	rsb	r2, r9, r0
  405322:	4452      	add	r2, sl
  405324:	f042 0201 	orr.w	r2, r2, #1
  405328:	6819      	ldr	r1, [r3, #0]
  40532a:	f8c7 9008 	str.w	r9, [r7, #8]
  40532e:	4451      	add	r1, sl
  405330:	42bc      	cmp	r4, r7
  405332:	f8c9 2004 	str.w	r2, [r9, #4]
  405336:	6019      	str	r1, [r3, #0]
  405338:	f8df a09c 	ldr.w	sl, [pc, #156]	; 4053d8 <_malloc_r+0x33c>
  40533c:	d016      	beq.n	40536c <_malloc_r+0x2d0>
  40533e:	f1b8 0f0f 	cmp.w	r8, #15
  405342:	f240 80ee 	bls.w	405522 <_malloc_r+0x486>
  405346:	6862      	ldr	r2, [r4, #4]
  405348:	f1a8 030c 	sub.w	r3, r8, #12
  40534c:	f023 0307 	bic.w	r3, r3, #7
  405350:	18e0      	adds	r0, r4, r3
  405352:	f002 0201 	and.w	r2, r2, #1
  405356:	f04f 0e05 	mov.w	lr, #5
  40535a:	431a      	orrs	r2, r3
  40535c:	2b0f      	cmp	r3, #15
  40535e:	6062      	str	r2, [r4, #4]
  405360:	f8c0 e004 	str.w	lr, [r0, #4]
  405364:	f8c0 e008 	str.w	lr, [r0, #8]
  405368:	f200 8109 	bhi.w	40557e <_malloc_r+0x4e2>
  40536c:	4b1b      	ldr	r3, [pc, #108]	; (4053dc <_malloc_r+0x340>)
  40536e:	68bc      	ldr	r4, [r7, #8]
  405370:	681a      	ldr	r2, [r3, #0]
  405372:	4291      	cmp	r1, r2
  405374:	bf88      	it	hi
  405376:	6019      	strhi	r1, [r3, #0]
  405378:	4b19      	ldr	r3, [pc, #100]	; (4053e0 <_malloc_r+0x344>)
  40537a:	681a      	ldr	r2, [r3, #0]
  40537c:	4291      	cmp	r1, r2
  40537e:	6862      	ldr	r2, [r4, #4]
  405380:	bf88      	it	hi
  405382:	6019      	strhi	r1, [r3, #0]
  405384:	f022 0203 	bic.w	r2, r2, #3
  405388:	4295      	cmp	r5, r2
  40538a:	eba2 0305 	sub.w	r3, r2, r5
  40538e:	d801      	bhi.n	405394 <_malloc_r+0x2f8>
  405390:	2b0f      	cmp	r3, #15
  405392:	dc04      	bgt.n	40539e <_malloc_r+0x302>
  405394:	4630      	mov	r0, r6
  405396:	f000 fa5d 	bl	405854 <__malloc_unlock>
  40539a:	2400      	movs	r4, #0
  40539c:	e6aa      	b.n	4050f4 <_malloc_r+0x58>
  40539e:	1962      	adds	r2, r4, r5
  4053a0:	f043 0301 	orr.w	r3, r3, #1
  4053a4:	f045 0501 	orr.w	r5, r5, #1
  4053a8:	6065      	str	r5, [r4, #4]
  4053aa:	4630      	mov	r0, r6
  4053ac:	60ba      	str	r2, [r7, #8]
  4053ae:	6053      	str	r3, [r2, #4]
  4053b0:	f000 fa50 	bl	405854 <__malloc_unlock>
  4053b4:	3408      	adds	r4, #8
  4053b6:	4620      	mov	r0, r4
  4053b8:	b003      	add	sp, #12
  4053ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4053be:	2814      	cmp	r0, #20
  4053c0:	d968      	bls.n	405494 <_malloc_r+0x3f8>
  4053c2:	2854      	cmp	r0, #84	; 0x54
  4053c4:	f200 8097 	bhi.w	4054f6 <_malloc_r+0x45a>
  4053c8:	0b28      	lsrs	r0, r5, #12
  4053ca:	306e      	adds	r0, #110	; 0x6e
  4053cc:	0041      	lsls	r1, r0, #1
  4053ce:	e6a5      	b.n	40511c <_malloc_r+0x80>
  4053d0:	20000474 	.word	0x20000474
  4053d4:	20000ce8 	.word	0x20000ce8
  4053d8:	20000cec 	.word	0x20000cec
  4053dc:	20000ce4 	.word	0x20000ce4
  4053e0:	20000ce0 	.word	0x20000ce0
  4053e4:	20000880 	.word	0x20000880
  4053e8:	0a5a      	lsrs	r2, r3, #9
  4053ea:	2a04      	cmp	r2, #4
  4053ec:	d955      	bls.n	40549a <_malloc_r+0x3fe>
  4053ee:	2a14      	cmp	r2, #20
  4053f0:	f200 80a7 	bhi.w	405542 <_malloc_r+0x4a6>
  4053f4:	325b      	adds	r2, #91	; 0x5b
  4053f6:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  4053fa:	eb07 0c8c 	add.w	ip, r7, ip, lsl #2
  4053fe:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 4055bc <_malloc_r+0x520>
  405402:	f8dc 1008 	ldr.w	r1, [ip, #8]
  405406:	4561      	cmp	r1, ip
  405408:	d07f      	beq.n	40550a <_malloc_r+0x46e>
  40540a:	684a      	ldr	r2, [r1, #4]
  40540c:	f022 0203 	bic.w	r2, r2, #3
  405410:	4293      	cmp	r3, r2
  405412:	d202      	bcs.n	40541a <_malloc_r+0x37e>
  405414:	6889      	ldr	r1, [r1, #8]
  405416:	458c      	cmp	ip, r1
  405418:	d1f7      	bne.n	40540a <_malloc_r+0x36e>
  40541a:	68ca      	ldr	r2, [r1, #12]
  40541c:	687b      	ldr	r3, [r7, #4]
  40541e:	60e2      	str	r2, [r4, #12]
  405420:	60a1      	str	r1, [r4, #8]
  405422:	6094      	str	r4, [r2, #8]
  405424:	60cc      	str	r4, [r1, #12]
  405426:	e6bb      	b.n	4051a0 <_malloc_r+0x104>
  405428:	1963      	adds	r3, r4, r5
  40542a:	f042 0701 	orr.w	r7, r2, #1
  40542e:	f045 0501 	orr.w	r5, r5, #1
  405432:	6065      	str	r5, [r4, #4]
  405434:	4630      	mov	r0, r6
  405436:	614b      	str	r3, [r1, #20]
  405438:	610b      	str	r3, [r1, #16]
  40543a:	f8c3 e00c 	str.w	lr, [r3, #12]
  40543e:	f8c3 e008 	str.w	lr, [r3, #8]
  405442:	605f      	str	r7, [r3, #4]
  405444:	509a      	str	r2, [r3, r2]
  405446:	3408      	adds	r4, #8
  405448:	f000 fa04 	bl	405854 <__malloc_unlock>
  40544c:	e652      	b.n	4050f4 <_malloc_r+0x58>
  40544e:	684b      	ldr	r3, [r1, #4]
  405450:	e6a6      	b.n	4051a0 <_malloc_r+0x104>
  405452:	f109 0901 	add.w	r9, r9, #1
  405456:	f019 0f03 	tst.w	r9, #3
  40545a:	f10c 0c08 	add.w	ip, ip, #8
  40545e:	f47f aeb1 	bne.w	4051c4 <_malloc_r+0x128>
  405462:	e02c      	b.n	4054be <_malloc_r+0x422>
  405464:	f104 0308 	add.w	r3, r4, #8
  405468:	6964      	ldr	r4, [r4, #20]
  40546a:	42a3      	cmp	r3, r4
  40546c:	bf08      	it	eq
  40546e:	3002      	addeq	r0, #2
  405470:	f43f ae69 	beq.w	405146 <_malloc_r+0xaa>
  405474:	e62e      	b.n	4050d4 <_malloc_r+0x38>
  405476:	441a      	add	r2, r3
  405478:	461c      	mov	r4, r3
  40547a:	6851      	ldr	r1, [r2, #4]
  40547c:	68db      	ldr	r3, [r3, #12]
  40547e:	f854 5f08 	ldr.w	r5, [r4, #8]!
  405482:	f041 0101 	orr.w	r1, r1, #1
  405486:	6051      	str	r1, [r2, #4]
  405488:	4630      	mov	r0, r6
  40548a:	60eb      	str	r3, [r5, #12]
  40548c:	609d      	str	r5, [r3, #8]
  40548e:	f000 f9e1 	bl	405854 <__malloc_unlock>
  405492:	e62f      	b.n	4050f4 <_malloc_r+0x58>
  405494:	305b      	adds	r0, #91	; 0x5b
  405496:	0041      	lsls	r1, r0, #1
  405498:	e640      	b.n	40511c <_malloc_r+0x80>
  40549a:	099a      	lsrs	r2, r3, #6
  40549c:	3238      	adds	r2, #56	; 0x38
  40549e:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  4054a2:	e7aa      	b.n	4053fa <_malloc_r+0x35e>
  4054a4:	42bc      	cmp	r4, r7
  4054a6:	4b45      	ldr	r3, [pc, #276]	; (4055bc <_malloc_r+0x520>)
  4054a8:	f43f af0e 	beq.w	4052c8 <_malloc_r+0x22c>
  4054ac:	689c      	ldr	r4, [r3, #8]
  4054ae:	6862      	ldr	r2, [r4, #4]
  4054b0:	f022 0203 	bic.w	r2, r2, #3
  4054b4:	e768      	b.n	405388 <_malloc_r+0x2ec>
  4054b6:	f8d8 8000 	ldr.w	r8, [r8]
  4054ba:	4598      	cmp	r8, r3
  4054bc:	d17c      	bne.n	4055b8 <_malloc_r+0x51c>
  4054be:	f010 0f03 	tst.w	r0, #3
  4054c2:	f1a8 0308 	sub.w	r3, r8, #8
  4054c6:	f100 30ff 	add.w	r0, r0, #4294967295
  4054ca:	d1f4      	bne.n	4054b6 <_malloc_r+0x41a>
  4054cc:	687b      	ldr	r3, [r7, #4]
  4054ce:	ea23 0304 	bic.w	r3, r3, r4
  4054d2:	607b      	str	r3, [r7, #4]
  4054d4:	0064      	lsls	r4, r4, #1
  4054d6:	429c      	cmp	r4, r3
  4054d8:	f63f aeca 	bhi.w	405270 <_malloc_r+0x1d4>
  4054dc:	2c00      	cmp	r4, #0
  4054de:	f43f aec7 	beq.w	405270 <_malloc_r+0x1d4>
  4054e2:	4223      	tst	r3, r4
  4054e4:	4648      	mov	r0, r9
  4054e6:	f47f ae69 	bne.w	4051bc <_malloc_r+0x120>
  4054ea:	0064      	lsls	r4, r4, #1
  4054ec:	4223      	tst	r3, r4
  4054ee:	f100 0004 	add.w	r0, r0, #4
  4054f2:	d0fa      	beq.n	4054ea <_malloc_r+0x44e>
  4054f4:	e662      	b.n	4051bc <_malloc_r+0x120>
  4054f6:	f5b0 7faa 	cmp.w	r0, #340	; 0x154
  4054fa:	d818      	bhi.n	40552e <_malloc_r+0x492>
  4054fc:	0be8      	lsrs	r0, r5, #15
  4054fe:	3077      	adds	r0, #119	; 0x77
  405500:	0041      	lsls	r1, r0, #1
  405502:	e60b      	b.n	40511c <_malloc_r+0x80>
  405504:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  405508:	e6fb      	b.n	405302 <_malloc_r+0x266>
  40550a:	f8d8 3004 	ldr.w	r3, [r8, #4]
  40550e:	1092      	asrs	r2, r2, #2
  405510:	f04f 0c01 	mov.w	ip, #1
  405514:	fa0c f202 	lsl.w	r2, ip, r2
  405518:	4313      	orrs	r3, r2
  40551a:	f8c8 3004 	str.w	r3, [r8, #4]
  40551e:	460a      	mov	r2, r1
  405520:	e77d      	b.n	40541e <_malloc_r+0x382>
  405522:	2301      	movs	r3, #1
  405524:	f8c9 3004 	str.w	r3, [r9, #4]
  405528:	464c      	mov	r4, r9
  40552a:	2200      	movs	r2, #0
  40552c:	e72c      	b.n	405388 <_malloc_r+0x2ec>
  40552e:	f240 5354 	movw	r3, #1364	; 0x554
  405532:	4298      	cmp	r0, r3
  405534:	d81c      	bhi.n	405570 <_malloc_r+0x4d4>
  405536:	0ca8      	lsrs	r0, r5, #18
  405538:	307c      	adds	r0, #124	; 0x7c
  40553a:	0041      	lsls	r1, r0, #1
  40553c:	e5ee      	b.n	40511c <_malloc_r+0x80>
  40553e:	3210      	adds	r2, #16
  405540:	e6b4      	b.n	4052ac <_malloc_r+0x210>
  405542:	2a54      	cmp	r2, #84	; 0x54
  405544:	d823      	bhi.n	40558e <_malloc_r+0x4f2>
  405546:	0b1a      	lsrs	r2, r3, #12
  405548:	326e      	adds	r2, #110	; 0x6e
  40554a:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  40554e:	e754      	b.n	4053fa <_malloc_r+0x35e>
  405550:	68bc      	ldr	r4, [r7, #8]
  405552:	6862      	ldr	r2, [r4, #4]
  405554:	f022 0203 	bic.w	r2, r2, #3
  405558:	e716      	b.n	405388 <_malloc_r+0x2ec>
  40555a:	f3cb 000b 	ubfx	r0, fp, #0, #12
  40555e:	2800      	cmp	r0, #0
  405560:	f47f aeb9 	bne.w	4052d6 <_malloc_r+0x23a>
  405564:	4442      	add	r2, r8
  405566:	68bb      	ldr	r3, [r7, #8]
  405568:	f042 0201 	orr.w	r2, r2, #1
  40556c:	605a      	str	r2, [r3, #4]
  40556e:	e6fd      	b.n	40536c <_malloc_r+0x2d0>
  405570:	21fc      	movs	r1, #252	; 0xfc
  405572:	207e      	movs	r0, #126	; 0x7e
  405574:	e5d2      	b.n	40511c <_malloc_r+0x80>
  405576:	2201      	movs	r2, #1
  405578:	f04f 0a00 	mov.w	sl, #0
  40557c:	e6d4      	b.n	405328 <_malloc_r+0x28c>
  40557e:	f104 0108 	add.w	r1, r4, #8
  405582:	4630      	mov	r0, r6
  405584:	f7ff fcae 	bl	404ee4 <_free_r>
  405588:	f8da 1000 	ldr.w	r1, [sl]
  40558c:	e6ee      	b.n	40536c <_malloc_r+0x2d0>
  40558e:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  405592:	d804      	bhi.n	40559e <_malloc_r+0x502>
  405594:	0bda      	lsrs	r2, r3, #15
  405596:	3277      	adds	r2, #119	; 0x77
  405598:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  40559c:	e72d      	b.n	4053fa <_malloc_r+0x35e>
  40559e:	f240 5154 	movw	r1, #1364	; 0x554
  4055a2:	428a      	cmp	r2, r1
  4055a4:	d804      	bhi.n	4055b0 <_malloc_r+0x514>
  4055a6:	0c9a      	lsrs	r2, r3, #18
  4055a8:	327c      	adds	r2, #124	; 0x7c
  4055aa:	ea4f 0c42 	mov.w	ip, r2, lsl #1
  4055ae:	e724      	b.n	4053fa <_malloc_r+0x35e>
  4055b0:	f04f 0cfc 	mov.w	ip, #252	; 0xfc
  4055b4:	227e      	movs	r2, #126	; 0x7e
  4055b6:	e720      	b.n	4053fa <_malloc_r+0x35e>
  4055b8:	687b      	ldr	r3, [r7, #4]
  4055ba:	e78b      	b.n	4054d4 <_malloc_r+0x438>
  4055bc:	20000474 	.word	0x20000474

004055c0 <memchr>:
  4055c0:	0783      	lsls	r3, r0, #30
  4055c2:	b470      	push	{r4, r5, r6}
  4055c4:	b2c9      	uxtb	r1, r1
  4055c6:	d040      	beq.n	40564a <memchr+0x8a>
  4055c8:	1e54      	subs	r4, r2, #1
  4055ca:	2a00      	cmp	r2, #0
  4055cc:	d03f      	beq.n	40564e <memchr+0x8e>
  4055ce:	7803      	ldrb	r3, [r0, #0]
  4055d0:	428b      	cmp	r3, r1
  4055d2:	bf18      	it	ne
  4055d4:	1c43      	addne	r3, r0, #1
  4055d6:	d106      	bne.n	4055e6 <memchr+0x26>
  4055d8:	e01d      	b.n	405616 <memchr+0x56>
  4055da:	b1f4      	cbz	r4, 40561a <memchr+0x5a>
  4055dc:	7802      	ldrb	r2, [r0, #0]
  4055de:	428a      	cmp	r2, r1
  4055e0:	f104 34ff 	add.w	r4, r4, #4294967295
  4055e4:	d017      	beq.n	405616 <memchr+0x56>
  4055e6:	f013 0f03 	tst.w	r3, #3
  4055ea:	4618      	mov	r0, r3
  4055ec:	f103 0301 	add.w	r3, r3, #1
  4055f0:	d1f3      	bne.n	4055da <memchr+0x1a>
  4055f2:	2c03      	cmp	r4, #3
  4055f4:	d814      	bhi.n	405620 <memchr+0x60>
  4055f6:	b184      	cbz	r4, 40561a <memchr+0x5a>
  4055f8:	7803      	ldrb	r3, [r0, #0]
  4055fa:	428b      	cmp	r3, r1
  4055fc:	d00b      	beq.n	405616 <memchr+0x56>
  4055fe:	1905      	adds	r5, r0, r4
  405600:	1c43      	adds	r3, r0, #1
  405602:	e002      	b.n	40560a <memchr+0x4a>
  405604:	7802      	ldrb	r2, [r0, #0]
  405606:	428a      	cmp	r2, r1
  405608:	d005      	beq.n	405616 <memchr+0x56>
  40560a:	42ab      	cmp	r3, r5
  40560c:	4618      	mov	r0, r3
  40560e:	f103 0301 	add.w	r3, r3, #1
  405612:	d1f7      	bne.n	405604 <memchr+0x44>
  405614:	2000      	movs	r0, #0
  405616:	bc70      	pop	{r4, r5, r6}
  405618:	4770      	bx	lr
  40561a:	4620      	mov	r0, r4
  40561c:	bc70      	pop	{r4, r5, r6}
  40561e:	4770      	bx	lr
  405620:	ea41 2601 	orr.w	r6, r1, r1, lsl #8
  405624:	4602      	mov	r2, r0
  405626:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
  40562a:	4610      	mov	r0, r2
  40562c:	3204      	adds	r2, #4
  40562e:	6803      	ldr	r3, [r0, #0]
  405630:	4073      	eors	r3, r6
  405632:	f1a3 3501 	sub.w	r5, r3, #16843009	; 0x1010101
  405636:	ea25 0303 	bic.w	r3, r5, r3
  40563a:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
  40563e:	d1da      	bne.n	4055f6 <memchr+0x36>
  405640:	3c04      	subs	r4, #4
  405642:	2c03      	cmp	r4, #3
  405644:	4610      	mov	r0, r2
  405646:	d8f0      	bhi.n	40562a <memchr+0x6a>
  405648:	e7d5      	b.n	4055f6 <memchr+0x36>
  40564a:	4614      	mov	r4, r2
  40564c:	e7d1      	b.n	4055f2 <memchr+0x32>
  40564e:	4610      	mov	r0, r2
  405650:	e7e1      	b.n	405616 <memchr+0x56>
  405652:	bf00      	nop

00405654 <memcpy>:
  405654:	4684      	mov	ip, r0
  405656:	ea41 0300 	orr.w	r3, r1, r0
  40565a:	f013 0303 	ands.w	r3, r3, #3
  40565e:	d16d      	bne.n	40573c <memcpy+0xe8>
  405660:	3a40      	subs	r2, #64	; 0x40
  405662:	d341      	bcc.n	4056e8 <memcpy+0x94>
  405664:	f851 3b04 	ldr.w	r3, [r1], #4
  405668:	f840 3b04 	str.w	r3, [r0], #4
  40566c:	f851 3b04 	ldr.w	r3, [r1], #4
  405670:	f840 3b04 	str.w	r3, [r0], #4
  405674:	f851 3b04 	ldr.w	r3, [r1], #4
  405678:	f840 3b04 	str.w	r3, [r0], #4
  40567c:	f851 3b04 	ldr.w	r3, [r1], #4
  405680:	f840 3b04 	str.w	r3, [r0], #4
  405684:	f851 3b04 	ldr.w	r3, [r1], #4
  405688:	f840 3b04 	str.w	r3, [r0], #4
  40568c:	f851 3b04 	ldr.w	r3, [r1], #4
  405690:	f840 3b04 	str.w	r3, [r0], #4
  405694:	f851 3b04 	ldr.w	r3, [r1], #4
  405698:	f840 3b04 	str.w	r3, [r0], #4
  40569c:	f851 3b04 	ldr.w	r3, [r1], #4
  4056a0:	f840 3b04 	str.w	r3, [r0], #4
  4056a4:	f851 3b04 	ldr.w	r3, [r1], #4
  4056a8:	f840 3b04 	str.w	r3, [r0], #4
  4056ac:	f851 3b04 	ldr.w	r3, [r1], #4
  4056b0:	f840 3b04 	str.w	r3, [r0], #4
  4056b4:	f851 3b04 	ldr.w	r3, [r1], #4
  4056b8:	f840 3b04 	str.w	r3, [r0], #4
  4056bc:	f851 3b04 	ldr.w	r3, [r1], #4
  4056c0:	f840 3b04 	str.w	r3, [r0], #4
  4056c4:	f851 3b04 	ldr.w	r3, [r1], #4
  4056c8:	f840 3b04 	str.w	r3, [r0], #4
  4056cc:	f851 3b04 	ldr.w	r3, [r1], #4
  4056d0:	f840 3b04 	str.w	r3, [r0], #4
  4056d4:	f851 3b04 	ldr.w	r3, [r1], #4
  4056d8:	f840 3b04 	str.w	r3, [r0], #4
  4056dc:	f851 3b04 	ldr.w	r3, [r1], #4
  4056e0:	f840 3b04 	str.w	r3, [r0], #4
  4056e4:	3a40      	subs	r2, #64	; 0x40
  4056e6:	d2bd      	bcs.n	405664 <memcpy+0x10>
  4056e8:	3230      	adds	r2, #48	; 0x30
  4056ea:	d311      	bcc.n	405710 <memcpy+0xbc>
  4056ec:	f851 3b04 	ldr.w	r3, [r1], #4
  4056f0:	f840 3b04 	str.w	r3, [r0], #4
  4056f4:	f851 3b04 	ldr.w	r3, [r1], #4
  4056f8:	f840 3b04 	str.w	r3, [r0], #4
  4056fc:	f851 3b04 	ldr.w	r3, [r1], #4
  405700:	f840 3b04 	str.w	r3, [r0], #4
  405704:	f851 3b04 	ldr.w	r3, [r1], #4
  405708:	f840 3b04 	str.w	r3, [r0], #4
  40570c:	3a10      	subs	r2, #16
  40570e:	d2ed      	bcs.n	4056ec <memcpy+0x98>
  405710:	320c      	adds	r2, #12
  405712:	d305      	bcc.n	405720 <memcpy+0xcc>
  405714:	f851 3b04 	ldr.w	r3, [r1], #4
  405718:	f840 3b04 	str.w	r3, [r0], #4
  40571c:	3a04      	subs	r2, #4
  40571e:	d2f9      	bcs.n	405714 <memcpy+0xc0>
  405720:	3204      	adds	r2, #4
  405722:	d008      	beq.n	405736 <memcpy+0xe2>
  405724:	07d2      	lsls	r2, r2, #31
  405726:	bf1c      	itt	ne
  405728:	f811 3b01 	ldrbne.w	r3, [r1], #1
  40572c:	f800 3b01 	strbne.w	r3, [r0], #1
  405730:	d301      	bcc.n	405736 <memcpy+0xe2>
  405732:	880b      	ldrh	r3, [r1, #0]
  405734:	8003      	strh	r3, [r0, #0]
  405736:	4660      	mov	r0, ip
  405738:	4770      	bx	lr
  40573a:	bf00      	nop
  40573c:	2a08      	cmp	r2, #8
  40573e:	d313      	bcc.n	405768 <memcpy+0x114>
  405740:	078b      	lsls	r3, r1, #30
  405742:	d08d      	beq.n	405660 <memcpy+0xc>
  405744:	f010 0303 	ands.w	r3, r0, #3
  405748:	d08a      	beq.n	405660 <memcpy+0xc>
  40574a:	f1c3 0304 	rsb	r3, r3, #4
  40574e:	1ad2      	subs	r2, r2, r3
  405750:	07db      	lsls	r3, r3, #31
  405752:	bf1c      	itt	ne
  405754:	f811 3b01 	ldrbne.w	r3, [r1], #1
  405758:	f800 3b01 	strbne.w	r3, [r0], #1
  40575c:	d380      	bcc.n	405660 <memcpy+0xc>
  40575e:	f831 3b02 	ldrh.w	r3, [r1], #2
  405762:	f820 3b02 	strh.w	r3, [r0], #2
  405766:	e77b      	b.n	405660 <memcpy+0xc>
  405768:	3a04      	subs	r2, #4
  40576a:	d3d9      	bcc.n	405720 <memcpy+0xcc>
  40576c:	3a01      	subs	r2, #1
  40576e:	f811 3b01 	ldrb.w	r3, [r1], #1
  405772:	f800 3b01 	strb.w	r3, [r0], #1
  405776:	d2f9      	bcs.n	40576c <memcpy+0x118>
  405778:	780b      	ldrb	r3, [r1, #0]
  40577a:	7003      	strb	r3, [r0, #0]
  40577c:	784b      	ldrb	r3, [r1, #1]
  40577e:	7043      	strb	r3, [r0, #1]
  405780:	788b      	ldrb	r3, [r1, #2]
  405782:	7083      	strb	r3, [r0, #2]
  405784:	4660      	mov	r0, ip
  405786:	4770      	bx	lr

00405788 <memmove>:
  405788:	4288      	cmp	r0, r1
  40578a:	b5f0      	push	{r4, r5, r6, r7, lr}
  40578c:	d90d      	bls.n	4057aa <memmove+0x22>
  40578e:	188b      	adds	r3, r1, r2
  405790:	4298      	cmp	r0, r3
  405792:	d20a      	bcs.n	4057aa <memmove+0x22>
  405794:	1881      	adds	r1, r0, r2
  405796:	2a00      	cmp	r2, #0
  405798:	d054      	beq.n	405844 <memmove+0xbc>
  40579a:	1a9a      	subs	r2, r3, r2
  40579c:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  4057a0:	f801 4d01 	strb.w	r4, [r1, #-1]!
  4057a4:	4293      	cmp	r3, r2
  4057a6:	d1f9      	bne.n	40579c <memmove+0x14>
  4057a8:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4057aa:	2a0f      	cmp	r2, #15
  4057ac:	d948      	bls.n	405840 <memmove+0xb8>
  4057ae:	ea40 0301 	orr.w	r3, r0, r1
  4057b2:	079b      	lsls	r3, r3, #30
  4057b4:	d147      	bne.n	405846 <memmove+0xbe>
  4057b6:	f100 0410 	add.w	r4, r0, #16
  4057ba:	f101 0310 	add.w	r3, r1, #16
  4057be:	4615      	mov	r5, r2
  4057c0:	f853 6c10 	ldr.w	r6, [r3, #-16]
  4057c4:	f844 6c10 	str.w	r6, [r4, #-16]
  4057c8:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  4057cc:	f844 6c0c 	str.w	r6, [r4, #-12]
  4057d0:	f853 6c08 	ldr.w	r6, [r3, #-8]
  4057d4:	f844 6c08 	str.w	r6, [r4, #-8]
  4057d8:	3d10      	subs	r5, #16
  4057da:	f853 6c04 	ldr.w	r6, [r3, #-4]
  4057de:	f844 6c04 	str.w	r6, [r4, #-4]
  4057e2:	2d0f      	cmp	r5, #15
  4057e4:	f103 0310 	add.w	r3, r3, #16
  4057e8:	f104 0410 	add.w	r4, r4, #16
  4057ec:	d8e8      	bhi.n	4057c0 <memmove+0x38>
  4057ee:	f1a2 0310 	sub.w	r3, r2, #16
  4057f2:	f023 030f 	bic.w	r3, r3, #15
  4057f6:	f002 0e0f 	and.w	lr, r2, #15
  4057fa:	3310      	adds	r3, #16
  4057fc:	f1be 0f03 	cmp.w	lr, #3
  405800:	4419      	add	r1, r3
  405802:	4403      	add	r3, r0
  405804:	d921      	bls.n	40584a <memmove+0xc2>
  405806:	1f1e      	subs	r6, r3, #4
  405808:	460d      	mov	r5, r1
  40580a:	4674      	mov	r4, lr
  40580c:	3c04      	subs	r4, #4
  40580e:	f855 7b04 	ldr.w	r7, [r5], #4
  405812:	f846 7f04 	str.w	r7, [r6, #4]!
  405816:	2c03      	cmp	r4, #3
  405818:	d8f8      	bhi.n	40580c <memmove+0x84>
  40581a:	f1ae 0404 	sub.w	r4, lr, #4
  40581e:	f024 0403 	bic.w	r4, r4, #3
  405822:	3404      	adds	r4, #4
  405824:	4423      	add	r3, r4
  405826:	4421      	add	r1, r4
  405828:	f002 0203 	and.w	r2, r2, #3
  40582c:	b152      	cbz	r2, 405844 <memmove+0xbc>
  40582e:	3b01      	subs	r3, #1
  405830:	440a      	add	r2, r1
  405832:	f811 4b01 	ldrb.w	r4, [r1], #1
  405836:	f803 4f01 	strb.w	r4, [r3, #1]!
  40583a:	4291      	cmp	r1, r2
  40583c:	d1f9      	bne.n	405832 <memmove+0xaa>
  40583e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405840:	4603      	mov	r3, r0
  405842:	e7f3      	b.n	40582c <memmove+0xa4>
  405844:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405846:	4603      	mov	r3, r0
  405848:	e7f1      	b.n	40582e <memmove+0xa6>
  40584a:	4672      	mov	r2, lr
  40584c:	e7ee      	b.n	40582c <memmove+0xa4>
  40584e:	bf00      	nop

00405850 <__malloc_lock>:
  405850:	4770      	bx	lr
  405852:	bf00      	nop

00405854 <__malloc_unlock>:
  405854:	4770      	bx	lr
  405856:	bf00      	nop

00405858 <_Balloc>:
  405858:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  40585a:	b570      	push	{r4, r5, r6, lr}
  40585c:	4605      	mov	r5, r0
  40585e:	460c      	mov	r4, r1
  405860:	b14b      	cbz	r3, 405876 <_Balloc+0x1e>
  405862:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  405866:	b180      	cbz	r0, 40588a <_Balloc+0x32>
  405868:	6802      	ldr	r2, [r0, #0]
  40586a:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  40586e:	2300      	movs	r3, #0
  405870:	6103      	str	r3, [r0, #16]
  405872:	60c3      	str	r3, [r0, #12]
  405874:	bd70      	pop	{r4, r5, r6, pc}
  405876:	2104      	movs	r1, #4
  405878:	2221      	movs	r2, #33	; 0x21
  40587a:	f000 fde9 	bl	406450 <_calloc_r>
  40587e:	64e8      	str	r0, [r5, #76]	; 0x4c
  405880:	4603      	mov	r3, r0
  405882:	2800      	cmp	r0, #0
  405884:	d1ed      	bne.n	405862 <_Balloc+0xa>
  405886:	2000      	movs	r0, #0
  405888:	bd70      	pop	{r4, r5, r6, pc}
  40588a:	2101      	movs	r1, #1
  40588c:	fa01 f604 	lsl.w	r6, r1, r4
  405890:	1d72      	adds	r2, r6, #5
  405892:	4628      	mov	r0, r5
  405894:	0092      	lsls	r2, r2, #2
  405896:	f000 fddb 	bl	406450 <_calloc_r>
  40589a:	2800      	cmp	r0, #0
  40589c:	d0f3      	beq.n	405886 <_Balloc+0x2e>
  40589e:	6044      	str	r4, [r0, #4]
  4058a0:	6086      	str	r6, [r0, #8]
  4058a2:	e7e4      	b.n	40586e <_Balloc+0x16>

004058a4 <_Bfree>:
  4058a4:	b131      	cbz	r1, 4058b4 <_Bfree+0x10>
  4058a6:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  4058a8:	684a      	ldr	r2, [r1, #4]
  4058aa:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  4058ae:	6008      	str	r0, [r1, #0]
  4058b0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  4058b4:	4770      	bx	lr
  4058b6:	bf00      	nop

004058b8 <__multadd>:
  4058b8:	b5f0      	push	{r4, r5, r6, r7, lr}
  4058ba:	690c      	ldr	r4, [r1, #16]
  4058bc:	b083      	sub	sp, #12
  4058be:	460d      	mov	r5, r1
  4058c0:	4606      	mov	r6, r0
  4058c2:	f101 0e14 	add.w	lr, r1, #20
  4058c6:	2700      	movs	r7, #0
  4058c8:	f8de 1000 	ldr.w	r1, [lr]
  4058cc:	b288      	uxth	r0, r1
  4058ce:	0c09      	lsrs	r1, r1, #16
  4058d0:	fb02 3300 	mla	r3, r2, r0, r3
  4058d4:	fb02 f101 	mul.w	r1, r2, r1
  4058d8:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  4058dc:	3701      	adds	r7, #1
  4058de:	b29b      	uxth	r3, r3
  4058e0:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  4058e4:	42bc      	cmp	r4, r7
  4058e6:	f84e 3b04 	str.w	r3, [lr], #4
  4058ea:	ea4f 4311 	mov.w	r3, r1, lsr #16
  4058ee:	dceb      	bgt.n	4058c8 <__multadd+0x10>
  4058f0:	b13b      	cbz	r3, 405902 <__multadd+0x4a>
  4058f2:	68aa      	ldr	r2, [r5, #8]
  4058f4:	4294      	cmp	r4, r2
  4058f6:	da07      	bge.n	405908 <__multadd+0x50>
  4058f8:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  4058fc:	3401      	adds	r4, #1
  4058fe:	6153      	str	r3, [r2, #20]
  405900:	612c      	str	r4, [r5, #16]
  405902:	4628      	mov	r0, r5
  405904:	b003      	add	sp, #12
  405906:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405908:	6869      	ldr	r1, [r5, #4]
  40590a:	9301      	str	r3, [sp, #4]
  40590c:	3101      	adds	r1, #1
  40590e:	4630      	mov	r0, r6
  405910:	f7ff ffa2 	bl	405858 <_Balloc>
  405914:	692a      	ldr	r2, [r5, #16]
  405916:	3202      	adds	r2, #2
  405918:	f105 010c 	add.w	r1, r5, #12
  40591c:	4607      	mov	r7, r0
  40591e:	0092      	lsls	r2, r2, #2
  405920:	300c      	adds	r0, #12
  405922:	f7ff fe97 	bl	405654 <memcpy>
  405926:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  405928:	6869      	ldr	r1, [r5, #4]
  40592a:	9b01      	ldr	r3, [sp, #4]
  40592c:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  405930:	6028      	str	r0, [r5, #0]
  405932:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  405936:	463d      	mov	r5, r7
  405938:	e7de      	b.n	4058f8 <__multadd+0x40>
  40593a:	bf00      	nop

0040593c <__hi0bits>:
  40593c:	0c03      	lsrs	r3, r0, #16
  40593e:	041b      	lsls	r3, r3, #16
  405940:	b9b3      	cbnz	r3, 405970 <__hi0bits+0x34>
  405942:	0400      	lsls	r0, r0, #16
  405944:	2310      	movs	r3, #16
  405946:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
  40594a:	bf04      	itt	eq
  40594c:	0200      	lsleq	r0, r0, #8
  40594e:	3308      	addeq	r3, #8
  405950:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
  405954:	bf04      	itt	eq
  405956:	0100      	lsleq	r0, r0, #4
  405958:	3304      	addeq	r3, #4
  40595a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
  40595e:	bf04      	itt	eq
  405960:	0080      	lsleq	r0, r0, #2
  405962:	3302      	addeq	r3, #2
  405964:	2800      	cmp	r0, #0
  405966:	db07      	blt.n	405978 <__hi0bits+0x3c>
  405968:	0042      	lsls	r2, r0, #1
  40596a:	d403      	bmi.n	405974 <__hi0bits+0x38>
  40596c:	2020      	movs	r0, #32
  40596e:	4770      	bx	lr
  405970:	2300      	movs	r3, #0
  405972:	e7e8      	b.n	405946 <__hi0bits+0xa>
  405974:	1c58      	adds	r0, r3, #1
  405976:	4770      	bx	lr
  405978:	4618      	mov	r0, r3
  40597a:	4770      	bx	lr

0040597c <__lo0bits>:
  40597c:	6803      	ldr	r3, [r0, #0]
  40597e:	f013 0207 	ands.w	r2, r3, #7
  405982:	d007      	beq.n	405994 <__lo0bits+0x18>
  405984:	07d9      	lsls	r1, r3, #31
  405986:	d420      	bmi.n	4059ca <__lo0bits+0x4e>
  405988:	079a      	lsls	r2, r3, #30
  40598a:	d420      	bmi.n	4059ce <__lo0bits+0x52>
  40598c:	089b      	lsrs	r3, r3, #2
  40598e:	6003      	str	r3, [r0, #0]
  405990:	2002      	movs	r0, #2
  405992:	4770      	bx	lr
  405994:	b299      	uxth	r1, r3
  405996:	b909      	cbnz	r1, 40599c <__lo0bits+0x20>
  405998:	0c1b      	lsrs	r3, r3, #16
  40599a:	2210      	movs	r2, #16
  40599c:	f013 0fff 	tst.w	r3, #255	; 0xff
  4059a0:	bf04      	itt	eq
  4059a2:	0a1b      	lsreq	r3, r3, #8
  4059a4:	3208      	addeq	r2, #8
  4059a6:	0719      	lsls	r1, r3, #28
  4059a8:	bf04      	itt	eq
  4059aa:	091b      	lsreq	r3, r3, #4
  4059ac:	3204      	addeq	r2, #4
  4059ae:	0799      	lsls	r1, r3, #30
  4059b0:	bf04      	itt	eq
  4059b2:	089b      	lsreq	r3, r3, #2
  4059b4:	3202      	addeq	r2, #2
  4059b6:	07d9      	lsls	r1, r3, #31
  4059b8:	d404      	bmi.n	4059c4 <__lo0bits+0x48>
  4059ba:	085b      	lsrs	r3, r3, #1
  4059bc:	d101      	bne.n	4059c2 <__lo0bits+0x46>
  4059be:	2020      	movs	r0, #32
  4059c0:	4770      	bx	lr
  4059c2:	3201      	adds	r2, #1
  4059c4:	6003      	str	r3, [r0, #0]
  4059c6:	4610      	mov	r0, r2
  4059c8:	4770      	bx	lr
  4059ca:	2000      	movs	r0, #0
  4059cc:	4770      	bx	lr
  4059ce:	085b      	lsrs	r3, r3, #1
  4059d0:	6003      	str	r3, [r0, #0]
  4059d2:	2001      	movs	r0, #1
  4059d4:	4770      	bx	lr
  4059d6:	bf00      	nop

004059d8 <__i2b>:
  4059d8:	b510      	push	{r4, lr}
  4059da:	460c      	mov	r4, r1
  4059dc:	2101      	movs	r1, #1
  4059de:	f7ff ff3b 	bl	405858 <_Balloc>
  4059e2:	2201      	movs	r2, #1
  4059e4:	6144      	str	r4, [r0, #20]
  4059e6:	6102      	str	r2, [r0, #16]
  4059e8:	bd10      	pop	{r4, pc}
  4059ea:	bf00      	nop

004059ec <__multiply>:
  4059ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4059f0:	690f      	ldr	r7, [r1, #16]
  4059f2:	6916      	ldr	r6, [r2, #16]
  4059f4:	42b7      	cmp	r7, r6
  4059f6:	b083      	sub	sp, #12
  4059f8:	460d      	mov	r5, r1
  4059fa:	4614      	mov	r4, r2
  4059fc:	f2c0 808d 	blt.w	405b1a <__multiply+0x12e>
  405a00:	4633      	mov	r3, r6
  405a02:	463e      	mov	r6, r7
  405a04:	461f      	mov	r7, r3
  405a06:	68ab      	ldr	r3, [r5, #8]
  405a08:	6869      	ldr	r1, [r5, #4]
  405a0a:	eb06 0807 	add.w	r8, r6, r7
  405a0e:	4598      	cmp	r8, r3
  405a10:	bfc8      	it	gt
  405a12:	3101      	addgt	r1, #1
  405a14:	f7ff ff20 	bl	405858 <_Balloc>
  405a18:	f100 0c14 	add.w	ip, r0, #20
  405a1c:	eb0c 0988 	add.w	r9, ip, r8, lsl #2
  405a20:	45cc      	cmp	ip, r9
  405a22:	9000      	str	r0, [sp, #0]
  405a24:	d205      	bcs.n	405a32 <__multiply+0x46>
  405a26:	4663      	mov	r3, ip
  405a28:	2100      	movs	r1, #0
  405a2a:	f843 1b04 	str.w	r1, [r3], #4
  405a2e:	4599      	cmp	r9, r3
  405a30:	d8fb      	bhi.n	405a2a <__multiply+0x3e>
  405a32:	f104 0214 	add.w	r2, r4, #20
  405a36:	eb02 0a87 	add.w	sl, r2, r7, lsl #2
  405a3a:	f105 0314 	add.w	r3, r5, #20
  405a3e:	4552      	cmp	r2, sl
  405a40:	eb03 0e86 	add.w	lr, r3, r6, lsl #2
  405a44:	d254      	bcs.n	405af0 <__multiply+0x104>
  405a46:	f8cd 9004 	str.w	r9, [sp, #4]
  405a4a:	4699      	mov	r9, r3
  405a4c:	f852 3b04 	ldr.w	r3, [r2], #4
  405a50:	fa1f fb83 	uxth.w	fp, r3
  405a54:	f1bb 0f00 	cmp.w	fp, #0
  405a58:	d020      	beq.n	405a9c <__multiply+0xb0>
  405a5a:	2000      	movs	r0, #0
  405a5c:	464f      	mov	r7, r9
  405a5e:	4666      	mov	r6, ip
  405a60:	4605      	mov	r5, r0
  405a62:	e000      	b.n	405a66 <__multiply+0x7a>
  405a64:	461e      	mov	r6, r3
  405a66:	f857 4b04 	ldr.w	r4, [r7], #4
  405a6a:	6830      	ldr	r0, [r6, #0]
  405a6c:	b2a1      	uxth	r1, r4
  405a6e:	b283      	uxth	r3, r0
  405a70:	fb0b 3101 	mla	r1, fp, r1, r3
  405a74:	0c24      	lsrs	r4, r4, #16
  405a76:	0c00      	lsrs	r0, r0, #16
  405a78:	194b      	adds	r3, r1, r5
  405a7a:	fb0b 0004 	mla	r0, fp, r4, r0
  405a7e:	eb00 4013 	add.w	r0, r0, r3, lsr #16
  405a82:	b299      	uxth	r1, r3
  405a84:	4633      	mov	r3, r6
  405a86:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
  405a8a:	45be      	cmp	lr, r7
  405a8c:	ea4f 4510 	mov.w	r5, r0, lsr #16
  405a90:	f843 1b04 	str.w	r1, [r3], #4
  405a94:	d8e6      	bhi.n	405a64 <__multiply+0x78>
  405a96:	6075      	str	r5, [r6, #4]
  405a98:	f852 3c04 	ldr.w	r3, [r2, #-4]
  405a9c:	ea5f 4b13 	movs.w	fp, r3, lsr #16
  405aa0:	d020      	beq.n	405ae4 <__multiply+0xf8>
  405aa2:	f8dc 3000 	ldr.w	r3, [ip]
  405aa6:	4667      	mov	r7, ip
  405aa8:	4618      	mov	r0, r3
  405aaa:	464d      	mov	r5, r9
  405aac:	2100      	movs	r1, #0
  405aae:	e000      	b.n	405ab2 <__multiply+0xc6>
  405ab0:	4637      	mov	r7, r6
  405ab2:	882c      	ldrh	r4, [r5, #0]
  405ab4:	0c00      	lsrs	r0, r0, #16
  405ab6:	fb0b 0004 	mla	r0, fp, r4, r0
  405aba:	4401      	add	r1, r0
  405abc:	b29c      	uxth	r4, r3
  405abe:	463e      	mov	r6, r7
  405ac0:	ea44 4301 	orr.w	r3, r4, r1, lsl #16
  405ac4:	f846 3b04 	str.w	r3, [r6], #4
  405ac8:	6878      	ldr	r0, [r7, #4]
  405aca:	f855 4b04 	ldr.w	r4, [r5], #4
  405ace:	b283      	uxth	r3, r0
  405ad0:	0c24      	lsrs	r4, r4, #16
  405ad2:	fb0b 3404 	mla	r4, fp, r4, r3
  405ad6:	eb04 4311 	add.w	r3, r4, r1, lsr #16
  405ada:	45ae      	cmp	lr, r5
  405adc:	ea4f 4113 	mov.w	r1, r3, lsr #16
  405ae0:	d8e6      	bhi.n	405ab0 <__multiply+0xc4>
  405ae2:	607b      	str	r3, [r7, #4]
  405ae4:	4592      	cmp	sl, r2
  405ae6:	f10c 0c04 	add.w	ip, ip, #4
  405aea:	d8af      	bhi.n	405a4c <__multiply+0x60>
  405aec:	f8dd 9004 	ldr.w	r9, [sp, #4]
  405af0:	f1b8 0f00 	cmp.w	r8, #0
  405af4:	dd0b      	ble.n	405b0e <__multiply+0x122>
  405af6:	f859 3c04 	ldr.w	r3, [r9, #-4]
  405afa:	f1a9 0904 	sub.w	r9, r9, #4
  405afe:	b11b      	cbz	r3, 405b08 <__multiply+0x11c>
  405b00:	e005      	b.n	405b0e <__multiply+0x122>
  405b02:	f859 3d04 	ldr.w	r3, [r9, #-4]!
  405b06:	b913      	cbnz	r3, 405b0e <__multiply+0x122>
  405b08:	f1b8 0801 	subs.w	r8, r8, #1
  405b0c:	d1f9      	bne.n	405b02 <__multiply+0x116>
  405b0e:	9800      	ldr	r0, [sp, #0]
  405b10:	f8c0 8010 	str.w	r8, [r0, #16]
  405b14:	b003      	add	sp, #12
  405b16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405b1a:	4615      	mov	r5, r2
  405b1c:	460c      	mov	r4, r1
  405b1e:	e772      	b.n	405a06 <__multiply+0x1a>

00405b20 <__pow5mult>:
  405b20:	f012 0303 	ands.w	r3, r2, #3
  405b24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405b28:	4614      	mov	r4, r2
  405b2a:	4607      	mov	r7, r0
  405b2c:	460e      	mov	r6, r1
  405b2e:	d12d      	bne.n	405b8c <__pow5mult+0x6c>
  405b30:	10a4      	asrs	r4, r4, #2
  405b32:	d01c      	beq.n	405b6e <__pow5mult+0x4e>
  405b34:	6cbd      	ldr	r5, [r7, #72]	; 0x48
  405b36:	b395      	cbz	r5, 405b9e <__pow5mult+0x7e>
  405b38:	07e3      	lsls	r3, r4, #31
  405b3a:	f04f 0800 	mov.w	r8, #0
  405b3e:	d406      	bmi.n	405b4e <__pow5mult+0x2e>
  405b40:	1064      	asrs	r4, r4, #1
  405b42:	d014      	beq.n	405b6e <__pow5mult+0x4e>
  405b44:	6828      	ldr	r0, [r5, #0]
  405b46:	b1a8      	cbz	r0, 405b74 <__pow5mult+0x54>
  405b48:	4605      	mov	r5, r0
  405b4a:	07e3      	lsls	r3, r4, #31
  405b4c:	d5f8      	bpl.n	405b40 <__pow5mult+0x20>
  405b4e:	4638      	mov	r0, r7
  405b50:	4631      	mov	r1, r6
  405b52:	462a      	mov	r2, r5
  405b54:	f7ff ff4a 	bl	4059ec <__multiply>
  405b58:	b1b6      	cbz	r6, 405b88 <__pow5mult+0x68>
  405b5a:	6872      	ldr	r2, [r6, #4]
  405b5c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  405b5e:	1064      	asrs	r4, r4, #1
  405b60:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  405b64:	6031      	str	r1, [r6, #0]
  405b66:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  405b6a:	4606      	mov	r6, r0
  405b6c:	d1ea      	bne.n	405b44 <__pow5mult+0x24>
  405b6e:	4630      	mov	r0, r6
  405b70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405b74:	4629      	mov	r1, r5
  405b76:	462a      	mov	r2, r5
  405b78:	4638      	mov	r0, r7
  405b7a:	f7ff ff37 	bl	4059ec <__multiply>
  405b7e:	6028      	str	r0, [r5, #0]
  405b80:	f8c0 8000 	str.w	r8, [r0]
  405b84:	4605      	mov	r5, r0
  405b86:	e7e0      	b.n	405b4a <__pow5mult+0x2a>
  405b88:	4606      	mov	r6, r0
  405b8a:	e7d9      	b.n	405b40 <__pow5mult+0x20>
  405b8c:	1e5a      	subs	r2, r3, #1
  405b8e:	4d0b      	ldr	r5, [pc, #44]	; (405bbc <__pow5mult+0x9c>)
  405b90:	2300      	movs	r3, #0
  405b92:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  405b96:	f7ff fe8f 	bl	4058b8 <__multadd>
  405b9a:	4606      	mov	r6, r0
  405b9c:	e7c8      	b.n	405b30 <__pow5mult+0x10>
  405b9e:	2101      	movs	r1, #1
  405ba0:	4638      	mov	r0, r7
  405ba2:	f7ff fe59 	bl	405858 <_Balloc>
  405ba6:	f240 2171 	movw	r1, #625	; 0x271
  405baa:	2201      	movs	r2, #1
  405bac:	2300      	movs	r3, #0
  405bae:	6141      	str	r1, [r0, #20]
  405bb0:	6102      	str	r2, [r0, #16]
  405bb2:	4605      	mov	r5, r0
  405bb4:	64b8      	str	r0, [r7, #72]	; 0x48
  405bb6:	6003      	str	r3, [r0, #0]
  405bb8:	e7be      	b.n	405b38 <__pow5mult+0x18>
  405bba:	bf00      	nop
  405bbc:	00407c30 	.word	0x00407c30

00405bc0 <__lshift>:
  405bc0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  405bc4:	690f      	ldr	r7, [r1, #16]
  405bc6:	688b      	ldr	r3, [r1, #8]
  405bc8:	ea4f 1962 	mov.w	r9, r2, asr #5
  405bcc:	444f      	add	r7, r9
  405bce:	1c7d      	adds	r5, r7, #1
  405bd0:	429d      	cmp	r5, r3
  405bd2:	460e      	mov	r6, r1
  405bd4:	4614      	mov	r4, r2
  405bd6:	6849      	ldr	r1, [r1, #4]
  405bd8:	4680      	mov	r8, r0
  405bda:	dd04      	ble.n	405be6 <__lshift+0x26>
  405bdc:	005b      	lsls	r3, r3, #1
  405bde:	429d      	cmp	r5, r3
  405be0:	f101 0101 	add.w	r1, r1, #1
  405be4:	dcfa      	bgt.n	405bdc <__lshift+0x1c>
  405be6:	4640      	mov	r0, r8
  405be8:	f7ff fe36 	bl	405858 <_Balloc>
  405bec:	f1b9 0f00 	cmp.w	r9, #0
  405bf0:	f100 0114 	add.w	r1, r0, #20
  405bf4:	dd09      	ble.n	405c0a <__lshift+0x4a>
  405bf6:	2300      	movs	r3, #0
  405bf8:	469e      	mov	lr, r3
  405bfa:	460a      	mov	r2, r1
  405bfc:	3301      	adds	r3, #1
  405bfe:	454b      	cmp	r3, r9
  405c00:	f842 eb04 	str.w	lr, [r2], #4
  405c04:	d1fa      	bne.n	405bfc <__lshift+0x3c>
  405c06:	eb01 0183 	add.w	r1, r1, r3, lsl #2
  405c0a:	6932      	ldr	r2, [r6, #16]
  405c0c:	f106 0314 	add.w	r3, r6, #20
  405c10:	f014 0c1f 	ands.w	ip, r4, #31
  405c14:	eb03 0e82 	add.w	lr, r3, r2, lsl #2
  405c18:	d01f      	beq.n	405c5a <__lshift+0x9a>
  405c1a:	f1cc 0920 	rsb	r9, ip, #32
  405c1e:	2200      	movs	r2, #0
  405c20:	681c      	ldr	r4, [r3, #0]
  405c22:	fa04 f40c 	lsl.w	r4, r4, ip
  405c26:	4314      	orrs	r4, r2
  405c28:	468a      	mov	sl, r1
  405c2a:	f841 4b04 	str.w	r4, [r1], #4
  405c2e:	f853 4b04 	ldr.w	r4, [r3], #4
  405c32:	459e      	cmp	lr, r3
  405c34:	fa24 f209 	lsr.w	r2, r4, r9
  405c38:	d8f2      	bhi.n	405c20 <__lshift+0x60>
  405c3a:	f8ca 2004 	str.w	r2, [sl, #4]
  405c3e:	b102      	cbz	r2, 405c42 <__lshift+0x82>
  405c40:	1cbd      	adds	r5, r7, #2
  405c42:	f8d8 304c 	ldr.w	r3, [r8, #76]	; 0x4c
  405c46:	6872      	ldr	r2, [r6, #4]
  405c48:	3d01      	subs	r5, #1
  405c4a:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  405c4e:	6105      	str	r5, [r0, #16]
  405c50:	6031      	str	r1, [r6, #0]
  405c52:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  405c56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405c5a:	3904      	subs	r1, #4
  405c5c:	f853 2b04 	ldr.w	r2, [r3], #4
  405c60:	f841 2f04 	str.w	r2, [r1, #4]!
  405c64:	459e      	cmp	lr, r3
  405c66:	d8f9      	bhi.n	405c5c <__lshift+0x9c>
  405c68:	e7eb      	b.n	405c42 <__lshift+0x82>
  405c6a:	bf00      	nop

00405c6c <__mcmp>:
  405c6c:	6902      	ldr	r2, [r0, #16]
  405c6e:	690b      	ldr	r3, [r1, #16]
  405c70:	1ad2      	subs	r2, r2, r3
  405c72:	d113      	bne.n	405c9c <__mcmp+0x30>
  405c74:	009b      	lsls	r3, r3, #2
  405c76:	3014      	adds	r0, #20
  405c78:	3114      	adds	r1, #20
  405c7a:	4419      	add	r1, r3
  405c7c:	b410      	push	{r4}
  405c7e:	4403      	add	r3, r0
  405c80:	e001      	b.n	405c86 <__mcmp+0x1a>
  405c82:	4298      	cmp	r0, r3
  405c84:	d20c      	bcs.n	405ca0 <__mcmp+0x34>
  405c86:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  405c8a:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  405c8e:	4294      	cmp	r4, r2
  405c90:	d0f7      	beq.n	405c82 <__mcmp+0x16>
  405c92:	d309      	bcc.n	405ca8 <__mcmp+0x3c>
  405c94:	2001      	movs	r0, #1
  405c96:	f85d 4b04 	ldr.w	r4, [sp], #4
  405c9a:	4770      	bx	lr
  405c9c:	4610      	mov	r0, r2
  405c9e:	4770      	bx	lr
  405ca0:	2000      	movs	r0, #0
  405ca2:	f85d 4b04 	ldr.w	r4, [sp], #4
  405ca6:	4770      	bx	lr
  405ca8:	f04f 30ff 	mov.w	r0, #4294967295
  405cac:	f85d 4b04 	ldr.w	r4, [sp], #4
  405cb0:	4770      	bx	lr
  405cb2:	bf00      	nop

00405cb4 <__mdiff>:
  405cb4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405cb8:	460e      	mov	r6, r1
  405cba:	4605      	mov	r5, r0
  405cbc:	4611      	mov	r1, r2
  405cbe:	4630      	mov	r0, r6
  405cc0:	4614      	mov	r4, r2
  405cc2:	f7ff ffd3 	bl	405c6c <__mcmp>
  405cc6:	1e07      	subs	r7, r0, #0
  405cc8:	d054      	beq.n	405d74 <__mdiff+0xc0>
  405cca:	db4d      	blt.n	405d68 <__mdiff+0xb4>
  405ccc:	f04f 0800 	mov.w	r8, #0
  405cd0:	6871      	ldr	r1, [r6, #4]
  405cd2:	4628      	mov	r0, r5
  405cd4:	f7ff fdc0 	bl	405858 <_Balloc>
  405cd8:	6937      	ldr	r7, [r6, #16]
  405cda:	6923      	ldr	r3, [r4, #16]
  405cdc:	f8c0 800c 	str.w	r8, [r0, #12]
  405ce0:	3614      	adds	r6, #20
  405ce2:	f104 0214 	add.w	r2, r4, #20
  405ce6:	eb02 0c83 	add.w	ip, r2, r3, lsl #2
  405cea:	f100 0514 	add.w	r5, r0, #20
  405cee:	eb06 0e87 	add.w	lr, r6, r7, lsl #2
  405cf2:	2300      	movs	r3, #0
  405cf4:	f856 8b04 	ldr.w	r8, [r6], #4
  405cf8:	f852 4b04 	ldr.w	r4, [r2], #4
  405cfc:	fa13 f388 	uxtah	r3, r3, r8
  405d00:	b2a1      	uxth	r1, r4
  405d02:	0c24      	lsrs	r4, r4, #16
  405d04:	1a59      	subs	r1, r3, r1
  405d06:	ebc4 4318 	rsb	r3, r4, r8, lsr #16
  405d0a:	eb03 4321 	add.w	r3, r3, r1, asr #16
  405d0e:	b289      	uxth	r1, r1
  405d10:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
  405d14:	4594      	cmp	ip, r2
  405d16:	f845 1b04 	str.w	r1, [r5], #4
  405d1a:	ea4f 4323 	mov.w	r3, r3, asr #16
  405d1e:	4634      	mov	r4, r6
  405d20:	d8e8      	bhi.n	405cf4 <__mdiff+0x40>
  405d22:	45b6      	cmp	lr, r6
  405d24:	46ac      	mov	ip, r5
  405d26:	d915      	bls.n	405d54 <__mdiff+0xa0>
  405d28:	f854 2b04 	ldr.w	r2, [r4], #4
  405d2c:	fa13 f182 	uxtah	r1, r3, r2
  405d30:	0c13      	lsrs	r3, r2, #16
  405d32:	eb03 4321 	add.w	r3, r3, r1, asr #16
  405d36:	b289      	uxth	r1, r1
  405d38:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
  405d3c:	45a6      	cmp	lr, r4
  405d3e:	f845 1b04 	str.w	r1, [r5], #4
  405d42:	ea4f 4323 	mov.w	r3, r3, asr #16
  405d46:	d8ef      	bhi.n	405d28 <__mdiff+0x74>
  405d48:	43f6      	mvns	r6, r6
  405d4a:	4476      	add	r6, lr
  405d4c:	f026 0503 	bic.w	r5, r6, #3
  405d50:	3504      	adds	r5, #4
  405d52:	4465      	add	r5, ip
  405d54:	3d04      	subs	r5, #4
  405d56:	b921      	cbnz	r1, 405d62 <__mdiff+0xae>
  405d58:	f855 3d04 	ldr.w	r3, [r5, #-4]!
  405d5c:	3f01      	subs	r7, #1
  405d5e:	2b00      	cmp	r3, #0
  405d60:	d0fa      	beq.n	405d58 <__mdiff+0xa4>
  405d62:	6107      	str	r7, [r0, #16]
  405d64:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405d68:	4633      	mov	r3, r6
  405d6a:	f04f 0801 	mov.w	r8, #1
  405d6e:	4626      	mov	r6, r4
  405d70:	461c      	mov	r4, r3
  405d72:	e7ad      	b.n	405cd0 <__mdiff+0x1c>
  405d74:	4628      	mov	r0, r5
  405d76:	4639      	mov	r1, r7
  405d78:	f7ff fd6e 	bl	405858 <_Balloc>
  405d7c:	2301      	movs	r3, #1
  405d7e:	6147      	str	r7, [r0, #20]
  405d80:	6103      	str	r3, [r0, #16]
  405d82:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405d86:	bf00      	nop

00405d88 <__d2b>:
  405d88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405d8c:	b082      	sub	sp, #8
  405d8e:	2101      	movs	r1, #1
  405d90:	461c      	mov	r4, r3
  405d92:	f3c3 570a 	ubfx	r7, r3, #20, #11
  405d96:	4615      	mov	r5, r2
  405d98:	9e08      	ldr	r6, [sp, #32]
  405d9a:	f7ff fd5d 	bl	405858 <_Balloc>
  405d9e:	f3c4 0413 	ubfx	r4, r4, #0, #20
  405da2:	4680      	mov	r8, r0
  405da4:	b10f      	cbz	r7, 405daa <__d2b+0x22>
  405da6:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  405daa:	9401      	str	r4, [sp, #4]
  405dac:	b31d      	cbz	r5, 405df6 <__d2b+0x6e>
  405dae:	a802      	add	r0, sp, #8
  405db0:	f840 5d08 	str.w	r5, [r0, #-8]!
  405db4:	f7ff fde2 	bl	40597c <__lo0bits>
  405db8:	2800      	cmp	r0, #0
  405dba:	d134      	bne.n	405e26 <__d2b+0x9e>
  405dbc:	e89d 000c 	ldmia.w	sp, {r2, r3}
  405dc0:	f8c8 2014 	str.w	r2, [r8, #20]
  405dc4:	2b00      	cmp	r3, #0
  405dc6:	bf14      	ite	ne
  405dc8:	2402      	movne	r4, #2
  405dca:	2401      	moveq	r4, #1
  405dcc:	f8c8 3018 	str.w	r3, [r8, #24]
  405dd0:	f8c8 4010 	str.w	r4, [r8, #16]
  405dd4:	b9df      	cbnz	r7, 405e0e <__d2b+0x86>
  405dd6:	eb08 0384 	add.w	r3, r8, r4, lsl #2
  405dda:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  405dde:	6030      	str	r0, [r6, #0]
  405de0:	6918      	ldr	r0, [r3, #16]
  405de2:	f7ff fdab 	bl	40593c <__hi0bits>
  405de6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405de8:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
  405dec:	6018      	str	r0, [r3, #0]
  405dee:	4640      	mov	r0, r8
  405df0:	b002      	add	sp, #8
  405df2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405df6:	a801      	add	r0, sp, #4
  405df8:	f7ff fdc0 	bl	40597c <__lo0bits>
  405dfc:	2401      	movs	r4, #1
  405dfe:	9b01      	ldr	r3, [sp, #4]
  405e00:	f8c8 3014 	str.w	r3, [r8, #20]
  405e04:	3020      	adds	r0, #32
  405e06:	f8c8 4010 	str.w	r4, [r8, #16]
  405e0a:	2f00      	cmp	r7, #0
  405e0c:	d0e3      	beq.n	405dd6 <__d2b+0x4e>
  405e0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405e10:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  405e14:	4407      	add	r7, r0
  405e16:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  405e1a:	6037      	str	r7, [r6, #0]
  405e1c:	6018      	str	r0, [r3, #0]
  405e1e:	4640      	mov	r0, r8
  405e20:	b002      	add	sp, #8
  405e22:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405e26:	e89d 000c 	ldmia.w	sp, {r2, r3}
  405e2a:	f1c0 0120 	rsb	r1, r0, #32
  405e2e:	fa03 f101 	lsl.w	r1, r3, r1
  405e32:	430a      	orrs	r2, r1
  405e34:	40c3      	lsrs	r3, r0
  405e36:	9301      	str	r3, [sp, #4]
  405e38:	f8c8 2014 	str.w	r2, [r8, #20]
  405e3c:	e7c2      	b.n	405dc4 <__d2b+0x3c>
  405e3e:	bf00      	nop

00405e40 <_realloc_r>:
  405e40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405e44:	4617      	mov	r7, r2
  405e46:	b083      	sub	sp, #12
  405e48:	460e      	mov	r6, r1
  405e4a:	2900      	cmp	r1, #0
  405e4c:	f000 80e7 	beq.w	40601e <_realloc_r+0x1de>
  405e50:	4681      	mov	r9, r0
  405e52:	f107 050b 	add.w	r5, r7, #11
  405e56:	f7ff fcfb 	bl	405850 <__malloc_lock>
  405e5a:	f856 3c04 	ldr.w	r3, [r6, #-4]
  405e5e:	2d16      	cmp	r5, #22
  405e60:	f023 0403 	bic.w	r4, r3, #3
  405e64:	f1a6 0808 	sub.w	r8, r6, #8
  405e68:	d84c      	bhi.n	405f04 <_realloc_r+0xc4>
  405e6a:	2210      	movs	r2, #16
  405e6c:	4615      	mov	r5, r2
  405e6e:	42af      	cmp	r7, r5
  405e70:	d84d      	bhi.n	405f0e <_realloc_r+0xce>
  405e72:	4294      	cmp	r4, r2
  405e74:	f280 8084 	bge.w	405f80 <_realloc_r+0x140>
  405e78:	f8df b3ac 	ldr.w	fp, [pc, #940]	; 406228 <_realloc_r+0x3e8>
  405e7c:	f8db 0008 	ldr.w	r0, [fp, #8]
  405e80:	eb08 0104 	add.w	r1, r8, r4
  405e84:	4288      	cmp	r0, r1
  405e86:	f000 80d6 	beq.w	406036 <_realloc_r+0x1f6>
  405e8a:	6848      	ldr	r0, [r1, #4]
  405e8c:	f020 0e01 	bic.w	lr, r0, #1
  405e90:	448e      	add	lr, r1
  405e92:	f8de e004 	ldr.w	lr, [lr, #4]
  405e96:	f01e 0f01 	tst.w	lr, #1
  405e9a:	d13f      	bne.n	405f1c <_realloc_r+0xdc>
  405e9c:	f020 0003 	bic.w	r0, r0, #3
  405ea0:	4420      	add	r0, r4
  405ea2:	4290      	cmp	r0, r2
  405ea4:	f280 80c1 	bge.w	40602a <_realloc_r+0x1ea>
  405ea8:	07db      	lsls	r3, r3, #31
  405eaa:	f100 808f 	bmi.w	405fcc <_realloc_r+0x18c>
  405eae:	f856 3c08 	ldr.w	r3, [r6, #-8]
  405eb2:	ebc3 0a08 	rsb	sl, r3, r8
  405eb6:	f8da 3004 	ldr.w	r3, [sl, #4]
  405eba:	f023 0303 	bic.w	r3, r3, #3
  405ebe:	eb00 0e03 	add.w	lr, r0, r3
  405ec2:	4596      	cmp	lr, r2
  405ec4:	db34      	blt.n	405f30 <_realloc_r+0xf0>
  405ec6:	68cb      	ldr	r3, [r1, #12]
  405ec8:	688a      	ldr	r2, [r1, #8]
  405eca:	4657      	mov	r7, sl
  405ecc:	60d3      	str	r3, [r2, #12]
  405ece:	609a      	str	r2, [r3, #8]
  405ed0:	f857 1f08 	ldr.w	r1, [r7, #8]!
  405ed4:	f8da 300c 	ldr.w	r3, [sl, #12]
  405ed8:	60cb      	str	r3, [r1, #12]
  405eda:	1f22      	subs	r2, r4, #4
  405edc:	2a24      	cmp	r2, #36	; 0x24
  405ede:	6099      	str	r1, [r3, #8]
  405ee0:	f200 8136 	bhi.w	406150 <_realloc_r+0x310>
  405ee4:	2a13      	cmp	r2, #19
  405ee6:	f240 80fd 	bls.w	4060e4 <_realloc_r+0x2a4>
  405eea:	6833      	ldr	r3, [r6, #0]
  405eec:	f8ca 3008 	str.w	r3, [sl, #8]
  405ef0:	6873      	ldr	r3, [r6, #4]
  405ef2:	f8ca 300c 	str.w	r3, [sl, #12]
  405ef6:	2a1b      	cmp	r2, #27
  405ef8:	f200 8140 	bhi.w	40617c <_realloc_r+0x33c>
  405efc:	3608      	adds	r6, #8
  405efe:	f10a 0310 	add.w	r3, sl, #16
  405f02:	e0f0      	b.n	4060e6 <_realloc_r+0x2a6>
  405f04:	f025 0507 	bic.w	r5, r5, #7
  405f08:	2d00      	cmp	r5, #0
  405f0a:	462a      	mov	r2, r5
  405f0c:	daaf      	bge.n	405e6e <_realloc_r+0x2e>
  405f0e:	230c      	movs	r3, #12
  405f10:	2000      	movs	r0, #0
  405f12:	f8c9 3000 	str.w	r3, [r9]
  405f16:	b003      	add	sp, #12
  405f18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405f1c:	07d9      	lsls	r1, r3, #31
  405f1e:	d455      	bmi.n	405fcc <_realloc_r+0x18c>
  405f20:	f856 3c08 	ldr.w	r3, [r6, #-8]
  405f24:	ebc3 0a08 	rsb	sl, r3, r8
  405f28:	f8da 3004 	ldr.w	r3, [sl, #4]
  405f2c:	f023 0303 	bic.w	r3, r3, #3
  405f30:	4423      	add	r3, r4
  405f32:	4293      	cmp	r3, r2
  405f34:	db4a      	blt.n	405fcc <_realloc_r+0x18c>
  405f36:	4657      	mov	r7, sl
  405f38:	f8da 100c 	ldr.w	r1, [sl, #12]
  405f3c:	f857 0f08 	ldr.w	r0, [r7, #8]!
  405f40:	1f22      	subs	r2, r4, #4
  405f42:	2a24      	cmp	r2, #36	; 0x24
  405f44:	60c1      	str	r1, [r0, #12]
  405f46:	6088      	str	r0, [r1, #8]
  405f48:	f200 810e 	bhi.w	406168 <_realloc_r+0x328>
  405f4c:	2a13      	cmp	r2, #19
  405f4e:	f240 8109 	bls.w	406164 <_realloc_r+0x324>
  405f52:	6831      	ldr	r1, [r6, #0]
  405f54:	f8ca 1008 	str.w	r1, [sl, #8]
  405f58:	6871      	ldr	r1, [r6, #4]
  405f5a:	f8ca 100c 	str.w	r1, [sl, #12]
  405f5e:	2a1b      	cmp	r2, #27
  405f60:	f200 8121 	bhi.w	4061a6 <_realloc_r+0x366>
  405f64:	3608      	adds	r6, #8
  405f66:	f10a 0210 	add.w	r2, sl, #16
  405f6a:	6831      	ldr	r1, [r6, #0]
  405f6c:	6011      	str	r1, [r2, #0]
  405f6e:	6871      	ldr	r1, [r6, #4]
  405f70:	6051      	str	r1, [r2, #4]
  405f72:	68b1      	ldr	r1, [r6, #8]
  405f74:	6091      	str	r1, [r2, #8]
  405f76:	461c      	mov	r4, r3
  405f78:	f8da 3004 	ldr.w	r3, [sl, #4]
  405f7c:	463e      	mov	r6, r7
  405f7e:	46d0      	mov	r8, sl
  405f80:	1b62      	subs	r2, r4, r5
  405f82:	2a0f      	cmp	r2, #15
  405f84:	f003 0301 	and.w	r3, r3, #1
  405f88:	d80e      	bhi.n	405fa8 <_realloc_r+0x168>
  405f8a:	4323      	orrs	r3, r4
  405f8c:	4444      	add	r4, r8
  405f8e:	f8c8 3004 	str.w	r3, [r8, #4]
  405f92:	6863      	ldr	r3, [r4, #4]
  405f94:	f043 0301 	orr.w	r3, r3, #1
  405f98:	6063      	str	r3, [r4, #4]
  405f9a:	4648      	mov	r0, r9
  405f9c:	f7ff fc5a 	bl	405854 <__malloc_unlock>
  405fa0:	4630      	mov	r0, r6
  405fa2:	b003      	add	sp, #12
  405fa4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405fa8:	eb08 0105 	add.w	r1, r8, r5
  405fac:	431d      	orrs	r5, r3
  405fae:	f042 0301 	orr.w	r3, r2, #1
  405fb2:	440a      	add	r2, r1
  405fb4:	f8c8 5004 	str.w	r5, [r8, #4]
  405fb8:	604b      	str	r3, [r1, #4]
  405fba:	6853      	ldr	r3, [r2, #4]
  405fbc:	f043 0301 	orr.w	r3, r3, #1
  405fc0:	3108      	adds	r1, #8
  405fc2:	6053      	str	r3, [r2, #4]
  405fc4:	4648      	mov	r0, r9
  405fc6:	f7fe ff8d 	bl	404ee4 <_free_r>
  405fca:	e7e6      	b.n	405f9a <_realloc_r+0x15a>
  405fcc:	4639      	mov	r1, r7
  405fce:	4648      	mov	r0, r9
  405fd0:	f7ff f864 	bl	40509c <_malloc_r>
  405fd4:	4607      	mov	r7, r0
  405fd6:	b1d8      	cbz	r0, 406010 <_realloc_r+0x1d0>
  405fd8:	f856 3c04 	ldr.w	r3, [r6, #-4]
  405fdc:	f023 0201 	bic.w	r2, r3, #1
  405fe0:	4442      	add	r2, r8
  405fe2:	f1a0 0108 	sub.w	r1, r0, #8
  405fe6:	4291      	cmp	r1, r2
  405fe8:	f000 80ac 	beq.w	406144 <_realloc_r+0x304>
  405fec:	1f22      	subs	r2, r4, #4
  405fee:	2a24      	cmp	r2, #36	; 0x24
  405ff0:	f200 8099 	bhi.w	406126 <_realloc_r+0x2e6>
  405ff4:	2a13      	cmp	r2, #19
  405ff6:	d86a      	bhi.n	4060ce <_realloc_r+0x28e>
  405ff8:	4603      	mov	r3, r0
  405ffa:	4632      	mov	r2, r6
  405ffc:	6811      	ldr	r1, [r2, #0]
  405ffe:	6019      	str	r1, [r3, #0]
  406000:	6851      	ldr	r1, [r2, #4]
  406002:	6059      	str	r1, [r3, #4]
  406004:	6892      	ldr	r2, [r2, #8]
  406006:	609a      	str	r2, [r3, #8]
  406008:	4631      	mov	r1, r6
  40600a:	4648      	mov	r0, r9
  40600c:	f7fe ff6a 	bl	404ee4 <_free_r>
  406010:	4648      	mov	r0, r9
  406012:	f7ff fc1f 	bl	405854 <__malloc_unlock>
  406016:	4638      	mov	r0, r7
  406018:	b003      	add	sp, #12
  40601a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40601e:	4611      	mov	r1, r2
  406020:	b003      	add	sp, #12
  406022:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406026:	f7ff b839 	b.w	40509c <_malloc_r>
  40602a:	68ca      	ldr	r2, [r1, #12]
  40602c:	6889      	ldr	r1, [r1, #8]
  40602e:	4604      	mov	r4, r0
  406030:	60ca      	str	r2, [r1, #12]
  406032:	6091      	str	r1, [r2, #8]
  406034:	e7a4      	b.n	405f80 <_realloc_r+0x140>
  406036:	6841      	ldr	r1, [r0, #4]
  406038:	f021 0103 	bic.w	r1, r1, #3
  40603c:	4421      	add	r1, r4
  40603e:	f105 0010 	add.w	r0, r5, #16
  406042:	4281      	cmp	r1, r0
  406044:	da5b      	bge.n	4060fe <_realloc_r+0x2be>
  406046:	07db      	lsls	r3, r3, #31
  406048:	d4c0      	bmi.n	405fcc <_realloc_r+0x18c>
  40604a:	f856 3c08 	ldr.w	r3, [r6, #-8]
  40604e:	ebc3 0a08 	rsb	sl, r3, r8
  406052:	f8da 3004 	ldr.w	r3, [sl, #4]
  406056:	f023 0303 	bic.w	r3, r3, #3
  40605a:	eb01 0c03 	add.w	ip, r1, r3
  40605e:	4560      	cmp	r0, ip
  406060:	f73f af66 	bgt.w	405f30 <_realloc_r+0xf0>
  406064:	4657      	mov	r7, sl
  406066:	f8da 300c 	ldr.w	r3, [sl, #12]
  40606a:	f857 1f08 	ldr.w	r1, [r7, #8]!
  40606e:	1f22      	subs	r2, r4, #4
  406070:	2a24      	cmp	r2, #36	; 0x24
  406072:	60cb      	str	r3, [r1, #12]
  406074:	6099      	str	r1, [r3, #8]
  406076:	f200 80b8 	bhi.w	4061ea <_realloc_r+0x3aa>
  40607a:	2a13      	cmp	r2, #19
  40607c:	f240 80a9 	bls.w	4061d2 <_realloc_r+0x392>
  406080:	6833      	ldr	r3, [r6, #0]
  406082:	f8ca 3008 	str.w	r3, [sl, #8]
  406086:	6873      	ldr	r3, [r6, #4]
  406088:	f8ca 300c 	str.w	r3, [sl, #12]
  40608c:	2a1b      	cmp	r2, #27
  40608e:	f200 80b5 	bhi.w	4061fc <_realloc_r+0x3bc>
  406092:	3608      	adds	r6, #8
  406094:	f10a 0310 	add.w	r3, sl, #16
  406098:	6832      	ldr	r2, [r6, #0]
  40609a:	601a      	str	r2, [r3, #0]
  40609c:	6872      	ldr	r2, [r6, #4]
  40609e:	605a      	str	r2, [r3, #4]
  4060a0:	68b2      	ldr	r2, [r6, #8]
  4060a2:	609a      	str	r2, [r3, #8]
  4060a4:	eb0a 0205 	add.w	r2, sl, r5
  4060a8:	ebc5 030c 	rsb	r3, r5, ip
  4060ac:	f043 0301 	orr.w	r3, r3, #1
  4060b0:	f8cb 2008 	str.w	r2, [fp, #8]
  4060b4:	6053      	str	r3, [r2, #4]
  4060b6:	f8da 3004 	ldr.w	r3, [sl, #4]
  4060ba:	f003 0301 	and.w	r3, r3, #1
  4060be:	431d      	orrs	r5, r3
  4060c0:	4648      	mov	r0, r9
  4060c2:	f8ca 5004 	str.w	r5, [sl, #4]
  4060c6:	f7ff fbc5 	bl	405854 <__malloc_unlock>
  4060ca:	4638      	mov	r0, r7
  4060cc:	e769      	b.n	405fa2 <_realloc_r+0x162>
  4060ce:	6833      	ldr	r3, [r6, #0]
  4060d0:	6003      	str	r3, [r0, #0]
  4060d2:	6873      	ldr	r3, [r6, #4]
  4060d4:	6043      	str	r3, [r0, #4]
  4060d6:	2a1b      	cmp	r2, #27
  4060d8:	d829      	bhi.n	40612e <_realloc_r+0x2ee>
  4060da:	f100 0308 	add.w	r3, r0, #8
  4060de:	f106 0208 	add.w	r2, r6, #8
  4060e2:	e78b      	b.n	405ffc <_realloc_r+0x1bc>
  4060e4:	463b      	mov	r3, r7
  4060e6:	6832      	ldr	r2, [r6, #0]
  4060e8:	601a      	str	r2, [r3, #0]
  4060ea:	6872      	ldr	r2, [r6, #4]
  4060ec:	605a      	str	r2, [r3, #4]
  4060ee:	68b2      	ldr	r2, [r6, #8]
  4060f0:	609a      	str	r2, [r3, #8]
  4060f2:	463e      	mov	r6, r7
  4060f4:	4674      	mov	r4, lr
  4060f6:	f8da 3004 	ldr.w	r3, [sl, #4]
  4060fa:	46d0      	mov	r8, sl
  4060fc:	e740      	b.n	405f80 <_realloc_r+0x140>
  4060fe:	eb08 0205 	add.w	r2, r8, r5
  406102:	1b4b      	subs	r3, r1, r5
  406104:	f043 0301 	orr.w	r3, r3, #1
  406108:	f8cb 2008 	str.w	r2, [fp, #8]
  40610c:	6053      	str	r3, [r2, #4]
  40610e:	f856 3c04 	ldr.w	r3, [r6, #-4]
  406112:	f003 0301 	and.w	r3, r3, #1
  406116:	431d      	orrs	r5, r3
  406118:	4648      	mov	r0, r9
  40611a:	f846 5c04 	str.w	r5, [r6, #-4]
  40611e:	f7ff fb99 	bl	405854 <__malloc_unlock>
  406122:	4630      	mov	r0, r6
  406124:	e73d      	b.n	405fa2 <_realloc_r+0x162>
  406126:	4631      	mov	r1, r6
  406128:	f7ff fb2e 	bl	405788 <memmove>
  40612c:	e76c      	b.n	406008 <_realloc_r+0x1c8>
  40612e:	68b3      	ldr	r3, [r6, #8]
  406130:	6083      	str	r3, [r0, #8]
  406132:	68f3      	ldr	r3, [r6, #12]
  406134:	60c3      	str	r3, [r0, #12]
  406136:	2a24      	cmp	r2, #36	; 0x24
  406138:	d02c      	beq.n	406194 <_realloc_r+0x354>
  40613a:	f100 0310 	add.w	r3, r0, #16
  40613e:	f106 0210 	add.w	r2, r6, #16
  406142:	e75b      	b.n	405ffc <_realloc_r+0x1bc>
  406144:	f850 2c04 	ldr.w	r2, [r0, #-4]
  406148:	f022 0203 	bic.w	r2, r2, #3
  40614c:	4414      	add	r4, r2
  40614e:	e717      	b.n	405f80 <_realloc_r+0x140>
  406150:	4631      	mov	r1, r6
  406152:	4638      	mov	r0, r7
  406154:	4674      	mov	r4, lr
  406156:	463e      	mov	r6, r7
  406158:	f7ff fb16 	bl	405788 <memmove>
  40615c:	46d0      	mov	r8, sl
  40615e:	f8da 3004 	ldr.w	r3, [sl, #4]
  406162:	e70d      	b.n	405f80 <_realloc_r+0x140>
  406164:	463a      	mov	r2, r7
  406166:	e700      	b.n	405f6a <_realloc_r+0x12a>
  406168:	4631      	mov	r1, r6
  40616a:	4638      	mov	r0, r7
  40616c:	461c      	mov	r4, r3
  40616e:	463e      	mov	r6, r7
  406170:	f7ff fb0a 	bl	405788 <memmove>
  406174:	46d0      	mov	r8, sl
  406176:	f8da 3004 	ldr.w	r3, [sl, #4]
  40617a:	e701      	b.n	405f80 <_realloc_r+0x140>
  40617c:	68b3      	ldr	r3, [r6, #8]
  40617e:	f8ca 3010 	str.w	r3, [sl, #16]
  406182:	68f3      	ldr	r3, [r6, #12]
  406184:	f8ca 3014 	str.w	r3, [sl, #20]
  406188:	2a24      	cmp	r2, #36	; 0x24
  40618a:	d018      	beq.n	4061be <_realloc_r+0x37e>
  40618c:	3610      	adds	r6, #16
  40618e:	f10a 0318 	add.w	r3, sl, #24
  406192:	e7a8      	b.n	4060e6 <_realloc_r+0x2a6>
  406194:	6933      	ldr	r3, [r6, #16]
  406196:	6103      	str	r3, [r0, #16]
  406198:	6973      	ldr	r3, [r6, #20]
  40619a:	6143      	str	r3, [r0, #20]
  40619c:	f106 0218 	add.w	r2, r6, #24
  4061a0:	f100 0318 	add.w	r3, r0, #24
  4061a4:	e72a      	b.n	405ffc <_realloc_r+0x1bc>
  4061a6:	68b1      	ldr	r1, [r6, #8]
  4061a8:	f8ca 1010 	str.w	r1, [sl, #16]
  4061ac:	68f1      	ldr	r1, [r6, #12]
  4061ae:	f8ca 1014 	str.w	r1, [sl, #20]
  4061b2:	2a24      	cmp	r2, #36	; 0x24
  4061b4:	d00f      	beq.n	4061d6 <_realloc_r+0x396>
  4061b6:	3610      	adds	r6, #16
  4061b8:	f10a 0218 	add.w	r2, sl, #24
  4061bc:	e6d5      	b.n	405f6a <_realloc_r+0x12a>
  4061be:	6933      	ldr	r3, [r6, #16]
  4061c0:	f8ca 3018 	str.w	r3, [sl, #24]
  4061c4:	6973      	ldr	r3, [r6, #20]
  4061c6:	f8ca 301c 	str.w	r3, [sl, #28]
  4061ca:	3618      	adds	r6, #24
  4061cc:	f10a 0320 	add.w	r3, sl, #32
  4061d0:	e789      	b.n	4060e6 <_realloc_r+0x2a6>
  4061d2:	463b      	mov	r3, r7
  4061d4:	e760      	b.n	406098 <_realloc_r+0x258>
  4061d6:	6932      	ldr	r2, [r6, #16]
  4061d8:	f8ca 2018 	str.w	r2, [sl, #24]
  4061dc:	6972      	ldr	r2, [r6, #20]
  4061de:	f8ca 201c 	str.w	r2, [sl, #28]
  4061e2:	3618      	adds	r6, #24
  4061e4:	f10a 0220 	add.w	r2, sl, #32
  4061e8:	e6bf      	b.n	405f6a <_realloc_r+0x12a>
  4061ea:	4631      	mov	r1, r6
  4061ec:	4638      	mov	r0, r7
  4061ee:	f8cd c004 	str.w	ip, [sp, #4]
  4061f2:	f7ff fac9 	bl	405788 <memmove>
  4061f6:	f8dd c004 	ldr.w	ip, [sp, #4]
  4061fa:	e753      	b.n	4060a4 <_realloc_r+0x264>
  4061fc:	68b3      	ldr	r3, [r6, #8]
  4061fe:	f8ca 3010 	str.w	r3, [sl, #16]
  406202:	68f3      	ldr	r3, [r6, #12]
  406204:	f8ca 3014 	str.w	r3, [sl, #20]
  406208:	2a24      	cmp	r2, #36	; 0x24
  40620a:	d003      	beq.n	406214 <_realloc_r+0x3d4>
  40620c:	3610      	adds	r6, #16
  40620e:	f10a 0318 	add.w	r3, sl, #24
  406212:	e741      	b.n	406098 <_realloc_r+0x258>
  406214:	6933      	ldr	r3, [r6, #16]
  406216:	f8ca 3018 	str.w	r3, [sl, #24]
  40621a:	6973      	ldr	r3, [r6, #20]
  40621c:	f8ca 301c 	str.w	r3, [sl, #28]
  406220:	3618      	adds	r6, #24
  406222:	f10a 0320 	add.w	r3, sl, #32
  406226:	e737      	b.n	406098 <_realloc_r+0x258>
  406228:	20000474 	.word	0x20000474

0040622c <__fpclassifyd>:
  40622c:	b410      	push	{r4}
  40622e:	f031 4400 	bics.w	r4, r1, #2147483648	; 0x80000000
  406232:	d008      	beq.n	406246 <__fpclassifyd+0x1a>
  406234:	4b11      	ldr	r3, [pc, #68]	; (40627c <__fpclassifyd+0x50>)
  406236:	f5a1 1280 	sub.w	r2, r1, #1048576	; 0x100000
  40623a:	429a      	cmp	r2, r3
  40623c:	d808      	bhi.n	406250 <__fpclassifyd+0x24>
  40623e:	2004      	movs	r0, #4
  406240:	f85d 4b04 	ldr.w	r4, [sp], #4
  406244:	4770      	bx	lr
  406246:	b918      	cbnz	r0, 406250 <__fpclassifyd+0x24>
  406248:	2002      	movs	r0, #2
  40624a:	f85d 4b04 	ldr.w	r4, [sp], #4
  40624e:	4770      	bx	lr
  406250:	f101 41ff 	add.w	r1, r1, #2139095040	; 0x7f800000
  406254:	4b09      	ldr	r3, [pc, #36]	; (40627c <__fpclassifyd+0x50>)
  406256:	f501 01e0 	add.w	r1, r1, #7340032	; 0x700000
  40625a:	4299      	cmp	r1, r3
  40625c:	d9ef      	bls.n	40623e <__fpclassifyd+0x12>
  40625e:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
  406262:	d201      	bcs.n	406268 <__fpclassifyd+0x3c>
  406264:	2003      	movs	r0, #3
  406266:	e7eb      	b.n	406240 <__fpclassifyd+0x14>
  406268:	4b05      	ldr	r3, [pc, #20]	; (406280 <__fpclassifyd+0x54>)
  40626a:	429c      	cmp	r4, r3
  40626c:	d001      	beq.n	406272 <__fpclassifyd+0x46>
  40626e:	2000      	movs	r0, #0
  406270:	e7e6      	b.n	406240 <__fpclassifyd+0x14>
  406272:	fab0 f080 	clz	r0, r0
  406276:	0940      	lsrs	r0, r0, #5
  406278:	e7e2      	b.n	406240 <__fpclassifyd+0x14>
  40627a:	bf00      	nop
  40627c:	7fdfffff 	.word	0x7fdfffff
  406280:	7ff00000 	.word	0x7ff00000

00406284 <_sbrk_r>:
  406284:	b538      	push	{r3, r4, r5, lr}
  406286:	4c07      	ldr	r4, [pc, #28]	; (4062a4 <_sbrk_r+0x20>)
  406288:	2300      	movs	r3, #0
  40628a:	4605      	mov	r5, r0
  40628c:	4608      	mov	r0, r1
  40628e:	6023      	str	r3, [r4, #0]
  406290:	f7fc f83e 	bl	402310 <_sbrk>
  406294:	1c43      	adds	r3, r0, #1
  406296:	d000      	beq.n	40629a <_sbrk_r+0x16>
  406298:	bd38      	pop	{r3, r4, r5, pc}
  40629a:	6823      	ldr	r3, [r4, #0]
  40629c:	2b00      	cmp	r3, #0
  40629e:	d0fb      	beq.n	406298 <_sbrk_r+0x14>
  4062a0:	602b      	str	r3, [r5, #0]
  4062a2:	bd38      	pop	{r3, r4, r5, pc}
  4062a4:	20000da8 	.word	0x20000da8

004062a8 <__ssprint_r>:
  4062a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4062ac:	6893      	ldr	r3, [r2, #8]
  4062ae:	f8d2 8000 	ldr.w	r8, [r2]
  4062b2:	b083      	sub	sp, #12
  4062b4:	4691      	mov	r9, r2
  4062b6:	2b00      	cmp	r3, #0
  4062b8:	d072      	beq.n	4063a0 <__ssprint_r+0xf8>
  4062ba:	4607      	mov	r7, r0
  4062bc:	f04f 0b00 	mov.w	fp, #0
  4062c0:	6808      	ldr	r0, [r1, #0]
  4062c2:	688b      	ldr	r3, [r1, #8]
  4062c4:	460d      	mov	r5, r1
  4062c6:	465c      	mov	r4, fp
  4062c8:	2c00      	cmp	r4, #0
  4062ca:	d045      	beq.n	406358 <__ssprint_r+0xb0>
  4062cc:	429c      	cmp	r4, r3
  4062ce:	461e      	mov	r6, r3
  4062d0:	469a      	mov	sl, r3
  4062d2:	d348      	bcc.n	406366 <__ssprint_r+0xbe>
  4062d4:	89ab      	ldrh	r3, [r5, #12]
  4062d6:	f413 6f90 	tst.w	r3, #1152	; 0x480
  4062da:	d02d      	beq.n	406338 <__ssprint_r+0x90>
  4062dc:	696e      	ldr	r6, [r5, #20]
  4062de:	6929      	ldr	r1, [r5, #16]
  4062e0:	eb06 0646 	add.w	r6, r6, r6, lsl #1
  4062e4:	ebc1 0a00 	rsb	sl, r1, r0
  4062e8:	eb06 76d6 	add.w	r6, r6, r6, lsr #31
  4062ec:	1c60      	adds	r0, r4, #1
  4062ee:	1076      	asrs	r6, r6, #1
  4062f0:	4450      	add	r0, sl
  4062f2:	4286      	cmp	r6, r0
  4062f4:	4632      	mov	r2, r6
  4062f6:	bf3c      	itt	cc
  4062f8:	4606      	movcc	r6, r0
  4062fa:	4632      	movcc	r2, r6
  4062fc:	055b      	lsls	r3, r3, #21
  4062fe:	d535      	bpl.n	40636c <__ssprint_r+0xc4>
  406300:	4611      	mov	r1, r2
  406302:	4638      	mov	r0, r7
  406304:	f7fe feca 	bl	40509c <_malloc_r>
  406308:	2800      	cmp	r0, #0
  40630a:	d039      	beq.n	406380 <__ssprint_r+0xd8>
  40630c:	4652      	mov	r2, sl
  40630e:	6929      	ldr	r1, [r5, #16]
  406310:	9001      	str	r0, [sp, #4]
  406312:	f7ff f99f 	bl	405654 <memcpy>
  406316:	89aa      	ldrh	r2, [r5, #12]
  406318:	9b01      	ldr	r3, [sp, #4]
  40631a:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  40631e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  406322:	81aa      	strh	r2, [r5, #12]
  406324:	ebca 0206 	rsb	r2, sl, r6
  406328:	eb03 000a 	add.w	r0, r3, sl
  40632c:	616e      	str	r6, [r5, #20]
  40632e:	612b      	str	r3, [r5, #16]
  406330:	6028      	str	r0, [r5, #0]
  406332:	60aa      	str	r2, [r5, #8]
  406334:	4626      	mov	r6, r4
  406336:	46a2      	mov	sl, r4
  406338:	4652      	mov	r2, sl
  40633a:	4659      	mov	r1, fp
  40633c:	f7ff fa24 	bl	405788 <memmove>
  406340:	f8d9 2008 	ldr.w	r2, [r9, #8]
  406344:	68ab      	ldr	r3, [r5, #8]
  406346:	6828      	ldr	r0, [r5, #0]
  406348:	1b9b      	subs	r3, r3, r6
  40634a:	4450      	add	r0, sl
  40634c:	1b14      	subs	r4, r2, r4
  40634e:	60ab      	str	r3, [r5, #8]
  406350:	6028      	str	r0, [r5, #0]
  406352:	f8c9 4008 	str.w	r4, [r9, #8]
  406356:	b31c      	cbz	r4, 4063a0 <__ssprint_r+0xf8>
  406358:	f8d8 b000 	ldr.w	fp, [r8]
  40635c:	f8d8 4004 	ldr.w	r4, [r8, #4]
  406360:	f108 0808 	add.w	r8, r8, #8
  406364:	e7b0      	b.n	4062c8 <__ssprint_r+0x20>
  406366:	4626      	mov	r6, r4
  406368:	46a2      	mov	sl, r4
  40636a:	e7e5      	b.n	406338 <__ssprint_r+0x90>
  40636c:	4638      	mov	r0, r7
  40636e:	f7ff fd67 	bl	405e40 <_realloc_r>
  406372:	4603      	mov	r3, r0
  406374:	2800      	cmp	r0, #0
  406376:	d1d5      	bne.n	406324 <__ssprint_r+0x7c>
  406378:	4638      	mov	r0, r7
  40637a:	6929      	ldr	r1, [r5, #16]
  40637c:	f7fe fdb2 	bl	404ee4 <_free_r>
  406380:	230c      	movs	r3, #12
  406382:	603b      	str	r3, [r7, #0]
  406384:	89ab      	ldrh	r3, [r5, #12]
  406386:	2200      	movs	r2, #0
  406388:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40638c:	f04f 30ff 	mov.w	r0, #4294967295
  406390:	81ab      	strh	r3, [r5, #12]
  406392:	f8c9 2008 	str.w	r2, [r9, #8]
  406396:	f8c9 2004 	str.w	r2, [r9, #4]
  40639a:	b003      	add	sp, #12
  40639c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4063a0:	2000      	movs	r0, #0
  4063a2:	f8c9 0004 	str.w	r0, [r9, #4]
  4063a6:	b003      	add	sp, #12
  4063a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

004063ac <__register_exitproc>:
  4063ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4063b0:	4c25      	ldr	r4, [pc, #148]	; (406448 <__register_exitproc+0x9c>)
  4063b2:	6825      	ldr	r5, [r4, #0]
  4063b4:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  4063b8:	4606      	mov	r6, r0
  4063ba:	4688      	mov	r8, r1
  4063bc:	4692      	mov	sl, r2
  4063be:	4699      	mov	r9, r3
  4063c0:	b3cc      	cbz	r4, 406436 <__register_exitproc+0x8a>
  4063c2:	6860      	ldr	r0, [r4, #4]
  4063c4:	281f      	cmp	r0, #31
  4063c6:	dc18      	bgt.n	4063fa <__register_exitproc+0x4e>
  4063c8:	1c43      	adds	r3, r0, #1
  4063ca:	b17e      	cbz	r6, 4063ec <__register_exitproc+0x40>
  4063cc:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  4063d0:	2101      	movs	r1, #1
  4063d2:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  4063d6:	f8d4 7188 	ldr.w	r7, [r4, #392]	; 0x188
  4063da:	fa01 f200 	lsl.w	r2, r1, r0
  4063de:	4317      	orrs	r7, r2
  4063e0:	2e02      	cmp	r6, #2
  4063e2:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  4063e6:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  4063ea:	d01e      	beq.n	40642a <__register_exitproc+0x7e>
  4063ec:	3002      	adds	r0, #2
  4063ee:	6063      	str	r3, [r4, #4]
  4063f0:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  4063f4:	2000      	movs	r0, #0
  4063f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4063fa:	4b14      	ldr	r3, [pc, #80]	; (40644c <__register_exitproc+0xa0>)
  4063fc:	b303      	cbz	r3, 406440 <__register_exitproc+0x94>
  4063fe:	f44f 70c8 	mov.w	r0, #400	; 0x190
  406402:	f3af 8000 	nop.w
  406406:	4604      	mov	r4, r0
  406408:	b1d0      	cbz	r0, 406440 <__register_exitproc+0x94>
  40640a:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  40640e:	2700      	movs	r7, #0
  406410:	e880 0088 	stmia.w	r0, {r3, r7}
  406414:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  406418:	4638      	mov	r0, r7
  40641a:	2301      	movs	r3, #1
  40641c:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  406420:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  406424:	2e00      	cmp	r6, #0
  406426:	d0e1      	beq.n	4063ec <__register_exitproc+0x40>
  406428:	e7d0      	b.n	4063cc <__register_exitproc+0x20>
  40642a:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  40642e:	430a      	orrs	r2, r1
  406430:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  406434:	e7da      	b.n	4063ec <__register_exitproc+0x40>
  406436:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  40643a:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  40643e:	e7c0      	b.n	4063c2 <__register_exitproc+0x16>
  406440:	f04f 30ff 	mov.w	r0, #4294967295
  406444:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406448:	00407ae0 	.word	0x00407ae0
  40644c:	00000000 	.word	0x00000000

00406450 <_calloc_r>:
  406450:	b510      	push	{r4, lr}
  406452:	fb02 f101 	mul.w	r1, r2, r1
  406456:	f7fe fe21 	bl	40509c <_malloc_r>
  40645a:	4604      	mov	r4, r0
  40645c:	b168      	cbz	r0, 40647a <_calloc_r+0x2a>
  40645e:	f850 2c04 	ldr.w	r2, [r0, #-4]
  406462:	f022 0203 	bic.w	r2, r2, #3
  406466:	3a04      	subs	r2, #4
  406468:	2a24      	cmp	r2, #36	; 0x24
  40646a:	d818      	bhi.n	40649e <_calloc_r+0x4e>
  40646c:	2a13      	cmp	r2, #19
  40646e:	d806      	bhi.n	40647e <_calloc_r+0x2e>
  406470:	4603      	mov	r3, r0
  406472:	2200      	movs	r2, #0
  406474:	601a      	str	r2, [r3, #0]
  406476:	605a      	str	r2, [r3, #4]
  406478:	609a      	str	r2, [r3, #8]
  40647a:	4620      	mov	r0, r4
  40647c:	bd10      	pop	{r4, pc}
  40647e:	2300      	movs	r3, #0
  406480:	2a1b      	cmp	r2, #27
  406482:	6003      	str	r3, [r0, #0]
  406484:	6043      	str	r3, [r0, #4]
  406486:	d90f      	bls.n	4064a8 <_calloc_r+0x58>
  406488:	2a24      	cmp	r2, #36	; 0x24
  40648a:	6083      	str	r3, [r0, #8]
  40648c:	60c3      	str	r3, [r0, #12]
  40648e:	bf05      	ittet	eq
  406490:	6103      	streq	r3, [r0, #16]
  406492:	6143      	streq	r3, [r0, #20]
  406494:	f100 0310 	addne.w	r3, r0, #16
  406498:	f100 0318 	addeq.w	r3, r0, #24
  40649c:	e7e9      	b.n	406472 <_calloc_r+0x22>
  40649e:	2100      	movs	r1, #0
  4064a0:	f7fc f9de 	bl	402860 <memset>
  4064a4:	4620      	mov	r0, r4
  4064a6:	bd10      	pop	{r4, pc}
  4064a8:	f100 0308 	add.w	r3, r0, #8
  4064ac:	e7e1      	b.n	406472 <_calloc_r+0x22>
  4064ae:	bf00      	nop

004064b0 <__aeabi_drsub>:
  4064b0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  4064b4:	e002      	b.n	4064bc <__adddf3>
  4064b6:	bf00      	nop

004064b8 <__aeabi_dsub>:
  4064b8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

004064bc <__adddf3>:
  4064bc:	b530      	push	{r4, r5, lr}
  4064be:	ea4f 0441 	mov.w	r4, r1, lsl #1
  4064c2:	ea4f 0543 	mov.w	r5, r3, lsl #1
  4064c6:	ea94 0f05 	teq	r4, r5
  4064ca:	bf08      	it	eq
  4064cc:	ea90 0f02 	teqeq	r0, r2
  4064d0:	bf1f      	itttt	ne
  4064d2:	ea54 0c00 	orrsne.w	ip, r4, r0
  4064d6:	ea55 0c02 	orrsne.w	ip, r5, r2
  4064da:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  4064de:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  4064e2:	f000 80e2 	beq.w	4066aa <__adddf3+0x1ee>
  4064e6:	ea4f 5454 	mov.w	r4, r4, lsr #21
  4064ea:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  4064ee:	bfb8      	it	lt
  4064f0:	426d      	neglt	r5, r5
  4064f2:	dd0c      	ble.n	40650e <__adddf3+0x52>
  4064f4:	442c      	add	r4, r5
  4064f6:	ea80 0202 	eor.w	r2, r0, r2
  4064fa:	ea81 0303 	eor.w	r3, r1, r3
  4064fe:	ea82 0000 	eor.w	r0, r2, r0
  406502:	ea83 0101 	eor.w	r1, r3, r1
  406506:	ea80 0202 	eor.w	r2, r0, r2
  40650a:	ea81 0303 	eor.w	r3, r1, r3
  40650e:	2d36      	cmp	r5, #54	; 0x36
  406510:	bf88      	it	hi
  406512:	bd30      	pophi	{r4, r5, pc}
  406514:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  406518:	ea4f 3101 	mov.w	r1, r1, lsl #12
  40651c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  406520:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  406524:	d002      	beq.n	40652c <__adddf3+0x70>
  406526:	4240      	negs	r0, r0
  406528:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40652c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  406530:	ea4f 3303 	mov.w	r3, r3, lsl #12
  406534:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  406538:	d002      	beq.n	406540 <__adddf3+0x84>
  40653a:	4252      	negs	r2, r2
  40653c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  406540:	ea94 0f05 	teq	r4, r5
  406544:	f000 80a7 	beq.w	406696 <__adddf3+0x1da>
  406548:	f1a4 0401 	sub.w	r4, r4, #1
  40654c:	f1d5 0e20 	rsbs	lr, r5, #32
  406550:	db0d      	blt.n	40656e <__adddf3+0xb2>
  406552:	fa02 fc0e 	lsl.w	ip, r2, lr
  406556:	fa22 f205 	lsr.w	r2, r2, r5
  40655a:	1880      	adds	r0, r0, r2
  40655c:	f141 0100 	adc.w	r1, r1, #0
  406560:	fa03 f20e 	lsl.w	r2, r3, lr
  406564:	1880      	adds	r0, r0, r2
  406566:	fa43 f305 	asr.w	r3, r3, r5
  40656a:	4159      	adcs	r1, r3
  40656c:	e00e      	b.n	40658c <__adddf3+0xd0>
  40656e:	f1a5 0520 	sub.w	r5, r5, #32
  406572:	f10e 0e20 	add.w	lr, lr, #32
  406576:	2a01      	cmp	r2, #1
  406578:	fa03 fc0e 	lsl.w	ip, r3, lr
  40657c:	bf28      	it	cs
  40657e:	f04c 0c02 	orrcs.w	ip, ip, #2
  406582:	fa43 f305 	asr.w	r3, r3, r5
  406586:	18c0      	adds	r0, r0, r3
  406588:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  40658c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  406590:	d507      	bpl.n	4065a2 <__adddf3+0xe6>
  406592:	f04f 0e00 	mov.w	lr, #0
  406596:	f1dc 0c00 	rsbs	ip, ip, #0
  40659a:	eb7e 0000 	sbcs.w	r0, lr, r0
  40659e:	eb6e 0101 	sbc.w	r1, lr, r1
  4065a2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  4065a6:	d31b      	bcc.n	4065e0 <__adddf3+0x124>
  4065a8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  4065ac:	d30c      	bcc.n	4065c8 <__adddf3+0x10c>
  4065ae:	0849      	lsrs	r1, r1, #1
  4065b0:	ea5f 0030 	movs.w	r0, r0, rrx
  4065b4:	ea4f 0c3c 	mov.w	ip, ip, rrx
  4065b8:	f104 0401 	add.w	r4, r4, #1
  4065bc:	ea4f 5244 	mov.w	r2, r4, lsl #21
  4065c0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  4065c4:	f080 809a 	bcs.w	4066fc <__adddf3+0x240>
  4065c8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  4065cc:	bf08      	it	eq
  4065ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  4065d2:	f150 0000 	adcs.w	r0, r0, #0
  4065d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4065da:	ea41 0105 	orr.w	r1, r1, r5
  4065de:	bd30      	pop	{r4, r5, pc}
  4065e0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  4065e4:	4140      	adcs	r0, r0
  4065e6:	eb41 0101 	adc.w	r1, r1, r1
  4065ea:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4065ee:	f1a4 0401 	sub.w	r4, r4, #1
  4065f2:	d1e9      	bne.n	4065c8 <__adddf3+0x10c>
  4065f4:	f091 0f00 	teq	r1, #0
  4065f8:	bf04      	itt	eq
  4065fa:	4601      	moveq	r1, r0
  4065fc:	2000      	moveq	r0, #0
  4065fe:	fab1 f381 	clz	r3, r1
  406602:	bf08      	it	eq
  406604:	3320      	addeq	r3, #32
  406606:	f1a3 030b 	sub.w	r3, r3, #11
  40660a:	f1b3 0220 	subs.w	r2, r3, #32
  40660e:	da0c      	bge.n	40662a <__adddf3+0x16e>
  406610:	320c      	adds	r2, #12
  406612:	dd08      	ble.n	406626 <__adddf3+0x16a>
  406614:	f102 0c14 	add.w	ip, r2, #20
  406618:	f1c2 020c 	rsb	r2, r2, #12
  40661c:	fa01 f00c 	lsl.w	r0, r1, ip
  406620:	fa21 f102 	lsr.w	r1, r1, r2
  406624:	e00c      	b.n	406640 <__adddf3+0x184>
  406626:	f102 0214 	add.w	r2, r2, #20
  40662a:	bfd8      	it	le
  40662c:	f1c2 0c20 	rsble	ip, r2, #32
  406630:	fa01 f102 	lsl.w	r1, r1, r2
  406634:	fa20 fc0c 	lsr.w	ip, r0, ip
  406638:	bfdc      	itt	le
  40663a:	ea41 010c 	orrle.w	r1, r1, ip
  40663e:	4090      	lslle	r0, r2
  406640:	1ae4      	subs	r4, r4, r3
  406642:	bfa2      	ittt	ge
  406644:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  406648:	4329      	orrge	r1, r5
  40664a:	bd30      	popge	{r4, r5, pc}
  40664c:	ea6f 0404 	mvn.w	r4, r4
  406650:	3c1f      	subs	r4, #31
  406652:	da1c      	bge.n	40668e <__adddf3+0x1d2>
  406654:	340c      	adds	r4, #12
  406656:	dc0e      	bgt.n	406676 <__adddf3+0x1ba>
  406658:	f104 0414 	add.w	r4, r4, #20
  40665c:	f1c4 0220 	rsb	r2, r4, #32
  406660:	fa20 f004 	lsr.w	r0, r0, r4
  406664:	fa01 f302 	lsl.w	r3, r1, r2
  406668:	ea40 0003 	orr.w	r0, r0, r3
  40666c:	fa21 f304 	lsr.w	r3, r1, r4
  406670:	ea45 0103 	orr.w	r1, r5, r3
  406674:	bd30      	pop	{r4, r5, pc}
  406676:	f1c4 040c 	rsb	r4, r4, #12
  40667a:	f1c4 0220 	rsb	r2, r4, #32
  40667e:	fa20 f002 	lsr.w	r0, r0, r2
  406682:	fa01 f304 	lsl.w	r3, r1, r4
  406686:	ea40 0003 	orr.w	r0, r0, r3
  40668a:	4629      	mov	r1, r5
  40668c:	bd30      	pop	{r4, r5, pc}
  40668e:	fa21 f004 	lsr.w	r0, r1, r4
  406692:	4629      	mov	r1, r5
  406694:	bd30      	pop	{r4, r5, pc}
  406696:	f094 0f00 	teq	r4, #0
  40669a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  40669e:	bf06      	itte	eq
  4066a0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  4066a4:	3401      	addeq	r4, #1
  4066a6:	3d01      	subne	r5, #1
  4066a8:	e74e      	b.n	406548 <__adddf3+0x8c>
  4066aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  4066ae:	bf18      	it	ne
  4066b0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  4066b4:	d029      	beq.n	40670a <__adddf3+0x24e>
  4066b6:	ea94 0f05 	teq	r4, r5
  4066ba:	bf08      	it	eq
  4066bc:	ea90 0f02 	teqeq	r0, r2
  4066c0:	d005      	beq.n	4066ce <__adddf3+0x212>
  4066c2:	ea54 0c00 	orrs.w	ip, r4, r0
  4066c6:	bf04      	itt	eq
  4066c8:	4619      	moveq	r1, r3
  4066ca:	4610      	moveq	r0, r2
  4066cc:	bd30      	pop	{r4, r5, pc}
  4066ce:	ea91 0f03 	teq	r1, r3
  4066d2:	bf1e      	ittt	ne
  4066d4:	2100      	movne	r1, #0
  4066d6:	2000      	movne	r0, #0
  4066d8:	bd30      	popne	{r4, r5, pc}
  4066da:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  4066de:	d105      	bne.n	4066ec <__adddf3+0x230>
  4066e0:	0040      	lsls	r0, r0, #1
  4066e2:	4149      	adcs	r1, r1
  4066e4:	bf28      	it	cs
  4066e6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  4066ea:	bd30      	pop	{r4, r5, pc}
  4066ec:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  4066f0:	bf3c      	itt	cc
  4066f2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  4066f6:	bd30      	popcc	{r4, r5, pc}
  4066f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4066fc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  406700:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  406704:	f04f 0000 	mov.w	r0, #0
  406708:	bd30      	pop	{r4, r5, pc}
  40670a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40670e:	bf1a      	itte	ne
  406710:	4619      	movne	r1, r3
  406712:	4610      	movne	r0, r2
  406714:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  406718:	bf1c      	itt	ne
  40671a:	460b      	movne	r3, r1
  40671c:	4602      	movne	r2, r0
  40671e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  406722:	bf06      	itte	eq
  406724:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  406728:	ea91 0f03 	teqeq	r1, r3
  40672c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  406730:	bd30      	pop	{r4, r5, pc}
  406732:	bf00      	nop

00406734 <__aeabi_ui2d>:
  406734:	f090 0f00 	teq	r0, #0
  406738:	bf04      	itt	eq
  40673a:	2100      	moveq	r1, #0
  40673c:	4770      	bxeq	lr
  40673e:	b530      	push	{r4, r5, lr}
  406740:	f44f 6480 	mov.w	r4, #1024	; 0x400
  406744:	f104 0432 	add.w	r4, r4, #50	; 0x32
  406748:	f04f 0500 	mov.w	r5, #0
  40674c:	f04f 0100 	mov.w	r1, #0
  406750:	e750      	b.n	4065f4 <__adddf3+0x138>
  406752:	bf00      	nop

00406754 <__aeabi_i2d>:
  406754:	f090 0f00 	teq	r0, #0
  406758:	bf04      	itt	eq
  40675a:	2100      	moveq	r1, #0
  40675c:	4770      	bxeq	lr
  40675e:	b530      	push	{r4, r5, lr}
  406760:	f44f 6480 	mov.w	r4, #1024	; 0x400
  406764:	f104 0432 	add.w	r4, r4, #50	; 0x32
  406768:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  40676c:	bf48      	it	mi
  40676e:	4240      	negmi	r0, r0
  406770:	f04f 0100 	mov.w	r1, #0
  406774:	e73e      	b.n	4065f4 <__adddf3+0x138>
  406776:	bf00      	nop

00406778 <__aeabi_f2d>:
  406778:	0042      	lsls	r2, r0, #1
  40677a:	ea4f 01e2 	mov.w	r1, r2, asr #3
  40677e:	ea4f 0131 	mov.w	r1, r1, rrx
  406782:	ea4f 7002 	mov.w	r0, r2, lsl #28
  406786:	bf1f      	itttt	ne
  406788:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  40678c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  406790:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  406794:	4770      	bxne	lr
  406796:	f092 0f00 	teq	r2, #0
  40679a:	bf14      	ite	ne
  40679c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  4067a0:	4770      	bxeq	lr
  4067a2:	b530      	push	{r4, r5, lr}
  4067a4:	f44f 7460 	mov.w	r4, #896	; 0x380
  4067a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4067ac:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  4067b0:	e720      	b.n	4065f4 <__adddf3+0x138>
  4067b2:	bf00      	nop

004067b4 <__aeabi_ul2d>:
  4067b4:	ea50 0201 	orrs.w	r2, r0, r1
  4067b8:	bf08      	it	eq
  4067ba:	4770      	bxeq	lr
  4067bc:	b530      	push	{r4, r5, lr}
  4067be:	f04f 0500 	mov.w	r5, #0
  4067c2:	e00a      	b.n	4067da <__aeabi_l2d+0x16>

004067c4 <__aeabi_l2d>:
  4067c4:	ea50 0201 	orrs.w	r2, r0, r1
  4067c8:	bf08      	it	eq
  4067ca:	4770      	bxeq	lr
  4067cc:	b530      	push	{r4, r5, lr}
  4067ce:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  4067d2:	d502      	bpl.n	4067da <__aeabi_l2d+0x16>
  4067d4:	4240      	negs	r0, r0
  4067d6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4067da:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4067de:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4067e2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  4067e6:	f43f aedc 	beq.w	4065a2 <__adddf3+0xe6>
  4067ea:	f04f 0203 	mov.w	r2, #3
  4067ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4067f2:	bf18      	it	ne
  4067f4:	3203      	addne	r2, #3
  4067f6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4067fa:	bf18      	it	ne
  4067fc:	3203      	addne	r2, #3
  4067fe:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  406802:	f1c2 0320 	rsb	r3, r2, #32
  406806:	fa00 fc03 	lsl.w	ip, r0, r3
  40680a:	fa20 f002 	lsr.w	r0, r0, r2
  40680e:	fa01 fe03 	lsl.w	lr, r1, r3
  406812:	ea40 000e 	orr.w	r0, r0, lr
  406816:	fa21 f102 	lsr.w	r1, r1, r2
  40681a:	4414      	add	r4, r2
  40681c:	e6c1      	b.n	4065a2 <__adddf3+0xe6>
  40681e:	bf00      	nop

00406820 <__aeabi_dmul>:
  406820:	b570      	push	{r4, r5, r6, lr}
  406822:	f04f 0cff 	mov.w	ip, #255	; 0xff
  406826:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40682a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40682e:	bf1d      	ittte	ne
  406830:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  406834:	ea94 0f0c 	teqne	r4, ip
  406838:	ea95 0f0c 	teqne	r5, ip
  40683c:	f000 f8de 	bleq	4069fc <__aeabi_dmul+0x1dc>
  406840:	442c      	add	r4, r5
  406842:	ea81 0603 	eor.w	r6, r1, r3
  406846:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  40684a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  40684e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  406852:	bf18      	it	ne
  406854:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  406858:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40685c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  406860:	d038      	beq.n	4068d4 <__aeabi_dmul+0xb4>
  406862:	fba0 ce02 	umull	ip, lr, r0, r2
  406866:	f04f 0500 	mov.w	r5, #0
  40686a:	fbe1 e502 	umlal	lr, r5, r1, r2
  40686e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  406872:	fbe0 e503 	umlal	lr, r5, r0, r3
  406876:	f04f 0600 	mov.w	r6, #0
  40687a:	fbe1 5603 	umlal	r5, r6, r1, r3
  40687e:	f09c 0f00 	teq	ip, #0
  406882:	bf18      	it	ne
  406884:	f04e 0e01 	orrne.w	lr, lr, #1
  406888:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  40688c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  406890:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  406894:	d204      	bcs.n	4068a0 <__aeabi_dmul+0x80>
  406896:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  40689a:	416d      	adcs	r5, r5
  40689c:	eb46 0606 	adc.w	r6, r6, r6
  4068a0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  4068a4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  4068a8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  4068ac:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  4068b0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  4068b4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  4068b8:	bf88      	it	hi
  4068ba:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  4068be:	d81e      	bhi.n	4068fe <__aeabi_dmul+0xde>
  4068c0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  4068c4:	bf08      	it	eq
  4068c6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  4068ca:	f150 0000 	adcs.w	r0, r0, #0
  4068ce:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4068d2:	bd70      	pop	{r4, r5, r6, pc}
  4068d4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  4068d8:	ea46 0101 	orr.w	r1, r6, r1
  4068dc:	ea40 0002 	orr.w	r0, r0, r2
  4068e0:	ea81 0103 	eor.w	r1, r1, r3
  4068e4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  4068e8:	bfc2      	ittt	gt
  4068ea:	ebd4 050c 	rsbsgt	r5, r4, ip
  4068ee:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4068f2:	bd70      	popgt	{r4, r5, r6, pc}
  4068f4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4068f8:	f04f 0e00 	mov.w	lr, #0
  4068fc:	3c01      	subs	r4, #1
  4068fe:	f300 80ab 	bgt.w	406a58 <__aeabi_dmul+0x238>
  406902:	f114 0f36 	cmn.w	r4, #54	; 0x36
  406906:	bfde      	ittt	le
  406908:	2000      	movle	r0, #0
  40690a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  40690e:	bd70      	pople	{r4, r5, r6, pc}
  406910:	f1c4 0400 	rsb	r4, r4, #0
  406914:	3c20      	subs	r4, #32
  406916:	da35      	bge.n	406984 <__aeabi_dmul+0x164>
  406918:	340c      	adds	r4, #12
  40691a:	dc1b      	bgt.n	406954 <__aeabi_dmul+0x134>
  40691c:	f104 0414 	add.w	r4, r4, #20
  406920:	f1c4 0520 	rsb	r5, r4, #32
  406924:	fa00 f305 	lsl.w	r3, r0, r5
  406928:	fa20 f004 	lsr.w	r0, r0, r4
  40692c:	fa01 f205 	lsl.w	r2, r1, r5
  406930:	ea40 0002 	orr.w	r0, r0, r2
  406934:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  406938:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  40693c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  406940:	fa21 f604 	lsr.w	r6, r1, r4
  406944:	eb42 0106 	adc.w	r1, r2, r6
  406948:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40694c:	bf08      	it	eq
  40694e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  406952:	bd70      	pop	{r4, r5, r6, pc}
  406954:	f1c4 040c 	rsb	r4, r4, #12
  406958:	f1c4 0520 	rsb	r5, r4, #32
  40695c:	fa00 f304 	lsl.w	r3, r0, r4
  406960:	fa20 f005 	lsr.w	r0, r0, r5
  406964:	fa01 f204 	lsl.w	r2, r1, r4
  406968:	ea40 0002 	orr.w	r0, r0, r2
  40696c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  406970:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  406974:	f141 0100 	adc.w	r1, r1, #0
  406978:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  40697c:	bf08      	it	eq
  40697e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  406982:	bd70      	pop	{r4, r5, r6, pc}
  406984:	f1c4 0520 	rsb	r5, r4, #32
  406988:	fa00 f205 	lsl.w	r2, r0, r5
  40698c:	ea4e 0e02 	orr.w	lr, lr, r2
  406990:	fa20 f304 	lsr.w	r3, r0, r4
  406994:	fa01 f205 	lsl.w	r2, r1, r5
  406998:	ea43 0302 	orr.w	r3, r3, r2
  40699c:	fa21 f004 	lsr.w	r0, r1, r4
  4069a0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4069a4:	fa21 f204 	lsr.w	r2, r1, r4
  4069a8:	ea20 0002 	bic.w	r0, r0, r2
  4069ac:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  4069b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4069b4:	bf08      	it	eq
  4069b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4069ba:	bd70      	pop	{r4, r5, r6, pc}
  4069bc:	f094 0f00 	teq	r4, #0
  4069c0:	d10f      	bne.n	4069e2 <__aeabi_dmul+0x1c2>
  4069c2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  4069c6:	0040      	lsls	r0, r0, #1
  4069c8:	eb41 0101 	adc.w	r1, r1, r1
  4069cc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4069d0:	bf08      	it	eq
  4069d2:	3c01      	subeq	r4, #1
  4069d4:	d0f7      	beq.n	4069c6 <__aeabi_dmul+0x1a6>
  4069d6:	ea41 0106 	orr.w	r1, r1, r6
  4069da:	f095 0f00 	teq	r5, #0
  4069de:	bf18      	it	ne
  4069e0:	4770      	bxne	lr
  4069e2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  4069e6:	0052      	lsls	r2, r2, #1
  4069e8:	eb43 0303 	adc.w	r3, r3, r3
  4069ec:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  4069f0:	bf08      	it	eq
  4069f2:	3d01      	subeq	r5, #1
  4069f4:	d0f7      	beq.n	4069e6 <__aeabi_dmul+0x1c6>
  4069f6:	ea43 0306 	orr.w	r3, r3, r6
  4069fa:	4770      	bx	lr
  4069fc:	ea94 0f0c 	teq	r4, ip
  406a00:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  406a04:	bf18      	it	ne
  406a06:	ea95 0f0c 	teqne	r5, ip
  406a0a:	d00c      	beq.n	406a26 <__aeabi_dmul+0x206>
  406a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  406a10:	bf18      	it	ne
  406a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  406a16:	d1d1      	bne.n	4069bc <__aeabi_dmul+0x19c>
  406a18:	ea81 0103 	eor.w	r1, r1, r3
  406a1c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  406a20:	f04f 0000 	mov.w	r0, #0
  406a24:	bd70      	pop	{r4, r5, r6, pc}
  406a26:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  406a2a:	bf06      	itte	eq
  406a2c:	4610      	moveq	r0, r2
  406a2e:	4619      	moveq	r1, r3
  406a30:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  406a34:	d019      	beq.n	406a6a <__aeabi_dmul+0x24a>
  406a36:	ea94 0f0c 	teq	r4, ip
  406a3a:	d102      	bne.n	406a42 <__aeabi_dmul+0x222>
  406a3c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  406a40:	d113      	bne.n	406a6a <__aeabi_dmul+0x24a>
  406a42:	ea95 0f0c 	teq	r5, ip
  406a46:	d105      	bne.n	406a54 <__aeabi_dmul+0x234>
  406a48:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  406a4c:	bf1c      	itt	ne
  406a4e:	4610      	movne	r0, r2
  406a50:	4619      	movne	r1, r3
  406a52:	d10a      	bne.n	406a6a <__aeabi_dmul+0x24a>
  406a54:	ea81 0103 	eor.w	r1, r1, r3
  406a58:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  406a5c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  406a60:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  406a64:	f04f 0000 	mov.w	r0, #0
  406a68:	bd70      	pop	{r4, r5, r6, pc}
  406a6a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  406a6e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  406a72:	bd70      	pop	{r4, r5, r6, pc}

00406a74 <__aeabi_ddiv>:
  406a74:	b570      	push	{r4, r5, r6, lr}
  406a76:	f04f 0cff 	mov.w	ip, #255	; 0xff
  406a7a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  406a7e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  406a82:	bf1d      	ittte	ne
  406a84:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  406a88:	ea94 0f0c 	teqne	r4, ip
  406a8c:	ea95 0f0c 	teqne	r5, ip
  406a90:	f000 f8a7 	bleq	406be2 <__aeabi_ddiv+0x16e>
  406a94:	eba4 0405 	sub.w	r4, r4, r5
  406a98:	ea81 0e03 	eor.w	lr, r1, r3
  406a9c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  406aa0:	ea4f 3101 	mov.w	r1, r1, lsl #12
  406aa4:	f000 8088 	beq.w	406bb8 <__aeabi_ddiv+0x144>
  406aa8:	ea4f 3303 	mov.w	r3, r3, lsl #12
  406aac:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  406ab0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  406ab4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  406ab8:	ea4f 2202 	mov.w	r2, r2, lsl #8
  406abc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  406ac0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  406ac4:	ea4f 2600 	mov.w	r6, r0, lsl #8
  406ac8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  406acc:	429d      	cmp	r5, r3
  406ace:	bf08      	it	eq
  406ad0:	4296      	cmpeq	r6, r2
  406ad2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  406ad6:	f504 7440 	add.w	r4, r4, #768	; 0x300
  406ada:	d202      	bcs.n	406ae2 <__aeabi_ddiv+0x6e>
  406adc:	085b      	lsrs	r3, r3, #1
  406ade:	ea4f 0232 	mov.w	r2, r2, rrx
  406ae2:	1ab6      	subs	r6, r6, r2
  406ae4:	eb65 0503 	sbc.w	r5, r5, r3
  406ae8:	085b      	lsrs	r3, r3, #1
  406aea:	ea4f 0232 	mov.w	r2, r2, rrx
  406aee:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  406af2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  406af6:	ebb6 0e02 	subs.w	lr, r6, r2
  406afa:	eb75 0e03 	sbcs.w	lr, r5, r3
  406afe:	bf22      	ittt	cs
  406b00:	1ab6      	subcs	r6, r6, r2
  406b02:	4675      	movcs	r5, lr
  406b04:	ea40 000c 	orrcs.w	r0, r0, ip
  406b08:	085b      	lsrs	r3, r3, #1
  406b0a:	ea4f 0232 	mov.w	r2, r2, rrx
  406b0e:	ebb6 0e02 	subs.w	lr, r6, r2
  406b12:	eb75 0e03 	sbcs.w	lr, r5, r3
  406b16:	bf22      	ittt	cs
  406b18:	1ab6      	subcs	r6, r6, r2
  406b1a:	4675      	movcs	r5, lr
  406b1c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  406b20:	085b      	lsrs	r3, r3, #1
  406b22:	ea4f 0232 	mov.w	r2, r2, rrx
  406b26:	ebb6 0e02 	subs.w	lr, r6, r2
  406b2a:	eb75 0e03 	sbcs.w	lr, r5, r3
  406b2e:	bf22      	ittt	cs
  406b30:	1ab6      	subcs	r6, r6, r2
  406b32:	4675      	movcs	r5, lr
  406b34:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  406b38:	085b      	lsrs	r3, r3, #1
  406b3a:	ea4f 0232 	mov.w	r2, r2, rrx
  406b3e:	ebb6 0e02 	subs.w	lr, r6, r2
  406b42:	eb75 0e03 	sbcs.w	lr, r5, r3
  406b46:	bf22      	ittt	cs
  406b48:	1ab6      	subcs	r6, r6, r2
  406b4a:	4675      	movcs	r5, lr
  406b4c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  406b50:	ea55 0e06 	orrs.w	lr, r5, r6
  406b54:	d018      	beq.n	406b88 <__aeabi_ddiv+0x114>
  406b56:	ea4f 1505 	mov.w	r5, r5, lsl #4
  406b5a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  406b5e:	ea4f 1606 	mov.w	r6, r6, lsl #4
  406b62:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  406b66:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  406b6a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  406b6e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  406b72:	d1c0      	bne.n	406af6 <__aeabi_ddiv+0x82>
  406b74:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  406b78:	d10b      	bne.n	406b92 <__aeabi_ddiv+0x11e>
  406b7a:	ea41 0100 	orr.w	r1, r1, r0
  406b7e:	f04f 0000 	mov.w	r0, #0
  406b82:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  406b86:	e7b6      	b.n	406af6 <__aeabi_ddiv+0x82>
  406b88:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  406b8c:	bf04      	itt	eq
  406b8e:	4301      	orreq	r1, r0
  406b90:	2000      	moveq	r0, #0
  406b92:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  406b96:	bf88      	it	hi
  406b98:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  406b9c:	f63f aeaf 	bhi.w	4068fe <__aeabi_dmul+0xde>
  406ba0:	ebb5 0c03 	subs.w	ip, r5, r3
  406ba4:	bf04      	itt	eq
  406ba6:	ebb6 0c02 	subseq.w	ip, r6, r2
  406baa:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  406bae:	f150 0000 	adcs.w	r0, r0, #0
  406bb2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  406bb6:	bd70      	pop	{r4, r5, r6, pc}
  406bb8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  406bbc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  406bc0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  406bc4:	bfc2      	ittt	gt
  406bc6:	ebd4 050c 	rsbsgt	r5, r4, ip
  406bca:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  406bce:	bd70      	popgt	{r4, r5, r6, pc}
  406bd0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  406bd4:	f04f 0e00 	mov.w	lr, #0
  406bd8:	3c01      	subs	r4, #1
  406bda:	e690      	b.n	4068fe <__aeabi_dmul+0xde>
  406bdc:	ea45 0e06 	orr.w	lr, r5, r6
  406be0:	e68d      	b.n	4068fe <__aeabi_dmul+0xde>
  406be2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  406be6:	ea94 0f0c 	teq	r4, ip
  406bea:	bf08      	it	eq
  406bec:	ea95 0f0c 	teqeq	r5, ip
  406bf0:	f43f af3b 	beq.w	406a6a <__aeabi_dmul+0x24a>
  406bf4:	ea94 0f0c 	teq	r4, ip
  406bf8:	d10a      	bne.n	406c10 <__aeabi_ddiv+0x19c>
  406bfa:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  406bfe:	f47f af34 	bne.w	406a6a <__aeabi_dmul+0x24a>
  406c02:	ea95 0f0c 	teq	r5, ip
  406c06:	f47f af25 	bne.w	406a54 <__aeabi_dmul+0x234>
  406c0a:	4610      	mov	r0, r2
  406c0c:	4619      	mov	r1, r3
  406c0e:	e72c      	b.n	406a6a <__aeabi_dmul+0x24a>
  406c10:	ea95 0f0c 	teq	r5, ip
  406c14:	d106      	bne.n	406c24 <__aeabi_ddiv+0x1b0>
  406c16:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  406c1a:	f43f aefd 	beq.w	406a18 <__aeabi_dmul+0x1f8>
  406c1e:	4610      	mov	r0, r2
  406c20:	4619      	mov	r1, r3
  406c22:	e722      	b.n	406a6a <__aeabi_dmul+0x24a>
  406c24:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  406c28:	bf18      	it	ne
  406c2a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  406c2e:	f47f aec5 	bne.w	4069bc <__aeabi_dmul+0x19c>
  406c32:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  406c36:	f47f af0d 	bne.w	406a54 <__aeabi_dmul+0x234>
  406c3a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  406c3e:	f47f aeeb 	bne.w	406a18 <__aeabi_dmul+0x1f8>
  406c42:	e712      	b.n	406a6a <__aeabi_dmul+0x24a>

00406c44 <__gedf2>:
  406c44:	f04f 3cff 	mov.w	ip, #4294967295
  406c48:	e006      	b.n	406c58 <__cmpdf2+0x4>
  406c4a:	bf00      	nop

00406c4c <__ledf2>:
  406c4c:	f04f 0c01 	mov.w	ip, #1
  406c50:	e002      	b.n	406c58 <__cmpdf2+0x4>
  406c52:	bf00      	nop

00406c54 <__cmpdf2>:
  406c54:	f04f 0c01 	mov.w	ip, #1
  406c58:	f84d cd04 	str.w	ip, [sp, #-4]!
  406c5c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  406c60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406c64:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  406c68:	bf18      	it	ne
  406c6a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  406c6e:	d01b      	beq.n	406ca8 <__cmpdf2+0x54>
  406c70:	b001      	add	sp, #4
  406c72:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  406c76:	bf0c      	ite	eq
  406c78:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  406c7c:	ea91 0f03 	teqne	r1, r3
  406c80:	bf02      	ittt	eq
  406c82:	ea90 0f02 	teqeq	r0, r2
  406c86:	2000      	moveq	r0, #0
  406c88:	4770      	bxeq	lr
  406c8a:	f110 0f00 	cmn.w	r0, #0
  406c8e:	ea91 0f03 	teq	r1, r3
  406c92:	bf58      	it	pl
  406c94:	4299      	cmppl	r1, r3
  406c96:	bf08      	it	eq
  406c98:	4290      	cmpeq	r0, r2
  406c9a:	bf2c      	ite	cs
  406c9c:	17d8      	asrcs	r0, r3, #31
  406c9e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  406ca2:	f040 0001 	orr.w	r0, r0, #1
  406ca6:	4770      	bx	lr
  406ca8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  406cac:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406cb0:	d102      	bne.n	406cb8 <__cmpdf2+0x64>
  406cb2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  406cb6:	d107      	bne.n	406cc8 <__cmpdf2+0x74>
  406cb8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  406cbc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406cc0:	d1d6      	bne.n	406c70 <__cmpdf2+0x1c>
  406cc2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  406cc6:	d0d3      	beq.n	406c70 <__cmpdf2+0x1c>
  406cc8:	f85d 0b04 	ldr.w	r0, [sp], #4
  406ccc:	4770      	bx	lr
  406cce:	bf00      	nop

00406cd0 <__aeabi_cdrcmple>:
  406cd0:	4684      	mov	ip, r0
  406cd2:	4610      	mov	r0, r2
  406cd4:	4662      	mov	r2, ip
  406cd6:	468c      	mov	ip, r1
  406cd8:	4619      	mov	r1, r3
  406cda:	4663      	mov	r3, ip
  406cdc:	e000      	b.n	406ce0 <__aeabi_cdcmpeq>
  406cde:	bf00      	nop

00406ce0 <__aeabi_cdcmpeq>:
  406ce0:	b501      	push	{r0, lr}
  406ce2:	f7ff ffb7 	bl	406c54 <__cmpdf2>
  406ce6:	2800      	cmp	r0, #0
  406ce8:	bf48      	it	mi
  406cea:	f110 0f00 	cmnmi.w	r0, #0
  406cee:	bd01      	pop	{r0, pc}

00406cf0 <__aeabi_dcmpeq>:
  406cf0:	f84d ed08 	str.w	lr, [sp, #-8]!
  406cf4:	f7ff fff4 	bl	406ce0 <__aeabi_cdcmpeq>
  406cf8:	bf0c      	ite	eq
  406cfa:	2001      	moveq	r0, #1
  406cfc:	2000      	movne	r0, #0
  406cfe:	f85d fb08 	ldr.w	pc, [sp], #8
  406d02:	bf00      	nop

00406d04 <__aeabi_dcmplt>:
  406d04:	f84d ed08 	str.w	lr, [sp, #-8]!
  406d08:	f7ff ffea 	bl	406ce0 <__aeabi_cdcmpeq>
  406d0c:	bf34      	ite	cc
  406d0e:	2001      	movcc	r0, #1
  406d10:	2000      	movcs	r0, #0
  406d12:	f85d fb08 	ldr.w	pc, [sp], #8
  406d16:	bf00      	nop

00406d18 <__aeabi_dcmple>:
  406d18:	f84d ed08 	str.w	lr, [sp, #-8]!
  406d1c:	f7ff ffe0 	bl	406ce0 <__aeabi_cdcmpeq>
  406d20:	bf94      	ite	ls
  406d22:	2001      	movls	r0, #1
  406d24:	2000      	movhi	r0, #0
  406d26:	f85d fb08 	ldr.w	pc, [sp], #8
  406d2a:	bf00      	nop

00406d2c <__aeabi_dcmpge>:
  406d2c:	f84d ed08 	str.w	lr, [sp, #-8]!
  406d30:	f7ff ffce 	bl	406cd0 <__aeabi_cdrcmple>
  406d34:	bf94      	ite	ls
  406d36:	2001      	movls	r0, #1
  406d38:	2000      	movhi	r0, #0
  406d3a:	f85d fb08 	ldr.w	pc, [sp], #8
  406d3e:	bf00      	nop

00406d40 <__aeabi_dcmpgt>:
  406d40:	f84d ed08 	str.w	lr, [sp, #-8]!
  406d44:	f7ff ffc4 	bl	406cd0 <__aeabi_cdrcmple>
  406d48:	bf34      	ite	cc
  406d4a:	2001      	movcc	r0, #1
  406d4c:	2000      	movcs	r0, #0
  406d4e:	f85d fb08 	ldr.w	pc, [sp], #8
  406d52:	bf00      	nop

00406d54 <__aeabi_d2iz>:
  406d54:	ea4f 0241 	mov.w	r2, r1, lsl #1
  406d58:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  406d5c:	d215      	bcs.n	406d8a <__aeabi_d2iz+0x36>
  406d5e:	d511      	bpl.n	406d84 <__aeabi_d2iz+0x30>
  406d60:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  406d64:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  406d68:	d912      	bls.n	406d90 <__aeabi_d2iz+0x3c>
  406d6a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  406d6e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  406d72:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  406d76:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  406d7a:	fa23 f002 	lsr.w	r0, r3, r2
  406d7e:	bf18      	it	ne
  406d80:	4240      	negne	r0, r0
  406d82:	4770      	bx	lr
  406d84:	f04f 0000 	mov.w	r0, #0
  406d88:	4770      	bx	lr
  406d8a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  406d8e:	d105      	bne.n	406d9c <__aeabi_d2iz+0x48>
  406d90:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  406d94:	bf08      	it	eq
  406d96:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  406d9a:	4770      	bx	lr
  406d9c:	f04f 0000 	mov.w	r0, #0
  406da0:	4770      	bx	lr
  406da2:	bf00      	nop

00406da4 <__aeabi_uldivmod>:
  406da4:	b953      	cbnz	r3, 406dbc <__aeabi_uldivmod+0x18>
  406da6:	b94a      	cbnz	r2, 406dbc <__aeabi_uldivmod+0x18>
  406da8:	2900      	cmp	r1, #0
  406daa:	bf08      	it	eq
  406dac:	2800      	cmpeq	r0, #0
  406dae:	bf1c      	itt	ne
  406db0:	f04f 31ff 	movne.w	r1, #4294967295
  406db4:	f04f 30ff 	movne.w	r0, #4294967295
  406db8:	f000 b83c 	b.w	406e34 <__aeabi_idiv0>
  406dbc:	b082      	sub	sp, #8
  406dbe:	46ec      	mov	ip, sp
  406dc0:	e92d 5000 	stmdb	sp!, {ip, lr}
  406dc4:	f000 f81e 	bl	406e04 <__gnu_uldivmod_helper>
  406dc8:	f8dd e004 	ldr.w	lr, [sp, #4]
  406dcc:	b002      	add	sp, #8
  406dce:	bc0c      	pop	{r2, r3}
  406dd0:	4770      	bx	lr
  406dd2:	bf00      	nop

00406dd4 <__gnu_ldivmod_helper>:
  406dd4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406dd8:	9c06      	ldr	r4, [sp, #24]
  406dda:	4615      	mov	r5, r2
  406ddc:	4606      	mov	r6, r0
  406dde:	460f      	mov	r7, r1
  406de0:	4698      	mov	r8, r3
  406de2:	f000 f829 	bl	406e38 <__divdi3>
  406de6:	fb05 f301 	mul.w	r3, r5, r1
  406dea:	fb00 3808 	mla	r8, r0, r8, r3
  406dee:	fba5 2300 	umull	r2, r3, r5, r0
  406df2:	1ab2      	subs	r2, r6, r2
  406df4:	4443      	add	r3, r8
  406df6:	eb67 0303 	sbc.w	r3, r7, r3
  406dfa:	e9c4 2300 	strd	r2, r3, [r4]
  406dfe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406e02:	bf00      	nop

00406e04 <__gnu_uldivmod_helper>:
  406e04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406e08:	9c06      	ldr	r4, [sp, #24]
  406e0a:	4690      	mov	r8, r2
  406e0c:	4606      	mov	r6, r0
  406e0e:	460f      	mov	r7, r1
  406e10:	461d      	mov	r5, r3
  406e12:	f000 f95f 	bl	4070d4 <__udivdi3>
  406e16:	fb00 f505 	mul.w	r5, r0, r5
  406e1a:	fba0 2308 	umull	r2, r3, r0, r8
  406e1e:	fb08 5501 	mla	r5, r8, r1, r5
  406e22:	1ab2      	subs	r2, r6, r2
  406e24:	442b      	add	r3, r5
  406e26:	eb67 0303 	sbc.w	r3, r7, r3
  406e2a:	e9c4 2300 	strd	r2, r3, [r4]
  406e2e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406e32:	bf00      	nop

00406e34 <__aeabi_idiv0>:
  406e34:	4770      	bx	lr
  406e36:	bf00      	nop

00406e38 <__divdi3>:
  406e38:	2900      	cmp	r1, #0
  406e3a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  406e3e:	f2c0 80a6 	blt.w	406f8e <__divdi3+0x156>
  406e42:	2600      	movs	r6, #0
  406e44:	2b00      	cmp	r3, #0
  406e46:	f2c0 809c 	blt.w	406f82 <__divdi3+0x14a>
  406e4a:	4688      	mov	r8, r1
  406e4c:	4694      	mov	ip, r2
  406e4e:	469e      	mov	lr, r3
  406e50:	4615      	mov	r5, r2
  406e52:	4604      	mov	r4, r0
  406e54:	460f      	mov	r7, r1
  406e56:	2b00      	cmp	r3, #0
  406e58:	d13d      	bne.n	406ed6 <__divdi3+0x9e>
  406e5a:	428a      	cmp	r2, r1
  406e5c:	d959      	bls.n	406f12 <__divdi3+0xda>
  406e5e:	fab2 f382 	clz	r3, r2
  406e62:	b13b      	cbz	r3, 406e74 <__divdi3+0x3c>
  406e64:	f1c3 0220 	rsb	r2, r3, #32
  406e68:	409f      	lsls	r7, r3
  406e6a:	fa20 f202 	lsr.w	r2, r0, r2
  406e6e:	409d      	lsls	r5, r3
  406e70:	4317      	orrs	r7, r2
  406e72:	409c      	lsls	r4, r3
  406e74:	0c29      	lsrs	r1, r5, #16
  406e76:	0c22      	lsrs	r2, r4, #16
  406e78:	fbb7 fef1 	udiv	lr, r7, r1
  406e7c:	b2a8      	uxth	r0, r5
  406e7e:	fb01 771e 	mls	r7, r1, lr, r7
  406e82:	ea42 4707 	orr.w	r7, r2, r7, lsl #16
  406e86:	fb00 f30e 	mul.w	r3, r0, lr
  406e8a:	42bb      	cmp	r3, r7
  406e8c:	d90a      	bls.n	406ea4 <__divdi3+0x6c>
  406e8e:	197f      	adds	r7, r7, r5
  406e90:	f10e 32ff 	add.w	r2, lr, #4294967295
  406e94:	f080 8105 	bcs.w	4070a2 <__divdi3+0x26a>
  406e98:	42bb      	cmp	r3, r7
  406e9a:	f240 8102 	bls.w	4070a2 <__divdi3+0x26a>
  406e9e:	f1ae 0e02 	sub.w	lr, lr, #2
  406ea2:	442f      	add	r7, r5
  406ea4:	1aff      	subs	r7, r7, r3
  406ea6:	b2a4      	uxth	r4, r4
  406ea8:	fbb7 f3f1 	udiv	r3, r7, r1
  406eac:	fb01 7713 	mls	r7, r1, r3, r7
  406eb0:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
  406eb4:	fb00 f003 	mul.w	r0, r0, r3
  406eb8:	42b8      	cmp	r0, r7
  406eba:	d908      	bls.n	406ece <__divdi3+0x96>
  406ebc:	197f      	adds	r7, r7, r5
  406ebe:	f103 32ff 	add.w	r2, r3, #4294967295
  406ec2:	f080 80f0 	bcs.w	4070a6 <__divdi3+0x26e>
  406ec6:	42b8      	cmp	r0, r7
  406ec8:	f240 80ed 	bls.w	4070a6 <__divdi3+0x26e>
  406ecc:	3b02      	subs	r3, #2
  406ece:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
  406ed2:	2200      	movs	r2, #0
  406ed4:	e003      	b.n	406ede <__divdi3+0xa6>
  406ed6:	428b      	cmp	r3, r1
  406ed8:	d90f      	bls.n	406efa <__divdi3+0xc2>
  406eda:	2200      	movs	r2, #0
  406edc:	4613      	mov	r3, r2
  406ede:	1c34      	adds	r4, r6, #0
  406ee0:	bf18      	it	ne
  406ee2:	2401      	movne	r4, #1
  406ee4:	4260      	negs	r0, r4
  406ee6:	f04f 0500 	mov.w	r5, #0
  406eea:	eb65 0145 	sbc.w	r1, r5, r5, lsl #1
  406eee:	4058      	eors	r0, r3
  406ef0:	4051      	eors	r1, r2
  406ef2:	1900      	adds	r0, r0, r4
  406ef4:	4169      	adcs	r1, r5
  406ef6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  406efa:	fab3 f283 	clz	r2, r3
  406efe:	2a00      	cmp	r2, #0
  406f00:	f040 8086 	bne.w	407010 <__divdi3+0x1d8>
  406f04:	428b      	cmp	r3, r1
  406f06:	d302      	bcc.n	406f0e <__divdi3+0xd6>
  406f08:	4584      	cmp	ip, r0
  406f0a:	f200 80db 	bhi.w	4070c4 <__divdi3+0x28c>
  406f0e:	2301      	movs	r3, #1
  406f10:	e7e5      	b.n	406ede <__divdi3+0xa6>
  406f12:	b912      	cbnz	r2, 406f1a <__divdi3+0xe2>
  406f14:	2301      	movs	r3, #1
  406f16:	fbb3 f5f2 	udiv	r5, r3, r2
  406f1a:	fab5 f085 	clz	r0, r5
  406f1e:	2800      	cmp	r0, #0
  406f20:	d13b      	bne.n	406f9a <__divdi3+0x162>
  406f22:	1b78      	subs	r0, r7, r5
  406f24:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  406f28:	fa1f fc85 	uxth.w	ip, r5
  406f2c:	2201      	movs	r2, #1
  406f2e:	fbb0 f8fe 	udiv	r8, r0, lr
  406f32:	0c21      	lsrs	r1, r4, #16
  406f34:	fb0e 0718 	mls	r7, lr, r8, r0
  406f38:	ea41 4707 	orr.w	r7, r1, r7, lsl #16
  406f3c:	fb0c f308 	mul.w	r3, ip, r8
  406f40:	42bb      	cmp	r3, r7
  406f42:	d907      	bls.n	406f54 <__divdi3+0x11c>
  406f44:	197f      	adds	r7, r7, r5
  406f46:	f108 31ff 	add.w	r1, r8, #4294967295
  406f4a:	d202      	bcs.n	406f52 <__divdi3+0x11a>
  406f4c:	42bb      	cmp	r3, r7
  406f4e:	f200 80bd 	bhi.w	4070cc <__divdi3+0x294>
  406f52:	4688      	mov	r8, r1
  406f54:	1aff      	subs	r7, r7, r3
  406f56:	b2a4      	uxth	r4, r4
  406f58:	fbb7 f3fe 	udiv	r3, r7, lr
  406f5c:	fb0e 7713 	mls	r7, lr, r3, r7
  406f60:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
  406f64:	fb0c fc03 	mul.w	ip, ip, r3
  406f68:	45bc      	cmp	ip, r7
  406f6a:	d907      	bls.n	406f7c <__divdi3+0x144>
  406f6c:	197f      	adds	r7, r7, r5
  406f6e:	f103 31ff 	add.w	r1, r3, #4294967295
  406f72:	d202      	bcs.n	406f7a <__divdi3+0x142>
  406f74:	45bc      	cmp	ip, r7
  406f76:	f200 80a7 	bhi.w	4070c8 <__divdi3+0x290>
  406f7a:	460b      	mov	r3, r1
  406f7c:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  406f80:	e7ad      	b.n	406ede <__divdi3+0xa6>
  406f82:	4252      	negs	r2, r2
  406f84:	ea6f 0606 	mvn.w	r6, r6
  406f88:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  406f8c:	e75d      	b.n	406e4a <__divdi3+0x12>
  406f8e:	4240      	negs	r0, r0
  406f90:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  406f94:	f04f 36ff 	mov.w	r6, #4294967295
  406f98:	e754      	b.n	406e44 <__divdi3+0xc>
  406f9a:	f1c0 0220 	rsb	r2, r0, #32
  406f9e:	fa24 f102 	lsr.w	r1, r4, r2
  406fa2:	fa07 f300 	lsl.w	r3, r7, r0
  406fa6:	4085      	lsls	r5, r0
  406fa8:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  406fac:	40d7      	lsrs	r7, r2
  406fae:	4319      	orrs	r1, r3
  406fb0:	fbb7 f2fe 	udiv	r2, r7, lr
  406fb4:	0c0b      	lsrs	r3, r1, #16
  406fb6:	fb0e 7712 	mls	r7, lr, r2, r7
  406fba:	fa1f fc85 	uxth.w	ip, r5
  406fbe:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
  406fc2:	fb0c f702 	mul.w	r7, ip, r2
  406fc6:	429f      	cmp	r7, r3
  406fc8:	fa04 f400 	lsl.w	r4, r4, r0
  406fcc:	d907      	bls.n	406fde <__divdi3+0x1a6>
  406fce:	195b      	adds	r3, r3, r5
  406fd0:	f102 30ff 	add.w	r0, r2, #4294967295
  406fd4:	d274      	bcs.n	4070c0 <__divdi3+0x288>
  406fd6:	429f      	cmp	r7, r3
  406fd8:	d972      	bls.n	4070c0 <__divdi3+0x288>
  406fda:	3a02      	subs	r2, #2
  406fdc:	442b      	add	r3, r5
  406fde:	1bdf      	subs	r7, r3, r7
  406fe0:	b289      	uxth	r1, r1
  406fe2:	fbb7 f8fe 	udiv	r8, r7, lr
  406fe6:	fb0e 7318 	mls	r3, lr, r8, r7
  406fea:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
  406fee:	fb0c f708 	mul.w	r7, ip, r8
  406ff2:	429f      	cmp	r7, r3
  406ff4:	d908      	bls.n	407008 <__divdi3+0x1d0>
  406ff6:	195b      	adds	r3, r3, r5
  406ff8:	f108 31ff 	add.w	r1, r8, #4294967295
  406ffc:	d25c      	bcs.n	4070b8 <__divdi3+0x280>
  406ffe:	429f      	cmp	r7, r3
  407000:	d95a      	bls.n	4070b8 <__divdi3+0x280>
  407002:	f1a8 0802 	sub.w	r8, r8, #2
  407006:	442b      	add	r3, r5
  407008:	1bd8      	subs	r0, r3, r7
  40700a:	ea48 4202 	orr.w	r2, r8, r2, lsl #16
  40700e:	e78e      	b.n	406f2e <__divdi3+0xf6>
  407010:	f1c2 0320 	rsb	r3, r2, #32
  407014:	fa2c f103 	lsr.w	r1, ip, r3
  407018:	fa0e fe02 	lsl.w	lr, lr, r2
  40701c:	fa20 f703 	lsr.w	r7, r0, r3
  407020:	ea41 0e0e 	orr.w	lr, r1, lr
  407024:	fa08 f002 	lsl.w	r0, r8, r2
  407028:	fa28 f103 	lsr.w	r1, r8, r3
  40702c:	ea4f 451e 	mov.w	r5, lr, lsr #16
  407030:	4338      	orrs	r0, r7
  407032:	fbb1 f8f5 	udiv	r8, r1, r5
  407036:	0c03      	lsrs	r3, r0, #16
  407038:	fb05 1118 	mls	r1, r5, r8, r1
  40703c:	fa1f f78e 	uxth.w	r7, lr
  407040:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
  407044:	fb07 f308 	mul.w	r3, r7, r8
  407048:	428b      	cmp	r3, r1
  40704a:	fa0c fc02 	lsl.w	ip, ip, r2
  40704e:	d909      	bls.n	407064 <__divdi3+0x22c>
  407050:	eb11 010e 	adds.w	r1, r1, lr
  407054:	f108 39ff 	add.w	r9, r8, #4294967295
  407058:	d230      	bcs.n	4070bc <__divdi3+0x284>
  40705a:	428b      	cmp	r3, r1
  40705c:	d92e      	bls.n	4070bc <__divdi3+0x284>
  40705e:	f1a8 0802 	sub.w	r8, r8, #2
  407062:	4471      	add	r1, lr
  407064:	1ac9      	subs	r1, r1, r3
  407066:	b280      	uxth	r0, r0
  407068:	fbb1 f3f5 	udiv	r3, r1, r5
  40706c:	fb05 1113 	mls	r1, r5, r3, r1
  407070:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  407074:	fb07 f703 	mul.w	r7, r7, r3
  407078:	428f      	cmp	r7, r1
  40707a:	d908      	bls.n	40708e <__divdi3+0x256>
  40707c:	eb11 010e 	adds.w	r1, r1, lr
  407080:	f103 30ff 	add.w	r0, r3, #4294967295
  407084:	d216      	bcs.n	4070b4 <__divdi3+0x27c>
  407086:	428f      	cmp	r7, r1
  407088:	d914      	bls.n	4070b4 <__divdi3+0x27c>
  40708a:	3b02      	subs	r3, #2
  40708c:	4471      	add	r1, lr
  40708e:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
  407092:	1bc9      	subs	r1, r1, r7
  407094:	fba3 890c 	umull	r8, r9, r3, ip
  407098:	4549      	cmp	r1, r9
  40709a:	d309      	bcc.n	4070b0 <__divdi3+0x278>
  40709c:	d005      	beq.n	4070aa <__divdi3+0x272>
  40709e:	2200      	movs	r2, #0
  4070a0:	e71d      	b.n	406ede <__divdi3+0xa6>
  4070a2:	4696      	mov	lr, r2
  4070a4:	e6fe      	b.n	406ea4 <__divdi3+0x6c>
  4070a6:	4613      	mov	r3, r2
  4070a8:	e711      	b.n	406ece <__divdi3+0x96>
  4070aa:	4094      	lsls	r4, r2
  4070ac:	4544      	cmp	r4, r8
  4070ae:	d2f6      	bcs.n	40709e <__divdi3+0x266>
  4070b0:	3b01      	subs	r3, #1
  4070b2:	e7f4      	b.n	40709e <__divdi3+0x266>
  4070b4:	4603      	mov	r3, r0
  4070b6:	e7ea      	b.n	40708e <__divdi3+0x256>
  4070b8:	4688      	mov	r8, r1
  4070ba:	e7a5      	b.n	407008 <__divdi3+0x1d0>
  4070bc:	46c8      	mov	r8, r9
  4070be:	e7d1      	b.n	407064 <__divdi3+0x22c>
  4070c0:	4602      	mov	r2, r0
  4070c2:	e78c      	b.n	406fde <__divdi3+0x1a6>
  4070c4:	4613      	mov	r3, r2
  4070c6:	e70a      	b.n	406ede <__divdi3+0xa6>
  4070c8:	3b02      	subs	r3, #2
  4070ca:	e757      	b.n	406f7c <__divdi3+0x144>
  4070cc:	f1a8 0802 	sub.w	r8, r8, #2
  4070d0:	442f      	add	r7, r5
  4070d2:	e73f      	b.n	406f54 <__divdi3+0x11c>

004070d4 <__udivdi3>:
  4070d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4070d8:	2b00      	cmp	r3, #0
  4070da:	d144      	bne.n	407166 <__udivdi3+0x92>
  4070dc:	428a      	cmp	r2, r1
  4070de:	4615      	mov	r5, r2
  4070e0:	4604      	mov	r4, r0
  4070e2:	d94f      	bls.n	407184 <__udivdi3+0xb0>
  4070e4:	fab2 f782 	clz	r7, r2
  4070e8:	460e      	mov	r6, r1
  4070ea:	b14f      	cbz	r7, 407100 <__udivdi3+0x2c>
  4070ec:	f1c7 0320 	rsb	r3, r7, #32
  4070f0:	40b9      	lsls	r1, r7
  4070f2:	fa20 f603 	lsr.w	r6, r0, r3
  4070f6:	fa02 f507 	lsl.w	r5, r2, r7
  4070fa:	430e      	orrs	r6, r1
  4070fc:	fa00 f407 	lsl.w	r4, r0, r7
  407100:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  407104:	0c23      	lsrs	r3, r4, #16
  407106:	fbb6 f0fe 	udiv	r0, r6, lr
  40710a:	b2af      	uxth	r7, r5
  40710c:	fb0e 6110 	mls	r1, lr, r0, r6
  407110:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  407114:	fb07 f100 	mul.w	r1, r7, r0
  407118:	4299      	cmp	r1, r3
  40711a:	d909      	bls.n	407130 <__udivdi3+0x5c>
  40711c:	195b      	adds	r3, r3, r5
  40711e:	f100 32ff 	add.w	r2, r0, #4294967295
  407122:	f080 80ec 	bcs.w	4072fe <__udivdi3+0x22a>
  407126:	4299      	cmp	r1, r3
  407128:	f240 80e9 	bls.w	4072fe <__udivdi3+0x22a>
  40712c:	3802      	subs	r0, #2
  40712e:	442b      	add	r3, r5
  407130:	1a5a      	subs	r2, r3, r1
  407132:	b2a4      	uxth	r4, r4
  407134:	fbb2 f3fe 	udiv	r3, r2, lr
  407138:	fb0e 2213 	mls	r2, lr, r3, r2
  40713c:	ea44 4202 	orr.w	r2, r4, r2, lsl #16
  407140:	fb07 f703 	mul.w	r7, r7, r3
  407144:	4297      	cmp	r7, r2
  407146:	d908      	bls.n	40715a <__udivdi3+0x86>
  407148:	1952      	adds	r2, r2, r5
  40714a:	f103 31ff 	add.w	r1, r3, #4294967295
  40714e:	f080 80d8 	bcs.w	407302 <__udivdi3+0x22e>
  407152:	4297      	cmp	r7, r2
  407154:	f240 80d5 	bls.w	407302 <__udivdi3+0x22e>
  407158:	3b02      	subs	r3, #2
  40715a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  40715e:	2600      	movs	r6, #0
  407160:	4631      	mov	r1, r6
  407162:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407166:	428b      	cmp	r3, r1
  407168:	d847      	bhi.n	4071fa <__udivdi3+0x126>
  40716a:	fab3 f683 	clz	r6, r3
  40716e:	2e00      	cmp	r6, #0
  407170:	d148      	bne.n	407204 <__udivdi3+0x130>
  407172:	428b      	cmp	r3, r1
  407174:	d302      	bcc.n	40717c <__udivdi3+0xa8>
  407176:	4282      	cmp	r2, r0
  407178:	f200 80cd 	bhi.w	407316 <__udivdi3+0x242>
  40717c:	2001      	movs	r0, #1
  40717e:	4631      	mov	r1, r6
  407180:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407184:	b912      	cbnz	r2, 40718c <__udivdi3+0xb8>
  407186:	2501      	movs	r5, #1
  407188:	fbb5 f5f2 	udiv	r5, r5, r2
  40718c:	fab5 f885 	clz	r8, r5
  407190:	f1b8 0f00 	cmp.w	r8, #0
  407194:	d177      	bne.n	407286 <__udivdi3+0x1b2>
  407196:	1b4a      	subs	r2, r1, r5
  407198:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  40719c:	b2af      	uxth	r7, r5
  40719e:	2601      	movs	r6, #1
  4071a0:	fbb2 f0fe 	udiv	r0, r2, lr
  4071a4:	0c23      	lsrs	r3, r4, #16
  4071a6:	fb0e 2110 	mls	r1, lr, r0, r2
  4071aa:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
  4071ae:	fb07 f300 	mul.w	r3, r7, r0
  4071b2:	428b      	cmp	r3, r1
  4071b4:	d907      	bls.n	4071c6 <__udivdi3+0xf2>
  4071b6:	1949      	adds	r1, r1, r5
  4071b8:	f100 32ff 	add.w	r2, r0, #4294967295
  4071bc:	d202      	bcs.n	4071c4 <__udivdi3+0xf0>
  4071be:	428b      	cmp	r3, r1
  4071c0:	f200 80ba 	bhi.w	407338 <__udivdi3+0x264>
  4071c4:	4610      	mov	r0, r2
  4071c6:	1ac9      	subs	r1, r1, r3
  4071c8:	b2a4      	uxth	r4, r4
  4071ca:	fbb1 f3fe 	udiv	r3, r1, lr
  4071ce:	fb0e 1113 	mls	r1, lr, r3, r1
  4071d2:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
  4071d6:	fb07 f703 	mul.w	r7, r7, r3
  4071da:	42a7      	cmp	r7, r4
  4071dc:	d908      	bls.n	4071f0 <__udivdi3+0x11c>
  4071de:	1964      	adds	r4, r4, r5
  4071e0:	f103 32ff 	add.w	r2, r3, #4294967295
  4071e4:	f080 808f 	bcs.w	407306 <__udivdi3+0x232>
  4071e8:	42a7      	cmp	r7, r4
  4071ea:	f240 808c 	bls.w	407306 <__udivdi3+0x232>
  4071ee:	3b02      	subs	r3, #2
  4071f0:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
  4071f4:	4631      	mov	r1, r6
  4071f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4071fa:	2600      	movs	r6, #0
  4071fc:	4630      	mov	r0, r6
  4071fe:	4631      	mov	r1, r6
  407200:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407204:	f1c6 0420 	rsb	r4, r6, #32
  407208:	fa22 f504 	lsr.w	r5, r2, r4
  40720c:	40b3      	lsls	r3, r6
  40720e:	432b      	orrs	r3, r5
  407210:	fa20 fc04 	lsr.w	ip, r0, r4
  407214:	fa01 f706 	lsl.w	r7, r1, r6
  407218:	fa21 f504 	lsr.w	r5, r1, r4
  40721c:	ea4f 4e13 	mov.w	lr, r3, lsr #16
  407220:	ea4c 0707 	orr.w	r7, ip, r7
  407224:	fbb5 f8fe 	udiv	r8, r5, lr
  407228:	0c39      	lsrs	r1, r7, #16
  40722a:	fb0e 5518 	mls	r5, lr, r8, r5
  40722e:	fa1f fc83 	uxth.w	ip, r3
  407232:	ea41 4505 	orr.w	r5, r1, r5, lsl #16
  407236:	fb0c f108 	mul.w	r1, ip, r8
  40723a:	42a9      	cmp	r1, r5
  40723c:	fa02 f206 	lsl.w	r2, r2, r6
  407240:	d904      	bls.n	40724c <__udivdi3+0x178>
  407242:	18ed      	adds	r5, r5, r3
  407244:	f108 34ff 	add.w	r4, r8, #4294967295
  407248:	d367      	bcc.n	40731a <__udivdi3+0x246>
  40724a:	46a0      	mov	r8, r4
  40724c:	1a6d      	subs	r5, r5, r1
  40724e:	b2bf      	uxth	r7, r7
  407250:	fbb5 f4fe 	udiv	r4, r5, lr
  407254:	fb0e 5514 	mls	r5, lr, r4, r5
  407258:	ea47 4105 	orr.w	r1, r7, r5, lsl #16
  40725c:	fb0c fc04 	mul.w	ip, ip, r4
  407260:	458c      	cmp	ip, r1
  407262:	d904      	bls.n	40726e <__udivdi3+0x19a>
  407264:	18c9      	adds	r1, r1, r3
  407266:	f104 35ff 	add.w	r5, r4, #4294967295
  40726a:	d35c      	bcc.n	407326 <__udivdi3+0x252>
  40726c:	462c      	mov	r4, r5
  40726e:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
  407272:	ebcc 0101 	rsb	r1, ip, r1
  407276:	fba4 2302 	umull	r2, r3, r4, r2
  40727a:	4299      	cmp	r1, r3
  40727c:	d348      	bcc.n	407310 <__udivdi3+0x23c>
  40727e:	d044      	beq.n	40730a <__udivdi3+0x236>
  407280:	4620      	mov	r0, r4
  407282:	2600      	movs	r6, #0
  407284:	e76c      	b.n	407160 <__udivdi3+0x8c>
  407286:	f1c8 0420 	rsb	r4, r8, #32
  40728a:	fa01 f308 	lsl.w	r3, r1, r8
  40728e:	fa05 f508 	lsl.w	r5, r5, r8
  407292:	fa20 f704 	lsr.w	r7, r0, r4
  407296:	40e1      	lsrs	r1, r4
  407298:	ea4f 4e15 	mov.w	lr, r5, lsr #16
  40729c:	431f      	orrs	r7, r3
  40729e:	fbb1 f6fe 	udiv	r6, r1, lr
  4072a2:	0c3a      	lsrs	r2, r7, #16
  4072a4:	fb0e 1116 	mls	r1, lr, r6, r1
  4072a8:	fa1f fc85 	uxth.w	ip, r5
  4072ac:	ea42 4301 	orr.w	r3, r2, r1, lsl #16
  4072b0:	fb0c f206 	mul.w	r2, ip, r6
  4072b4:	429a      	cmp	r2, r3
  4072b6:	fa00 f408 	lsl.w	r4, r0, r8
  4072ba:	d907      	bls.n	4072cc <__udivdi3+0x1f8>
  4072bc:	195b      	adds	r3, r3, r5
  4072be:	f106 31ff 	add.w	r1, r6, #4294967295
  4072c2:	d237      	bcs.n	407334 <__udivdi3+0x260>
  4072c4:	429a      	cmp	r2, r3
  4072c6:	d935      	bls.n	407334 <__udivdi3+0x260>
  4072c8:	3e02      	subs	r6, #2
  4072ca:	442b      	add	r3, r5
  4072cc:	1a9b      	subs	r3, r3, r2
  4072ce:	b2bf      	uxth	r7, r7
  4072d0:	fbb3 f0fe 	udiv	r0, r3, lr
  4072d4:	fb0e 3310 	mls	r3, lr, r0, r3
  4072d8:	ea47 4303 	orr.w	r3, r7, r3, lsl #16
  4072dc:	fb0c f100 	mul.w	r1, ip, r0
  4072e0:	4299      	cmp	r1, r3
  4072e2:	d907      	bls.n	4072f4 <__udivdi3+0x220>
  4072e4:	195b      	adds	r3, r3, r5
  4072e6:	f100 32ff 	add.w	r2, r0, #4294967295
  4072ea:	d221      	bcs.n	407330 <__udivdi3+0x25c>
  4072ec:	4299      	cmp	r1, r3
  4072ee:	d91f      	bls.n	407330 <__udivdi3+0x25c>
  4072f0:	3802      	subs	r0, #2
  4072f2:	442b      	add	r3, r5
  4072f4:	1a5a      	subs	r2, r3, r1
  4072f6:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
  4072fa:	4667      	mov	r7, ip
  4072fc:	e750      	b.n	4071a0 <__udivdi3+0xcc>
  4072fe:	4610      	mov	r0, r2
  407300:	e716      	b.n	407130 <__udivdi3+0x5c>
  407302:	460b      	mov	r3, r1
  407304:	e729      	b.n	40715a <__udivdi3+0x86>
  407306:	4613      	mov	r3, r2
  407308:	e772      	b.n	4071f0 <__udivdi3+0x11c>
  40730a:	40b0      	lsls	r0, r6
  40730c:	4290      	cmp	r0, r2
  40730e:	d2b7      	bcs.n	407280 <__udivdi3+0x1ac>
  407310:	1e60      	subs	r0, r4, #1
  407312:	2600      	movs	r6, #0
  407314:	e724      	b.n	407160 <__udivdi3+0x8c>
  407316:	4630      	mov	r0, r6
  407318:	e722      	b.n	407160 <__udivdi3+0x8c>
  40731a:	42a9      	cmp	r1, r5
  40731c:	d995      	bls.n	40724a <__udivdi3+0x176>
  40731e:	f1a8 0802 	sub.w	r8, r8, #2
  407322:	441d      	add	r5, r3
  407324:	e792      	b.n	40724c <__udivdi3+0x178>
  407326:	458c      	cmp	ip, r1
  407328:	d9a0      	bls.n	40726c <__udivdi3+0x198>
  40732a:	3c02      	subs	r4, #2
  40732c:	4419      	add	r1, r3
  40732e:	e79e      	b.n	40726e <__udivdi3+0x19a>
  407330:	4610      	mov	r0, r2
  407332:	e7df      	b.n	4072f4 <__udivdi3+0x220>
  407334:	460e      	mov	r6, r1
  407336:	e7c9      	b.n	4072cc <__udivdi3+0x1f8>
  407338:	3802      	subs	r0, #2
  40733a:	4429      	add	r1, r5
  40733c:	e743      	b.n	4071c6 <__udivdi3+0xf2>
  40733e:	bf00      	nop

00407340 <p_uc_charset10x14>:
	...
  40735c:	ccff ccff 0000 0000 0000 0000 0000 0000     ................
  40736c:	00f0 00f0 0000 0000 00f0 00f0 0000 0000     ................
  40737c:	c00c c00c fcff fcff c00c c00c fcff fcff     ................
  40738c:	c00c c00c 600c 701e 303f 3033 fcff fcff     .....`.p?030....
  40739c:	3033 f033 e039 c018 0060 0cf0 3cf0 f060     303.9...`....<`.
  4073ac:	c003 000f 183c 3cf0 3cc0 1800 f03c f87f     ....<..<.<..<...
  4073bc:	1cc3 8cc7 cccf ecdc 7878 3030 fc00 cc00     ........xx00....
  4073cc:	0000 0000 0000 0044 00ec 00f8 0070 0000     ......D.....p...
	...
  4073e4:	c00f f03f 7878 1860 0cc0 0cc0 0000 0000     ..?.xx`.........
  4073f4:	0000 0000 0cc0 0cc0 1860 7878 f03f c00f     ........`.xx?...
  407404:	0000 0000 600c e00e c007 8003 f83f f83f     .....`......?.?.
  407414:	8003 c007 e00e 600c 0003 0003 0003 0003     .......`........
  407424:	f03f f03f 0003 0003 0003 0003 4400 ec00     ?.?..........D..
  407434:	f800 7000 0000 0000 0000 0000 0000 0000     ...p............
  407444:	0003 0003 0003 0003 0003 0003 0003 0003     ................
  407454:	0003 0003 1800 3c00 3c00 1800 0000 0000     .......<.<......
	...
  40746c:	0000 0c00 3c00 f000 c003 000f 003c 00f0     .....<......<...
  40747c:	00c0 0000 f03f f87f fce0 ccc1 8cc3 0cc7     ....?...........
  40748c:	0cce 1cfc f87f f03f 0000 0000 0c30 0c70     ......?.....0.p.
  40749c:	fcff fcff 0c00 0c00 0000 0000 0c30 1c70     ............0.p.
  4074ac:	3ce0 7cc0 ecc0 ccc1 8cc3 0ce7 0c7e 0c3c     .<.|........~.<.
  4074bc:	3030 3870 1ce0 0cc0 0cc0 0cc3 0cc3 1ce3     00p8............
  4074cc:	f87f f03c c003 c007 c00e c01c c038 c070     ..<.........8.p.
  4074dc:	fcff fcff c000 c000 30fc 38fc 1ccc 0ccc     .........0.8....
  4074ec:	0ccc 0ccc 0ccc 1cce f8c7 f0c3 f03f f87f     ............?...
  4074fc:	1ce3 0cc3 0cc3 0cc3 0cc3 9ce3 f871 f030     ............q.0.
  40750c:	00c0 00c0 00c0 00c0 fcc3 fcc7 00ce 00dc     ................
  40751c:	00f8 00f0 f03c f87f 9ce7 0cc3 0cc3 0cc3     ....<...........
  40752c:	0cc3 9ce7 f87f f03c 003c 007e 0ce7 0cc3     ......<.<.~.....
  40753c:	1cc3 38c3 70c3 e0e7 c07f 803f 0000 0000     ...8.p....?.....
  40754c:	0000 6018 f03c f03c 6018 0000 0000 0000     ...`<.<..`......
  40755c:	0000 0000 0000 4418 ec3c f83c 7018 0000     .......D<.<..p..
  40756c:	0000 0000 0000 0003 8007 c00f e01c 7038     ..............8p
  40757c:	3870 1ce0 0cc0 0000 c00c c00c c00c c00c     p8..............
  40758c:	c00c c00c c00c c00c c00c c00c 0000 0cc0     ................
  40759c:	1ce0 3870 7038 e01c c00f 8007 0003 0000     ..p88p..........
  4075ac:	0030 0070 00e0 00c0 ecc1 ecc3 00c3 00e6     0.p.............
  4075bc:	007e 003c f030 f871 9ce3 0cc3 fcc3 fcc3     ~.<.0.q.........
  4075cc:	0cc0 1ce0 f87f f03f fc3f fc7f c0e0 c0c0     ......?.?.......
  4075dc:	c0c0 c0c0 c0c0 c0e0 fc7f fc3f fcff fcff     ..........?.....
  4075ec:	0cc3 0cc3 0cc3 0cc3 0cc3 9ce7 f87f f03c     ..............<.
  4075fc:	f03f f87f 1ce0 0cc0 0cc0 0cc0 0cc0 1ce0     ?...............
  40760c:	3870 3030 fcff fcff 0cc0 0cc0 0cc0 0cc0     p800............
  40761c:	0cc0 1ce0 f87f f03f fcff fcff 0cc3 0cc3     ......?.........
  40762c:	0cc3 0cc3 0cc3 0cc3 0cc0 0cc0 fcff fcff     ................
  40763c:	00c3 00c3 00c3 00c3 00c3 00c3 00c0 00c0     ................
  40764c:	f03f f87f 1ce0 0cc0 0cc0 0cc3 0cc3 1ce3     ?...............
  40765c:	f873 f033 fcff fcff 0003 0003 0003 0003     s.3.............
  40766c:	0003 0003 fcff fcff 0000 0000 0cc0 0cc0     ................
  40767c:	fcff fcff 0cc0 0cc0 0000 0000 3000 3800     .............0.8
  40768c:	1cc0 0cc0 0cc0 1cc0 f8ff f0ff 00c0 00c0     ................
  40769c:	fcff fcff 8007 8007 c00f e01c 7038 3870     ............8pp8
  4076ac:	1ce0 0cc0 fcff fcff 0c00 0c00 0c00 0c00     ................
  4076bc:	0c00 0c00 0c00 0c00 fcff fcff 0070 0038     ............p.8.
  4076cc:	001f 001f 0038 0070 fcff fcff fcff fcff     ....8.p.........
  4076dc:	001c 000e 0007 8003 c001 e000 fcff fcff     ................
  4076ec:	f03f f87f 1ce0 0cc0 0cc0 0cc0 0cc0 1ce0     ?...............
  4076fc:	f87f f03f fcff fcff 00c3 00c3 00c3 00c3     ..?.............
  40770c:	00c3 00e7 007e 003c f03f f87f 1ce0 0cc0     ....~.<.?.......
  40771c:	ccc0 ecc0 7cc0 38e0 fc7f ec3f fcff fcff     .....|.8..?.....
  40772c:	00c3 80c3 80c3 c0c3 c0c3 70e7 3c7e 1c3c     ...........p~<<.
  40773c:	183c 1c7e 0ce7 0cc3 0cc3 0cc3 0cc3 9cc3     <.~.............
  40774c:	f8e1 f060 00c0 00c0 00c0 00c0 fcff fcff     ..`.............
  40775c:	00c0 00c0 00c0 00c0 f0ff f8ff 1c00 0c00     ................
  40776c:	0c00 0c00 0c00 1c00 f8ff f0ff c0ff e0ff     ................
  40777c:	7000 3800 1c00 1c00 3800 7000 e0ff c0ff     .p.8.....8.p....
  40778c:	f0ff f8ff 1c00 3c00 f800 f800 3c00 1c00     .......<.....<..
  40779c:	f8ff f0ff 3cf0 7cf8 e01c c00f 8007 8007     .....<.|........
  4077ac:	c00f e01c 7cf8 3cf0 00fc 00fe 0007 8003     .....|.<........
  4077bc:	fc01 fc01 8003 0007 00fe 00fc 3cc0 7cc0     .............<.|
  4077cc:	ecc0 ccc1 8cc3 0cc7 0cce 0cdc 0cf8 0cf0     ................
  4077dc:	0000 0000 fcff fcff 0cc0 0cc0 0cc0 0000     ................
  4077ec:	0000 0000 0030 0030 000c 000c 0003 0003     ....0.0.........
  4077fc:	c000 c000 3000 3000 0000 0000 0cc0 0cc0     .....0.0........
  40780c:	0cc0 fcff fcff 0000 0000 0000 000c 001c     ................
  40781c:	0038 0070 00e0 00e0 0070 0038 001c 000c     8.p.....p.8.....
  40782c:	0c00 0c00 0c00 0c00 0c00 0c00 0c00 0c00     ................
  40783c:	0c00 0c00 0000 0000 00c0 00e0 0070 0038     ............p.8.
  40784c:	0018 0000 0000 0000 3000 7806 fc0e cc0c     .........0.x....
  40785c:	cc0c cc0c cc0c cc0e fc07 f803 fcff fcff     ................
  40786c:	0c03 0c03 0c03 0c03 0c03 9c03 f801 f000     ................
  40787c:	f003 f807 1c0e 0c0c 0c0c 0c0c 0c0c 1c0e     ................
  40788c:	3807 3003 f000 f801 9c03 0c03 0c03 0c03     .8.0............
  40789c:	0c03 0c03 fcff fcff f003 f807 dc0e cc0c     ................
  4078ac:	cc0c cc0c cc0c dc0e d807 9003 0000 0003     ................
  4078bc:	fc3f fc7f 00e3 00e3 0070 0030 0000 0000     ?.......p.0.....
  4078cc:	1803 9c07 cc0f cc0c cc0c cc0c cc0c dc0c     ................
  4078dc:	f80f f007 fcff fcff 0003 0003 0003 0003     ................
  4078ec:	8003 fc01 fc00 0000 0000 0000 0000 0000     ................
  4078fc:	fc1b fc1b 0000 0000 0000 0000 0000 3000     ...............0
  40790c:	3800 1c00 0c00 0c00 1c00 f8cf f0cf 0000     .8..............
  40791c:	0000 fcff fcff e000 e001 f003 3807 1c0e     .............8..
  40792c:	0c0c 0000 0000 0000 0cc0 0cc0 fcff fcff     ................
  40793c:	0c00 0c00 0000 0000 fc0f fc0f 000e 0007     ................
  40794c:	c003 c003 0007 000e fc0f fc0f fc0f fc0f     ................
  40795c:	0003 0007 000e 000c 000c 000e fc07 fc03     ................
  40796c:	f003 f807 1c0e 0c0c 0c0c 0c0c 0c0c 1c0e     ................
  40797c:	f807 f003 fc0f fc0f c00c c00c c00c c00c     ................
  40798c:	c00c c00f 8007 0003 0003 8007 c00f c00c     ................
  40799c:	c00c c00c c00c c00c fc0f fc0f fc0f fc0f     ................
  4079ac:	8003 0007 000e 000c 000c 000e 0007 0003     ................
  4079bc:	1803 9c07 cc0f cc0c cc0c cc0c cc0c fc0c     ................
  4079cc:	780e 3006 0000 000c 000c f0ff f8ff 1c0c     .x.0............
  4079dc:	1c0c 380c 300c 0000 f00f f80f 1c00 0c00     ...8.0..........
  4079ec:	0c00 0c00 0c00 1c00 f80f f00f c00f e00f     ................
  4079fc:	7000 3800 1c00 1c00 3800 7000 e00f c00f     .p.8.....8.p....
  407a0c:	f00f f80f 1c00 1c00 f800 f800 1c00 1c00     ................
  407a1c:	f80f f00f 0c0c 1c0e 3807 f003 e001 e001     .........8......
  407a2c:	f003 3807 1c0e 0c0c 000c 000e 0c07 9c03     ...8............
  407a3c:	f801 f001 8003 0007 000e 000c 0c0c 1c0c     ................
  407a4c:	3c0c 7c0c ec0c cc0d 8c0f 0c0f 0c0e 0c0c     .<.|............
  407a5c:	0000 0003 8007 f03f f87c 1ce0 0cc0 0cc0     ......?.|.......
  407a6c:	0cc0 0000 0c03 0c03 fc3f fc7f 0ce3 0cc3     ........?.......
  407a7c:	0cc0 0ce0 0c70 0c30 0000 0cc0 0cc0 0cc0     ....p.0.........
  407a8c:	1ce0 f87c f03f 8007 0003 0000 00c0 00c0     ..|.?...........
  407a9c:	00c0 00c0 00c0 00c0 00c0 00c0 00c0 00c0     ................
  407aac:	fcff fcff fcff fcff fcff fcff fcff fcff     ................
  407abc:	fcff fcff 3431 2d20 4120 4344 4e20 564f     ....14 - ADC NOV
  407acc:	004f 0000 4441 2043 203d 6925 0000 0000     O...ADC = %i....
  407adc:	0043 0000                                   C...

00407ae0 <_global_impure_ptr>:
  407ae0:	0010 2000                                   ... 

00407ae4 <zeroes.6911>:
  407ae4:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000

00407af4 <blanks.6910>:
  407af4:	2020 2020 2020 2020 2020 2020 2020 2020                     
  407b04:	4e49 0046 6e69 0066 414e 004e 616e 006e     INF.inf.NAN.nan.
  407b14:	3130 3332 3534 3736 3938 4241 4443 4645     0123456789ABCDEF
  407b24:	0000 0000 3130 3332 3534 3736 3938 6261     ....0123456789ab
  407b34:	6463 6665 0000 0000 6e28 6c75 296c 0000     cdef....(null)..
  407b44:	0030 0000 6e49 6966 696e 7974 0000 0000     0...Infinity....
  407b54:	614e 004e 4f50 4953 0058 0000 002e 0000     NaN.POSIX.......
  407b64:	0000 0000                                   ....

00407b68 <__mprec_tens>:
  407b68:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
  407b78:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
  407b88:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
  407b98:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
  407ba8:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
  407bb8:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
  407bc8:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
  407bd8:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
  407be8:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
  407bf8:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
  407c08:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
  407c18:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
  407c28:	9db4 79d9 7843 44ea                         ...yCx.D

00407c30 <p05.5302>:
  407c30:	0005 0000 0019 0000 007d 0000 0000 0000     ........}.......

00407c40 <__mprec_bigtens>:
  407c40:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
  407c50:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
  407c60:	bf3c 7f73 4fdd 7515                         <.s..O.u

00407c68 <_init>:
  407c68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  407c6a:	bf00      	nop
  407c6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  407c6e:	bc08      	pop	{r3}
  407c70:	469e      	mov	lr, r3
  407c72:	4770      	bx	lr

00407c74 <__init_array_start>:
  407c74:	00403e39 	.word	0x00403e39

00407c78 <__frame_dummy_init_array_entry>:
  407c78:	004000f1                                ..@.

00407c7c <_fini>:
  407c7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  407c7e:	bf00      	nop
  407c80:	bcf8      	pop	{r3, r4, r5, r6, r7}
  407c82:	bc08      	pop	{r3}
  407c84:	469e      	mov	lr, r3
  407c86:	4770      	bx	lr

00407c88 <__fini_array_start>:
  407c88:	004000cd 	.word	0x004000cd
