ARM GAS  /tmp/cci0RZyu.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
  20              		.section	.text.HAL_MspInit,"ax",%progbits
  21              		.align	1
  22              		.global	HAL_MspInit
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	HAL_MspInit:
  28              	.LFB220:
   1:Core/Src/stm32f4xx_hal_msp.c **** 
   2:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   3:Core/Src/stm32f4xx_hal_msp.c **** /**
   4:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   5:Core/Src/stm32f4xx_hal_msp.c ****   * @file         stm32f4xx_hal_msp.c
   6:Core/Src/stm32f4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   7:Core/Src/stm32f4xx_hal_msp.c ****   *               and de-Initialization codes.
   8:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   9:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
  10:Core/Src/stm32f4xx_hal_msp.c ****   *
  11:Core/Src/stm32f4xx_hal_msp.c ****   * Copyright (c) 2024 STMicroelectronics.
  12:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.
  13:Core/Src/stm32f4xx_hal_msp.c ****   *
  14:Core/Src/stm32f4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  15:Core/Src/stm32f4xx_hal_msp.c ****   * in the root directory of this software component.
  16:Core/Src/stm32f4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  17:Core/Src/stm32f4xx_hal_msp.c ****   *
  18:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  19:Core/Src/stm32f4xx_hal_msp.c ****   */
  20:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  21:Core/Src/stm32f4xx_hal_msp.c **** 
  22:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  24:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f4xx_hal_msp.c **** 
  26:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f4xx_hal_msp.c **** 
  28:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/cci0RZyu.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32f4xx_hal_msp.c **** 
  33:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32f4xx_hal_msp.c **** 
  36:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32f4xx_hal_msp.c **** 
  38:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32f4xx_hal_msp.c **** 
  41:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32f4xx_hal_msp.c **** 
  43:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f4xx_hal_msp.c **** 
  46:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32f4xx_hal_msp.c **** 
  48:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f4xx_hal_msp.c **** 
  51:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f4xx_hal_msp.c **** 
  53:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32f4xx_hal_msp.c **** 
  56:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32f4xx_hal_msp.c **** 
  58:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32f4xx_hal_msp.c **** 
  60:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32f4xx_hal_msp.c **** /**
  62:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  63:Core/Src/stm32f4xx_hal_msp.c ****   */
  64:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  65:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 65 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              		.cfi_def_cfa_offset 4
  35              		.cfi_offset 14, -4
  36 0002 83B0     		sub	sp, sp, #12
  37              		.cfi_def_cfa_offset 16
  66:Core/Src/stm32f4xx_hal_msp.c **** 
  67:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  68:Core/Src/stm32f4xx_hal_msp.c **** 
  69:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  70:Core/Src/stm32f4xx_hal_msp.c **** 
  71:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  38              		.loc 1 71 3 view .LVU1
  39              	.LBB2:
  40              		.loc 1 71 3 view .LVU2
  41 0004 0021     		movs	r1, #0
  42 0006 0091     		str	r1, [sp]
  43              		.loc 1 71 3 view .LVU3
  44 0008 0C4B     		ldr	r3, .L3
ARM GAS  /tmp/cci0RZyu.s 			page 3


  45 000a 5A6C     		ldr	r2, [r3, #68]
  46 000c 42F48042 		orr	r2, r2, #16384
  47 0010 5A64     		str	r2, [r3, #68]
  48              		.loc 1 71 3 view .LVU4
  49 0012 5A6C     		ldr	r2, [r3, #68]
  50 0014 02F48042 		and	r2, r2, #16384
  51 0018 0092     		str	r2, [sp]
  52              		.loc 1 71 3 view .LVU5
  53 001a 009A     		ldr	r2, [sp]
  54              	.LBE2:
  55              		.loc 1 71 3 view .LVU6
  72:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  56              		.loc 1 72 3 view .LVU7
  57              	.LBB3:
  58              		.loc 1 72 3 view .LVU8
  59 001c 0191     		str	r1, [sp, #4]
  60              		.loc 1 72 3 view .LVU9
  61 001e 1A6C     		ldr	r2, [r3, #64]
  62 0020 42F08052 		orr	r2, r2, #268435456
  63 0024 1A64     		str	r2, [r3, #64]
  64              		.loc 1 72 3 view .LVU10
  65 0026 1B6C     		ldr	r3, [r3, #64]
  66 0028 03F08053 		and	r3, r3, #268435456
  67 002c 0193     		str	r3, [sp, #4]
  68              		.loc 1 72 3 view .LVU11
  69 002e 019B     		ldr	r3, [sp, #4]
  70              	.LBE3:
  71              		.loc 1 72 3 view .LVU12
  73:Core/Src/stm32f4xx_hal_msp.c **** 
  74:Core/Src/stm32f4xx_hal_msp.c ****   HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
  72              		.loc 1 74 3 view .LVU13
  73 0030 0720     		movs	r0, #7
  74 0032 FFF7FEFF 		bl	HAL_NVIC_SetPriorityGrouping
  75              	.LVL0:
  75:Core/Src/stm32f4xx_hal_msp.c **** 
  76:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  77:Core/Src/stm32f4xx_hal_msp.c **** 
  78:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  79:Core/Src/stm32f4xx_hal_msp.c **** 
  80:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  81:Core/Src/stm32f4xx_hal_msp.c **** }
  76              		.loc 1 81 1 is_stmt 0 view .LVU14
  77 0036 03B0     		add	sp, sp, #12
  78              		.cfi_def_cfa_offset 4
  79              		@ sp needed
  80 0038 5DF804FB 		ldr	pc, [sp], #4
  81              	.L4:
  82              		.align	2
  83              	.L3:
  84 003c 00380240 		.word	1073887232
  85              		.cfi_endproc
  86              	.LFE220:
  88              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
  89              		.align	1
  90              		.global	HAL_ADC_MspInit
  91              		.syntax unified
  92              		.thumb
ARM GAS  /tmp/cci0RZyu.s 			page 4


  93              		.thumb_func
  95              	HAL_ADC_MspInit:
  96              	.LVL1:
  97              	.LFB221:
  82:Core/Src/stm32f4xx_hal_msp.c **** 
  83:Core/Src/stm32f4xx_hal_msp.c **** /**
  84:Core/Src/stm32f4xx_hal_msp.c **** * @brief ADC MSP Initialization
  85:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  86:Core/Src/stm32f4xx_hal_msp.c **** * @param hadc: ADC handle pointer
  87:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
  88:Core/Src/stm32f4xx_hal_msp.c **** */
  89:Core/Src/stm32f4xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
  90:Core/Src/stm32f4xx_hal_msp.c **** {
  98              		.loc 1 90 1 is_stmt 1 view -0
  99              		.cfi_startproc
 100              		@ args = 0, pretend = 0, frame = 32
 101              		@ frame_needed = 0, uses_anonymous_args = 0
 102              		.loc 1 90 1 is_stmt 0 view .LVU16
 103 0000 00B5     		push	{lr}
 104              		.cfi_def_cfa_offset 4
 105              		.cfi_offset 14, -4
 106 0002 89B0     		sub	sp, sp, #36
 107              		.cfi_def_cfa_offset 40
  91:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 108              		.loc 1 91 3 is_stmt 1 view .LVU17
 109              		.loc 1 91 20 is_stmt 0 view .LVU18
 110 0004 0023     		movs	r3, #0
 111 0006 0393     		str	r3, [sp, #12]
 112 0008 0493     		str	r3, [sp, #16]
 113 000a 0593     		str	r3, [sp, #20]
 114 000c 0693     		str	r3, [sp, #24]
 115 000e 0793     		str	r3, [sp, #28]
  92:Core/Src/stm32f4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 116              		.loc 1 92 3 is_stmt 1 view .LVU19
 117              		.loc 1 92 10 is_stmt 0 view .LVU20
 118 0010 0268     		ldr	r2, [r0]
 119              		.loc 1 92 5 view .LVU21
 120 0012 03F18043 		add	r3, r3, #1073741824
 121 0016 03F59033 		add	r3, r3, #73728
 122 001a 9A42     		cmp	r2, r3
 123 001c 02D0     		beq	.L8
 124              	.LVL2:
 125              	.L5:
  93:Core/Src/stm32f4xx_hal_msp.c ****   {
  94:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
  95:Core/Src/stm32f4xx_hal_msp.c **** 
  96:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 0 */
  97:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
  98:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_ENABLE();
  99:Core/Src/stm32f4xx_hal_msp.c **** 
 100:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 101:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 102:Core/Src/stm32f4xx_hal_msp.c ****     PA0-WKUP     ------> ADC1_IN0
 103:Core/Src/stm32f4xx_hal_msp.c ****     */
 104:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0;
 105:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 106:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  /tmp/cci0RZyu.s 			page 5


 107:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 108:Core/Src/stm32f4xx_hal_msp.c **** 
 109:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 110:Core/Src/stm32f4xx_hal_msp.c **** 
 111:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 1 */
 112:Core/Src/stm32f4xx_hal_msp.c **** 
 113:Core/Src/stm32f4xx_hal_msp.c ****   }
 114:Core/Src/stm32f4xx_hal_msp.c **** 
 115:Core/Src/stm32f4xx_hal_msp.c **** }
 126              		.loc 1 115 1 view .LVU22
 127 001e 09B0     		add	sp, sp, #36
 128              		.cfi_remember_state
 129              		.cfi_def_cfa_offset 4
 130              		@ sp needed
 131 0020 5DF804FB 		ldr	pc, [sp], #4
 132              	.LVL3:
 133              	.L8:
 134              		.cfi_restore_state
  98:Core/Src/stm32f4xx_hal_msp.c **** 
 135              		.loc 1 98 5 is_stmt 1 view .LVU23
 136              	.LBB4:
  98:Core/Src/stm32f4xx_hal_msp.c **** 
 137              		.loc 1 98 5 view .LVU24
 138 0024 0021     		movs	r1, #0
 139 0026 0191     		str	r1, [sp, #4]
  98:Core/Src/stm32f4xx_hal_msp.c **** 
 140              		.loc 1 98 5 view .LVU25
 141 0028 03F58C33 		add	r3, r3, #71680
 142 002c 5A6C     		ldr	r2, [r3, #68]
 143 002e 42F48072 		orr	r2, r2, #256
 144 0032 5A64     		str	r2, [r3, #68]
  98:Core/Src/stm32f4xx_hal_msp.c **** 
 145              		.loc 1 98 5 view .LVU26
 146 0034 5A6C     		ldr	r2, [r3, #68]
 147 0036 02F48072 		and	r2, r2, #256
 148 003a 0192     		str	r2, [sp, #4]
  98:Core/Src/stm32f4xx_hal_msp.c **** 
 149              		.loc 1 98 5 view .LVU27
 150 003c 019A     		ldr	r2, [sp, #4]
 151              	.LBE4:
  98:Core/Src/stm32f4xx_hal_msp.c **** 
 152              		.loc 1 98 5 view .LVU28
 100:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 153              		.loc 1 100 5 view .LVU29
 154              	.LBB5:
 100:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 155              		.loc 1 100 5 view .LVU30
 156 003e 0291     		str	r1, [sp, #8]
 100:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 157              		.loc 1 100 5 view .LVU31
 158 0040 1A6B     		ldr	r2, [r3, #48]
 159 0042 42F00102 		orr	r2, r2, #1
 160 0046 1A63     		str	r2, [r3, #48]
 100:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 161              		.loc 1 100 5 view .LVU32
 162 0048 1B6B     		ldr	r3, [r3, #48]
 163 004a 03F00103 		and	r3, r3, #1
ARM GAS  /tmp/cci0RZyu.s 			page 6


 164 004e 0293     		str	r3, [sp, #8]
 100:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 165              		.loc 1 100 5 view .LVU33
 166 0050 029B     		ldr	r3, [sp, #8]
 167              	.LBE5:
 100:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 168              		.loc 1 100 5 view .LVU34
 104:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 169              		.loc 1 104 5 view .LVU35
 104:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 170              		.loc 1 104 25 is_stmt 0 view .LVU36
 171 0052 0123     		movs	r3, #1
 172 0054 0393     		str	r3, [sp, #12]
 105:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 173              		.loc 1 105 5 is_stmt 1 view .LVU37
 105:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 174              		.loc 1 105 26 is_stmt 0 view .LVU38
 175 0056 0323     		movs	r3, #3
 176 0058 0493     		str	r3, [sp, #16]
 106:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 177              		.loc 1 106 5 is_stmt 1 view .LVU39
 107:Core/Src/stm32f4xx_hal_msp.c **** 
 178              		.loc 1 107 5 view .LVU40
 179 005a 03A9     		add	r1, sp, #12
 180 005c 0148     		ldr	r0, .L9
 181              	.LVL4:
 107:Core/Src/stm32f4xx_hal_msp.c **** 
 182              		.loc 1 107 5 is_stmt 0 view .LVU41
 183 005e FFF7FEFF 		bl	HAL_GPIO_Init
 184              	.LVL5:
 185              		.loc 1 115 1 view .LVU42
 186 0062 DCE7     		b	.L5
 187              	.L10:
 188              		.align	2
 189              	.L9:
 190 0064 00000240 		.word	1073872896
 191              		.cfi_endproc
 192              	.LFE221:
 194              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 195              		.align	1
 196              		.global	HAL_ADC_MspDeInit
 197              		.syntax unified
 198              		.thumb
 199              		.thumb_func
 201              	HAL_ADC_MspDeInit:
 202              	.LVL6:
 203              	.LFB222:
 116:Core/Src/stm32f4xx_hal_msp.c **** 
 117:Core/Src/stm32f4xx_hal_msp.c **** /**
 118:Core/Src/stm32f4xx_hal_msp.c **** * @brief ADC MSP De-Initialization
 119:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 120:Core/Src/stm32f4xx_hal_msp.c **** * @param hadc: ADC handle pointer
 121:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 122:Core/Src/stm32f4xx_hal_msp.c **** */
 123:Core/Src/stm32f4xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 124:Core/Src/stm32f4xx_hal_msp.c **** {
 204              		.loc 1 124 1 is_stmt 1 view -0
ARM GAS  /tmp/cci0RZyu.s 			page 7


 205              		.cfi_startproc
 206              		@ args = 0, pretend = 0, frame = 0
 207              		@ frame_needed = 0, uses_anonymous_args = 0
 208              		.loc 1 124 1 is_stmt 0 view .LVU44
 209 0000 08B5     		push	{r3, lr}
 210              		.cfi_def_cfa_offset 8
 211              		.cfi_offset 3, -8
 212              		.cfi_offset 14, -4
 125:Core/Src/stm32f4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 213              		.loc 1 125 3 is_stmt 1 view .LVU45
 214              		.loc 1 125 10 is_stmt 0 view .LVU46
 215 0002 0268     		ldr	r2, [r0]
 216              		.loc 1 125 5 view .LVU47
 217 0004 064B     		ldr	r3, .L15
 218 0006 9A42     		cmp	r2, r3
 219 0008 00D0     		beq	.L14
 220              	.LVL7:
 221              	.L11:
 126:Core/Src/stm32f4xx_hal_msp.c ****   {
 127:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 128:Core/Src/stm32f4xx_hal_msp.c **** 
 129:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 130:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 131:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_ADC1_CLK_DISABLE();
 132:Core/Src/stm32f4xx_hal_msp.c **** 
 133:Core/Src/stm32f4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 134:Core/Src/stm32f4xx_hal_msp.c ****     PA0-WKUP     ------> ADC1_IN0
 135:Core/Src/stm32f4xx_hal_msp.c ****     */
 136:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0);
 137:Core/Src/stm32f4xx_hal_msp.c **** 
 138:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 139:Core/Src/stm32f4xx_hal_msp.c **** 
 140:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 141:Core/Src/stm32f4xx_hal_msp.c ****   }
 142:Core/Src/stm32f4xx_hal_msp.c **** 
 143:Core/Src/stm32f4xx_hal_msp.c **** }
 222              		.loc 1 143 1 view .LVU48
 223 000a 08BD     		pop	{r3, pc}
 224              	.LVL8:
 225              	.L14:
 131:Core/Src/stm32f4xx_hal_msp.c **** 
 226              		.loc 1 131 5 is_stmt 1 view .LVU49
 227 000c 054A     		ldr	r2, .L15+4
 228 000e 536C     		ldr	r3, [r2, #68]
 229 0010 23F48073 		bic	r3, r3, #256
 230 0014 5364     		str	r3, [r2, #68]
 136:Core/Src/stm32f4xx_hal_msp.c **** 
 231              		.loc 1 136 5 view .LVU50
 232 0016 0121     		movs	r1, #1
 233 0018 0348     		ldr	r0, .L15+8
 234              	.LVL9:
 136:Core/Src/stm32f4xx_hal_msp.c **** 
 235              		.loc 1 136 5 is_stmt 0 view .LVU51
 236 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 237              	.LVL10:
 238              		.loc 1 143 1 view .LVU52
 239 001e F4E7     		b	.L11
ARM GAS  /tmp/cci0RZyu.s 			page 8


 240              	.L16:
 241              		.align	2
 242              	.L15:
 243 0020 00200140 		.word	1073815552
 244 0024 00380240 		.word	1073887232
 245 0028 00000240 		.word	1073872896
 246              		.cfi_endproc
 247              	.LFE222:
 249              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 250              		.align	1
 251              		.global	HAL_UART_MspInit
 252              		.syntax unified
 253              		.thumb
 254              		.thumb_func
 256              	HAL_UART_MspInit:
 257              	.LVL11:
 258              	.LFB223:
 144:Core/Src/stm32f4xx_hal_msp.c **** 
 145:Core/Src/stm32f4xx_hal_msp.c **** /**
 146:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP Initialization
 147:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 148:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 149:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 150:Core/Src/stm32f4xx_hal_msp.c **** */
 151:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 152:Core/Src/stm32f4xx_hal_msp.c **** {
 259              		.loc 1 152 1 is_stmt 1 view -0
 260              		.cfi_startproc
 261              		@ args = 0, pretend = 0, frame = 32
 262              		@ frame_needed = 0, uses_anonymous_args = 0
 263              		.loc 1 152 1 is_stmt 0 view .LVU54
 264 0000 00B5     		push	{lr}
 265              		.cfi_def_cfa_offset 4
 266              		.cfi_offset 14, -4
 267 0002 89B0     		sub	sp, sp, #36
 268              		.cfi_def_cfa_offset 40
 153:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 269              		.loc 1 153 3 is_stmt 1 view .LVU55
 270              		.loc 1 153 20 is_stmt 0 view .LVU56
 271 0004 0023     		movs	r3, #0
 272 0006 0393     		str	r3, [sp, #12]
 273 0008 0493     		str	r3, [sp, #16]
 274 000a 0593     		str	r3, [sp, #20]
 275 000c 0693     		str	r3, [sp, #24]
 276 000e 0793     		str	r3, [sp, #28]
 154:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART2)
 277              		.loc 1 154 3 is_stmt 1 view .LVU57
 278              		.loc 1 154 11 is_stmt 0 view .LVU58
 279 0010 0268     		ldr	r2, [r0]
 280              		.loc 1 154 5 view .LVU59
 281 0012 154B     		ldr	r3, .L21
 282 0014 9A42     		cmp	r2, r3
 283 0016 02D0     		beq	.L20
 284              	.LVL12:
 285              	.L17:
 155:Core/Src/stm32f4xx_hal_msp.c ****   {
 156:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
ARM GAS  /tmp/cci0RZyu.s 			page 9


 157:Core/Src/stm32f4xx_hal_msp.c **** 
 158:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
 159:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 160:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 161:Core/Src/stm32f4xx_hal_msp.c **** 
 162:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 163:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 164:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> USART2_TX
 165:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> USART2_RX
 166:Core/Src/stm32f4xx_hal_msp.c ****     */
 167:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 168:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 169:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 170:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 171:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 172:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 173:Core/Src/stm32f4xx_hal_msp.c **** 
 174:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 175:Core/Src/stm32f4xx_hal_msp.c **** 
 176:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 177:Core/Src/stm32f4xx_hal_msp.c **** 
 178:Core/Src/stm32f4xx_hal_msp.c ****   }
 179:Core/Src/stm32f4xx_hal_msp.c **** 
 180:Core/Src/stm32f4xx_hal_msp.c **** }
 286              		.loc 1 180 1 view .LVU60
 287 0018 09B0     		add	sp, sp, #36
 288              		.cfi_remember_state
 289              		.cfi_def_cfa_offset 4
 290              		@ sp needed
 291 001a 5DF804FB 		ldr	pc, [sp], #4
 292              	.LVL13:
 293              	.L20:
 294              		.cfi_restore_state
 160:Core/Src/stm32f4xx_hal_msp.c **** 
 295              		.loc 1 160 5 is_stmt 1 view .LVU61
 296              	.LBB6:
 160:Core/Src/stm32f4xx_hal_msp.c **** 
 297              		.loc 1 160 5 view .LVU62
 298 001e 0021     		movs	r1, #0
 299 0020 0191     		str	r1, [sp, #4]
 160:Core/Src/stm32f4xx_hal_msp.c **** 
 300              		.loc 1 160 5 view .LVU63
 301 0022 03F5FA33 		add	r3, r3, #128000
 302 0026 1A6C     		ldr	r2, [r3, #64]
 303 0028 42F40032 		orr	r2, r2, #131072
 304 002c 1A64     		str	r2, [r3, #64]
 160:Core/Src/stm32f4xx_hal_msp.c **** 
 305              		.loc 1 160 5 view .LVU64
 306 002e 1A6C     		ldr	r2, [r3, #64]
 307 0030 02F40032 		and	r2, r2, #131072
 308 0034 0192     		str	r2, [sp, #4]
 160:Core/Src/stm32f4xx_hal_msp.c **** 
 309              		.loc 1 160 5 view .LVU65
 310 0036 019A     		ldr	r2, [sp, #4]
 311              	.LBE6:
 160:Core/Src/stm32f4xx_hal_msp.c **** 
 312              		.loc 1 160 5 view .LVU66
ARM GAS  /tmp/cci0RZyu.s 			page 10


 162:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 313              		.loc 1 162 5 view .LVU67
 314              	.LBB7:
 162:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 315              		.loc 1 162 5 view .LVU68
 316 0038 0291     		str	r1, [sp, #8]
 162:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 317              		.loc 1 162 5 view .LVU69
 318 003a 1A6B     		ldr	r2, [r3, #48]
 319 003c 42F00102 		orr	r2, r2, #1
 320 0040 1A63     		str	r2, [r3, #48]
 162:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 321              		.loc 1 162 5 view .LVU70
 322 0042 1B6B     		ldr	r3, [r3, #48]
 323 0044 03F00103 		and	r3, r3, #1
 324 0048 0293     		str	r3, [sp, #8]
 162:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 325              		.loc 1 162 5 view .LVU71
 326 004a 029B     		ldr	r3, [sp, #8]
 327              	.LBE7:
 162:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 328              		.loc 1 162 5 view .LVU72
 167:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 329              		.loc 1 167 5 view .LVU73
 167:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 330              		.loc 1 167 25 is_stmt 0 view .LVU74
 331 004c 0C23     		movs	r3, #12
 332 004e 0393     		str	r3, [sp, #12]
 168:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 333              		.loc 1 168 5 is_stmt 1 view .LVU75
 168:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 334              		.loc 1 168 26 is_stmt 0 view .LVU76
 335 0050 0223     		movs	r3, #2
 336 0052 0493     		str	r3, [sp, #16]
 169:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 337              		.loc 1 169 5 is_stmt 1 view .LVU77
 170:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 338              		.loc 1 170 5 view .LVU78
 170:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 339              		.loc 1 170 27 is_stmt 0 view .LVU79
 340 0054 0323     		movs	r3, #3
 341 0056 0693     		str	r3, [sp, #24]
 171:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 342              		.loc 1 171 5 is_stmt 1 view .LVU80
 171:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 343              		.loc 1 171 31 is_stmt 0 view .LVU81
 344 0058 0723     		movs	r3, #7
 345 005a 0793     		str	r3, [sp, #28]
 172:Core/Src/stm32f4xx_hal_msp.c **** 
 346              		.loc 1 172 5 is_stmt 1 view .LVU82
 347 005c 03A9     		add	r1, sp, #12
 348 005e 0348     		ldr	r0, .L21+4
 349              	.LVL14:
 172:Core/Src/stm32f4xx_hal_msp.c **** 
 350              		.loc 1 172 5 is_stmt 0 view .LVU83
 351 0060 FFF7FEFF 		bl	HAL_GPIO_Init
 352              	.LVL15:
ARM GAS  /tmp/cci0RZyu.s 			page 11


 353              		.loc 1 180 1 view .LVU84
 354 0064 D8E7     		b	.L17
 355              	.L22:
 356 0066 00BF     		.align	2
 357              	.L21:
 358 0068 00440040 		.word	1073759232
 359 006c 00000240 		.word	1073872896
 360              		.cfi_endproc
 361              	.LFE223:
 363              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 364              		.align	1
 365              		.global	HAL_UART_MspDeInit
 366              		.syntax unified
 367              		.thumb
 368              		.thumb_func
 370              	HAL_UART_MspDeInit:
 371              	.LVL16:
 372              	.LFB224:
 181:Core/Src/stm32f4xx_hal_msp.c **** 
 182:Core/Src/stm32f4xx_hal_msp.c **** /**
 183:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 184:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 185:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 186:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 187:Core/Src/stm32f4xx_hal_msp.c **** */
 188:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 189:Core/Src/stm32f4xx_hal_msp.c **** {
 373              		.loc 1 189 1 is_stmt 1 view -0
 374              		.cfi_startproc
 375              		@ args = 0, pretend = 0, frame = 0
 376              		@ frame_needed = 0, uses_anonymous_args = 0
 377              		.loc 1 189 1 is_stmt 0 view .LVU86
 378 0000 08B5     		push	{r3, lr}
 379              		.cfi_def_cfa_offset 8
 380              		.cfi_offset 3, -8
 381              		.cfi_offset 14, -4
 190:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART2)
 382              		.loc 1 190 3 is_stmt 1 view .LVU87
 383              		.loc 1 190 11 is_stmt 0 view .LVU88
 384 0002 0268     		ldr	r2, [r0]
 385              		.loc 1 190 5 view .LVU89
 386 0004 064B     		ldr	r3, .L27
 387 0006 9A42     		cmp	r2, r3
 388 0008 00D0     		beq	.L26
 389              	.LVL17:
 390              	.L23:
 191:Core/Src/stm32f4xx_hal_msp.c ****   {
 192:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 193:Core/Src/stm32f4xx_hal_msp.c **** 
 194:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 195:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 196:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 197:Core/Src/stm32f4xx_hal_msp.c **** 
 198:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 199:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> USART2_TX
 200:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> USART2_RX
 201:Core/Src/stm32f4xx_hal_msp.c ****     */
ARM GAS  /tmp/cci0RZyu.s 			page 12


 202:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, USART_TX_Pin|USART_RX_Pin);
 203:Core/Src/stm32f4xx_hal_msp.c **** 
 204:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 205:Core/Src/stm32f4xx_hal_msp.c **** 
 206:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 207:Core/Src/stm32f4xx_hal_msp.c ****   }
 208:Core/Src/stm32f4xx_hal_msp.c **** 
 209:Core/Src/stm32f4xx_hal_msp.c **** }
 391              		.loc 1 209 1 view .LVU90
 392 000a 08BD     		pop	{r3, pc}
 393              	.LVL18:
 394              	.L26:
 196:Core/Src/stm32f4xx_hal_msp.c **** 
 395              		.loc 1 196 5 is_stmt 1 view .LVU91
 396 000c 054A     		ldr	r2, .L27+4
 397 000e 136C     		ldr	r3, [r2, #64]
 398 0010 23F40033 		bic	r3, r3, #131072
 399 0014 1364     		str	r3, [r2, #64]
 202:Core/Src/stm32f4xx_hal_msp.c **** 
 400              		.loc 1 202 5 view .LVU92
 401 0016 0C21     		movs	r1, #12
 402 0018 0348     		ldr	r0, .L27+8
 403              	.LVL19:
 202:Core/Src/stm32f4xx_hal_msp.c **** 
 404              		.loc 1 202 5 is_stmt 0 view .LVU93
 405 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 406              	.LVL20:
 407              		.loc 1 209 1 view .LVU94
 408 001e F4E7     		b	.L23
 409              	.L28:
 410              		.align	2
 411              	.L27:
 412 0020 00440040 		.word	1073759232
 413 0024 00380240 		.word	1073887232
 414 0028 00000240 		.word	1073872896
 415              		.cfi_endproc
 416              	.LFE224:
 418              		.text
 419              	.Letext0:
 420              		.file 2 "/home/dorijan/.config/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-tools/arm-n
 421              		.file 3 "/home/dorijan/.config/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-tools/arm-n
 422              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f411xe.h"
 423              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 424              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 425              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 426              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 427              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_adc.h"
 428              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 429              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
ARM GAS  /tmp/cci0RZyu.s 			page 13


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_hal_msp.c
     /tmp/cci0RZyu.s:21     .text.HAL_MspInit:00000000 $t
     /tmp/cci0RZyu.s:27     .text.HAL_MspInit:00000000 HAL_MspInit
     /tmp/cci0RZyu.s:84     .text.HAL_MspInit:0000003c $d
     /tmp/cci0RZyu.s:89     .text.HAL_ADC_MspInit:00000000 $t
     /tmp/cci0RZyu.s:95     .text.HAL_ADC_MspInit:00000000 HAL_ADC_MspInit
     /tmp/cci0RZyu.s:190    .text.HAL_ADC_MspInit:00000064 $d
     /tmp/cci0RZyu.s:195    .text.HAL_ADC_MspDeInit:00000000 $t
     /tmp/cci0RZyu.s:201    .text.HAL_ADC_MspDeInit:00000000 HAL_ADC_MspDeInit
     /tmp/cci0RZyu.s:243    .text.HAL_ADC_MspDeInit:00000020 $d
     /tmp/cci0RZyu.s:250    .text.HAL_UART_MspInit:00000000 $t
     /tmp/cci0RZyu.s:256    .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
     /tmp/cci0RZyu.s:358    .text.HAL_UART_MspInit:00000068 $d
     /tmp/cci0RZyu.s:364    .text.HAL_UART_MspDeInit:00000000 $t
     /tmp/cci0RZyu.s:370    .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
     /tmp/cci0RZyu.s:412    .text.HAL_UART_MspDeInit:00000020 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriorityGrouping
HAL_GPIO_Init
HAL_GPIO_DeInit
