
*** Running vivado
    with args -log ebaz4205_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source ebaz4205_wrapper.tcl -notrace


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source ebaz4205_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/IP_ps2_mouse'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/IP_rgb2dvi'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/IP_axis_capture'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/IP_axi_dynclk'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/guido/Xilinx-tools/Vivado/2022.2/data/ip'.
Command: link_design -top ebaz4205_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_DivideBy4_25MHz_0/ebaz4205_DivideBy4_25MHz_0.dcp' for cell 'ebaz4205_i/DivideBy2_50MHz'
INFO: [Project 1-454] Reading design checkpoint '/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axis_capture_0_4/ebaz4205_axis_capture_0_4.dcp' for cell 'ebaz4205_i/axis_capture_RF'
INFO: [Project 1-454] Reading design checkpoint '/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_ps2_mouse_0_0/ebaz4205_ps2_mouse_0_0.dcp' for cell 'ebaz4205_i/ps2_mouse_0'
INFO: [Project 1-454] Reading design checkpoint '/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axis_mux_0_0/ebaz4205_axis_mux_0_0.dcp' for cell 'ebaz4205_i/ADC_TestGen/axis_mux_0'
INFO: [Project 1-454] Reading design checkpoint '/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_dds_compiler_0_0/ebaz4205_dds_compiler_0_0.dcp' for cell 'ebaz4205_i/ADC_TestGen/TestGen/RF_test_10MHz'
INFO: [Project 1-454] Reading design checkpoint '/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_gpio_1_0/ebaz4205_axi_gpio_1_0.dcp' for cell 'ebaz4205_i/ADC_TestGen/TestGen/axi_gpio_ADC_TEST'
INFO: [Project 1-454] Reading design checkpoint '/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_c_addsub_0_1/ebaz4205_c_addsub_0_1.dcp' for cell 'ebaz4205_i/ADC_TestGen/TestGen/c_addsub_0'
INFO: [Project 1-454] Reading design checkpoint '/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_dds_axi_interface_0_2/ebaz4205_dds_axi_interface_0_2.dcp' for cell 'ebaz4205_i/ADC_TestGen/TestGen/dds_axi_interface_0'
INFO: [Project 1-454] Reading design checkpoint '/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_dds_compiler_0_2/ebaz4205_dds_compiler_0_2.dcp' for cell 'ebaz4205_i/ADC_TestGen/TestGen/dds_compiler_1KHz'
INFO: [Project 1-454] Reading design checkpoint '/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_mult_gen_0_2/ebaz4205_mult_gen_0_2.dcp' for cell 'ebaz4205_i/ADC_TestGen/TestGen/mult_gen_AM_modulator'
INFO: [Project 1-454] Reading design checkpoint '/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_mult_gen_0_1/ebaz4205_mult_gen_0_1.dcp' for cell 'ebaz4205_i/AM_demodulator/I_square'
INFO: [Project 1-454] Reading design checkpoint '/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_mult_gen_1_0/ebaz4205_mult_gen_1_0.dcp' for cell 'ebaz4205_i/AM_demodulator/Q_square'
INFO: [Project 1-454] Reading design checkpoint '/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_c_addsub_0_0/ebaz4205_c_addsub_0_0.dcp' for cell 'ebaz4205_i/AM_demodulator/c_addsub_0'
INFO: [Project 1-454] Reading design checkpoint '/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_sqrt32_0_0/ebaz4205_sqrt32_0_0.dcp' for cell 'ebaz4205_i/AM_demodulator/sqrt32_0'
INFO: [Project 1-454] Reading design checkpoint '/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_mult_sin_0/ebaz4205_mult_sin_0.dcp' for cell 'ebaz4205_i/DDC/ComplexMult/mult_cos'
INFO: [Project 1-454] Reading design checkpoint '/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_mult_gen_0_0/ebaz4205_mult_gen_0_0.dcp' for cell 'ebaz4205_i/DDC/ComplexMult/mult_sin'
INFO: [Project 1-454] Reading design checkpoint '/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_RF_test_1MHz_0/ebaz4205_RF_test_1MHz_0.dcp' for cell 'ebaz4205_i/DDC/LO/DDS_LO'
INFO: [Project 1-454] Reading design checkpoint '/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_dds_axi_interface_0_0/ebaz4205_dds_axi_interface_0_0.dcp' for cell 'ebaz4205_i/DDC/LO/DDS_LO_axi_interface'
INFO: [Project 1-454] Reading design checkpoint '/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_cic_compiler_0_0/ebaz4205_cic_compiler_0_0.dcp' for cell 'ebaz4205_i/FILTER/CIC_I_1024'
INFO: [Project 1-454] Reading design checkpoint '/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_cic_compiler_0_1/ebaz4205_cic_compiler_0_1.dcp' for cell 'ebaz4205_i/FILTER/CIC_Q_1024'
INFO: [Project 1-454] Reading design checkpoint '/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_fir_compiler_0_0/ebaz4205_fir_compiler_0_0.dcp' for cell 'ebaz4205_i/FILTER/FIR_I_2'
INFO: [Project 1-454] Reading design checkpoint '/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_fir_compiler_0_1/ebaz4205_fir_compiler_0_1.dcp' for cell 'ebaz4205_i/FILTER/FIR_Q_2'
INFO: [Project 1-454] Reading design checkpoint '/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_gpio_0_1/ebaz4205_axi_gpio_0_1.dcp' for cell 'ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN'
INFO: [Project 1-454] Reading design checkpoint '/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_interface_DEC_RATE_Q_0/ebaz4205_axi_interface_DEC_RATE_Q_0.dcp' for cell 'ebaz4205_i/FILTER/axi_interface_DEC_RATE_I'
INFO: [Project 1-454] Reading design checkpoint '/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_dds_axi_interface_0_1/ebaz4205_dds_axi_interface_0_1.dcp' for cell 'ebaz4205_i/FILTER/axi_interface_DEC_RATE_Q'
INFO: [Project 1-454] Reading design checkpoint '/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_mult_gen_0_3/ebaz4205_mult_gen_0_3.dcp' for cell 'ebaz4205_i/FILTER/mult_by_GAIN_I'
INFO: [Project 1-454] Reading design checkpoint '/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_mult_by_4_0/ebaz4205_mult_by_4_0.dcp' for cell 'ebaz4205_i/FILTER/mult_by_GAIN_Q'
INFO: [Project 1-454] Reading design checkpoint '/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_dynclk_0_0/ebaz4205_axi_dynclk_0_0.dcp' for cell 'ebaz4205_i/HDMI/axi_dynclk_0'
INFO: [Project 1-454] Reading design checkpoint '/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_gpio_0_3/ebaz4205_axi_gpio_0_3.dcp' for cell 'ebaz4205_i/HDMI/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_gpio_0_2/ebaz4205_axi_gpio_0_2.dcp' for cell 'ebaz4205_i/HDMI/axi_gpio_hdmi'
INFO: [Project 1-454] Reading design checkpoint '/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_vdma_0_0/ebaz4205_axi_vdma_0_0.dcp' for cell 'ebaz4205_i/HDMI/axi_vdma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axis_subset_converter_0_0/ebaz4205_axis_subset_converter_0_0.dcp' for cell 'ebaz4205_i/HDMI/axis_subset_converter_0'
INFO: [Project 1-454] Reading design checkpoint '/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_rgb2dvi_0_3/ebaz4205_rgb2dvi_0_3.dcp' for cell 'ebaz4205_i/HDMI/rgb2dvi_0'
INFO: [Project 1-454] Reading design checkpoint '/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_v_axi4s_vid_out_0_1/ebaz4205_v_axi4s_vid_out_0_1.dcp' for cell 'ebaz4205_i/HDMI/v_axi4s_vid_out_0'
INFO: [Project 1-454] Reading design checkpoint '/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_v_tc_0_0/ebaz4205_v_tc_0_0.dcp' for cell 'ebaz4205_i/HDMI/v_tc_0'
INFO: [Project 1-454] Reading design checkpoint '/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_auto_pc_0/ebaz4205_auto_pc_0.dcp' for cell 'ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_s00_data_fifo_0/ebaz4205_s00_data_fifo_0.dcp' for cell 'ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo'
INFO: [Project 1-454] Reading design checkpoint '/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_s00_regslice_0/ebaz4205_s00_regslice_0.dcp' for cell 'ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_regslice'
INFO: [Project 1-454] Reading design checkpoint '/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_DivideBy10_0/ebaz4205_DivideBy10_0.dcp' for cell 'ebaz4205_i/I2S/DivideBy10'
INFO: [Project 1-454] Reading design checkpoint '/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_I2S_Transmitter_0_2/ebaz4205_I2S_Transmitter_0_2.dcp' for cell 'ebaz4205_i/I2S/I2S_Transmitter_0'
INFO: [Project 1-454] Reading design checkpoint '/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_DivideBy2N_0_0/ebaz4205_DivideBy2N_0_0.dcp' for cell 'ebaz4205_i/PS/DivideBy4_25MHz'
INFO: [Project 1-454] Reading design checkpoint '/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_proc_sys_reset_0_0/ebaz4205_proc_sys_reset_0_0.dcp' for cell 'ebaz4205_i/PS/proc_sys_reset_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_processing_system7_0_0/ebaz4205_processing_system7_0_0.dcp' for cell 'ebaz4205_i/PS/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_rst_ENET0_GMII_RX_CLK_0_100M_0/ebaz4205_rst_ENET0_GMII_RX_CLK_0_100M_0.dcp' for cell 'ebaz4205_i/PS/rst_ENET0_GMII_RX_CLK_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_rst_ps7_0_140M_0/ebaz4205_rst_ps7_0_140M_0.dcp' for cell 'ebaz4205_i/PS/rst_ps7_0_140M'
INFO: [Project 1-454] Reading design checkpoint '/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_rst_ps7_0_64M_0/ebaz4205_rst_ps7_0_64M_0.dcp' for cell 'ebaz4205_i/PS/rst_ps7_0_64M'
INFO: [Project 1-454] Reading design checkpoint '/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_xbar_0/ebaz4205_xbar_0.dcp' for cell 'ebaz4205_i/ps7_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_auto_cc_0/ebaz4205_auto_cc_0.dcp' for cell 'ebaz4205_i/ps7_axi_periph/m01_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_auto_cc_1/ebaz4205_auto_cc_1.dcp' for cell 'ebaz4205_i/ps7_axi_periph/m04_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_auto_cc_2/ebaz4205_auto_cc_2.dcp' for cell 'ebaz4205_i/ps7_axi_periph/m05_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_auto_cc_3/ebaz4205_auto_cc_3.dcp' for cell 'ebaz4205_i/ps7_axi_periph/m06_couplers/auto_cc'
INFO: [Project 1-454] Reading design checkpoint '/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_auto_pc_1/ebaz4205_auto_pc_1.dcp' for cell 'ebaz4205_i/ps7_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2029.211 ; gain = 0.000 ; free physical = 19551 ; free virtual = 23174
INFO: [Netlist 29-17] Analyzing 1356 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_gpio_1_0/ebaz4205_axi_gpio_1_0.xdc] for cell 'ebaz4205_i/ADC_TestGen/TestGen/axi_gpio_ADC_TEST/U0'
Finished Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_gpio_1_0/ebaz4205_axi_gpio_1_0.xdc] for cell 'ebaz4205_i/ADC_TestGen/TestGen/axi_gpio_ADC_TEST/U0'
Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_gpio_0_3/ebaz4205_axi_gpio_0_3.xdc] for cell 'ebaz4205_i/HDMI/axi_gpio_0/U0'
Finished Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_gpio_0_3/ebaz4205_axi_gpio_0_3.xdc] for cell 'ebaz4205_i/HDMI/axi_gpio_0/U0'
Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_gpio_0_3/ebaz4205_axi_gpio_0_3_board.xdc] for cell 'ebaz4205_i/HDMI/axi_gpio_0/U0'
Finished Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_gpio_0_3/ebaz4205_axi_gpio_0_3_board.xdc] for cell 'ebaz4205_i/HDMI/axi_gpio_0/U0'
Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_vdma_0_0/ebaz4205_axi_vdma_0_0.xdc] for cell 'ebaz4205_i/HDMI/axi_vdma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_vdma_0_0/ebaz4205_axi_vdma_0_0.xdc:60]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_vdma_0_0/ebaz4205_axi_vdma_0_0.xdc:64]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_vdma_0_0/ebaz4205_axi_vdma_0_0.xdc:88]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_vdma_0_0/ebaz4205_axi_vdma_0_0.xdc:92]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_vdma_0_0/ebaz4205_axi_vdma_0_0.xdc:96]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_vdma_0_0/ebaz4205_axi_vdma_0_0.xdc:100]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_vdma_0_0/ebaz4205_axi_vdma_0_0.xdc:104]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_vdma_0_0/ebaz4205_axi_vdma_0_0.xdc:108]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_vdma_0_0/ebaz4205_axi_vdma_0_0.xdc:116]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_vdma_0_0/ebaz4205_axi_vdma_0_0.xdc:120]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_vdma_0_0/ebaz4205_axi_vdma_0_0.xdc:124]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_vdma_0_0/ebaz4205_axi_vdma_0_0.xdc:136]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_vdma_0_0/ebaz4205_axi_vdma_0_0.xdc:140]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_vdma_0_0/ebaz4205_axi_vdma_0_0.xdc:144]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_vdma_0_0/ebaz4205_axi_vdma_0_0.xdc:148]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_vdma_0_0/ebaz4205_axi_vdma_0_0.xdc:152]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_vdma_0_0/ebaz4205_axi_vdma_0_0.xdc:156]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_vdma_0_0/ebaz4205_axi_vdma_0_0.xdc:160]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_vdma_0_0/ebaz4205_axi_vdma_0_0.xdc:164]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_vdma_0_0/ebaz4205_axi_vdma_0_0.xdc:168]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_vdma_0_0/ebaz4205_axi_vdma_0_0.xdc:172]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_vdma_0_0/ebaz4205_axi_vdma_0_0.xdc:176]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-4' -to list should not be empty. [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_vdma_0_0/ebaz4205_axi_vdma_0_0.xdc:180]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_vdma_0_0/ebaz4205_axi_vdma_0_0.xdc:184]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_vdma_0_0/ebaz4205_axi_vdma_0_0.xdc:192]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_vdma_0_0/ebaz4205_axi_vdma_0_0.xdc:196]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_vdma_0_0/ebaz4205_axi_vdma_0_0.xdc:200]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_vdma_0_0/ebaz4205_axi_vdma_0_0.xdc:204]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_vdma_0_0/ebaz4205_axi_vdma_0_0.xdc:208]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_vdma_0_0/ebaz4205_axi_vdma_0_0.xdc:212]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_vdma_0_0/ebaz4205_axi_vdma_0_0.xdc:216]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-6' -to list should not be empty. [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_vdma_0_0/ebaz4205_axi_vdma_0_0.xdc:220]
Finished Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_vdma_0_0/ebaz4205_axi_vdma_0_0.xdc] for cell 'ebaz4205_i/HDMI/axi_vdma_0/U0'
Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_gpio_0_2/ebaz4205_axi_gpio_0_2.xdc] for cell 'ebaz4205_i/HDMI/axi_gpio_hdmi/U0'
Finished Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_gpio_0_2/ebaz4205_axi_gpio_0_2.xdc] for cell 'ebaz4205_i/HDMI/axi_gpio_hdmi/U0'
Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_gpio_0_2/ebaz4205_axi_gpio_0_2_board.xdc] for cell 'ebaz4205_i/HDMI/axi_gpio_hdmi/U0'
Finished Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_gpio_0_2/ebaz4205_axi_gpio_0_2_board.xdc] for cell 'ebaz4205_i/HDMI/axi_gpio_hdmi/U0'
Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_rgb2dvi_0_3/src/rgb2dvi.xdc] for cell 'ebaz4205_i/HDMI/rgb2dvi_0/U0'
Finished Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_rgb2dvi_0_3/src/rgb2dvi.xdc] for cell 'ebaz4205_i/HDMI/rgb2dvi_0/U0'
Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_fir_compiler_0_1/constraints/fir_compiler_v7_2.xdc] for cell 'ebaz4205_i/FILTER/FIR_Q_2/U0'
Finished Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_fir_compiler_0_1/constraints/fir_compiler_v7_2.xdc] for cell 'ebaz4205_i/FILTER/FIR_Q_2/U0'
Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_fir_compiler_0_0/constraints/fir_compiler_v7_2.xdc] for cell 'ebaz4205_i/FILTER/FIR_I_2/U0'
Finished Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_fir_compiler_0_0/constraints/fir_compiler_v7_2.xdc] for cell 'ebaz4205_i/FILTER/FIR_I_2/U0'
Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_gpio_0_1/ebaz4205_axi_gpio_0_1.xdc] for cell 'ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0'
Finished Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_gpio_0_1/ebaz4205_axi_gpio_0_1.xdc] for cell 'ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0'
Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_gpio_0_1/ebaz4205_axi_gpio_0_1_board.xdc] for cell 'ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0'
Finished Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_gpio_0_1/ebaz4205_axi_gpio_0_1_board.xdc] for cell 'ebaz4205_i/FILTER/axi_gpio_FILTER_GAIN/U0'
Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_proc_sys_reset_0_0/ebaz4205_proc_sys_reset_0_0_board.xdc] for cell 'ebaz4205_i/PS/proc_sys_reset_0_100M/U0'
Finished Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_proc_sys_reset_0_0/ebaz4205_proc_sys_reset_0_0_board.xdc] for cell 'ebaz4205_i/PS/proc_sys_reset_0_100M/U0'
Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_gpio_1_0/ebaz4205_axi_gpio_1_0_board.xdc] for cell 'ebaz4205_i/ADC_TestGen/TestGen/axi_gpio_ADC_TEST/U0'
Finished Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_gpio_1_0/ebaz4205_axi_gpio_1_0_board.xdc] for cell 'ebaz4205_i/ADC_TestGen/TestGen/axi_gpio_ADC_TEST/U0'
Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_rst_ps7_0_140M_0/ebaz4205_rst_ps7_0_140M_0.xdc] for cell 'ebaz4205_i/PS/rst_ps7_0_140M/U0'
Finished Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_rst_ps7_0_140M_0/ebaz4205_rst_ps7_0_140M_0.xdc] for cell 'ebaz4205_i/PS/rst_ps7_0_140M/U0'
Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_rst_ps7_0_140M_0/ebaz4205_rst_ps7_0_140M_0_board.xdc] for cell 'ebaz4205_i/PS/rst_ps7_0_140M/U0'
Finished Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_rst_ps7_0_140M_0/ebaz4205_rst_ps7_0_140M_0_board.xdc] for cell 'ebaz4205_i/PS/rst_ps7_0_140M/U0'
Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_rst_ps7_0_64M_0/ebaz4205_rst_ps7_0_64M_0.xdc] for cell 'ebaz4205_i/PS/rst_ps7_0_64M/U0'
Finished Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_rst_ps7_0_64M_0/ebaz4205_rst_ps7_0_64M_0.xdc] for cell 'ebaz4205_i/PS/rst_ps7_0_64M/U0'
Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_rst_ps7_0_64M_0/ebaz4205_rst_ps7_0_64M_0_board.xdc] for cell 'ebaz4205_i/PS/rst_ps7_0_64M/U0'
Finished Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_rst_ps7_0_64M_0/ebaz4205_rst_ps7_0_64M_0_board.xdc] for cell 'ebaz4205_i/PS/rst_ps7_0_64M/U0'
Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_rst_ENET0_GMII_RX_CLK_0_100M_0/ebaz4205_rst_ENET0_GMII_RX_CLK_0_100M_0.xdc] for cell 'ebaz4205_i/PS/rst_ENET0_GMII_RX_CLK_0_100M/U0'
Finished Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_rst_ENET0_GMII_RX_CLK_0_100M_0/ebaz4205_rst_ENET0_GMII_RX_CLK_0_100M_0.xdc] for cell 'ebaz4205_i/PS/rst_ENET0_GMII_RX_CLK_0_100M/U0'
Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_rst_ENET0_GMII_RX_CLK_0_100M_0/ebaz4205_rst_ENET0_GMII_RX_CLK_0_100M_0_board.xdc] for cell 'ebaz4205_i/PS/rst_ENET0_GMII_RX_CLK_0_100M/U0'
Finished Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_rst_ENET0_GMII_RX_CLK_0_100M_0/ebaz4205_rst_ENET0_GMII_RX_CLK_0_100M_0_board.xdc] for cell 'ebaz4205_i/PS/rst_ENET0_GMII_RX_CLK_0_100M/U0'
Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_processing_system7_0_0/ebaz4205_processing_system7_0_0.xdc] for cell 'ebaz4205_i/PS/processing_system7_0/inst'
WARNING: [Vivado 12-2489] -input_jitter contains time 0.468750 which will be rounded to 0.469 to ensure it is an integer multiple of 1 picosecond [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_processing_system7_0_0/ebaz4205_processing_system7_0_0.xdc:21]
WARNING: [Vivado 12-2489] -input_jitter contains time 0.206250 which will be rounded to 0.206 to ensure it is an integer multiple of 1 picosecond [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_processing_system7_0_0/ebaz4205_processing_system7_0_0.xdc:24]
Finished Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_processing_system7_0_0/ebaz4205_processing_system7_0_0.xdc] for cell 'ebaz4205_i/PS/processing_system7_0/inst'
Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_proc_sys_reset_0_0/ebaz4205_proc_sys_reset_0_0.xdc] for cell 'ebaz4205_i/PS/proc_sys_reset_0_100M/U0'
Finished Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_proc_sys_reset_0_0/ebaz4205_proc_sys_reset_0_0.xdc] for cell 'ebaz4205_i/PS/proc_sys_reset_0_100M/U0'
Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.srcs/constrs_1/imports/new/ebaz4205.xdc]
Finished Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.srcs/constrs_1/imports/new/ebaz4205.xdc]
Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_rgb2dvi_0_3/src/rgb2dvi_clocks.xdc] for cell 'ebaz4205_i/HDMI/rgb2dvi_0/U0'
Finished Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_rgb2dvi_0_3/src/rgb2dvi_clocks.xdc] for cell 'ebaz4205_i/HDMI/rgb2dvi_0/U0'
Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_vdma_0_0/ebaz4205_axi_vdma_0_0_clocks.xdc] for cell 'ebaz4205_i/HDMI/axi_vdma_0/U0'
Finished Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_axi_vdma_0_0/ebaz4205_axi_vdma_0_0_clocks.xdc] for cell 'ebaz4205_i/HDMI/axi_vdma_0/U0'
Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_v_tc_0_0/ebaz4205_v_tc_0_0_clocks.xdc] for cell 'ebaz4205_i/HDMI/v_tc_0/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_v_tc_0_0/ebaz4205_v_tc_0_0_clocks.xdc:2]
INFO: [Timing 38-2] Deriving generated clocks [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_v_tc_0_0/ebaz4205_v_tc_0_0_clocks.xdc:2]
Finished Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_v_tc_0_0/ebaz4205_v_tc_0_0_clocks.xdc] for cell 'ebaz4205_i/HDMI/v_tc_0/U0'
Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_s00_regslice_0/ebaz4205_s00_regslice_0_clocks.xdc] for cell 'ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_regslice/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-7' -to list should not be empty. [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_s00_regslice_0/ebaz4205_s00_regslice_0_clocks.xdc:10]
Finished Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_s00_regslice_0/ebaz4205_s00_regslice_0_clocks.xdc] for cell 'ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_regslice/inst'
Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_s00_data_fifo_0/ebaz4205_s00_data_fifo_0_clocks.xdc] for cell 'ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst'
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_s00_data_fifo_0/ebaz4205_s00_data_fifo_0_clocks.xdc:2]
Finished Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_s00_data_fifo_0/ebaz4205_s00_data_fifo_0_clocks.xdc] for cell 'ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst'
Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_v_axi4s_vid_out_0_1/ebaz4205_v_axi4s_vid_out_0_1_clocks.xdc] for cell 'ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst'
Finished Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_v_axi4s_vid_out_0_1/ebaz4205_v_axi4s_vid_out_0_1_clocks.xdc] for cell 'ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst'
Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_auto_cc_0/ebaz4205_auto_cc_0_clocks.xdc] for cell 'ebaz4205_i/ps7_axi_periph/m01_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_auto_cc_0/ebaz4205_auto_cc_0_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_auto_cc_0/ebaz4205_auto_cc_0_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_auto_cc_0/ebaz4205_auto_cc_0_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_auto_cc_0/ebaz4205_auto_cc_0_clocks.xdc:17]
Finished Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_auto_cc_0/ebaz4205_auto_cc_0_clocks.xdc] for cell 'ebaz4205_i/ps7_axi_periph/m01_couplers/auto_cc/inst'
Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_auto_cc_1/ebaz4205_auto_cc_1_clocks.xdc] for cell 'ebaz4205_i/ps7_axi_periph/m04_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_auto_cc_1/ebaz4205_auto_cc_1_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_auto_cc_1/ebaz4205_auto_cc_1_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_auto_cc_1/ebaz4205_auto_cc_1_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_auto_cc_1/ebaz4205_auto_cc_1_clocks.xdc:17]
Finished Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_auto_cc_1/ebaz4205_auto_cc_1_clocks.xdc] for cell 'ebaz4205_i/ps7_axi_periph/m04_couplers/auto_cc/inst'
Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_auto_cc_2/ebaz4205_auto_cc_2_clocks.xdc] for cell 'ebaz4205_i/ps7_axi_periph/m05_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_auto_cc_2/ebaz4205_auto_cc_2_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_auto_cc_2/ebaz4205_auto_cc_2_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_auto_cc_2/ebaz4205_auto_cc_2_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_auto_cc_2/ebaz4205_auto_cc_2_clocks.xdc:17]
Finished Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_auto_cc_2/ebaz4205_auto_cc_2_clocks.xdc] for cell 'ebaz4205_i/ps7_axi_periph/m05_couplers/auto_cc/inst'
Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_auto_cc_3/ebaz4205_auto_cc_3_clocks.xdc] for cell 'ebaz4205_i/ps7_axi_periph/m06_couplers/auto_cc/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_auto_cc_3/ebaz4205_auto_cc_3_clocks.xdc:7]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_auto_cc_3/ebaz4205_auto_cc_3_clocks.xdc:10]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-15' -to list should not be empty. [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_auto_cc_3/ebaz4205_auto_cc_3_clocks.xdc:13]
WARNING: [Vivado_Tcl 4-939] Waiver ID 'LUTAR-1' object list should not be empty (perhaps an invalid wildcard was used or only unsupported objects). [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_auto_cc_3/ebaz4205_auto_cc_3_clocks.xdc:17]
Finished Parsing XDC File [/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.gen/sources_1/bd/ebaz4205/ip/ebaz4205_auto_cc_3/ebaz4205_auto_cc_3_clocks.xdc] for cell 'ebaz4205_i/ps7_axi_periph/m06_couplers/auto_cc/inst'
INFO: [Project 1-1714] 77 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 11 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3218.520 ; gain = 0.000 ; free physical = 19024 ; free virtual = 22647
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 196 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 3 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 150 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 

69 Infos, 52 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:19 . Memory (MB): peak = 3218.520 ; gain = 1189.309 ; free physical = 19024 ; free virtual = 22647
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.46 . Memory (MB): peak = 3218.520 ; gain = 0.000 ; free physical = 19011 ; free virtual = 22634

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 16548526c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.58 . Memory (MB): peak = 3218.520 ; gain = 0.000 ; free physical = 18990 ; free virtual = 22614

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1287] Pulled Inverter ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/vert_count[0]_i_3 into driver instance ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/zero_vsize_err_i_2, which resulted in an inversion of 77 pins
INFO: [Opt 31-1287] Pulled Inverter ebaz4205_i/HDMI/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[9]_i_1 into driver instance ebaz4205_i/HDMI/rgb2dvi_0/U0/DataEncoders[1].DataEncoder/pDataOutRaw[9]_i_2__0, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter ebaz4205_i/HDMI/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[9]_i_1__0 into driver instance ebaz4205_i/HDMI/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/pDataOutRaw[9]_i_2__1, which resulted in an inversion of 9 pins
INFO: [Opt 31-1287] Pulled Inverter ebaz4205_i/HDMI/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2[7]_i_1 into driver instance ebaz4205_i/HDMI/rgb2dvi_0/U0/DataEncoders[2].DataEncoder/q_m_2[7]_i_2__1, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1 into driver instance ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst//i_, which resulted in an inversion of 2 pins
INFO: [Opt 31-138] Pushed 1 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: fb7b56ad

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.89 . Memory (MB): peak = 3218.520 ; gain = 0.000 ; free physical = 18769 ; free virtual = 22392
INFO: [Opt 31-389] Phase Retarget created 398 cells and removed 791 cells
INFO: [Opt 31-1021] In phase Retarget, 74 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 392e2c88

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 3218.520 ; gain = 0.000 ; free physical = 18769 ; free virtual = 22393
INFO: [Opt 31-389] Phase Constant propagation created 851 cells and removed 1469 cells
INFO: [Opt 31-1021] In phase Constant propagation, 427 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 6d2c83bf

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3218.520 ; gain = 0.000 ; free physical = 18761 ; free virtual = 22384
INFO: [Opt 31-389] Phase Sweep created 5 cells and removed 1679 cells
INFO: [Opt 31-1021] In phase Sweep, 139 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG ebaz4205_i/DivideBy2_50MHz/inst/clk_out_BUFG_inst to drive 178 load(s) on clock net ebaz4205_i/DivideBy2_50MHz/inst/clk_out_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 783447b2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3218.520 ; gain = 0.000 ; free physical = 18760 ; free virtual = 22383
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 783447b2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3218.520 ; gain = 0.000 ; free physical = 18760 ; free virtual = 22383
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 5dddffc4

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3218.520 ; gain = 0.000 ; free physical = 18760 ; free virtual = 22383
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 42 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             398  |             791  |                                             74  |
|  Constant propagation         |             851  |            1469  |                                            427  |
|  Sweep                        |               5  |            1679  |                                            139  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             42  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3218.520 ; gain = 0.000 ; free physical = 18760 ; free virtual = 22383
Ending Logic Optimization Task | Checksum: 187a0b0f1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3218.520 ; gain = 0.000 ; free physical = 18760 ; free virtual = 22383

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 15 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 5 newly gated: 0 Total Ports: 30
Ending PowerOpt Patch Enables Task | Checksum: f46f055d

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3277.082 ; gain = 0.000 ; free physical = 18719 ; free virtual = 22343
Ending Power Optimization Task | Checksum: f46f055d

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 3277.082 ; gain = 58.562 ; free physical = 18745 ; free virtual = 22369

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: f46f055d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3277.082 ; gain = 0.000 ; free physical = 18745 ; free virtual = 22369

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3277.082 ; gain = 0.000 ; free physical = 18745 ; free virtual = 22369
Ending Netlist Obfuscation Task | Checksum: c1113353

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3277.082 ; gain = 0.000 ; free physical = 18745 ; free virtual = 22369
INFO: [Common 17-83] Releasing license: Implementation
102 Infos, 52 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 3277.082 ; gain = 58.562 ; free physical = 18745 ; free virtual = 22369
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3277.082 ; gain = 0.000 ; free physical = 18717 ; free virtual = 22343
INFO: [Common 17-1381] The checkpoint '/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.runs/impl_1/ebaz4205_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ebaz4205_wrapper_drc_opted.rpt -pb ebaz4205_wrapper_drc_opted.pb -rpx ebaz4205_wrapper_drc_opted.rpx
Command: report_drc -file ebaz4205_wrapper_drc_opted.rpt -pb ebaz4205_wrapper_drc_opted.pb -rpx ebaz4205_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.runs/impl_1/ebaz4205_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3284.137 ; gain = 0.000 ; free physical = 18661 ; free virtual = 22295
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 890225a8

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3284.137 ; gain = 0.000 ; free physical = 18661 ; free virtual = 22295
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3284.137 ; gain = 0.000 ; free physical = 18661 ; free virtual = 22295

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fabde653

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.91 . Memory (MB): peak = 3284.137 ; gain = 0.000 ; free physical = 18650 ; free virtual = 22283

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: ef7de8e7

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3284.137 ; gain = 0.000 ; free physical = 18648 ; free virtual = 22282

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: ef7de8e7

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3284.137 ; gain = 0.000 ; free physical = 18650 ; free virtual = 22283
Phase 1 Placer Initialization | Checksum: ef7de8e7

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3284.137 ; gain = 0.000 ; free physical = 18650 ; free virtual = 22283

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: d3d6e3ba

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 3284.137 ; gain = 0.000 ; free physical = 18623 ; free virtual = 22257

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: cff04d2b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3284.137 ; gain = 0.000 ; free physical = 18625 ; free virtual = 22258

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: a79e8e34

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 3284.137 ; gain = 0.000 ; free physical = 18625 ; free virtual = 22258

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 12cfdf2e4

Time (s): cpu = 00:00:31 ; elapsed = 00:00:10 . Memory (MB): peak = 3284.137 ; gain = 0.000 ; free physical = 18611 ; free virtual = 22244

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 15 LUTNM shape to break, 380 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 15, total 15, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 173 nets or LUTs. Breaked 15 LUTs, combined 158 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3284.137 ; gain = 0.000 ; free physical = 18610 ; free virtual = 22243

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           15  |            158  |                   173  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           15  |            158  |                   173  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 121182e76

Time (s): cpu = 00:00:33 ; elapsed = 00:00:12 . Memory (MB): peak = 3284.137 ; gain = 0.000 ; free physical = 18618 ; free virtual = 22251
Phase 2.4 Global Placement Core | Checksum: 17b70d17f

Time (s): cpu = 00:00:34 ; elapsed = 00:00:12 . Memory (MB): peak = 3284.137 ; gain = 0.000 ; free physical = 18618 ; free virtual = 22251
Phase 2 Global Placement | Checksum: 17b70d17f

Time (s): cpu = 00:00:34 ; elapsed = 00:00:12 . Memory (MB): peak = 3284.137 ; gain = 0.000 ; free physical = 18621 ; free virtual = 22254

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1f02bd1c2

Time (s): cpu = 00:00:35 ; elapsed = 00:00:12 . Memory (MB): peak = 3284.137 ; gain = 0.000 ; free physical = 18624 ; free virtual = 22258

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 12bd94fb6

Time (s): cpu = 00:00:38 ; elapsed = 00:00:14 . Memory (MB): peak = 3284.137 ; gain = 0.000 ; free physical = 18622 ; free virtual = 22255

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 17c975e5f

Time (s): cpu = 00:00:38 ; elapsed = 00:00:14 . Memory (MB): peak = 3284.137 ; gain = 0.000 ; free physical = 18622 ; free virtual = 22255

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1bad0a2a1

Time (s): cpu = 00:00:39 ; elapsed = 00:00:14 . Memory (MB): peak = 3284.137 ; gain = 0.000 ; free physical = 18622 ; free virtual = 22255

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1d91b938b

Time (s): cpu = 00:00:42 ; elapsed = 00:00:15 . Memory (MB): peak = 3284.137 ; gain = 0.000 ; free physical = 18602 ; free virtual = 22235

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1b4352a09

Time (s): cpu = 00:00:46 ; elapsed = 00:00:18 . Memory (MB): peak = 3284.137 ; gain = 0.000 ; free physical = 18596 ; free virtual = 22229

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 193a94f34

Time (s): cpu = 00:00:46 ; elapsed = 00:00:18 . Memory (MB): peak = 3284.137 ; gain = 0.000 ; free physical = 18598 ; free virtual = 22231

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: b1ed7dee

Time (s): cpu = 00:00:46 ; elapsed = 00:00:18 . Memory (MB): peak = 3284.137 ; gain = 0.000 ; free physical = 18598 ; free virtual = 22231

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 11d0d4ecb

Time (s): cpu = 00:00:52 ; elapsed = 00:00:20 . Memory (MB): peak = 3284.137 ; gain = 0.000 ; free physical = 18588 ; free virtual = 22221
Phase 3 Detail Placement | Checksum: 11d0d4ecb

Time (s): cpu = 00:00:52 ; elapsed = 00:00:21 . Memory (MB): peak = 3284.137 ; gain = 0.000 ; free physical = 18588 ; free virtual = 22221

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1d647fd7b

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-36.740 | TNS=-883.200 |
Phase 1 Physical Synthesis Initialization | Checksum: 18ec6d4eb

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.36 . Memory (MB): peak = 3284.137 ; gain = 0.000 ; free physical = 18584 ; free virtual = 22217
INFO: [Place 46-33] Processed net ebaz4205_i/HDMI/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1857f9327

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.57 . Memory (MB): peak = 3284.137 ; gain = 0.000 ; free physical = 18584 ; free virtual = 22217
Phase 4.1.1.1 BUFG Insertion | Checksum: 1d647fd7b

Time (s): cpu = 00:01:00 ; elapsed = 00:00:23 . Memory (MB): peak = 3284.137 ; gain = 0.000 ; free physical = 18588 ; free virtual = 22221

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-30.934. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 23ad47fad

Time (s): cpu = 00:01:10 ; elapsed = 00:00:32 . Memory (MB): peak = 3284.137 ; gain = 0.000 ; free physical = 18605 ; free virtual = 22238

Time (s): cpu = 00:01:10 ; elapsed = 00:00:32 . Memory (MB): peak = 3284.137 ; gain = 0.000 ; free physical = 18605 ; free virtual = 22238
Phase 4.1 Post Commit Optimization | Checksum: 23ad47fad

Time (s): cpu = 00:01:10 ; elapsed = 00:00:32 . Memory (MB): peak = 3284.137 ; gain = 0.000 ; free physical = 18605 ; free virtual = 22238

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 23ad47fad

Time (s): cpu = 00:01:10 ; elapsed = 00:00:33 . Memory (MB): peak = 3284.137 ; gain = 0.000 ; free physical = 18608 ; free virtual = 22241

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                2x2|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 23ad47fad

Time (s): cpu = 00:01:10 ; elapsed = 00:00:33 . Memory (MB): peak = 3284.137 ; gain = 0.000 ; free physical = 18608 ; free virtual = 22241
Phase 4.3 Placer Reporting | Checksum: 23ad47fad

Time (s): cpu = 00:01:10 ; elapsed = 00:00:33 . Memory (MB): peak = 3284.137 ; gain = 0.000 ; free physical = 18608 ; free virtual = 22241

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3284.137 ; gain = 0.000 ; free physical = 18608 ; free virtual = 22241

Time (s): cpu = 00:01:10 ; elapsed = 00:00:33 . Memory (MB): peak = 3284.137 ; gain = 0.000 ; free physical = 18608 ; free virtual = 22241
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1e07ec4fa

Time (s): cpu = 00:01:10 ; elapsed = 00:00:33 . Memory (MB): peak = 3284.137 ; gain = 0.000 ; free physical = 18608 ; free virtual = 22241
Ending Placer Task | Checksum: 13bd6efee

Time (s): cpu = 00:01:10 ; elapsed = 00:00:33 . Memory (MB): peak = 3284.137 ; gain = 0.000 ; free physical = 18607 ; free virtual = 22240
INFO: [Common 17-83] Releasing license: Implementation
143 Infos, 52 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:12 ; elapsed = 00:00:34 . Memory (MB): peak = 3284.137 ; gain = 0.000 ; free physical = 18623 ; free virtual = 22257
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3284.137 ; gain = 0.000 ; free physical = 18570 ; free virtual = 22239
INFO: [Common 17-1381] The checkpoint '/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.runs/impl_1/ebaz4205_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file ebaz4205_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3284.137 ; gain = 0.000 ; free physical = 18580 ; free virtual = 22225
INFO: [runtcl-4] Executing : report_utilization -file ebaz4205_wrapper_utilization_placed.rpt -pb ebaz4205_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file ebaz4205_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3284.137 ; gain = 0.000 ; free physical = 18588 ; free virtual = 22233
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3284.137 ; gain = 0.000 ; free physical = 18558 ; free virtual = 22204
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 4.61s |  WALL: 1.44s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3284.137 ; gain = 0.000 ; free physical = 18558 ; free virtual = 22204

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-30.934 | TNS=-816.479 |
Phase 1 Physical Synthesis Initialization | Checksum: da8add39

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3284.137 ; gain = 0.000 ; free physical = 18562 ; free virtual = 22207
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-30.934 | TNS=-816.479 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: da8add39

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3284.137 ; gain = 0.000 ; free physical = 18562 ; free virtual = 22207

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-30.934 | TNS=-816.479 |
INFO: [Physopt 32-663] Processed net ebaz4205_i/I2S/I2S_Transmitter_0/inst/buffer[0].  Re-placed instance ebaz4205_i/I2S/I2S_Transmitter_0/inst/buffer_reg[0]
INFO: [Physopt 32-735] Processed net ebaz4205_i/I2S/I2S_Transmitter_0/inst/buffer[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-30.916 | TNS=-816.461 |
INFO: [Physopt 32-702] Processed net ebaz4205_i/I2S/I2S_Transmitter_0/inst/buffer[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0015. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0015. Critical path length was reduced through logic transformation on cell ebaz4205_i/AM_demodulator/sqrt32_0/U[0]_INST_0_i_2_comp.
INFO: [Physopt 32-735] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0013. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-30.899 | TNS=-816.455 |
INFO: [Physopt 32-663] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0011.  Re-placed instance ebaz4205_i/AM_demodulator/sqrt32_0/U[0]_INST_0_i_9
INFO: [Physopt 32-735] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0011. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-30.826 | TNS=-816.309 |
INFO: [Physopt 32-710] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0015. Critical path length was reduced through logic transformation on cell ebaz4205_i/AM_demodulator/sqrt32_0/U[0]_INST_0_i_2_comp_1.
INFO: [Physopt 32-735] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0011. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-30.225 | TNS=-815.149 |
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0009. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0007. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0005. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/U[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/U[1]. Critical path length was reduced through logic transformation on cell ebaz4205_i/AM_demodulator/sqrt32_0/U[1]_INST_0_comp.
INFO: [Physopt 32-735] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0115. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-29.928 | TNS=-813.989 |
INFO: [Physopt 32-710] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/U[1]. Critical path length was reduced through logic transformation on cell ebaz4205_i/AM_demodulator/sqrt32_0/U[1]_INST_0_comp_1.
INFO: [Physopt 32-735] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0113. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-29.777 | TNS=-813.461 |
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0111. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0111. Critical path length was reduced through logic transformation on cell ebaz4205_i/AM_demodulator/sqrt32_0/U[1]_INST_0_i_9_comp.
INFO: [Physopt 32-735] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0109. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-29.678 | TNS=-813.070 |
INFO: [Physopt 32-663] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0209.  Re-placed instance ebaz4205_i/AM_demodulator/sqrt32_0/U[1]_INST_0_i_17
INFO: [Physopt 32-735] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0209. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-29.644 | TNS=-812.934 |
INFO: [Physopt 32-663] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0115_repN_1.  Re-placed instance ebaz4205_i/AM_demodulator/sqrt32_0/U[1]_INST_0_i_4_comp_1
INFO: [Physopt 32-735] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0115_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-29.628 | TNS=-812.870 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0109_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-29.614 | TNS=-812.814 |
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0109_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0211. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/U[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/U[2]. Critical path length was reduced through logic transformation on cell ebaz4205_i/AM_demodulator/sqrt32_0/U[2]_INST_0_comp.
INFO: [Physopt 32-735] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0216. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-29.408 | TNS=-811.416 |
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0115_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0115_repN. Critical path length was reduced through logic transformation on cell ebaz4205_i/AM_demodulator/sqrt32_0/U[1]_INST_0_i_4_comp_2.
INFO: [Physopt 32-735] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0217. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-29.395 | TNS=-811.366 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-735] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0115_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-29.377 | TNS=-811.294 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0218. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-29.367 | TNS=-811.254 |
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0115_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0216.  Re-placed instance ebaz4205_i/AM_demodulator/sqrt32_0/U[1]_INST_0_i_3
INFO: [Physopt 32-735] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0216. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-29.339 | TNS=-811.142 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0216. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-29.316 | TNS=-811.050 |
INFO: [Physopt 32-710] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/U[2]. Critical path length was reduced through logic transformation on cell ebaz4205_i/AM_demodulator/sqrt32_0/U[2]_INST_0_comp_1.
INFO: [Physopt 32-735] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0214. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-29.271 | TNS=-810.078 |
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0218. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0218. Critical path length was reduced through logic transformation on cell ebaz4205_i/AM_demodulator/sqrt32_0/U[1]_INST_0_i_1_comp.
INFO: [Physopt 32-735] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0217. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-29.211 | TNS=-809.838 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0217. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-29.131 | TNS=-809.518 |
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0217. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0217. Critical path length was reduced through logic transformation on cell ebaz4205_i/AM_demodulator/sqrt32_0/U[1]_INST_0_i_2_comp_1.
INFO: [Physopt 32-735] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0216. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-29.081 | TNS=-809.358 |
INFO: [Physopt 32-710] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0218. Critical path length was reduced through logic transformation on cell ebaz4205_i/AM_demodulator/sqrt32_0/U[1]_INST_0_i_1_comp_1.
INFO: [Physopt 32-735] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0216. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-28.961 | TNS=-808.940 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0214_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-28.923 | TNS=-808.712 |
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0212. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0210. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0208. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0206. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0318. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0318. Critical path length was reduced through logic transformation on cell ebaz4205_i/AM_demodulator/sqrt32_0/U[3]_INST_0_i_2_comp.
INFO: [Physopt 32-735] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0316. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-28.628 | TNS=-806.372 |
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0314. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0312. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-28.599 | TNS=-806.140 |
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0316_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0418.  Re-placed instance ebaz4205_i/AM_demodulator/sqrt32_0/U[3]_INST_0_i_5
INFO: [Physopt 32-735] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0418. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-28.587 | TNS=-806.044 |
INFO: [Physopt 32-663] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0316_repN.  Re-placed instance ebaz4205_i/AM_demodulator/sqrt32_0/U[3]_INST_0_i_3_comp
INFO: [Physopt 32-735] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0316_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-28.555 | TNS=-805.788 |
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0418. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0418. Critical path length was reduced through logic transformation on cell ebaz4205_i/AM_demodulator/sqrt32_0/U[3]_INST_0_i_5_comp.
INFO: [Physopt 32-735] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/U[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-28.536 | TNS=-805.678 |
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0312. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0310. Replicated 1 times.
INFO: [Physopt 32-735] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0310. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-28.533 | TNS=-805.659 |
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0417. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/U[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/U[4]. Critical path length was reduced through logic transformation on cell ebaz4205_i/AM_demodulator/sqrt32_0/U[4]_INST_0_comp_2.
INFO: [Physopt 32-735] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0419. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-28.533 | TNS=-804.668 |
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0310. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0308. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0308. Critical path length was reduced through logic transformation on cell ebaz4205_i/AM_demodulator/sqrt32_0/U[3]_INST_0_i_15_comp.
INFO: [Physopt 32-735] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0419. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-28.531 | TNS=-804.662 |
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0409. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0409. Critical path length was reduced through logic transformation on cell ebaz4205_i/AM_demodulator/sqrt32_0/U[3]_INST_0_i_16_comp.
INFO: [Physopt 32-735] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0419. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-28.457 | TNS=-804.100 |
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0410. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0410. Critical path length was reduced through logic transformation on cell ebaz4205_i/AM_demodulator/sqrt32_0/U[3]_INST_0_i_17_comp.
INFO: [Physopt 32-735] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0419. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-28.225 | TNS=-802.272 |
INFO: [Physopt 32-710] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0308. Critical path length was reduced through logic transformation on cell ebaz4205_i/AM_demodulator/sqrt32_0/U[3]_INST_0_i_15_comp_1.
INFO: [Physopt 32-735] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0417. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-28.207 | TNS=-802.152 |
INFO: [Physopt 32-710] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0409. Critical path length was reduced through logic transformation on cell ebaz4205_i/AM_demodulator/sqrt32_0/U[3]_INST_0_i_16_comp_1.
INFO: [Physopt 32-735] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0417. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-28.155 | TNS=-801.776 |
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0417. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0415. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0413. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0411. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/U[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/U[5]. Critical path length was reduced through logic transformation on cell ebaz4205_i/AM_demodulator/sqrt32_0/U[5]_INST_0_comp.
INFO: [Physopt 32-735] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0519. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.925 | TNS=-798.300 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0521. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.891 | TNS=-798.028 |
INFO: [Physopt 32-663] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0419_repN_2.  Re-placed instance ebaz4205_i/AM_demodulator/sqrt32_0/U[4]_INST_0_i_3_comp_2
INFO: [Physopt 32-735] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0419_repN_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.858 | TNS=-797.764 |
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0419_repN_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0519.  Re-placed instance ebaz4205_i/AM_demodulator/sqrt32_0/U[4]_INST_0_i_6
INFO: [Physopt 32-735] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0519. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.815 | TNS=-797.420 |
INFO: [Physopt 32-710] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0419_repN_2. Critical path length was reduced through logic transformation on cell ebaz4205_i/AM_demodulator/sqrt32_0/U[4]_INST_0_i_3_comp_8.
INFO: [Physopt 32-735] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0519. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.806 | TNS=-797.367 |
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0520. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0520. Critical path length was reduced through logic transformation on cell ebaz4205_i/AM_demodulator/sqrt32_0/U[4]_INST_0_i_2_comp.
INFO: [Physopt 32-735] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0519. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.761 | TNS=-797.045 |
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0521. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0521. Critical path length was reduced through logic transformation on cell ebaz4205_i/AM_demodulator/sqrt32_0/U[3]_INST_0_i_19_comp.
INFO: [Physopt 32-735] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0520. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.752 | TNS=-796.993 |
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0517. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0515. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0513. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0622. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0622. Critical path length was reduced through logic transformation on cell ebaz4205_i/AM_demodulator/sqrt32_0/U[5]_INST_0_i_17_comp.
INFO: [Physopt 32-735] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0620. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.714 | TNS=-796.561 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0614. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.707 | TNS=-796.477 |
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/U[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/U[6]. Critical path length was reduced through logic transformation on cell ebaz4205_i/AM_demodulator/sqrt32_0/U[6]_INST_0_comp.
INFO: [Physopt 32-735] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0620. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.605 | TNS=-795.051 |
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0620_repN_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0721.  Re-placed instance ebaz4205_i/AM_demodulator/sqrt32_0/U[6]_INST_0_i_3
INFO: [Physopt 32-735] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0721. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.589 | TNS=-794.827 |
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0721. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/U[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0722. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0720. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.534 | TNS=-793.947 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0720. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.302 | TNS=-790.235 |
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0720. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0718. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0716. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0823. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0821. Replicated 1 times.
INFO: [Physopt 32-735] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0821. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.291 | TNS=-790.045 |
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0821. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0920. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.239 | TNS=-789.109 |
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0819. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/U[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0923. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0921. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/U[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/x1126. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/U[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b1126. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b1124. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b1227. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.181 | TNS=-787.601 |
INFO: [Physopt 32-81] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b1227. Replicated 1 times.
INFO: [Physopt 32-735] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b1227. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.157 | TNS=-787.033 |
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b1227. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/U[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/U[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/S[31]. Replicated 3 times.
INFO: [Physopt 32-735] Processed net ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/S[31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.148 | TNS=-786.733 |
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/x1225. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/x1328.  Re-placed instance ebaz4205_i/AM_demodulator/sqrt32_0/U[11]_INST_0_i_1
INFO: [Physopt 32-735] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/x1328. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.136 | TNS=-786.445 |
INFO: [Physopt 32-663] Processed net ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/S[31]_repN.  Re-placed instance ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[32]_replica
INFO: [Physopt 32-735] Processed net ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/S[31]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.127 | TNS=-786.193 |
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/S[31]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/P[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__2_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp5[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry__2_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 11 pins.
INFO: [Physopt 32-735] Processed net ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__2_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.127 | TNS=-785.913 |
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__2_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[1]_1[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[1]_11. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[1]_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[1]_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[1].ppadd.b_is_even.stageN.lut_sig. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.127 | TNS=-783.243 |
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp1[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__49_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__49_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__49_carry__0_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[2]_2[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[2]_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[1].ppadd.b_is_even.stageN.lut_sig. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.127 | TNS=-782.885 |
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/P[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__3_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__3_i_1_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 11 pins.
INFO: [Physopt 32-735] Processed net ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry__3_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.127 | TNS=-782.641 |
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_15. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_11. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.lut_sig. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.127 | TNS=-780.800 |
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__49_carry__0_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[3]_3[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[3]_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[1].ppadd.b_is_even.stageN.lut_sig. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ls/opt_has_pipe.first_q[1]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ls/opt_has_pipe.first_q[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.127 | TNS=-781.743 |
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/P[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__2_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp5[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry__2_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.127 | TNS=-781.507 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[2].ppadd.b_is_even.stageN.lut_sig. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.127 | TNS=-779.899 |
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry__3_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp1[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__49_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__49_carry__1_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.127 | TNS=-779.334 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[11].ppadd.b_is_even.stageN.lut_sig. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.127 | TNS=-779.149 |
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[3].ppadd.b_is_even.stageN.lut_sig. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ls/opt_has_pipe.first_q[3]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ls/opt_has_pipe.first_q[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.127 | TNS=-779.129 |
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[3].carrychain[2].ppadd.b_is_even.stageN.lut_sig. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ls/opt_has_pipe.first_q[2]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ls/opt_has_pipe.first_q[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.127 | TNS=-778.170 |
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__49_carry__2_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[2]_2[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[2]_11. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[2]_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[2]_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[1].ppadd.b_is_even.stageN.lut_sig. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q[1]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.127 | TNS=-777.644 |
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[9].ppadd.b_is_even.stageN.lut_sig. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q[1]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.127 | TNS=-777.615 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[4].ppadd.b_is_even.stageN.lut_sig. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.127 | TNS=-777.540 |
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry__2_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__1_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[0]_0[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[5].ppadd.b_is_even.stageN.lut_sig. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q[5]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.127 | TNS=-779.581 |
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry__2_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp1[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__49_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__49_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 11 pins.
INFO: [Physopt 32-735] Processed net ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__49_carry_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.127 | TNS=-776.866 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[4].ppadd.b_is_even.stageN.lut_sig. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.127 | TNS=-776.771 |
INFO: [Physopt 32-81] Processed net ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q[0]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.127 | TNS=-776.701 |
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__49_carry__1_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[2]_2[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[2]_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[4].ppadd.b_is_even.stageN.lut_sig. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ls/opt_has_pipe.first_q[4]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ls/opt_has_pipe.first_q[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.127 | TNS=-776.371 |
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[6].ppadd.b_is_even.stageN.lut_sig. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q[6]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q[6]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.127 | TNS=-776.841 |
INFO: [Physopt 32-702] Processed net ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.gaxi_mm_cc_pkt_rd.rd_fifo_free_space_reg[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.rd_fifo_free_space[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/_inferred__0/i__carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.rd_fifo_free_space1.  Re-placed instance ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/i__carry_i_1
INFO: [Physopt 32-735] Processed net ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/gaxi_full_lite.gread_ch.gaxi_pkt_fifo_rd.rd_fifo_free_space1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.127 | TNS=-776.808 |
INFO: [Physopt 32-702] Processed net ebaz4205_i/I2S/I2S_Transmitter_0/inst/buffer[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0015. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0009. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0007. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0005. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/U[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.087 | TNS=-776.648 |
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/U[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0115_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0218.  Re-placed instance ebaz4205_i/AM_demodulator/sqrt32_0/U[1]_INST_0_i_1_comp_1
INFO: [Physopt 32-735] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0218. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.084 | TNS=-776.636 |
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0111. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0109_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0211. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/U[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0212. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0210. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0208. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0206. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0318. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0314. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0312. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.022 | TNS=-776.140 |
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0312. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0412. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/U[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0417. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0415. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0413. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0411. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/U[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0517. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0515. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0513. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/U[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0620_repN_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0721. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/U[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0722. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0720. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0718. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0716. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0823. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0821. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0819. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/U[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0923. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0921. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/U[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/x1126. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/U[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b1126. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b1124. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b1227. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/U[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/U[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/S[31]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/P[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__2_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp5[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry__2_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.022 | TNS=-776.096 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry__2_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.022 | TNS=-775.760 |
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry__2_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp1[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 11 pins.
INFO: [Physopt 32-735] Processed net ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__49_carry__0_i_1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.022 | TNS=-774.698 |
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/P[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__3_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__3_i_1_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry__3_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp1[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__49_carry__2_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[2]_2[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[0].ppadd.b_is_even.stageLSB.lut_sig. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q[0].  Re-placed instance ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q_reg[0]
INFO: [Physopt 32-735] Processed net ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.022 | TNS=-774.086 |
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/P[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__2_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp5[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry__2_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__2_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[12].ppadd.b_is_even.stageN.lut_sig. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ms/opt_has_pipe.first_q[4].  Re-placed instance ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ms/opt_has_pipe.first_q_reg[4]
INFO: [Physopt 32-735] Processed net ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ms/opt_has_pipe.first_q[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.022 | TNS=-774.056 |
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[1]_1[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[1].ppadd.b_is_even.stageN.lut_sig. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.022 | TNS=-773.510 |
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__1_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[0]_0[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[5].ppadd.b_is_even.stageN.lut_sig. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q[4].  Re-placed instance ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q_reg[4]
INFO: [Physopt 32-735] Processed net ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q[4]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.022 | TNS=-772.880 |
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp1[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__49_carry__0_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[2]_2[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[1].ppadd.b_is_even.stageN.lut_sig. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.022 | TNS=-772.876 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[7].ppadd.b_is_even.stageN.lut_sig. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.022 | TNS=-772.844 |
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[11].ppadd.b_is_even.stageN.lut_sig. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ms/opt_has_pipe.first_q[3].  Re-placed instance ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ms/opt_has_pipe.first_q_reg[3]
INFO: [Physopt 32-735] Processed net ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ms/opt_has_pipe.first_q[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.022 | TNS=-772.821 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[7].ppadd.b_is_even.stageN.lut_sig. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.022 | TNS=-772.821 |
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__49_carry__1_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[2]_2[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[7].ppadd.b_is_even.stageN.lut_sig. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.022 | TNS=-772.809 |
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[0].carrychain[1].ppadd.b_is_even.stageN.lut_sig. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ls/opt_has_pipe.first_q[0].  Re-placed instance ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ls/opt_has_pipe.first_q_reg[0]
INFO: [Physopt 32-735] Processed net ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ls/opt_has_pipe.first_q[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.022 | TNS=-772.791 |
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[9].ppadd.b_is_even.stageN.lut_sig. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ms/opt_has_pipe.first_q[1].  Re-placed instance ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ms/opt_has_pipe.first_q_reg[1]
INFO: [Physopt 32-735] Processed net ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ms/opt_has_pipe.first_q[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.022 | TNS=-772.770 |
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[13].ppadd.b_is_even.stageN.lut_sig. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q[5].  Re-placed instance ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q_reg[5]
INFO: [Physopt 32-735] Processed net ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms/opt_has_pipe.first_q[5]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.022 | TNS=-772.758 |
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[1].ppadd.b_is_even.stageN.lut_sig. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ls/opt_has_pipe.first_q[1]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.022 | TNS=-772.758 |
Phase 3 Critical Path Optimization | Checksum: eedacb50

Time (s): cpu = 00:01:18 ; elapsed = 00:00:24 . Memory (MB): peak = 3284.137 ; gain = 0.000 ; free physical = 18540 ; free virtual = 22187

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-27.022 | TNS=-772.758 |
INFO: [Physopt 32-702] Processed net ebaz4205_i/I2S/I2S_Transmitter_0/inst/buffer[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/U[0]. Critical path length was reduced through logic transformation on cell ebaz4205_i/AM_demodulator/sqrt32_0/U[0]_INST_0_comp.
INFO: [Physopt 32-735] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0015. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-26.909 | TNS=-772.534 |
INFO: [Common 17-14] Message 'Physopt 32-619' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0009. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0007. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0005. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/U[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0111. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0109_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0211. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/U[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0212. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0210. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0208. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0206. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0318. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0314. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0312. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0412. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/U[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/U[4]. Critical path length was reduced through logic transformation on cell ebaz4205_i/AM_demodulator/sqrt32_0/U[4]_INST_0_comp_3.
INFO: [Physopt 32-735] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0417. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0316_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0418. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0419. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0419. Critical path length was reduced through logic transformation on cell ebaz4205_i/AM_demodulator/sqrt32_0/U[4]_INST_0_i_3_comp_9.
INFO: [Physopt 32-735] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0417. Optimization improves timing on the net.
INFO: [Physopt 32-663] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0419_repN_1.  Re-placed instance ebaz4205_i/AM_demodulator/sqrt32_0/U[4]_INST_0_i_3_comp_1
INFO: [Physopt 32-735] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0419_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/U[4]_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/U[4]_repN_1. Critical path length was reduced through logic transformation on cell ebaz4205_i/AM_demodulator/sqrt32_0/U[4]_INST_0_comp_4.
INFO: [Physopt 32-735] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0417. Optimization improves timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0419_repN. Optimization improves timing on the net.
INFO: [Common 17-14] Message 'Physopt 32-735' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0310. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0410. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0417. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0415. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0413. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0411. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/U[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0517. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0515. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0513. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/U[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0620_repN_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0721. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/U[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0722. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0720. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0718. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0716. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0823. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0821. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0819. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/U[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0923. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0921. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/U[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/x1126. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/U[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b1126. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b1124. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b1227. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/U[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/U[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/S[31]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/P[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__2_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp5[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry__2_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__2_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[1]_1[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[1]_11. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[1]_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[1]_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[1].carrychain[1].ppadd.b_is_even.stageN.lut_sig. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ls/opt_has_pipe.first_q[1]_repN. Replicated 1 times.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/O. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_15. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/P[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__3_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__3_i_1_n_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry__3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry__3_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp1[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__49_carry__2_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[2]_2[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[2]_11. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[2]_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[2]_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[2].ppadd.b_is_even.stageN.lut_sig. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_cos/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls/opt_has_pipe.first_q[2]. Replicated 1 times.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp_carry__0_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[1]_1[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ls/opt_has_pipe.first_q[0]. Replicated 1 times.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-663] Processed net ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ls/opt_has_pipe.first_q[1]_repN_1.  Re-placed instance ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ls/opt_has_pipe.first_q_reg[1]_replica_1
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[0]_11. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp1[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__49_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__49_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__49_carry__0_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[2]_2[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_cout[2]_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[1].ppadd.b_is_even.stageN.lut_sig. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ls/opt_has_pipe.first_q[1]_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/I2S/I2S_Transmitter_0/inst/buffer[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0009. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0007. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0005. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0105. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/U[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0111. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0109_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0211. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/U[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0212. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0210. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0208. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0206. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0318. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0314. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0312. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0310. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0410. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0417. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0415. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0413. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0411. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/U[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0517. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0515. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0513. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/U[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0620_repN_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/x0721. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/U[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0722. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0720. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0718. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0716. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0823. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0821. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0819. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/U[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0923. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b0921. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/U[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/x1126. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/U[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b1126. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b1124. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/inst/b1227. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/U[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/sqrt32_0/U[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/AM_demodulator/c_addsub_0/U0/xst_addsub/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/S[31]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/P[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/PS/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__206_carry__2_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp5[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__101_carry__2_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp1[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp__49_carry__0_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/pp_out[2]_2[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/NxM_mult.ppgen[2].carrychain[1].ppadd.b_is_even.stageN.lut_sig. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/ComplexMult/mult_sin/U0/i_mult/gLUT.gLUT_speed.iLUT/plusOp7[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net ebaz4205_i/DDC/LO/DDS_LO/U0/i_synth/i_dds/I_SINCOS.i_std_rom.i_rom/i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ls/opt_has_pipe.first_q[1]_repN_1. Optimizations did not improve timing on the net.
Phase 4 Critical Path Optimization | Checksum: eedacb50

Time (s): cpu = 00:02:02 ; elapsed = 00:00:36 . Memory (MB): peak = 3284.137 ; gain = 0.000 ; free physical = 18541 ; free virtual = 22188
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3284.137 ; gain = 0.000 ; free physical = 18541 ; free virtual = 22188
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-26.800 | TNS=-770.848 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          4.134  |         45.631  |           18  |              0  |                   108  |           0  |           2  |  00:00:34  |
|  Total          |          4.134  |         45.631  |           18  |              0  |                   108  |           0  |           3  |  00:00:35  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3284.137 ; gain = 0.000 ; free physical = 18541 ; free virtual = 22188
Ending Physical Synthesis Task | Checksum: c38f2d98

Time (s): cpu = 00:02:03 ; elapsed = 00:00:37 . Memory (MB): peak = 3284.137 ; gain = 0.000 ; free physical = 18541 ; free virtual = 22188
INFO: [Common 17-83] Releasing license: Implementation
863 Infos, 52 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:02:07 ; elapsed = 00:00:38 . Memory (MB): peak = 3284.137 ; gain = 0.000 ; free physical = 18549 ; free virtual = 22196
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3284.137 ; gain = 0.000 ; free physical = 18514 ; free virtual = 22195
INFO: [Common 17-1381] The checkpoint '/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.runs/impl_1/ebaz4205_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 83597866 ConstDB: 0 ShapeSum: 858dbb3 RouteDB: 0
Post Restoration Checksum: NetGraph: dd47f949 NumContArr: 27083d39 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 104503682

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 3284.137 ; gain = 0.000 ; free physical = 18485 ; free virtual = 22144

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 104503682

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 3284.137 ; gain = 0.000 ; free physical = 18455 ; free virtual = 22115

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 104503682

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 3284.137 ; gain = 0.000 ; free physical = 18455 ; free virtual = 22114
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 14c07fe53

Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 3284.137 ; gain = 0.000 ; free physical = 18441 ; free virtual = 22100
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-25.762| TNS=-752.156| WHS=-0.350 | THS=-417.675|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 1d8719871

Time (s): cpu = 00:00:25 ; elapsed = 00:00:11 . Memory (MB): peak = 3284.137 ; gain = 0.000 ; free physical = 18432 ; free virtual = 22092
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-25.762| TNS=-751.763| WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 1a7119153

Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 3284.137 ; gain = 0.000 ; free physical = 18426 ; free virtual = 22089

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0388514 %
  Global Horizontal Routing Utilization  = 0.0296415 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 23627
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 23625
  Number of Partially Routed Nets     = 2
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 10841b5ad

Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 3284.137 ; gain = 0.000 ; free physical = 18423 ; free virtual = 22086

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 10841b5ad

Time (s): cpu = 00:00:26 ; elapsed = 00:00:11 . Memory (MB): peak = 3284.137 ; gain = 0.000 ; free physical = 18423 ; free virtual = 22086
Phase 3 Initial Routing | Checksum: 29b590f05

Time (s): cpu = 00:00:31 ; elapsed = 00:00:13 . Memory (MB): peak = 3284.137 ; gain = 0.000 ; free physical = 18405 ; free virtual = 22069
INFO: [Route 35-580] Design has 25 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+========================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                                    |
+====================+===================+========================================================+
| clk_fpga_1         | clk_fpga_1        | ebaz4205_i/I2S/I2S_Transmitter_0/inst/buffer_reg[16]/D |
| clk_fpga_1         | clk_fpga_1        | ebaz4205_i/I2S/I2S_Transmitter_0/inst/buffer_reg[18]/D |
| clk_fpga_1         | clk_fpga_1        | ebaz4205_i/I2S/I2S_Transmitter_0/inst/buffer_reg[21]/D |
| clk_fpga_1         | clk_fpga_1        | ebaz4205_i/I2S/I2S_Transmitter_0/inst/buffer_reg[5]/D  |
| clk_fpga_1         | clk_fpga_1        | ebaz4205_i/I2S/I2S_Transmitter_0/inst/buffer_reg[22]/D |
+--------------------+-------------------+--------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1337
 Number of Nodes with overlaps = 278
 Number of Nodes with overlaps = 104
 Number of Nodes with overlaps = 68
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-32.703| TNS=-919.769| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 140b456b5

Time (s): cpu = 00:00:53 ; elapsed = 00:00:28 . Memory (MB): peak = 3284.137 ; gain = 0.000 ; free physical = 18406 ; free virtual = 22069

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 206
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-38.469| TNS=-993.265| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 15d30b043

Time (s): cpu = 00:01:08 ; elapsed = 00:00:42 . Memory (MB): peak = 3284.137 ; gain = 0.000 ; free physical = 18401 ; free virtual = 22064
Phase 4 Rip-up And Reroute | Checksum: 15d30b043

Time (s): cpu = 00:01:08 ; elapsed = 00:00:42 . Memory (MB): peak = 3284.137 ; gain = 0.000 ; free physical = 18401 ; free virtual = 22064

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1c0a06bf2

Time (s): cpu = 00:01:10 ; elapsed = 00:00:43 . Memory (MB): peak = 3284.137 ; gain = 0.000 ; free physical = 18400 ; free virtual = 22064
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-32.703| TNS=-914.121| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 123fabb92

Time (s): cpu = 00:01:11 ; elapsed = 00:00:43 . Memory (MB): peak = 3284.137 ; gain = 0.000 ; free physical = 18397 ; free virtual = 22060

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 123fabb92

Time (s): cpu = 00:01:11 ; elapsed = 00:00:43 . Memory (MB): peak = 3284.137 ; gain = 0.000 ; free physical = 18397 ; free virtual = 22060
Phase 5 Delay and Skew Optimization | Checksum: 123fabb92

Time (s): cpu = 00:01:11 ; elapsed = 00:00:43 . Memory (MB): peak = 3284.137 ; gain = 0.000 ; free physical = 18397 ; free virtual = 22060

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1871ab8af

Time (s): cpu = 00:01:13 ; elapsed = 00:00:44 . Memory (MB): peak = 3284.137 ; gain = 0.000 ; free physical = 18397 ; free virtual = 22060
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-32.324| TNS=-881.774| WHS=0.001  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1d11f9045

Time (s): cpu = 00:01:13 ; elapsed = 00:00:44 . Memory (MB): peak = 3284.137 ; gain = 0.000 ; free physical = 18397 ; free virtual = 22060
Phase 6 Post Hold Fix | Checksum: 1d11f9045

Time (s): cpu = 00:01:13 ; elapsed = 00:00:44 . Memory (MB): peak = 3284.137 ; gain = 0.000 ; free physical = 18397 ; free virtual = 22060

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 10.3425 %
  Global Horizontal Routing Utilization  = 12.9855 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 45.045%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 59.4595%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 66.1765%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 58.8235%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1c4af2d51

Time (s): cpu = 00:01:13 ; elapsed = 00:00:44 . Memory (MB): peak = 3284.137 ; gain = 0.000 ; free physical = 18397 ; free virtual = 22060

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1c4af2d51

Time (s): cpu = 00:01:13 ; elapsed = 00:00:44 . Memory (MB): peak = 3284.137 ; gain = 0.000 ; free physical = 18396 ; free virtual = 22060

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1493327f1

Time (s): cpu = 00:01:14 ; elapsed = 00:00:45 . Memory (MB): peak = 3287.109 ; gain = 2.973 ; free physical = 18395 ; free virtual = 22058

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-32.324| TNS=-881.774| WHS=0.001  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1493327f1

Time (s): cpu = 00:01:16 ; elapsed = 00:00:45 . Memory (MB): peak = 3287.109 ; gain = 2.973 ; free physical = 18394 ; free virtual = 22057
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:16 ; elapsed = 00:00:45 . Memory (MB): peak = 3287.109 ; gain = 2.973 ; free physical = 18461 ; free virtual = 22125

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
883 Infos, 53 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:19 ; elapsed = 00:00:47 . Memory (MB): peak = 3287.109 ; gain = 2.973 ; free physical = 18461 ; free virtual = 22125
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 3287.109 ; gain = 0.000 ; free physical = 18420 ; free virtual = 22121
INFO: [Common 17-1381] The checkpoint '/home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.runs/impl_1/ebaz4205_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file ebaz4205_wrapper_drc_routed.rpt -pb ebaz4205_wrapper_drc_routed.pb -rpx ebaz4205_wrapper_drc_routed.rpx
Command: report_drc -file ebaz4205_wrapper_drc_routed.rpt -pb ebaz4205_wrapper_drc_routed.pb -rpx ebaz4205_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.runs/impl_1/ebaz4205_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file ebaz4205_wrapper_methodology_drc_routed.rpt -pb ebaz4205_wrapper_methodology_drc_routed.pb -rpx ebaz4205_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file ebaz4205_wrapper_methodology_drc_routed.rpt -pb ebaz4205_wrapper_methodology_drc_routed.pb -rpx ebaz4205_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/guido/GitHub/EBAZ4205_SDR_HDMI_PS2/Vivado/Vivado.runs/impl_1/ebaz4205_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file ebaz4205_wrapper_power_routed.rpt -pb ebaz4205_wrapper_power_summary_routed.pb -rpx ebaz4205_wrapper_power_routed.rpx
Command: report_power -file ebaz4205_wrapper_power_routed.rpt -pb ebaz4205_wrapper_power_summary_routed.pb -rpx ebaz4205_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
895 Infos, 54 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file ebaz4205_wrapper_route_status.rpt -pb ebaz4205_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file ebaz4205_wrapper_timing_summary_routed.rpt -pb ebaz4205_wrapper_timing_summary_routed.pb -rpx ebaz4205_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file ebaz4205_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file ebaz4205_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file ebaz4205_wrapper_bus_skew_routed.rpt -pb ebaz4205_wrapper_bus_skew_routed.pb -rpx ebaz4205_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Memdata 28-208] The XPM instance: <ebaz4205_i/HDMI/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <ebaz4205_i/HDMI/v_axi4s_vid_out_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <ebaz4205_i/HDMI/axi_vdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <ebaz4205_i/HDMI/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <ebaz4205_i/HDMI/axi_vdma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force ebaz4205_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A6)+((~A6)*(~A2)*A5)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A2)+((~A2)*A3*A6)+((~A2)*(~A3)*A1*(~A5)*A6)+((~A2)*(~A3)*(~A1)*A6)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A6' of cell ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__0 (pin ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1__0/I1) is not included in the LUT equation: 'O6=(A2)+((~A2)*A1*A4*A3)+((~A2)*(~A1)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram has an input control pin ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/ENARDEN (net: ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I) which is driven by a register (ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC RTSTAT-10] No routable loads: 42 net(s) have no routable loads. The problem bus(es) and/or net(s) are ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.rd_rst_reg[1:0], ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.gaxi_arvld.rach_pkt_reg_slice/rstblk/ngwrdrst.grst.wr_rst_reg[1:0], ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/reset_gen_cc.rstblk_cc/ngwrdrst.grst.wr_rst_reg[1:0], ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, ebaz4205_i/HDMI/axi_interconnect_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb... and (the first 15 of 25 listed).
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_accum.i_accum/i_add_accum/g_dsp48.g_dsp48e1.i_dsp48e1: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-28] enum_USE_MULT_NONE_connects_CEM_GND: ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_accum.i_accum/i_add_accum/g_dsp48.g_dsp48e1.i_dsp48e1: When the DSP48E1 USE_MULT attribute is set to NONE, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: ebaz4205_i/FILTER/FIR_I_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_accum.i_accum/i_add_accum/g_dsp48.g_dsp48e1.i_dsp48e1: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-30] enum_MREG_0_connects_CEM_GND: ebaz4205_i/FILTER/FIR_Q_2/U0/i_synth/g_polyphase_decimation.i_polyphase_decimation/g_parallel.g_paths[0].g_accum.i_accum/i_add_accum/g_dsp48.g_dsp48e1.i_dsp48e1: When the DSP48E1 MREG attribute is set to 0, the CEM input pin should be tied to GND to save power.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (ebaz4205_i/HDMI/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 5 Warnings, 5 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./ebaz4205_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 3622.078 ; gain = 246.902 ; free physical = 18318 ; free virtual = 22020
INFO: [Common 17-206] Exiting Vivado at Tue Apr  4 16:45:31 2023...
