# RISC-processor-implementation-in-verilog
Pipelined Implementation of Reduced Instruction Set Architecture (RISC) processor MIPS32 (simplified version) using Verilog HDL.
