Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Apr 13 04:33:46 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-16  Warning   Large setup violation                       1           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (61)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (61)
--------------------------------
 There are 61 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.014      -38.915                     74                 1062        0.100        0.000                      0                 1062        3.750        0.000                       0                   431  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -1.014      -38.915                     74                 1058        0.100        0.000                      0                 1058        3.750        0.000                       0                   431  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                    4.331        0.000                      0                    4        1.584        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :           74  Failing Endpoints,  Worst Slack       -1.014ns,  Total Violation      -38.915ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.014ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[3]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.865ns  (logic 3.291ns (30.291%)  route 7.574ns (69.709%))
  Logic Levels:           13  (CARRY4=2 LUT3=1 LUT5=1 LUT6=7 MUXF7=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 14.828 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=430, routed)         1.535     5.119    sm/clk_IBUF_BUFG
    SLICE_X46Y75         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y75         FDRE (Prop_fdre_C_Q)         0.518     5.637 f  sm/D_states_q_reg[2]_rep/Q
                         net (fo=109, routed)         1.262     6.899    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X44Y70         LUT6 (Prop_lut6_I3_O)        0.124     7.023 r  sm/ram_reg_i_111/O
                         net (fo=1, routed)           0.797     7.820    sm/ram_reg_i_111_n_0
    SLICE_X45Y71         LUT6 (Prop_lut6_I2_O)        0.124     7.944 r  sm/ram_reg_i_70/O
                         net (fo=1, routed)           0.433     8.377    sm/ram_reg_i_70_n_0
    SLICE_X45Y71         LUT6 (Prop_lut6_I2_O)        0.124     8.501 r  sm/ram_reg_i_19/O
                         net (fo=44, routed)          1.210     9.710    sm/M_sm_ra1[2]
    SLICE_X42Y76         LUT6 (Prop_lut6_I2_O)        0.124     9.834 r  sm/D_registers_q[7][9]_i_3/O
                         net (fo=7, routed)           0.391    10.226    sm/M_sm_rd1[9]
    SLICE_X42Y74         LUT6 (Prop_lut6_I0_O)        0.124    10.350 r  sm/ram_reg_i_242/O
                         net (fo=6, routed)           0.773    11.123    sm/D_registers_q[7][11]_i_15_n_0
    SLICE_X46Y73         LUT3 (Prop_lut3_I1_O)        0.124    11.247 r  sm/ram_reg_i_227/O
                         net (fo=1, routed)           0.000    11.247    sm/ram_reg_i_227_n_0
    SLICE_X46Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.623 r  sm/ram_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    11.623    sm/ram_reg_i_184_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.877 f  sm/ram_reg_i_134/CO[0]
                         net (fo=1, routed)           0.746    12.623    sm/alum/data4
    SLICE_X47Y77         LUT5 (Prop_lut5_I0_O)        0.367    12.990 f  sm/ram_reg_i_82/O
                         net (fo=3, routed)           0.000    12.990    sm/ram_reg_i_82_n_0
    SLICE_X47Y77         MUXF7 (Prop_muxf7_I1_O)      0.217    13.207 f  sm/ram_reg_i_53/O
                         net (fo=17, routed)          0.620    13.826    sm/M_alum_out[0]
    SLICE_X47Y80         LUT6 (Prop_lut6_I5_O)        0.299    14.125 f  sm/D_states_q[3]_i_13/O
                         net (fo=1, routed)           0.000    14.125    sm/D_states_q[3]_i_13_n_0
    SLICE_X47Y80         MUXF7 (Prop_muxf7_I1_O)      0.217    14.342 f  sm/D_states_q_reg[3]_i_5/O
                         net (fo=4, routed)           0.599    14.942    sm/D_states_q_reg[3]_i_5_n_0
    SLICE_X45Y80         LUT6 (Prop_lut6_I4_O)        0.299    15.241 r  sm/D_states_q[3]_rep_i_1/O
                         net (fo=1, routed)           0.743    15.984    sm/D_states_q[3]_rep_i_1_n_0
    SLICE_X44Y72         FDRE                                         r  sm/D_states_q_reg[3]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=430, routed)         1.424    14.828    sm/clk_IBUF_BUFG
    SLICE_X44Y72         FDRE                                         r  sm/D_states_q_reg[3]_rep/C
                         clock pessimism              0.258    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X44Y72         FDRE (Setup_fdre_C_D)       -0.081    14.970    sm/D_states_q_reg[3]_rep
  -------------------------------------------------------------------
                         required time                         14.970    
                         arrival time                         -15.984    
  -------------------------------------------------------------------
                         slack                                 -1.014    

Slack (VIOLATED) :        -0.970ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[1]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.869ns  (logic 2.899ns (26.672%)  route 7.970ns (73.328%))
  Logic Levels:           12  (CARRY4=2 LUT3=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.826ns = ( 14.826 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=430, routed)         1.535     5.119    sm/clk_IBUF_BUFG
    SLICE_X46Y75         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y75         FDRE (Prop_fdre_C_Q)         0.518     5.637 f  sm/D_states_q_reg[2]_rep/Q
                         net (fo=109, routed)         1.262     6.899    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X44Y70         LUT6 (Prop_lut6_I3_O)        0.124     7.023 r  sm/ram_reg_i_111/O
                         net (fo=1, routed)           0.797     7.820    sm/ram_reg_i_111_n_0
    SLICE_X45Y71         LUT6 (Prop_lut6_I2_O)        0.124     7.944 r  sm/ram_reg_i_70/O
                         net (fo=1, routed)           0.433     8.377    sm/ram_reg_i_70_n_0
    SLICE_X45Y71         LUT6 (Prop_lut6_I2_O)        0.124     8.501 r  sm/ram_reg_i_19/O
                         net (fo=44, routed)          1.210     9.710    sm/M_sm_ra1[2]
    SLICE_X42Y76         LUT6 (Prop_lut6_I2_O)        0.124     9.834 r  sm/D_registers_q[7][9]_i_3/O
                         net (fo=7, routed)           0.391    10.226    sm/M_sm_rd1[9]
    SLICE_X42Y74         LUT6 (Prop_lut6_I0_O)        0.124    10.350 r  sm/ram_reg_i_242/O
                         net (fo=6, routed)           0.773    11.123    sm/D_registers_q[7][11]_i_15_n_0
    SLICE_X46Y73         LUT3 (Prop_lut3_I1_O)        0.124    11.247 r  sm/ram_reg_i_227/O
                         net (fo=1, routed)           0.000    11.247    sm/ram_reg_i_227_n_0
    SLICE_X46Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.623 r  sm/ram_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    11.623    sm/ram_reg_i_184_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.877 r  sm/ram_reg_i_134/CO[0]
                         net (fo=1, routed)           0.746    12.623    sm/alum/data4
    SLICE_X47Y77         LUT5 (Prop_lut5_I0_O)        0.367    12.990 r  sm/ram_reg_i_82/O
                         net (fo=3, routed)           0.000    12.990    sm/ram_reg_i_82_n_0
    SLICE_X47Y77         MUXF7 (Prop_muxf7_I1_O)      0.217    13.207 r  sm/ram_reg_i_53/O
                         net (fo=17, routed)          0.970    14.176    sm/M_alum_out[0]
    SLICE_X49Y76         LUT6 (Prop_lut6_I5_O)        0.299    14.475 r  sm/D_states_q[1]_i_2_comp_1/O
                         net (fo=4, routed)           0.528    15.003    sm/D_states_q[1]_i_2_n_0
    SLICE_X48Y76         LUT6 (Prop_lut6_I0_O)        0.124    15.127 r  sm/D_states_q[1]_rep__0_i_1/O
                         net (fo=1, routed)           0.861    15.988    sm/D_states_q[1]_rep__0_i_1_n_0
    SLICE_X42Y76         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=430, routed)         1.422    14.826    sm/clk_IBUF_BUFG
    SLICE_X42Y76         FDRE                                         r  sm/D_states_q_reg[1]_rep__0/C
                         clock pessimism              0.258    15.084    
                         clock uncertainty           -0.035    15.049    
    SLICE_X42Y76         FDRE (Setup_fdre_C_D)       -0.031    15.018    sm/D_states_q_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         15.018    
                         arrival time                         -15.988    
  -------------------------------------------------------------------
                         slack                                 -0.970    

Slack (VIOLATED) :        -0.959ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[1]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.827ns  (logic 2.899ns (26.777%)  route 7.928ns (73.223%))
  Logic Levels:           12  (CARRY4=2 LUT3=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 14.831 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=430, routed)         1.535     5.119    sm/clk_IBUF_BUFG
    SLICE_X46Y75         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y75         FDRE (Prop_fdre_C_Q)         0.518     5.637 f  sm/D_states_q_reg[2]_rep/Q
                         net (fo=109, routed)         1.262     6.899    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X44Y70         LUT6 (Prop_lut6_I3_O)        0.124     7.023 r  sm/ram_reg_i_111/O
                         net (fo=1, routed)           0.797     7.820    sm/ram_reg_i_111_n_0
    SLICE_X45Y71         LUT6 (Prop_lut6_I2_O)        0.124     7.944 r  sm/ram_reg_i_70/O
                         net (fo=1, routed)           0.433     8.377    sm/ram_reg_i_70_n_0
    SLICE_X45Y71         LUT6 (Prop_lut6_I2_O)        0.124     8.501 r  sm/ram_reg_i_19/O
                         net (fo=44, routed)          1.210     9.710    sm/M_sm_ra1[2]
    SLICE_X42Y76         LUT6 (Prop_lut6_I2_O)        0.124     9.834 r  sm/D_registers_q[7][9]_i_3/O
                         net (fo=7, routed)           0.391    10.226    sm/M_sm_rd1[9]
    SLICE_X42Y74         LUT6 (Prop_lut6_I0_O)        0.124    10.350 r  sm/ram_reg_i_242/O
                         net (fo=6, routed)           0.773    11.123    sm/D_registers_q[7][11]_i_15_n_0
    SLICE_X46Y73         LUT3 (Prop_lut3_I1_O)        0.124    11.247 r  sm/ram_reg_i_227/O
                         net (fo=1, routed)           0.000    11.247    sm/ram_reg_i_227_n_0
    SLICE_X46Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.623 r  sm/ram_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    11.623    sm/ram_reg_i_184_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.877 r  sm/ram_reg_i_134/CO[0]
                         net (fo=1, routed)           0.746    12.623    sm/alum/data4
    SLICE_X47Y77         LUT5 (Prop_lut5_I0_O)        0.367    12.990 r  sm/ram_reg_i_82/O
                         net (fo=3, routed)           0.000    12.990    sm/ram_reg_i_82_n_0
    SLICE_X47Y77         MUXF7 (Prop_muxf7_I1_O)      0.217    13.207 r  sm/ram_reg_i_53/O
                         net (fo=17, routed)          0.970    14.176    sm/M_alum_out[0]
    SLICE_X49Y76         LUT6 (Prop_lut6_I5_O)        0.299    14.475 r  sm/D_states_q[1]_i_2_comp_1/O
                         net (fo=4, routed)           0.784    15.260    sm/D_states_q[1]_i_2_n_0
    SLICE_X46Y76         LUT6 (Prop_lut6_I0_O)        0.124    15.384 r  sm/D_states_q[1]_rep_i_1/O
                         net (fo=1, routed)           0.562    15.946    sm/D_states_q[1]_rep_i_1_n_0
    SLICE_X44Y70         FDRE                                         r  sm/D_states_q_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=430, routed)         1.427    14.831    sm/clk_IBUF_BUFG
    SLICE_X44Y70         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.258    15.089    
                         clock uncertainty           -0.035    15.054    
    SLICE_X44Y70         FDRE (Setup_fdre_C_D)       -0.067    14.987    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         14.987    
                         arrival time                         -15.946    
  -------------------------------------------------------------------
                         slack                                 -0.959    

Slack (VIOLATED) :        -0.953ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[7]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.819ns  (logic 2.899ns (26.797%)  route 7.920ns (73.203%))
  Logic Levels:           12  (CARRY4=2 LUT3=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 14.829 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=430, routed)         1.535     5.119    sm/clk_IBUF_BUFG
    SLICE_X46Y75         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y75         FDRE (Prop_fdre_C_Q)         0.518     5.637 f  sm/D_states_q_reg[2]_rep/Q
                         net (fo=109, routed)         1.262     6.899    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X44Y70         LUT6 (Prop_lut6_I3_O)        0.124     7.023 r  sm/ram_reg_i_111/O
                         net (fo=1, routed)           0.797     7.820    sm/ram_reg_i_111_n_0
    SLICE_X45Y71         LUT6 (Prop_lut6_I2_O)        0.124     7.944 r  sm/ram_reg_i_70/O
                         net (fo=1, routed)           0.433     8.377    sm/ram_reg_i_70_n_0
    SLICE_X45Y71         LUT6 (Prop_lut6_I2_O)        0.124     8.501 r  sm/ram_reg_i_19/O
                         net (fo=44, routed)          1.210     9.710    sm/M_sm_ra1[2]
    SLICE_X42Y76         LUT6 (Prop_lut6_I2_O)        0.124     9.834 r  sm/D_registers_q[7][9]_i_3/O
                         net (fo=7, routed)           0.391    10.226    sm/M_sm_rd1[9]
    SLICE_X42Y74         LUT6 (Prop_lut6_I0_O)        0.124    10.350 r  sm/ram_reg_i_242/O
                         net (fo=6, routed)           0.773    11.123    sm/D_registers_q[7][11]_i_15_n_0
    SLICE_X46Y73         LUT3 (Prop_lut3_I1_O)        0.124    11.247 r  sm/ram_reg_i_227/O
                         net (fo=1, routed)           0.000    11.247    sm/ram_reg_i_227_n_0
    SLICE_X46Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.623 r  sm/ram_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    11.623    sm/ram_reg_i_184_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.877 f  sm/ram_reg_i_134/CO[0]
                         net (fo=1, routed)           0.746    12.623    sm/alum/data4
    SLICE_X47Y77         LUT5 (Prop_lut5_I0_O)        0.367    12.990 f  sm/ram_reg_i_82/O
                         net (fo=3, routed)           0.000    12.990    sm/ram_reg_i_82_n_0
    SLICE_X47Y77         MUXF7 (Prop_muxf7_I1_O)      0.217    13.207 f  sm/ram_reg_i_53/O
                         net (fo=17, routed)          0.761    13.968    sm/M_alum_out[0]
    SLICE_X48Y77         LUT6 (Prop_lut6_I0_O)        0.299    14.267 r  sm/D_states_q[7]_i_13/O
                         net (fo=6, routed)           0.768    15.034    sm/D_states_q[7]_i_13_n_0
    SLICE_X47Y74         LUT6 (Prop_lut6_I5_O)        0.124    15.158 r  sm/D_states_q[7]_rep_i_1/O
                         net (fo=1, routed)           0.779    15.938    sm/D_states_q[7]_rep_i_1_n_0
    SLICE_X43Y71         FDRE                                         r  sm/D_states_q_reg[7]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=430, routed)         1.425    14.829    sm/clk_IBUF_BUFG
    SLICE_X43Y71         FDRE                                         r  sm/D_states_q_reg[7]_rep/C
                         clock pessimism              0.258    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X43Y71         FDRE (Setup_fdre_C_D)       -0.067    14.985    sm/D_states_q_reg[7]_rep
  -------------------------------------------------------------------
                         required time                         14.985    
                         arrival time                         -15.938    
  -------------------------------------------------------------------
                         slack                                 -0.953    

Slack (VIOLATED) :        -0.860ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[0]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.725ns  (logic 2.899ns (27.030%)  route 7.826ns (72.970%))
  Logic Levels:           12  (CARRY4=2 LUT3=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 14.828 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=430, routed)         1.535     5.119    sm/clk_IBUF_BUFG
    SLICE_X46Y75         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y75         FDRE (Prop_fdre_C_Q)         0.518     5.637 f  sm/D_states_q_reg[2]_rep/Q
                         net (fo=109, routed)         1.262     6.899    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X44Y70         LUT6 (Prop_lut6_I3_O)        0.124     7.023 r  sm/ram_reg_i_111/O
                         net (fo=1, routed)           0.797     7.820    sm/ram_reg_i_111_n_0
    SLICE_X45Y71         LUT6 (Prop_lut6_I2_O)        0.124     7.944 r  sm/ram_reg_i_70/O
                         net (fo=1, routed)           0.433     8.377    sm/ram_reg_i_70_n_0
    SLICE_X45Y71         LUT6 (Prop_lut6_I2_O)        0.124     8.501 r  sm/ram_reg_i_19/O
                         net (fo=44, routed)          1.210     9.710    sm/M_sm_ra1[2]
    SLICE_X42Y76         LUT6 (Prop_lut6_I2_O)        0.124     9.834 r  sm/D_registers_q[7][9]_i_3/O
                         net (fo=7, routed)           0.391    10.226    sm/M_sm_rd1[9]
    SLICE_X42Y74         LUT6 (Prop_lut6_I0_O)        0.124    10.350 r  sm/ram_reg_i_242/O
                         net (fo=6, routed)           0.773    11.123    sm/D_registers_q[7][11]_i_15_n_0
    SLICE_X46Y73         LUT3 (Prop_lut3_I1_O)        0.124    11.247 r  sm/ram_reg_i_227/O
                         net (fo=1, routed)           0.000    11.247    sm/ram_reg_i_227_n_0
    SLICE_X46Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.623 r  sm/ram_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    11.623    sm/ram_reg_i_184_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.877 f  sm/ram_reg_i_134/CO[0]
                         net (fo=1, routed)           0.746    12.623    sm/alum/data4
    SLICE_X47Y77         LUT5 (Prop_lut5_I0_O)        0.367    12.990 f  sm/ram_reg_i_82/O
                         net (fo=3, routed)           0.000    12.990    sm/ram_reg_i_82_n_0
    SLICE_X47Y77         MUXF7 (Prop_muxf7_I1_O)      0.217    13.207 f  sm/ram_reg_i_53/O
                         net (fo=17, routed)          0.590    13.797    sm/M_alum_out[0]
    SLICE_X45Y79         LUT6 (Prop_lut6_I0_O)        0.299    14.096 r  sm/D_states_q[0]_i_3/O
                         net (fo=4, routed)           0.883    14.979    sm/D_states_q[0]_i_3_n_0
    SLICE_X45Y76         LUT6 (Prop_lut6_I3_O)        0.124    15.103 r  sm/D_states_q[0]_rep_i_1/O
                         net (fo=1, routed)           0.741    15.844    sm/D_states_q[0]_rep_i_1_n_0
    SLICE_X47Y72         FDRE                                         r  sm/D_states_q_reg[0]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=430, routed)         1.424    14.828    sm/clk_IBUF_BUFG
    SLICE_X47Y72         FDRE                                         r  sm/D_states_q_reg[0]_rep/C
                         clock pessimism              0.258    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X47Y72         FDRE (Setup_fdre_C_D)       -0.067    14.984    sm/D_states_q_reg[0]_rep
  -------------------------------------------------------------------
                         required time                         14.984    
                         arrival time                         -15.844    
  -------------------------------------------------------------------
                         slack                                 -0.860    

Slack (VIOLATED) :        -0.858ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[3]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.592ns  (logic 2.663ns (25.142%)  route 7.929ns (74.858%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 14.828 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=430, routed)         1.542     5.126    sm/clk_IBUF_BUFG
    SLICE_X47Y70         FDRE                                         r  sm/D_states_q_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y70         FDRE (Prop_fdre_C_Q)         0.456     5.582 f  sm/D_states_q_reg[2]_rep__1/Q
                         net (fo=110, routed)         0.876     6.458    sm/D_states_q_reg[2]_rep__1_n_0
    SLICE_X45Y70         LUT2 (Prop_lut2_I1_O)        0.124     6.582 f  sm/D_stage_q[3]_i_2/O
                         net (fo=9, routed)           0.841     7.423    sm/D_stage_q[3]_i_2_n_0
    SLICE_X43Y70         LUT6 (Prop_lut6_I2_O)        0.124     7.547 r  sm/ram_reg_i_132/O
                         net (fo=52, routed)          0.810     8.357    sm/ram_reg_i_132_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I2_O)        0.124     8.481 r  sm/ram_reg_i_80/O
                         net (fo=1, routed)           0.819     9.300    sm/ram_reg_i_80_n_0
    SLICE_X44Y71         LUT6 (Prop_lut6_I5_O)        0.124     9.424 r  sm/ram_reg_i_52/O
                         net (fo=15, routed)          0.739    10.163    sm/M_sm_rd1[1]
    SLICE_X43Y74         LUT6 (Prop_lut6_I0_O)        0.124    10.287 r  sm/ram_reg_i_179/O
                         net (fo=1, routed)           0.000    10.287    sm/ram_reg_i_179_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.837 r  sm/ram_reg_i_130/CO[3]
                         net (fo=1, routed)           0.009    10.846    sm/ram_reg_i_130_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.085 f  sm/D_registers_q_reg[7][7]_i_12/O[2]
                         net (fo=2, routed)           0.784    11.869    sm/alum/data0[6]
    SLICE_X39Y77         LUT6 (Prop_lut6_I0_O)        0.302    12.171 f  sm/D_states_q[7]_i_63/O
                         net (fo=1, routed)           0.776    12.947    sm/D_states_q[7]_i_63_n_0
    SLICE_X39Y77         LUT5 (Prop_lut5_I1_O)        0.124    13.071 f  sm/D_states_q[7]_i_45/O
                         net (fo=1, routed)           0.553    13.624    sm/D_states_q[7]_i_45_n_0
    SLICE_X41Y77         LUT6 (Prop_lut6_I1_O)        0.124    13.748 f  sm/D_states_q[7]_i_33/O
                         net (fo=1, routed)           0.496    14.244    sm/D_states_q[7]_i_33_n_0
    SLICE_X44Y77         LUT6 (Prop_lut6_I5_O)        0.124    14.368 r  sm/D_states_q[7]_i_7/O
                         net (fo=1, routed)           0.300    14.668    sm/D_states_q[7]_i_7_n_0
    SLICE_X47Y76         LUT6 (Prop_lut6_I4_O)        0.124    14.792 r  sm/D_states_q[7]_i_1/O
                         net (fo=31, routed)          0.926    15.718    sm/D_states_q[7]_i_1_n_0
    SLICE_X44Y72         FDRE                                         r  sm/D_states_q_reg[3]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=430, routed)         1.424    14.828    sm/clk_IBUF_BUFG
    SLICE_X44Y72         FDRE                                         r  sm/D_states_q_reg[3]_rep/C
                         clock pessimism              0.272    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X44Y72         FDRE (Setup_fdre_C_CE)      -0.205    14.860    sm/D_states_q_reg[3]_rep
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                         -15.718    
  -------------------------------------------------------------------
                         slack                                 -0.858    

Slack (VIOLATED) :        -0.858ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[4]_replica_1/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.592ns  (logic 2.663ns (25.142%)  route 7.929ns (74.858%))
  Logic Levels:           12  (CARRY4=2 LUT2=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 14.828 - 10.000 ) 
    Source Clock Delay      (SCD):    5.126ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=430, routed)         1.542     5.126    sm/clk_IBUF_BUFG
    SLICE_X47Y70         FDRE                                         r  sm/D_states_q_reg[2]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y70         FDRE (Prop_fdre_C_Q)         0.456     5.582 f  sm/D_states_q_reg[2]_rep__1/Q
                         net (fo=110, routed)         0.876     6.458    sm/D_states_q_reg[2]_rep__1_n_0
    SLICE_X45Y70         LUT2 (Prop_lut2_I1_O)        0.124     6.582 f  sm/D_stage_q[3]_i_2/O
                         net (fo=9, routed)           0.841     7.423    sm/D_stage_q[3]_i_2_n_0
    SLICE_X43Y70         LUT6 (Prop_lut6_I2_O)        0.124     7.547 r  sm/ram_reg_i_132/O
                         net (fo=52, routed)          0.810     8.357    sm/ram_reg_i_132_n_0
    SLICE_X42Y70         LUT6 (Prop_lut6_I2_O)        0.124     8.481 r  sm/ram_reg_i_80/O
                         net (fo=1, routed)           0.819     9.300    sm/ram_reg_i_80_n_0
    SLICE_X44Y71         LUT6 (Prop_lut6_I5_O)        0.124     9.424 r  sm/ram_reg_i_52/O
                         net (fo=15, routed)          0.739    10.163    sm/M_sm_rd1[1]
    SLICE_X43Y74         LUT6 (Prop_lut6_I0_O)        0.124    10.287 r  sm/ram_reg_i_179/O
                         net (fo=1, routed)           0.000    10.287    sm/ram_reg_i_179_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.837 r  sm/ram_reg_i_130/CO[3]
                         net (fo=1, routed)           0.009    10.846    sm/ram_reg_i_130_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.085 f  sm/D_registers_q_reg[7][7]_i_12/O[2]
                         net (fo=2, routed)           0.784    11.869    sm/alum/data0[6]
    SLICE_X39Y77         LUT6 (Prop_lut6_I0_O)        0.302    12.171 f  sm/D_states_q[7]_i_63/O
                         net (fo=1, routed)           0.776    12.947    sm/D_states_q[7]_i_63_n_0
    SLICE_X39Y77         LUT5 (Prop_lut5_I1_O)        0.124    13.071 f  sm/D_states_q[7]_i_45/O
                         net (fo=1, routed)           0.553    13.624    sm/D_states_q[7]_i_45_n_0
    SLICE_X41Y77         LUT6 (Prop_lut6_I1_O)        0.124    13.748 f  sm/D_states_q[7]_i_33/O
                         net (fo=1, routed)           0.496    14.244    sm/D_states_q[7]_i_33_n_0
    SLICE_X44Y77         LUT6 (Prop_lut6_I5_O)        0.124    14.368 r  sm/D_states_q[7]_i_7/O
                         net (fo=1, routed)           0.300    14.668    sm/D_states_q[7]_i_7_n_0
    SLICE_X47Y76         LUT6 (Prop_lut6_I4_O)        0.124    14.792 r  sm/D_states_q[7]_i_1/O
                         net (fo=31, routed)          0.926    15.718    sm/D_states_q[7]_i_1_n_0
    SLICE_X44Y72         FDRE                                         r  sm/D_states_q_reg[4]_replica_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=430, routed)         1.424    14.828    sm/clk_IBUF_BUFG
    SLICE_X44Y72         FDRE                                         r  sm/D_states_q_reg[4]_replica_1/C
                         clock pessimism              0.272    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X44Y72         FDRE (Setup_fdre_C_CE)      -0.205    14.860    sm/D_states_q_reg[4]_replica_1
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                         -15.718    
  -------------------------------------------------------------------
                         slack                                 -0.858    

Slack (VIOLATED) :        -0.850ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[6]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.756ns  (logic 2.899ns (26.951%)  route 7.857ns (73.049%))
  Logic Levels:           12  (CARRY4=2 LUT3=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns = ( 14.831 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=430, routed)         1.535     5.119    sm/clk_IBUF_BUFG
    SLICE_X46Y75         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y75         FDRE (Prop_fdre_C_Q)         0.518     5.637 f  sm/D_states_q_reg[2]_rep/Q
                         net (fo=109, routed)         1.262     6.899    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X44Y70         LUT6 (Prop_lut6_I3_O)        0.124     7.023 r  sm/ram_reg_i_111/O
                         net (fo=1, routed)           0.797     7.820    sm/ram_reg_i_111_n_0
    SLICE_X45Y71         LUT6 (Prop_lut6_I2_O)        0.124     7.944 r  sm/ram_reg_i_70/O
                         net (fo=1, routed)           0.433     8.377    sm/ram_reg_i_70_n_0
    SLICE_X45Y71         LUT6 (Prop_lut6_I2_O)        0.124     8.501 r  sm/ram_reg_i_19/O
                         net (fo=44, routed)          1.210     9.710    sm/M_sm_ra1[2]
    SLICE_X42Y76         LUT6 (Prop_lut6_I2_O)        0.124     9.834 r  sm/D_registers_q[7][9]_i_3/O
                         net (fo=7, routed)           0.391    10.226    sm/M_sm_rd1[9]
    SLICE_X42Y74         LUT6 (Prop_lut6_I0_O)        0.124    10.350 r  sm/ram_reg_i_242/O
                         net (fo=6, routed)           0.773    11.123    sm/D_registers_q[7][11]_i_15_n_0
    SLICE_X46Y73         LUT3 (Prop_lut3_I1_O)        0.124    11.247 r  sm/ram_reg_i_227/O
                         net (fo=1, routed)           0.000    11.247    sm/ram_reg_i_227_n_0
    SLICE_X46Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.623 r  sm/ram_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    11.623    sm/ram_reg_i_184_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.877 r  sm/ram_reg_i_134/CO[0]
                         net (fo=1, routed)           0.746    12.623    sm/alum/data4
    SLICE_X47Y77         LUT5 (Prop_lut5_I0_O)        0.367    12.990 r  sm/ram_reg_i_82/O
                         net (fo=3, routed)           0.000    12.990    sm/ram_reg_i_82_n_0
    SLICE_X47Y77         MUXF7 (Prop_muxf7_I1_O)      0.217    13.207 r  sm/ram_reg_i_53/O
                         net (fo=17, routed)          0.761    13.968    sm/M_alum_out[0]
    SLICE_X48Y77         LUT6 (Prop_lut6_I0_O)        0.299    14.267 f  sm/D_states_q[7]_i_13/O
                         net (fo=6, routed)           0.642    14.908    sm/D_states_q[7]_i_13_n_0
    SLICE_X49Y74         LUT6 (Prop_lut6_I0_O)        0.124    15.032 r  sm/D_states_q[6]_rep_i_1/O
                         net (fo=1, routed)           0.843    15.875    sm/D_states_q[6]_rep_i_1_n_0
    SLICE_X46Y70         FDRE                                         r  sm/D_states_q_reg[6]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=430, routed)         1.427    14.831    sm/clk_IBUF_BUFG
    SLICE_X46Y70         FDRE                                         r  sm/D_states_q_reg[6]_rep/C
                         clock pessimism              0.258    15.089    
                         clock uncertainty           -0.035    15.054    
    SLICE_X46Y70         FDRE (Setup_fdre_C_D)       -0.028    15.026    sm/D_states_q_reg[6]_rep
  -------------------------------------------------------------------
                         required time                         15.026    
                         arrival time                         -15.875    
  -------------------------------------------------------------------
                         slack                                 -0.850    

Slack (VIOLATED) :        -0.839ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[1]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.704ns  (logic 2.899ns (27.084%)  route 7.805ns (72.916%))
  Logic Levels:           12  (CARRY4=2 LUT3=1 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 14.828 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=430, routed)         1.535     5.119    sm/clk_IBUF_BUFG
    SLICE_X46Y75         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y75         FDRE (Prop_fdre_C_Q)         0.518     5.637 f  sm/D_states_q_reg[2]_rep/Q
                         net (fo=109, routed)         1.262     6.899    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X44Y70         LUT6 (Prop_lut6_I3_O)        0.124     7.023 r  sm/ram_reg_i_111/O
                         net (fo=1, routed)           0.797     7.820    sm/ram_reg_i_111_n_0
    SLICE_X45Y71         LUT6 (Prop_lut6_I2_O)        0.124     7.944 r  sm/ram_reg_i_70/O
                         net (fo=1, routed)           0.433     8.377    sm/ram_reg_i_70_n_0
    SLICE_X45Y71         LUT6 (Prop_lut6_I2_O)        0.124     8.501 r  sm/ram_reg_i_19/O
                         net (fo=44, routed)          1.210     9.710    sm/M_sm_ra1[2]
    SLICE_X42Y76         LUT6 (Prop_lut6_I2_O)        0.124     9.834 r  sm/D_registers_q[7][9]_i_3/O
                         net (fo=7, routed)           0.391    10.226    sm/M_sm_rd1[9]
    SLICE_X42Y74         LUT6 (Prop_lut6_I0_O)        0.124    10.350 r  sm/ram_reg_i_242/O
                         net (fo=6, routed)           0.773    11.123    sm/D_registers_q[7][11]_i_15_n_0
    SLICE_X46Y73         LUT3 (Prop_lut3_I1_O)        0.124    11.247 r  sm/ram_reg_i_227/O
                         net (fo=1, routed)           0.000    11.247    sm/ram_reg_i_227_n_0
    SLICE_X46Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.623 r  sm/ram_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    11.623    sm/ram_reg_i_184_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.877 r  sm/ram_reg_i_134/CO[0]
                         net (fo=1, routed)           0.746    12.623    sm/alum/data4
    SLICE_X47Y77         LUT5 (Prop_lut5_I0_O)        0.367    12.990 r  sm/ram_reg_i_82/O
                         net (fo=3, routed)           0.000    12.990    sm/ram_reg_i_82_n_0
    SLICE_X47Y77         MUXF7 (Prop_muxf7_I1_O)      0.217    13.207 r  sm/ram_reg_i_53/O
                         net (fo=17, routed)          0.970    14.176    sm/M_alum_out[0]
    SLICE_X49Y76         LUT6 (Prop_lut6_I5_O)        0.299    14.475 r  sm/D_states_q[1]_i_2_comp_1/O
                         net (fo=4, routed)           0.657    15.132    sm/D_states_q[1]_i_2_n_0
    SLICE_X48Y76         LUT6 (Prop_lut6_I0_O)        0.124    15.256 r  sm/D_states_q[1]_rep__1_i_1/O
                         net (fo=1, routed)           0.566    15.823    sm/D_states_q[1]_rep__1_i_1_n_0
    SLICE_X47Y77         FDRE                                         r  sm/D_states_q_reg[1]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=430, routed)         1.424    14.828    sm/clk_IBUF_BUFG
    SLICE_X47Y77         FDRE                                         r  sm/D_states_q_reg[1]_rep__1/C
                         clock pessimism              0.272    15.100    
                         clock uncertainty           -0.035    15.065    
    SLICE_X47Y77         FDRE (Setup_fdre_C_D)       -0.081    14.984    sm/D_states_q_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                         14.984    
                         arrival time                         -15.823    
  -------------------------------------------------------------------
                         slack                                 -0.839    

Slack (VIOLATED) :        -0.815ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[2]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.749ns  (logic 3.023ns (28.124%)  route 7.726ns (71.876%))
  Logic Levels:           13  (CARRY4=2 LUT3=1 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.825ns = ( 14.825 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=430, routed)         1.535     5.119    sm/clk_IBUF_BUFG
    SLICE_X46Y75         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y75         FDRE (Prop_fdre_C_Q)         0.518     5.637 f  sm/D_states_q_reg[2]_rep/Q
                         net (fo=109, routed)         1.262     6.899    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X44Y70         LUT6 (Prop_lut6_I3_O)        0.124     7.023 r  sm/ram_reg_i_111/O
                         net (fo=1, routed)           0.797     7.820    sm/ram_reg_i_111_n_0
    SLICE_X45Y71         LUT6 (Prop_lut6_I2_O)        0.124     7.944 r  sm/ram_reg_i_70/O
                         net (fo=1, routed)           0.433     8.377    sm/ram_reg_i_70_n_0
    SLICE_X45Y71         LUT6 (Prop_lut6_I2_O)        0.124     8.501 r  sm/ram_reg_i_19/O
                         net (fo=44, routed)          1.210     9.710    sm/M_sm_ra1[2]
    SLICE_X42Y76         LUT6 (Prop_lut6_I2_O)        0.124     9.834 r  sm/D_registers_q[7][9]_i_3/O
                         net (fo=7, routed)           0.391    10.226    sm/M_sm_rd1[9]
    SLICE_X42Y74         LUT6 (Prop_lut6_I0_O)        0.124    10.350 r  sm/ram_reg_i_242/O
                         net (fo=6, routed)           0.773    11.123    sm/D_registers_q[7][11]_i_15_n_0
    SLICE_X46Y73         LUT3 (Prop_lut3_I1_O)        0.124    11.247 r  sm/ram_reg_i_227/O
                         net (fo=1, routed)           0.000    11.247    sm/ram_reg_i_227_n_0
    SLICE_X46Y73         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    11.623 r  sm/ram_reg_i_184/CO[3]
                         net (fo=1, routed)           0.000    11.623    sm/ram_reg_i_184_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    11.877 r  sm/ram_reg_i_134/CO[0]
                         net (fo=1, routed)           0.746    12.623    sm/alum/data4
    SLICE_X47Y77         LUT5 (Prop_lut5_I0_O)        0.367    12.990 r  sm/ram_reg_i_82/O
                         net (fo=3, routed)           0.000    12.990    sm/ram_reg_i_82_n_0
    SLICE_X47Y77         MUXF7 (Prop_muxf7_I1_O)      0.217    13.207 r  sm/ram_reg_i_53/O
                         net (fo=17, routed)          0.466    13.673    sm/M_alum_out[0]
    SLICE_X47Y78         LUT6 (Prop_lut6_I4_O)        0.299    13.972 r  sm/D_states_q[2]_i_10/O
                         net (fo=1, routed)           0.629    14.601    sm/D_states_q[2]_i_10_n_0
    SLICE_X49Y76         LUT6 (Prop_lut6_I3_O)        0.124    14.725 r  sm/D_states_q[2]_i_3/O
                         net (fo=4, routed)           0.469    15.194    sm/D_states_q[2]_i_3_n_0
    SLICE_X48Y75         LUT6 (Prop_lut6_I1_O)        0.124    15.318 r  sm/D_states_q[2]_rep__0_i_1/O
                         net (fo=1, routed)           0.549    15.868    sm/D_states_q[2]_rep__0_i_1_n_0
    SLICE_X46Y75         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=430, routed)         1.421    14.825    sm/clk_IBUF_BUFG
    SLICE_X46Y75         FDRE                                         r  sm/D_states_q_reg[2]_rep__0/C
                         clock pessimism              0.294    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X46Y75         FDRE (Setup_fdre_C_D)       -0.031    15.053    sm/D_states_q_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                         -15.868    
  -------------------------------------------------------------------
                         slack                                 -0.815    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.152%)  route 0.284ns (66.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=430, routed)         0.556     1.500    sr3/clk_IBUF_BUFG
    SLICE_X57Y78         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.284     1.925    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y79         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=430, routed)         0.823     2.013    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y79         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.499     1.515    
    SLICE_X56Y79         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.825    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.152%)  route 0.284ns (66.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=430, routed)         0.556     1.500    sr3/clk_IBUF_BUFG
    SLICE_X57Y78         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.284     1.925    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y79         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=430, routed)         0.823     2.013    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y79         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.499     1.515    
    SLICE_X56Y79         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.825    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.152%)  route 0.284ns (66.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=430, routed)         0.556     1.500    sr3/clk_IBUF_BUFG
    SLICE_X57Y78         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.284     1.925    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y79         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=430, routed)         0.823     2.013    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y79         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.499     1.515    
    SLICE_X56Y79         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.825    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.152%)  route 0.284ns (66.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=430, routed)         0.556     1.500    sr3/clk_IBUF_BUFG
    SLICE_X57Y78         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y78         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.284     1.925    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y79         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=430, routed)         0.823     2.013    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y79         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.499     1.515    
    SLICE_X56Y79         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.825    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.825    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.128ns (32.606%)  route 0.265ns (67.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=430, routed)         0.558     1.502    sr2/clk_IBUF_BUFG
    SLICE_X57Y80         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y80         FDRE (Prop_fdre_C_Q)         0.128     1.630 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=9, routed)           0.265     1.894    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X56Y80         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=430, routed)         0.824     2.014    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y80         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.500     1.515    
    SLICE_X56Y80         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.256     1.771    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.128ns (32.606%)  route 0.265ns (67.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=430, routed)         0.558     1.502    sr2/clk_IBUF_BUFG
    SLICE_X57Y80         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y80         FDRE (Prop_fdre_C_Q)         0.128     1.630 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=9, routed)           0.265     1.894    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X56Y80         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=430, routed)         0.824     2.014    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y80         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.500     1.515    
    SLICE_X56Y80         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.256     1.771    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.128ns (32.606%)  route 0.265ns (67.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=430, routed)         0.558     1.502    sr2/clk_IBUF_BUFG
    SLICE_X57Y80         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y80         FDRE (Prop_fdre_C_Q)         0.128     1.630 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=9, routed)           0.265     1.894    sr2/ram/mem_reg_0_3_1_1/A1
    SLICE_X56Y80         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=430, routed)         0.824     2.014    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y80         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.500     1.515    
    SLICE_X56Y80         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.256     1.771    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.128ns (32.606%)  route 0.265ns (67.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=430, routed)         0.558     1.502    sr2/clk_IBUF_BUFG
    SLICE_X57Y80         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y80         FDRE (Prop_fdre_C_Q)         0.128     1.630 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=9, routed)           0.265     1.894    sr2/ram/mem_reg_0_3_1_1/A1
    SLICE_X56Y80         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=430, routed)         0.824     2.014    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y80         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.500     1.515    
    SLICE_X56Y80         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.256     1.771    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.771    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.141ns (29.731%)  route 0.333ns (70.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=430, routed)         0.557     1.501    sr1/clk_IBUF_BUFG
    SLICE_X57Y79         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y79         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.333     1.975    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X54Y79         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=430, routed)         0.823     2.013    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X54Y79         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.534    
    SLICE_X54Y79         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.843    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.141ns (29.731%)  route 0.333ns (70.269%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=430, routed)         0.557     1.501    sr1/clk_IBUF_BUFG
    SLICE_X57Y79         FDRE                                         r  sr1/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y79         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  sr1/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.333     1.975    sr1/ram/mem_reg_0_3_0_0/A1
    SLICE_X54Y79         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=430, routed)         0.823     2.013    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X54Y79         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.534    
    SLICE_X54Y79         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.843    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.132    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y30   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y28   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y62   D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y62   D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y62   D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y62   D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X37Y75   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X38Y75   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X39Y79   L_reg/D_registers_q_reg[0][11]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y79   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y79   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y79   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y79   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y79   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y79   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y79   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y79   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y80   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y80   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y79   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y79   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y79   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y79   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y79   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y79   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y79   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X54Y79   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y80   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y80   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        4.331ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.584ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.331ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.314ns  (logic 0.932ns (17.537%)  route 4.382ns (82.463%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=430, routed)         1.535     5.119    sm/clk_IBUF_BUFG
    SLICE_X47Y75         FDRE                                         r  sm/D_states_q_reg[5]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y75         FDRE (Prop_fdre_C_Q)         0.456     5.575 f  sm/D_states_q_reg[5]_rep__1/Q
                         net (fo=88, routed)          2.034     7.609    sm/D_states_q_reg[5]_rep__1_n_0
    SLICE_X58Y66         LUT2 (Prop_lut2_I1_O)        0.150     7.759 r  sm/D_states_q[7]_i_9/O
                         net (fo=12, routed)          1.792     9.551    sm/D_states_q[7]_i_9_n_0
    SLICE_X58Y78         LUT6 (Prop_lut6_I4_O)        0.326     9.877 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.557    10.433    fifo_reset_cond/AS[0]
    SLICE_X58Y79         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=430, routed)         1.497    14.901    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X58Y79         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.258    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X58Y79         FDPE (Recov_fdpe_C_PRE)     -0.359    14.765    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.765    
                         arrival time                         -10.433    
  -------------------------------------------------------------------
                         slack                                  4.331    

Slack (MET) :             4.331ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.314ns  (logic 0.932ns (17.537%)  route 4.382ns (82.463%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=430, routed)         1.535     5.119    sm/clk_IBUF_BUFG
    SLICE_X47Y75         FDRE                                         r  sm/D_states_q_reg[5]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y75         FDRE (Prop_fdre_C_Q)         0.456     5.575 f  sm/D_states_q_reg[5]_rep__1/Q
                         net (fo=88, routed)          2.034     7.609    sm/D_states_q_reg[5]_rep__1_n_0
    SLICE_X58Y66         LUT2 (Prop_lut2_I1_O)        0.150     7.759 r  sm/D_states_q[7]_i_9/O
                         net (fo=12, routed)          1.792     9.551    sm/D_states_q[7]_i_9_n_0
    SLICE_X58Y78         LUT6 (Prop_lut6_I4_O)        0.326     9.877 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.557    10.433    fifo_reset_cond/AS[0]
    SLICE_X58Y79         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=430, routed)         1.497    14.901    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X58Y79         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.258    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X58Y79         FDPE (Recov_fdpe_C_PRE)     -0.359    14.765    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.765    
                         arrival time                         -10.433    
  -------------------------------------------------------------------
                         slack                                  4.331    

Slack (MET) :             4.331ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.314ns  (logic 0.932ns (17.537%)  route 4.382ns (82.463%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=430, routed)         1.535     5.119    sm/clk_IBUF_BUFG
    SLICE_X47Y75         FDRE                                         r  sm/D_states_q_reg[5]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y75         FDRE (Prop_fdre_C_Q)         0.456     5.575 f  sm/D_states_q_reg[5]_rep__1/Q
                         net (fo=88, routed)          2.034     7.609    sm/D_states_q_reg[5]_rep__1_n_0
    SLICE_X58Y66         LUT2 (Prop_lut2_I1_O)        0.150     7.759 r  sm/D_states_q[7]_i_9/O
                         net (fo=12, routed)          1.792     9.551    sm/D_states_q[7]_i_9_n_0
    SLICE_X58Y78         LUT6 (Prop_lut6_I4_O)        0.326     9.877 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.557    10.433    fifo_reset_cond/AS[0]
    SLICE_X58Y79         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=430, routed)         1.497    14.901    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X58Y79         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.258    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X58Y79         FDPE (Recov_fdpe_C_PRE)     -0.359    14.765    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.765    
                         arrival time                         -10.433    
  -------------------------------------------------------------------
                         slack                                  4.331    

Slack (MET) :             4.331ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.314ns  (logic 0.932ns (17.537%)  route 4.382ns (82.463%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.119ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=430, routed)         1.535     5.119    sm/clk_IBUF_BUFG
    SLICE_X47Y75         FDRE                                         r  sm/D_states_q_reg[5]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y75         FDRE (Prop_fdre_C_Q)         0.456     5.575 f  sm/D_states_q_reg[5]_rep__1/Q
                         net (fo=88, routed)          2.034     7.609    sm/D_states_q_reg[5]_rep__1_n_0
    SLICE_X58Y66         LUT2 (Prop_lut2_I1_O)        0.150     7.759 r  sm/D_states_q[7]_i_9/O
                         net (fo=12, routed)          1.792     9.551    sm/D_states_q[7]_i_9_n_0
    SLICE_X58Y78         LUT6 (Prop_lut6_I4_O)        0.326     9.877 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.557    10.433    fifo_reset_cond/AS[0]
    SLICE_X58Y79         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=430, routed)         1.497    14.901    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X58Y79         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.258    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X58Y79         FDPE (Recov_fdpe_C_PRE)     -0.359    14.765    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.765    
                         arrival time                         -10.433    
  -------------------------------------------------------------------
                         slack                                  4.331    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.584ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.553ns  (logic 0.186ns (11.979%)  route 1.367ns (88.021%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=430, routed)         0.553     1.497    sm/clk_IBUF_BUFG
    SLICE_X44Y70         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y70         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  sm/D_states_q_reg[1]_rep/Q
                         net (fo=109, routed)         1.172     2.810    sm/D_states_q_reg[1]_rep_n_0
    SLICE_X58Y78         LUT6 (Prop_lut6_I0_O)        0.045     2.855 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.195     3.050    fifo_reset_cond/AS[0]
    SLICE_X58Y79         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=430, routed)         0.850     2.040    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X58Y79         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.561    
    SLICE_X58Y79         FDPE (Remov_fdpe_C_PRE)     -0.095     1.466    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           3.050    
  -------------------------------------------------------------------
                         slack                                  1.584    

Slack (MET) :             1.584ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.553ns  (logic 0.186ns (11.979%)  route 1.367ns (88.021%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=430, routed)         0.553     1.497    sm/clk_IBUF_BUFG
    SLICE_X44Y70         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y70         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  sm/D_states_q_reg[1]_rep/Q
                         net (fo=109, routed)         1.172     2.810    sm/D_states_q_reg[1]_rep_n_0
    SLICE_X58Y78         LUT6 (Prop_lut6_I0_O)        0.045     2.855 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.195     3.050    fifo_reset_cond/AS[0]
    SLICE_X58Y79         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=430, routed)         0.850     2.040    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X58Y79         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.561    
    SLICE_X58Y79         FDPE (Remov_fdpe_C_PRE)     -0.095     1.466    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           3.050    
  -------------------------------------------------------------------
                         slack                                  1.584    

Slack (MET) :             1.584ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.553ns  (logic 0.186ns (11.979%)  route 1.367ns (88.021%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=430, routed)         0.553     1.497    sm/clk_IBUF_BUFG
    SLICE_X44Y70         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y70         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  sm/D_states_q_reg[1]_rep/Q
                         net (fo=109, routed)         1.172     2.810    sm/D_states_q_reg[1]_rep_n_0
    SLICE_X58Y78         LUT6 (Prop_lut6_I0_O)        0.045     2.855 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.195     3.050    fifo_reset_cond/AS[0]
    SLICE_X58Y79         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=430, routed)         0.850     2.040    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X58Y79         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.561    
    SLICE_X58Y79         FDPE (Remov_fdpe_C_PRE)     -0.095     1.466    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           3.050    
  -------------------------------------------------------------------
                         slack                                  1.584    

Slack (MET) :             1.584ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.553ns  (logic 0.186ns (11.979%)  route 1.367ns (88.021%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=430, routed)         0.553     1.497    sm/clk_IBUF_BUFG
    SLICE_X44Y70         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y70         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  sm/D_states_q_reg[1]_rep/Q
                         net (fo=109, routed)         1.172     2.810    sm/D_states_q_reg[1]_rep_n_0
    SLICE_X58Y78         LUT6 (Prop_lut6_I0_O)        0.045     2.855 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.195     3.050    fifo_reset_cond/AS[0]
    SLICE_X58Y79         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=430, routed)         0.850     2.040    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X58Y79         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.561    
    SLICE_X58Y79         FDPE (Remov_fdpe_C_PRE)     -0.095     1.466    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           3.050    
  -------------------------------------------------------------------
                         slack                                  1.584    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            61 Endpoints
Min Delay            61 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.264ns  (logic 10.381ns (31.208%)  route 22.883ns (68.792%))
  Logic Levels:           29  (CARRY4=6 LUT2=1 LUT3=1 LUT4=7 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=430, routed)         1.542     5.126    L_reg/clk_IBUF_BUFG
    SLICE_X40Y69         FDRE                                         r  L_reg/D_registers_q_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.456     5.582 f  L_reg/D_registers_q_reg[3][7]/Q
                         net (fo=13, routed)          1.117     6.699    L_reg/D_registers_q_reg[3][12]_1[7]
    SLICE_X39Y67         LUT3 (Prop_lut3_I2_O)        0.152     6.851 r  L_reg/L_60c45ef5_remainder0__0_carry__1_i_9/O
                         net (fo=5, routed)           0.984     7.835    L_reg/L_60c45ef5_remainder0__0_carry__1_i_9_n_0
    SLICE_X38Y69         LUT5 (Prop_lut5_I1_O)        0.354     8.189 f  L_reg/L_60c45ef5_remainder0__0_carry__1_i_6/O
                         net (fo=6, routed)           0.759     8.948    L_reg/L_60c45ef5_remainder0__0_carry__1_i_6_n_0
    SLICE_X38Y67         LUT6 (Prop_lut6_I0_O)        0.348     9.296 f  L_reg/bseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.692     9.988    L_reg/D_registers_q_reg[3][6]_1
    SLICE_X38Y67         LUT4 (Prop_lut4_I2_O)        0.150    10.138 r  L_reg/L_60c45ef5_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           0.923    11.061    L_reg/L_60c45ef5_remainder0__0_carry_i_9_n_0
    SLICE_X36Y66         LUT4 (Prop_lut4_I1_O)        0.328    11.389 r  L_reg/L_60c45ef5_remainder0__0_carry_i_5/O
                         net (fo=1, routed)           0.000    11.389    bseg_driver/decimal_renderer/i__carry_i_28__0_0[2]
    SLICE_X36Y66         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.787 r  bseg_driver/decimal_renderer/L_60c45ef5_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.787    bseg_driver/decimal_renderer/L_60c45ef5_remainder0__0_carry_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.100 f  bseg_driver/decimal_renderer/L_60c45ef5_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           1.101    13.201    L_reg/L_60c45ef5_remainder0[7]
    SLICE_X35Y68         LUT5 (Prop_lut5_I2_O)        0.306    13.507 f  L_reg/i__carry_i_20__0/O
                         net (fo=9, routed)           1.328    14.835    L_reg/i__carry_i_20__0_n_0
    SLICE_X32Y66         LUT4 (Prop_lut4_I0_O)        0.124    14.959 r  L_reg/i__carry_i_31/O
                         net (fo=2, routed)           0.817    15.776    L_reg/i__carry_i_31_n_0
    SLICE_X32Y65         LUT5 (Prop_lut5_I4_O)        0.124    15.900 f  L_reg/i__carry_i_13__0/O
                         net (fo=5, routed)           0.827    16.727    L_reg/i__carry_i_13__0_n_0
    SLICE_X33Y66         LUT6 (Prop_lut6_I1_O)        0.124    16.851 f  L_reg/i__carry_i_35/O
                         net (fo=2, routed)           0.715    17.566    L_reg/i__carry_i_35_n_0
    SLICE_X37Y67         LUT2 (Prop_lut2_I1_O)        0.124    17.690 f  L_reg/i__carry_i_16/O
                         net (fo=2, routed)           0.970    18.660    L_reg/i__carry_i_16_n_0
    SLICE_X34Y66         LUT4 (Prop_lut4_I3_O)        0.124    18.784 r  L_reg/i__carry__0_i_4/O
                         net (fo=2, routed)           0.583    19.366    L_reg/D_registers_q_reg[3][8]_1[0]
    SLICE_X35Y66         LUT5 (Prop_lut5_I0_O)        0.124    19.490 r  L_reg/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    19.490    bseg_driver/decimal_renderer/i__carry__0_i_10_0[0]
    SLICE_X35Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.022 r  bseg_driver/decimal_renderer/L_60c45ef5_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.022    bseg_driver/decimal_renderer/L_60c45ef5_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.335 f  bseg_driver/decimal_renderer/L_60c45ef5_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.887    21.222    L_reg/L_60c45ef5_remainder0_inferred__1/i__carry__2[3]
    SLICE_X38Y66         LUT5 (Prop_lut5_I0_O)        0.306    21.528 f  L_reg/i__carry_i_28/O
                         net (fo=10, routed)          0.991    22.518    L_reg/D_registers_q_reg[3][2]_2
    SLICE_X35Y64         LUT6 (Prop_lut6_I0_O)        0.124    22.642 r  L_reg/i__carry_i_22/O
                         net (fo=9, routed)           1.296    23.939    L_reg/i__carry_i_22_n_0
    SLICE_X38Y62         LUT6 (Prop_lut6_I3_O)        0.124    24.063 r  L_reg/i__carry_i_17/O
                         net (fo=4, routed)           1.115    25.178    L_reg/i__carry_i_17_n_0
    SLICE_X36Y64         LUT4 (Prop_lut4_I2_O)        0.124    25.302 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.490    25.792    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_10_0[0]
    SLICE_X37Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.318 r  bseg_driver/decimal_renderer/L_60c45ef5_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.318    bseg_driver/decimal_renderer/L_60c45ef5_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.631 r  bseg_driver/decimal_renderer/L_60c45ef5_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.625    27.256    bseg_driver/decimal_renderer/L_60c45ef5_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X36Y65         LUT4 (Prop_lut4_I0_O)        0.306    27.562 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.280    27.842    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35_n_0
    SLICE_X36Y65         LUT5 (Prop_lut5_I4_O)        0.124    27.966 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.621    28.586    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26_n_0
    SLICE_X39Y64         LUT6 (Prop_lut6_I5_O)        0.124    28.710 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.808    29.518    L_reg/bseg_OBUF[10]_inst_i_5_0
    SLICE_X39Y63         LUT6 (Prop_lut6_I1_O)        0.124    29.642 r  L_reg/bseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.655    30.298    L_reg/bseg_OBUF[10]_inst_i_21_n_0
    SLICE_X38Y63         LUT6 (Prop_lut6_I4_O)        0.124    30.422 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.851    31.272    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X40Y64         LUT4 (Prop_lut4_I1_O)        0.124    31.396 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.450    34.846    bseg_OBUF[6]
    T3                   OBUF (Prop_obuf_I_O)         3.544    38.390 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    38.390    bseg[6]
    T3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.249ns  (logic 10.381ns (31.221%)  route 22.869ns (68.779%))
  Logic Levels:           29  (CARRY4=6 LUT2=1 LUT3=2 LUT4=6 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=430, routed)         1.542     5.126    L_reg/clk_IBUF_BUFG
    SLICE_X40Y69         FDRE                                         r  L_reg/D_registers_q_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.456     5.582 f  L_reg/D_registers_q_reg[3][7]/Q
                         net (fo=13, routed)          1.117     6.699    L_reg/D_registers_q_reg[3][12]_1[7]
    SLICE_X39Y67         LUT3 (Prop_lut3_I2_O)        0.152     6.851 r  L_reg/L_60c45ef5_remainder0__0_carry__1_i_9/O
                         net (fo=5, routed)           0.984     7.835    L_reg/L_60c45ef5_remainder0__0_carry__1_i_9_n_0
    SLICE_X38Y69         LUT5 (Prop_lut5_I1_O)        0.354     8.189 f  L_reg/L_60c45ef5_remainder0__0_carry__1_i_6/O
                         net (fo=6, routed)           0.759     8.948    L_reg/L_60c45ef5_remainder0__0_carry__1_i_6_n_0
    SLICE_X38Y67         LUT6 (Prop_lut6_I0_O)        0.348     9.296 f  L_reg/bseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.692     9.988    L_reg/D_registers_q_reg[3][6]_1
    SLICE_X38Y67         LUT4 (Prop_lut4_I2_O)        0.150    10.138 r  L_reg/L_60c45ef5_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           0.923    11.061    L_reg/L_60c45ef5_remainder0__0_carry_i_9_n_0
    SLICE_X36Y66         LUT4 (Prop_lut4_I1_O)        0.328    11.389 r  L_reg/L_60c45ef5_remainder0__0_carry_i_5/O
                         net (fo=1, routed)           0.000    11.389    bseg_driver/decimal_renderer/i__carry_i_28__0_0[2]
    SLICE_X36Y66         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.787 r  bseg_driver/decimal_renderer/L_60c45ef5_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.787    bseg_driver/decimal_renderer/L_60c45ef5_remainder0__0_carry_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.100 f  bseg_driver/decimal_renderer/L_60c45ef5_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           1.101    13.201    L_reg/L_60c45ef5_remainder0[7]
    SLICE_X35Y68         LUT5 (Prop_lut5_I2_O)        0.306    13.507 f  L_reg/i__carry_i_20__0/O
                         net (fo=9, routed)           1.328    14.835    L_reg/i__carry_i_20__0_n_0
    SLICE_X32Y66         LUT4 (Prop_lut4_I0_O)        0.124    14.959 r  L_reg/i__carry_i_31/O
                         net (fo=2, routed)           0.817    15.776    L_reg/i__carry_i_31_n_0
    SLICE_X32Y65         LUT5 (Prop_lut5_I4_O)        0.124    15.900 f  L_reg/i__carry_i_13__0/O
                         net (fo=5, routed)           0.827    16.727    L_reg/i__carry_i_13__0_n_0
    SLICE_X33Y66         LUT6 (Prop_lut6_I1_O)        0.124    16.851 f  L_reg/i__carry_i_35/O
                         net (fo=2, routed)           0.715    17.566    L_reg/i__carry_i_35_n_0
    SLICE_X37Y67         LUT2 (Prop_lut2_I1_O)        0.124    17.690 f  L_reg/i__carry_i_16/O
                         net (fo=2, routed)           0.970    18.660    L_reg/i__carry_i_16_n_0
    SLICE_X34Y66         LUT4 (Prop_lut4_I3_O)        0.124    18.784 r  L_reg/i__carry__0_i_4/O
                         net (fo=2, routed)           0.583    19.366    L_reg/D_registers_q_reg[3][8]_1[0]
    SLICE_X35Y66         LUT5 (Prop_lut5_I0_O)        0.124    19.490 r  L_reg/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    19.490    bseg_driver/decimal_renderer/i__carry__0_i_10_0[0]
    SLICE_X35Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.022 r  bseg_driver/decimal_renderer/L_60c45ef5_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.022    bseg_driver/decimal_renderer/L_60c45ef5_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.335 f  bseg_driver/decimal_renderer/L_60c45ef5_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.887    21.222    L_reg/L_60c45ef5_remainder0_inferred__1/i__carry__2[3]
    SLICE_X38Y66         LUT5 (Prop_lut5_I0_O)        0.306    21.528 f  L_reg/i__carry_i_28/O
                         net (fo=10, routed)          0.991    22.518    L_reg/D_registers_q_reg[3][2]_2
    SLICE_X35Y64         LUT6 (Prop_lut6_I0_O)        0.124    22.642 r  L_reg/i__carry_i_22/O
                         net (fo=9, routed)           1.296    23.939    L_reg/i__carry_i_22_n_0
    SLICE_X38Y62         LUT6 (Prop_lut6_I3_O)        0.124    24.063 r  L_reg/i__carry_i_17/O
                         net (fo=4, routed)           1.115    25.178    L_reg/i__carry_i_17_n_0
    SLICE_X36Y64         LUT4 (Prop_lut4_I2_O)        0.124    25.302 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.490    25.792    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_10_0[0]
    SLICE_X37Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.318 r  bseg_driver/decimal_renderer/L_60c45ef5_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.318    bseg_driver/decimal_renderer/L_60c45ef5_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.631 f  bseg_driver/decimal_renderer/L_60c45ef5_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.625    27.256    bseg_driver/decimal_renderer/L_60c45ef5_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X36Y65         LUT4 (Prop_lut4_I0_O)        0.306    27.562 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.280    27.842    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35_n_0
    SLICE_X36Y65         LUT5 (Prop_lut5_I4_O)        0.124    27.966 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.621    28.586    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26_n_0
    SLICE_X39Y64         LUT6 (Prop_lut6_I5_O)        0.124    28.710 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.808    29.518    L_reg/bseg_OBUF[10]_inst_i_5_0
    SLICE_X39Y63         LUT6 (Prop_lut6_I1_O)        0.124    29.642 f  L_reg/bseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.655    30.298    L_reg/bseg_OBUF[10]_inst_i_21_n_0
    SLICE_X38Y63         LUT6 (Prop_lut6_I4_O)        0.124    30.422 f  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.852    31.274    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X40Y64         LUT3 (Prop_lut3_I1_O)        0.124    31.398 r  L_reg/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.434    34.832    bseg_OBUF[0]
    T4                   OBUF (Prop_obuf_I_O)         3.544    38.375 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    38.375    bseg[0]
    T4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.237ns  (logic 10.604ns (31.904%)  route 22.633ns (68.096%))
  Logic Levels:           29  (CARRY4=6 LUT2=1 LUT3=1 LUT4=7 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=430, routed)         1.542     5.126    L_reg/clk_IBUF_BUFG
    SLICE_X40Y69         FDRE                                         r  L_reg/D_registers_q_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.456     5.582 f  L_reg/D_registers_q_reg[3][7]/Q
                         net (fo=13, routed)          1.117     6.699    L_reg/D_registers_q_reg[3][12]_1[7]
    SLICE_X39Y67         LUT3 (Prop_lut3_I2_O)        0.152     6.851 r  L_reg/L_60c45ef5_remainder0__0_carry__1_i_9/O
                         net (fo=5, routed)           0.984     7.835    L_reg/L_60c45ef5_remainder0__0_carry__1_i_9_n_0
    SLICE_X38Y69         LUT5 (Prop_lut5_I1_O)        0.354     8.189 f  L_reg/L_60c45ef5_remainder0__0_carry__1_i_6/O
                         net (fo=6, routed)           0.759     8.948    L_reg/L_60c45ef5_remainder0__0_carry__1_i_6_n_0
    SLICE_X38Y67         LUT6 (Prop_lut6_I0_O)        0.348     9.296 f  L_reg/bseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.692     9.988    L_reg/D_registers_q_reg[3][6]_1
    SLICE_X38Y67         LUT4 (Prop_lut4_I2_O)        0.150    10.138 r  L_reg/L_60c45ef5_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           0.923    11.061    L_reg/L_60c45ef5_remainder0__0_carry_i_9_n_0
    SLICE_X36Y66         LUT4 (Prop_lut4_I1_O)        0.328    11.389 r  L_reg/L_60c45ef5_remainder0__0_carry_i_5/O
                         net (fo=1, routed)           0.000    11.389    bseg_driver/decimal_renderer/i__carry_i_28__0_0[2]
    SLICE_X36Y66         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.787 r  bseg_driver/decimal_renderer/L_60c45ef5_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.787    bseg_driver/decimal_renderer/L_60c45ef5_remainder0__0_carry_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.100 f  bseg_driver/decimal_renderer/L_60c45ef5_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           1.101    13.201    L_reg/L_60c45ef5_remainder0[7]
    SLICE_X35Y68         LUT5 (Prop_lut5_I2_O)        0.306    13.507 f  L_reg/i__carry_i_20__0/O
                         net (fo=9, routed)           1.328    14.835    L_reg/i__carry_i_20__0_n_0
    SLICE_X32Y66         LUT4 (Prop_lut4_I0_O)        0.124    14.959 r  L_reg/i__carry_i_31/O
                         net (fo=2, routed)           0.817    15.776    L_reg/i__carry_i_31_n_0
    SLICE_X32Y65         LUT5 (Prop_lut5_I4_O)        0.124    15.900 f  L_reg/i__carry_i_13__0/O
                         net (fo=5, routed)           0.827    16.727    L_reg/i__carry_i_13__0_n_0
    SLICE_X33Y66         LUT6 (Prop_lut6_I1_O)        0.124    16.851 f  L_reg/i__carry_i_35/O
                         net (fo=2, routed)           0.715    17.566    L_reg/i__carry_i_35_n_0
    SLICE_X37Y67         LUT2 (Prop_lut2_I1_O)        0.124    17.690 f  L_reg/i__carry_i_16/O
                         net (fo=2, routed)           0.970    18.660    L_reg/i__carry_i_16_n_0
    SLICE_X34Y66         LUT4 (Prop_lut4_I3_O)        0.124    18.784 r  L_reg/i__carry__0_i_4/O
                         net (fo=2, routed)           0.583    19.366    L_reg/D_registers_q_reg[3][8]_1[0]
    SLICE_X35Y66         LUT5 (Prop_lut5_I0_O)        0.124    19.490 r  L_reg/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    19.490    bseg_driver/decimal_renderer/i__carry__0_i_10_0[0]
    SLICE_X35Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.022 r  bseg_driver/decimal_renderer/L_60c45ef5_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.022    bseg_driver/decimal_renderer/L_60c45ef5_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.335 f  bseg_driver/decimal_renderer/L_60c45ef5_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.887    21.222    L_reg/L_60c45ef5_remainder0_inferred__1/i__carry__2[3]
    SLICE_X38Y66         LUT5 (Prop_lut5_I0_O)        0.306    21.528 f  L_reg/i__carry_i_28/O
                         net (fo=10, routed)          0.991    22.518    L_reg/D_registers_q_reg[3][2]_2
    SLICE_X35Y64         LUT6 (Prop_lut6_I0_O)        0.124    22.642 r  L_reg/i__carry_i_22/O
                         net (fo=9, routed)           1.296    23.939    L_reg/i__carry_i_22_n_0
    SLICE_X38Y62         LUT6 (Prop_lut6_I3_O)        0.124    24.063 r  L_reg/i__carry_i_17/O
                         net (fo=4, routed)           1.115    25.178    L_reg/i__carry_i_17_n_0
    SLICE_X36Y64         LUT4 (Prop_lut4_I2_O)        0.124    25.302 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.490    25.792    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_10_0[0]
    SLICE_X37Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.318 r  bseg_driver/decimal_renderer/L_60c45ef5_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.318    bseg_driver/decimal_renderer/L_60c45ef5_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.631 r  bseg_driver/decimal_renderer/L_60c45ef5_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.625    27.256    bseg_driver/decimal_renderer/L_60c45ef5_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X36Y65         LUT4 (Prop_lut4_I0_O)        0.306    27.562 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.280    27.842    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35_n_0
    SLICE_X36Y65         LUT5 (Prop_lut5_I4_O)        0.124    27.966 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.621    28.586    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26_n_0
    SLICE_X39Y64         LUT6 (Prop_lut6_I5_O)        0.124    28.710 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.808    29.518    L_reg/bseg_OBUF[10]_inst_i_5_0
    SLICE_X39Y63         LUT6 (Prop_lut6_I1_O)        0.124    29.642 r  L_reg/bseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.655    30.298    L_reg/bseg_OBUF[10]_inst_i_21_n_0
    SLICE_X38Y63         LUT6 (Prop_lut6_I4_O)        0.124    30.422 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.851    31.272    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X40Y64         LUT4 (Prop_lut4_I2_O)        0.154    31.426 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.200    34.626    bseg_OBUF[9]
    P1                   OBUF (Prop_obuf_I_O)         3.737    38.363 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    38.363    bseg[9]
    P1                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.137ns  (logic 10.024ns (30.249%)  route 23.114ns (69.751%))
  Logic Levels:           26  (CARRY4=4 LUT2=5 LUT4=3 LUT5=3 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=430, routed)         1.535     5.119    L_reg/clk_IBUF_BUFG
    SLICE_X37Y73         FDRE                                         r  L_reg/D_registers_q_reg[6][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  L_reg/D_registers_q_reg[6][6]/Q
                         net (fo=24, routed)          1.897     7.472    L_reg/D_registers_q_reg[6][12]_0[6]
    SLICE_X46Y65         LUT2 (Prop_lut2_I1_O)        0.124     7.596 f  L_reg/L_60c45ef5_remainder0__0_carry__1_i_11__0/O
                         net (fo=1, routed)           0.670     8.267    L_reg/L_60c45ef5_remainder0__0_carry__1_i_11__0_n_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I3_O)        0.124     8.391 f  L_reg/L_60c45ef5_remainder0__0_carry__1_i_8__0/O
                         net (fo=3, routed)           1.238     9.629    L_reg/L_60c45ef5_remainder0__0_carry__1_i_8__0_n_0
    SLICE_X49Y64         LUT2 (Prop_lut2_I1_O)        0.124     9.753 r  L_reg/L_60c45ef5_remainder0__0_carry__1_i_7__0/O
                         net (fo=5, routed)           1.084    10.837    L_reg/L_60c45ef5_remainder0__0_carry__1_i_7__0_n_0
    SLICE_X49Y64         LUT6 (Prop_lut6_I4_O)        0.124    10.961 f  L_reg/L_60c45ef5_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           0.881    11.841    L_reg/L_60c45ef5_remainder0__0_carry_i_10__0_n_0
    SLICE_X49Y63         LUT2 (Prop_lut2_I1_O)        0.152    11.993 r  L_reg/L_60c45ef5_remainder0__0_carry__1_i_2__0/O
                         net (fo=1, routed)           0.530    12.523    timerseg_driver/decimal_renderer/i__carry__1_i_1__2[0]
    SLICE_X48Y64         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.764    13.287 r  timerseg_driver/decimal_renderer/L_60c45ef5_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           1.122    14.409    L_reg/L_60c45ef5_remainder0_1[10]
    SLICE_X50Y62         LUT5 (Prop_lut5_I1_O)        0.302    14.711 r  L_reg/i__carry_i_20__2/O
                         net (fo=9, routed)           1.129    15.840    L_reg/i__carry_i_20__2_n_0
    SLICE_X51Y61         LUT4 (Prop_lut4_I0_O)        0.150    15.990 f  L_reg/i__carry_i_31__0/O
                         net (fo=2, routed)           0.820    16.810    L_reg/i__carry_i_31__0_n_0
    SLICE_X52Y61         LUT6 (Prop_lut6_I0_O)        0.326    17.136 f  L_reg/i__carry_i_14__2/O
                         net (fo=7, routed)           0.819    17.956    L_reg/i__carry_i_14__2_n_0
    SLICE_X51Y60         LUT6 (Prop_lut6_I0_O)        0.124    18.080 f  L_reg/i__carry_i_35__0/O
                         net (fo=2, routed)           0.749    18.829    L_reg/i__carry_i_35__0_n_0
    SLICE_X50Y60         LUT2 (Prop_lut2_I1_O)        0.150    18.979 f  L_reg/i__carry_i_16__0/O
                         net (fo=2, routed)           0.180    19.159    L_reg/i__carry_i_16__0_n_0
    SLICE_X50Y60         LUT4 (Prop_lut4_I3_O)        0.355    19.514 r  L_reg/i__carry__0_i_4__0/O
                         net (fo=2, routed)           0.825    20.339    L_reg/D_registers_q_reg[6][8]_1[0]
    SLICE_X48Y60         LUT5 (Prop_lut5_I0_O)        0.124    20.463 r  L_reg/i__carry__0_i_8__0/O
                         net (fo=1, routed)           0.000    20.463    timerseg_driver/decimal_renderer/i__carry__0_i_10__1_0[0]
    SLICE_X48Y60         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    21.069 f  timerseg_driver/decimal_renderer/L_60c45ef5_remainder0_inferred__0/i__carry__0/O[3]
                         net (fo=8, routed)           1.256    22.325    timerseg_driver/decimal_renderer/O[3]
    SLICE_X47Y60         LUT6 (Prop_lut6_I0_O)        0.306    22.631 f  timerseg_driver/decimal_renderer/i__carry_i_24__1/O
                         net (fo=7, routed)           1.110    23.741    L_reg/timerseg_OBUF[10]_inst_i_18_0
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.124    23.865 r  L_reg/i__carry_i_23__1/O
                         net (fo=2, routed)           0.953    24.818    L_reg/i__carry_i_23__1_n_0
    SLICE_X45Y59         LUT5 (Prop_lut5_I0_O)        0.124    24.942 r  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.879    25.822    L_reg/i__carry_i_12__1_n_0
    SLICE_X44Y59         LUT6 (Prop_lut6_I2_O)        0.124    25.946 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    25.946    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_15_0[1]
    SLICE_X44Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.496 r  timerseg_driver/decimal_renderer/L_60c45ef5_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.496    timerseg_driver/decimal_renderer/L_60c45ef5_remainder0_inferred__1/i__carry_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.718 r  timerseg_driver/decimal_renderer/L_60c45ef5_remainder0_inferred__1/i__carry__0/O[0]
                         net (fo=3, routed)           1.008    27.726    timerseg_driver/decimal_renderer/L_60c45ef5_remainder0_inferred__1/i__carry__0_n_7
    SLICE_X45Y61         LUT2 (Prop_lut2_I1_O)        0.327    28.053 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38/O
                         net (fo=1, routed)           0.807    28.859    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38_n_0
    SLICE_X46Y61         LUT6 (Prop_lut6_I0_O)        0.326    29.185 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.452    29.637    L_reg/timerseg_OBUF[10]_inst_i_5_0
    SLICE_X46Y61         LUT6 (Prop_lut6_I1_O)        0.124    29.761 r  L_reg/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.596    30.357    L_reg/timerseg_OBUF[10]_inst_i_21_n_0
    SLICE_X42Y60         LUT6 (Prop_lut6_I4_O)        0.124    30.481 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.819    31.300    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X41Y60         LUT4 (Prop_lut4_I1_O)        0.124    31.424 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.289    34.713    timerseg_OBUF[6]
    C7                   OBUF (Prop_obuf_I_O)         3.544    38.256 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    38.256    timerseg[6]
    C7                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.114ns  (logic 10.289ns (31.073%)  route 22.824ns (68.927%))
  Logic Levels:           26  (CARRY4=4 LUT2=5 LUT4=3 LUT5=3 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=430, routed)         1.535     5.119    L_reg/clk_IBUF_BUFG
    SLICE_X37Y73         FDRE                                         r  L_reg/D_registers_q_reg[6][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  L_reg/D_registers_q_reg[6][6]/Q
                         net (fo=24, routed)          1.897     7.472    L_reg/D_registers_q_reg[6][12]_0[6]
    SLICE_X46Y65         LUT2 (Prop_lut2_I1_O)        0.124     7.596 f  L_reg/L_60c45ef5_remainder0__0_carry__1_i_11__0/O
                         net (fo=1, routed)           0.670     8.267    L_reg/L_60c45ef5_remainder0__0_carry__1_i_11__0_n_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I3_O)        0.124     8.391 f  L_reg/L_60c45ef5_remainder0__0_carry__1_i_8__0/O
                         net (fo=3, routed)           1.238     9.629    L_reg/L_60c45ef5_remainder0__0_carry__1_i_8__0_n_0
    SLICE_X49Y64         LUT2 (Prop_lut2_I1_O)        0.124     9.753 r  L_reg/L_60c45ef5_remainder0__0_carry__1_i_7__0/O
                         net (fo=5, routed)           1.084    10.837    L_reg/L_60c45ef5_remainder0__0_carry__1_i_7__0_n_0
    SLICE_X49Y64         LUT6 (Prop_lut6_I4_O)        0.124    10.961 f  L_reg/L_60c45ef5_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           0.881    11.841    L_reg/L_60c45ef5_remainder0__0_carry_i_10__0_n_0
    SLICE_X49Y63         LUT2 (Prop_lut2_I1_O)        0.152    11.993 r  L_reg/L_60c45ef5_remainder0__0_carry__1_i_2__0/O
                         net (fo=1, routed)           0.530    12.523    timerseg_driver/decimal_renderer/i__carry__1_i_1__2[0]
    SLICE_X48Y64         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.764    13.287 r  timerseg_driver/decimal_renderer/L_60c45ef5_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           1.122    14.409    L_reg/L_60c45ef5_remainder0_1[10]
    SLICE_X50Y62         LUT5 (Prop_lut5_I1_O)        0.302    14.711 r  L_reg/i__carry_i_20__2/O
                         net (fo=9, routed)           1.129    15.840    L_reg/i__carry_i_20__2_n_0
    SLICE_X51Y61         LUT4 (Prop_lut4_I0_O)        0.150    15.990 f  L_reg/i__carry_i_31__0/O
                         net (fo=2, routed)           0.820    16.810    L_reg/i__carry_i_31__0_n_0
    SLICE_X52Y61         LUT6 (Prop_lut6_I0_O)        0.326    17.136 f  L_reg/i__carry_i_14__2/O
                         net (fo=7, routed)           0.819    17.956    L_reg/i__carry_i_14__2_n_0
    SLICE_X51Y60         LUT6 (Prop_lut6_I0_O)        0.124    18.080 f  L_reg/i__carry_i_35__0/O
                         net (fo=2, routed)           0.749    18.829    L_reg/i__carry_i_35__0_n_0
    SLICE_X50Y60         LUT2 (Prop_lut2_I1_O)        0.150    18.979 f  L_reg/i__carry_i_16__0/O
                         net (fo=2, routed)           0.180    19.159    L_reg/i__carry_i_16__0_n_0
    SLICE_X50Y60         LUT4 (Prop_lut4_I3_O)        0.355    19.514 r  L_reg/i__carry__0_i_4__0/O
                         net (fo=2, routed)           0.825    20.339    L_reg/D_registers_q_reg[6][8]_1[0]
    SLICE_X48Y60         LUT5 (Prop_lut5_I0_O)        0.124    20.463 r  L_reg/i__carry__0_i_8__0/O
                         net (fo=1, routed)           0.000    20.463    timerseg_driver/decimal_renderer/i__carry__0_i_10__1_0[0]
    SLICE_X48Y60         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    21.069 f  timerseg_driver/decimal_renderer/L_60c45ef5_remainder0_inferred__0/i__carry__0/O[3]
                         net (fo=8, routed)           1.256    22.325    timerseg_driver/decimal_renderer/O[3]
    SLICE_X47Y60         LUT6 (Prop_lut6_I0_O)        0.306    22.631 f  timerseg_driver/decimal_renderer/i__carry_i_24__1/O
                         net (fo=7, routed)           1.110    23.741    L_reg/timerseg_OBUF[10]_inst_i_18_0
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.124    23.865 r  L_reg/i__carry_i_23__1/O
                         net (fo=2, routed)           0.953    24.818    L_reg/i__carry_i_23__1_n_0
    SLICE_X45Y59         LUT5 (Prop_lut5_I0_O)        0.124    24.942 r  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.879    25.822    L_reg/i__carry_i_12__1_n_0
    SLICE_X44Y59         LUT6 (Prop_lut6_I2_O)        0.124    25.946 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    25.946    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_15_0[1]
    SLICE_X44Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.496 r  timerseg_driver/decimal_renderer/L_60c45ef5_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.496    timerseg_driver/decimal_renderer/L_60c45ef5_remainder0_inferred__1/i__carry_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.718 r  timerseg_driver/decimal_renderer/L_60c45ef5_remainder0_inferred__1/i__carry__0/O[0]
                         net (fo=3, routed)           1.008    27.726    timerseg_driver/decimal_renderer/L_60c45ef5_remainder0_inferred__1/i__carry__0_n_7
    SLICE_X45Y61         LUT2 (Prop_lut2_I1_O)        0.327    28.053 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38/O
                         net (fo=1, routed)           0.807    28.859    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38_n_0
    SLICE_X46Y61         LUT6 (Prop_lut6_I0_O)        0.326    29.185 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.452    29.637    L_reg/timerseg_OBUF[10]_inst_i_5_0
    SLICE_X46Y61         LUT6 (Prop_lut6_I1_O)        0.124    29.761 r  L_reg/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.596    30.357    L_reg/timerseg_OBUF[10]_inst_i_21_n_0
    SLICE_X42Y60         LUT6 (Prop_lut6_I4_O)        0.124    30.481 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.810    31.291    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X41Y60         LUT4 (Prop_lut4_I2_O)        0.152    31.443 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.008    34.451    timerseg_OBUF[4]
    C4                   OBUF (Prop_obuf_I_O)         3.781    38.233 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    38.233    timerseg[4]
    C4                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        33.034ns  (logic 10.605ns (32.104%)  route 22.428ns (67.896%))
  Logic Levels:           29  (CARRY4=6 LUT2=1 LUT3=1 LUT4=7 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=430, routed)         1.542     5.126    L_reg/clk_IBUF_BUFG
    SLICE_X40Y69         FDRE                                         r  L_reg/D_registers_q_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.456     5.582 f  L_reg/D_registers_q_reg[3][7]/Q
                         net (fo=13, routed)          1.117     6.699    L_reg/D_registers_q_reg[3][12]_1[7]
    SLICE_X39Y67         LUT3 (Prop_lut3_I2_O)        0.152     6.851 r  L_reg/L_60c45ef5_remainder0__0_carry__1_i_9/O
                         net (fo=5, routed)           0.984     7.835    L_reg/L_60c45ef5_remainder0__0_carry__1_i_9_n_0
    SLICE_X38Y69         LUT5 (Prop_lut5_I1_O)        0.354     8.189 f  L_reg/L_60c45ef5_remainder0__0_carry__1_i_6/O
                         net (fo=6, routed)           0.759     8.948    L_reg/L_60c45ef5_remainder0__0_carry__1_i_6_n_0
    SLICE_X38Y67         LUT6 (Prop_lut6_I0_O)        0.348     9.296 f  L_reg/bseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.692     9.988    L_reg/D_registers_q_reg[3][6]_1
    SLICE_X38Y67         LUT4 (Prop_lut4_I2_O)        0.150    10.138 r  L_reg/L_60c45ef5_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           0.923    11.061    L_reg/L_60c45ef5_remainder0__0_carry_i_9_n_0
    SLICE_X36Y66         LUT4 (Prop_lut4_I1_O)        0.328    11.389 r  L_reg/L_60c45ef5_remainder0__0_carry_i_5/O
                         net (fo=1, routed)           0.000    11.389    bseg_driver/decimal_renderer/i__carry_i_28__0_0[2]
    SLICE_X36Y66         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.787 r  bseg_driver/decimal_renderer/L_60c45ef5_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.787    bseg_driver/decimal_renderer/L_60c45ef5_remainder0__0_carry_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.100 f  bseg_driver/decimal_renderer/L_60c45ef5_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           1.101    13.201    L_reg/L_60c45ef5_remainder0[7]
    SLICE_X35Y68         LUT5 (Prop_lut5_I2_O)        0.306    13.507 f  L_reg/i__carry_i_20__0/O
                         net (fo=9, routed)           1.328    14.835    L_reg/i__carry_i_20__0_n_0
    SLICE_X32Y66         LUT4 (Prop_lut4_I0_O)        0.124    14.959 r  L_reg/i__carry_i_31/O
                         net (fo=2, routed)           0.817    15.776    L_reg/i__carry_i_31_n_0
    SLICE_X32Y65         LUT5 (Prop_lut5_I4_O)        0.124    15.900 f  L_reg/i__carry_i_13__0/O
                         net (fo=5, routed)           0.827    16.727    L_reg/i__carry_i_13__0_n_0
    SLICE_X33Y66         LUT6 (Prop_lut6_I1_O)        0.124    16.851 f  L_reg/i__carry_i_35/O
                         net (fo=2, routed)           0.715    17.566    L_reg/i__carry_i_35_n_0
    SLICE_X37Y67         LUT2 (Prop_lut2_I1_O)        0.124    17.690 f  L_reg/i__carry_i_16/O
                         net (fo=2, routed)           0.970    18.660    L_reg/i__carry_i_16_n_0
    SLICE_X34Y66         LUT4 (Prop_lut4_I3_O)        0.124    18.784 r  L_reg/i__carry__0_i_4/O
                         net (fo=2, routed)           0.583    19.366    L_reg/D_registers_q_reg[3][8]_1[0]
    SLICE_X35Y66         LUT5 (Prop_lut5_I0_O)        0.124    19.490 r  L_reg/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    19.490    bseg_driver/decimal_renderer/i__carry__0_i_10_0[0]
    SLICE_X35Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.022 r  bseg_driver/decimal_renderer/L_60c45ef5_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.022    bseg_driver/decimal_renderer/L_60c45ef5_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.335 f  bseg_driver/decimal_renderer/L_60c45ef5_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.887    21.222    L_reg/L_60c45ef5_remainder0_inferred__1/i__carry__2[3]
    SLICE_X38Y66         LUT5 (Prop_lut5_I0_O)        0.306    21.528 f  L_reg/i__carry_i_28/O
                         net (fo=10, routed)          0.991    22.518    L_reg/D_registers_q_reg[3][2]_2
    SLICE_X35Y64         LUT6 (Prop_lut6_I0_O)        0.124    22.642 r  L_reg/i__carry_i_22/O
                         net (fo=9, routed)           1.296    23.939    L_reg/i__carry_i_22_n_0
    SLICE_X38Y62         LUT6 (Prop_lut6_I3_O)        0.124    24.063 r  L_reg/i__carry_i_17/O
                         net (fo=4, routed)           1.115    25.178    L_reg/i__carry_i_17_n_0
    SLICE_X36Y64         LUT4 (Prop_lut4_I2_O)        0.124    25.302 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.490    25.792    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_10_0[0]
    SLICE_X37Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.318 r  bseg_driver/decimal_renderer/L_60c45ef5_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.318    bseg_driver/decimal_renderer/L_60c45ef5_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.631 r  bseg_driver/decimal_renderer/L_60c45ef5_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.625    27.256    bseg_driver/decimal_renderer/L_60c45ef5_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X36Y65         LUT4 (Prop_lut4_I0_O)        0.306    27.562 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.280    27.842    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35_n_0
    SLICE_X36Y65         LUT5 (Prop_lut5_I4_O)        0.124    27.966 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.621    28.586    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26_n_0
    SLICE_X39Y64         LUT6 (Prop_lut6_I5_O)        0.124    28.710 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.808    29.518    L_reg/bseg_OBUF[10]_inst_i_5_0
    SLICE_X39Y63         LUT6 (Prop_lut6_I1_O)        0.124    29.642 r  L_reg/bseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.655    30.298    L_reg/bseg_OBUF[10]_inst_i_21_n_0
    SLICE_X38Y63         LUT6 (Prop_lut6_I4_O)        0.124    30.422 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.679    31.101    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X40Y64         LUT4 (Prop_lut4_I3_O)        0.152    31.253 r  L_reg/bseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.167    34.419    bseg_OBUF[10]
    M1                   OBUF (Prop_obuf_I_O)         3.740    38.160 r  bseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    38.160    bseg[10]
    M1                                                                r  bseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.929ns  (logic 10.601ns (32.195%)  route 22.327ns (67.805%))
  Logic Levels:           29  (CARRY4=6 LUT2=1 LUT3=1 LUT4=7 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=430, routed)         1.542     5.126    L_reg/clk_IBUF_BUFG
    SLICE_X40Y69         FDRE                                         r  L_reg/D_registers_q_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.456     5.582 f  L_reg/D_registers_q_reg[3][7]/Q
                         net (fo=13, routed)          1.117     6.699    L_reg/D_registers_q_reg[3][12]_1[7]
    SLICE_X39Y67         LUT3 (Prop_lut3_I2_O)        0.152     6.851 r  L_reg/L_60c45ef5_remainder0__0_carry__1_i_9/O
                         net (fo=5, routed)           0.984     7.835    L_reg/L_60c45ef5_remainder0__0_carry__1_i_9_n_0
    SLICE_X38Y69         LUT5 (Prop_lut5_I1_O)        0.354     8.189 f  L_reg/L_60c45ef5_remainder0__0_carry__1_i_6/O
                         net (fo=6, routed)           0.759     8.948    L_reg/L_60c45ef5_remainder0__0_carry__1_i_6_n_0
    SLICE_X38Y67         LUT6 (Prop_lut6_I0_O)        0.348     9.296 f  L_reg/bseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.692     9.988    L_reg/D_registers_q_reg[3][6]_1
    SLICE_X38Y67         LUT4 (Prop_lut4_I2_O)        0.150    10.138 r  L_reg/L_60c45ef5_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           0.923    11.061    L_reg/L_60c45ef5_remainder0__0_carry_i_9_n_0
    SLICE_X36Y66         LUT4 (Prop_lut4_I1_O)        0.328    11.389 r  L_reg/L_60c45ef5_remainder0__0_carry_i_5/O
                         net (fo=1, routed)           0.000    11.389    bseg_driver/decimal_renderer/i__carry_i_28__0_0[2]
    SLICE_X36Y66         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.787 r  bseg_driver/decimal_renderer/L_60c45ef5_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.787    bseg_driver/decimal_renderer/L_60c45ef5_remainder0__0_carry_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.100 f  bseg_driver/decimal_renderer/L_60c45ef5_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           1.101    13.201    L_reg/L_60c45ef5_remainder0[7]
    SLICE_X35Y68         LUT5 (Prop_lut5_I2_O)        0.306    13.507 f  L_reg/i__carry_i_20__0/O
                         net (fo=9, routed)           1.328    14.835    L_reg/i__carry_i_20__0_n_0
    SLICE_X32Y66         LUT4 (Prop_lut4_I0_O)        0.124    14.959 r  L_reg/i__carry_i_31/O
                         net (fo=2, routed)           0.817    15.776    L_reg/i__carry_i_31_n_0
    SLICE_X32Y65         LUT5 (Prop_lut5_I4_O)        0.124    15.900 f  L_reg/i__carry_i_13__0/O
                         net (fo=5, routed)           0.827    16.727    L_reg/i__carry_i_13__0_n_0
    SLICE_X33Y66         LUT6 (Prop_lut6_I1_O)        0.124    16.851 f  L_reg/i__carry_i_35/O
                         net (fo=2, routed)           0.715    17.566    L_reg/i__carry_i_35_n_0
    SLICE_X37Y67         LUT2 (Prop_lut2_I1_O)        0.124    17.690 f  L_reg/i__carry_i_16/O
                         net (fo=2, routed)           0.970    18.660    L_reg/i__carry_i_16_n_0
    SLICE_X34Y66         LUT4 (Prop_lut4_I3_O)        0.124    18.784 r  L_reg/i__carry__0_i_4/O
                         net (fo=2, routed)           0.583    19.366    L_reg/D_registers_q_reg[3][8]_1[0]
    SLICE_X35Y66         LUT5 (Prop_lut5_I0_O)        0.124    19.490 r  L_reg/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    19.490    bseg_driver/decimal_renderer/i__carry__0_i_10_0[0]
    SLICE_X35Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.022 r  bseg_driver/decimal_renderer/L_60c45ef5_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.022    bseg_driver/decimal_renderer/L_60c45ef5_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.335 f  bseg_driver/decimal_renderer/L_60c45ef5_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.887    21.222    L_reg/L_60c45ef5_remainder0_inferred__1/i__carry__2[3]
    SLICE_X38Y66         LUT5 (Prop_lut5_I0_O)        0.306    21.528 f  L_reg/i__carry_i_28/O
                         net (fo=10, routed)          0.991    22.518    L_reg/D_registers_q_reg[3][2]_2
    SLICE_X35Y64         LUT6 (Prop_lut6_I0_O)        0.124    22.642 r  L_reg/i__carry_i_22/O
                         net (fo=9, routed)           1.296    23.939    L_reg/i__carry_i_22_n_0
    SLICE_X38Y62         LUT6 (Prop_lut6_I3_O)        0.124    24.063 r  L_reg/i__carry_i_17/O
                         net (fo=4, routed)           1.115    25.178    L_reg/i__carry_i_17_n_0
    SLICE_X36Y64         LUT4 (Prop_lut4_I2_O)        0.124    25.302 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.490    25.792    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_10_0[0]
    SLICE_X37Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.318 r  bseg_driver/decimal_renderer/L_60c45ef5_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.318    bseg_driver/decimal_renderer/L_60c45ef5_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.631 r  bseg_driver/decimal_renderer/L_60c45ef5_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.625    27.256    bseg_driver/decimal_renderer/L_60c45ef5_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X36Y65         LUT4 (Prop_lut4_I0_O)        0.306    27.562 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.280    27.842    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35_n_0
    SLICE_X36Y65         LUT5 (Prop_lut5_I4_O)        0.124    27.966 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.621    28.586    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26_n_0
    SLICE_X39Y64         LUT6 (Prop_lut6_I5_O)        0.124    28.710 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.808    29.518    L_reg/bseg_OBUF[10]_inst_i_5_0
    SLICE_X39Y63         LUT6 (Prop_lut6_I1_O)        0.124    29.642 r  L_reg/bseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.655    30.298    L_reg/bseg_OBUF[10]_inst_i_21_n_0
    SLICE_X38Y63         LUT6 (Prop_lut6_I4_O)        0.124    30.422 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.687    31.109    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X40Y64         LUT4 (Prop_lut4_I2_O)        0.150    31.259 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.058    34.316    bseg_OBUF[3]
    N1                   OBUF (Prop_obuf_I_O)         3.738    38.055 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    38.055    bseg[3]
    N1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.907ns  (logic 10.382ns (31.550%)  route 22.525ns (68.450%))
  Logic Levels:           29  (CARRY4=6 LUT2=1 LUT3=1 LUT4=7 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=430, routed)         1.542     5.126    L_reg/clk_IBUF_BUFG
    SLICE_X40Y69         FDRE                                         r  L_reg/D_registers_q_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y69         FDRE (Prop_fdre_C_Q)         0.456     5.582 f  L_reg/D_registers_q_reg[3][7]/Q
                         net (fo=13, routed)          1.117     6.699    L_reg/D_registers_q_reg[3][12]_1[7]
    SLICE_X39Y67         LUT3 (Prop_lut3_I2_O)        0.152     6.851 r  L_reg/L_60c45ef5_remainder0__0_carry__1_i_9/O
                         net (fo=5, routed)           0.984     7.835    L_reg/L_60c45ef5_remainder0__0_carry__1_i_9_n_0
    SLICE_X38Y69         LUT5 (Prop_lut5_I1_O)        0.354     8.189 f  L_reg/L_60c45ef5_remainder0__0_carry__1_i_6/O
                         net (fo=6, routed)           0.759     8.948    L_reg/L_60c45ef5_remainder0__0_carry__1_i_6_n_0
    SLICE_X38Y67         LUT6 (Prop_lut6_I0_O)        0.348     9.296 f  L_reg/bseg_OBUF[10]_inst_i_13/O
                         net (fo=3, routed)           0.692     9.988    L_reg/D_registers_q_reg[3][6]_1
    SLICE_X38Y67         LUT4 (Prop_lut4_I2_O)        0.150    10.138 r  L_reg/L_60c45ef5_remainder0__0_carry_i_9/O
                         net (fo=4, routed)           0.923    11.061    L_reg/L_60c45ef5_remainder0__0_carry_i_9_n_0
    SLICE_X36Y66         LUT4 (Prop_lut4_I1_O)        0.328    11.389 r  L_reg/L_60c45ef5_remainder0__0_carry_i_5/O
                         net (fo=1, routed)           0.000    11.389    bseg_driver/decimal_renderer/i__carry_i_28__0_0[2]
    SLICE_X36Y66         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    11.787 r  bseg_driver/decimal_renderer/L_60c45ef5_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.787    bseg_driver/decimal_renderer/L_60c45ef5_remainder0__0_carry_n_0
    SLICE_X36Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.100 f  bseg_driver/decimal_renderer/L_60c45ef5_remainder0__0_carry__0/O[3]
                         net (fo=5, routed)           1.101    13.201    L_reg/L_60c45ef5_remainder0[7]
    SLICE_X35Y68         LUT5 (Prop_lut5_I2_O)        0.306    13.507 f  L_reg/i__carry_i_20__0/O
                         net (fo=9, routed)           1.328    14.835    L_reg/i__carry_i_20__0_n_0
    SLICE_X32Y66         LUT4 (Prop_lut4_I0_O)        0.124    14.959 r  L_reg/i__carry_i_31/O
                         net (fo=2, routed)           0.817    15.776    L_reg/i__carry_i_31_n_0
    SLICE_X32Y65         LUT5 (Prop_lut5_I4_O)        0.124    15.900 f  L_reg/i__carry_i_13__0/O
                         net (fo=5, routed)           0.827    16.727    L_reg/i__carry_i_13__0_n_0
    SLICE_X33Y66         LUT6 (Prop_lut6_I1_O)        0.124    16.851 f  L_reg/i__carry_i_35/O
                         net (fo=2, routed)           0.715    17.566    L_reg/i__carry_i_35_n_0
    SLICE_X37Y67         LUT2 (Prop_lut2_I1_O)        0.124    17.690 f  L_reg/i__carry_i_16/O
                         net (fo=2, routed)           0.970    18.660    L_reg/i__carry_i_16_n_0
    SLICE_X34Y66         LUT4 (Prop_lut4_I3_O)        0.124    18.784 r  L_reg/i__carry__0_i_4/O
                         net (fo=2, routed)           0.583    19.366    L_reg/D_registers_q_reg[3][8]_1[0]
    SLICE_X35Y66         LUT5 (Prop_lut5_I0_O)        0.124    19.490 r  L_reg/i__carry__0_i_8/O
                         net (fo=1, routed)           0.000    19.490    bseg_driver/decimal_renderer/i__carry__0_i_10_0[0]
    SLICE_X35Y66         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.022 r  bseg_driver/decimal_renderer/L_60c45ef5_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.022    bseg_driver/decimal_renderer/L_60c45ef5_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X35Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.335 f  bseg_driver/decimal_renderer/L_60c45ef5_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.887    21.222    L_reg/L_60c45ef5_remainder0_inferred__1/i__carry__2[3]
    SLICE_X38Y66         LUT5 (Prop_lut5_I0_O)        0.306    21.528 f  L_reg/i__carry_i_28/O
                         net (fo=10, routed)          0.991    22.518    L_reg/D_registers_q_reg[3][2]_2
    SLICE_X35Y64         LUT6 (Prop_lut6_I0_O)        0.124    22.642 r  L_reg/i__carry_i_22/O
                         net (fo=9, routed)           1.296    23.939    L_reg/i__carry_i_22_n_0
    SLICE_X38Y62         LUT6 (Prop_lut6_I3_O)        0.124    24.063 r  L_reg/i__carry_i_17/O
                         net (fo=4, routed)           1.115    25.178    L_reg/i__carry_i_17_n_0
    SLICE_X36Y64         LUT4 (Prop_lut4_I2_O)        0.124    25.302 r  L_reg/i__carry__0_i_4__1/O
                         net (fo=1, routed)           0.490    25.792    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_10_0[0]
    SLICE_X37Y64         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    26.318 r  bseg_driver/decimal_renderer/L_60c45ef5_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    26.318    bseg_driver/decimal_renderer/L_60c45ef5_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X37Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.631 r  bseg_driver/decimal_renderer/L_60c45ef5_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.625    27.256    bseg_driver/decimal_renderer/L_60c45ef5_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X36Y65         LUT4 (Prop_lut4_I0_O)        0.306    27.562 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35/O
                         net (fo=1, routed)           0.280    27.842    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_35_n_0
    SLICE_X36Y65         LUT5 (Prop_lut5_I4_O)        0.124    27.966 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26/O
                         net (fo=3, routed)           0.621    28.586    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_26_n_0
    SLICE_X39Y64         LUT6 (Prop_lut6_I5_O)        0.124    28.710 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.808    29.518    L_reg/bseg_OBUF[10]_inst_i_5_0
    SLICE_X39Y63         LUT6 (Prop_lut6_I1_O)        0.124    29.642 r  L_reg/bseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.655    30.298    L_reg/bseg_OBUF[10]_inst_i_21_n_0
    SLICE_X38Y63         LUT6 (Prop_lut6_I4_O)        0.124    30.422 r  L_reg/bseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.687    31.109    L_reg/bseg_OBUF[10]_inst_i_5_n_0
    SLICE_X40Y64         LUT4 (Prop_lut4_I2_O)        0.124    31.233 r  L_reg/bseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.255    34.488    bseg_OBUF[1]
    R3                   OBUF (Prop_obuf_I_O)         3.545    38.033 r  bseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    38.033    bseg[1]
    R3                                                                r  bseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.836ns  (logic 10.006ns (30.472%)  route 22.830ns (69.528%))
  Logic Levels:           26  (CARRY4=4 LUT2=5 LUT4=3 LUT5=3 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=430, routed)         1.535     5.119    L_reg/clk_IBUF_BUFG
    SLICE_X37Y73         FDRE                                         r  L_reg/D_registers_q_reg[6][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  L_reg/D_registers_q_reg[6][6]/Q
                         net (fo=24, routed)          1.897     7.472    L_reg/D_registers_q_reg[6][12]_0[6]
    SLICE_X46Y65         LUT2 (Prop_lut2_I1_O)        0.124     7.596 f  L_reg/L_60c45ef5_remainder0__0_carry__1_i_11__0/O
                         net (fo=1, routed)           0.670     8.267    L_reg/L_60c45ef5_remainder0__0_carry__1_i_11__0_n_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I3_O)        0.124     8.391 f  L_reg/L_60c45ef5_remainder0__0_carry__1_i_8__0/O
                         net (fo=3, routed)           1.238     9.629    L_reg/L_60c45ef5_remainder0__0_carry__1_i_8__0_n_0
    SLICE_X49Y64         LUT2 (Prop_lut2_I1_O)        0.124     9.753 r  L_reg/L_60c45ef5_remainder0__0_carry__1_i_7__0/O
                         net (fo=5, routed)           1.084    10.837    L_reg/L_60c45ef5_remainder0__0_carry__1_i_7__0_n_0
    SLICE_X49Y64         LUT6 (Prop_lut6_I4_O)        0.124    10.961 f  L_reg/L_60c45ef5_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           0.881    11.841    L_reg/L_60c45ef5_remainder0__0_carry_i_10__0_n_0
    SLICE_X49Y63         LUT2 (Prop_lut2_I1_O)        0.152    11.993 r  L_reg/L_60c45ef5_remainder0__0_carry__1_i_2__0/O
                         net (fo=1, routed)           0.530    12.523    timerseg_driver/decimal_renderer/i__carry__1_i_1__2[0]
    SLICE_X48Y64         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.764    13.287 r  timerseg_driver/decimal_renderer/L_60c45ef5_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           1.122    14.409    L_reg/L_60c45ef5_remainder0_1[10]
    SLICE_X50Y62         LUT5 (Prop_lut5_I1_O)        0.302    14.711 r  L_reg/i__carry_i_20__2/O
                         net (fo=9, routed)           1.129    15.840    L_reg/i__carry_i_20__2_n_0
    SLICE_X51Y61         LUT4 (Prop_lut4_I0_O)        0.150    15.990 f  L_reg/i__carry_i_31__0/O
                         net (fo=2, routed)           0.820    16.810    L_reg/i__carry_i_31__0_n_0
    SLICE_X52Y61         LUT6 (Prop_lut6_I0_O)        0.326    17.136 f  L_reg/i__carry_i_14__2/O
                         net (fo=7, routed)           0.819    17.956    L_reg/i__carry_i_14__2_n_0
    SLICE_X51Y60         LUT6 (Prop_lut6_I0_O)        0.124    18.080 f  L_reg/i__carry_i_35__0/O
                         net (fo=2, routed)           0.749    18.829    L_reg/i__carry_i_35__0_n_0
    SLICE_X50Y60         LUT2 (Prop_lut2_I1_O)        0.150    18.979 f  L_reg/i__carry_i_16__0/O
                         net (fo=2, routed)           0.180    19.159    L_reg/i__carry_i_16__0_n_0
    SLICE_X50Y60         LUT4 (Prop_lut4_I3_O)        0.355    19.514 r  L_reg/i__carry__0_i_4__0/O
                         net (fo=2, routed)           0.825    20.339    L_reg/D_registers_q_reg[6][8]_1[0]
    SLICE_X48Y60         LUT5 (Prop_lut5_I0_O)        0.124    20.463 r  L_reg/i__carry__0_i_8__0/O
                         net (fo=1, routed)           0.000    20.463    timerseg_driver/decimal_renderer/i__carry__0_i_10__1_0[0]
    SLICE_X48Y60         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    21.069 f  timerseg_driver/decimal_renderer/L_60c45ef5_remainder0_inferred__0/i__carry__0/O[3]
                         net (fo=8, routed)           1.256    22.325    timerseg_driver/decimal_renderer/O[3]
    SLICE_X47Y60         LUT6 (Prop_lut6_I0_O)        0.306    22.631 f  timerseg_driver/decimal_renderer/i__carry_i_24__1/O
                         net (fo=7, routed)           1.110    23.741    L_reg/timerseg_OBUF[10]_inst_i_18_0
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.124    23.865 r  L_reg/i__carry_i_23__1/O
                         net (fo=2, routed)           0.953    24.818    L_reg/i__carry_i_23__1_n_0
    SLICE_X45Y59         LUT5 (Prop_lut5_I0_O)        0.124    24.942 r  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.879    25.822    L_reg/i__carry_i_12__1_n_0
    SLICE_X44Y59         LUT6 (Prop_lut6_I2_O)        0.124    25.946 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    25.946    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_15_0[1]
    SLICE_X44Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.496 r  timerseg_driver/decimal_renderer/L_60c45ef5_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.496    timerseg_driver/decimal_renderer/L_60c45ef5_remainder0_inferred__1/i__carry_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.718 r  timerseg_driver/decimal_renderer/L_60c45ef5_remainder0_inferred__1/i__carry__0/O[0]
                         net (fo=3, routed)           1.008    27.726    timerseg_driver/decimal_renderer/L_60c45ef5_remainder0_inferred__1/i__carry__0_n_7
    SLICE_X45Y61         LUT2 (Prop_lut2_I1_O)        0.327    28.053 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38/O
                         net (fo=1, routed)           0.807    28.859    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38_n_0
    SLICE_X46Y61         LUT6 (Prop_lut6_I0_O)        0.326    29.185 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.452    29.637    L_reg/timerseg_OBUF[10]_inst_i_5_0
    SLICE_X46Y61         LUT6 (Prop_lut6_I1_O)        0.124    29.761 r  L_reg/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.596    30.357    L_reg/timerseg_OBUF[10]_inst_i_21_n_0
    SLICE_X42Y60         LUT6 (Prop_lut6_I4_O)        0.124    30.481 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.594    31.075    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X41Y60         LUT4 (Prop_lut4_I2_O)        0.124    31.199 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.230    34.429    timerseg_OBUF[1]
    D5                   OBUF (Prop_obuf_I_O)         3.526    37.955 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    37.955    timerseg[1]
    D5                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.755ns  (logic 10.054ns (30.694%)  route 22.701ns (69.306%))
  Logic Levels:           26  (CARRY4=4 LUT2=5 LUT4=3 LUT5=3 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=430, routed)         1.535     5.119    L_reg/clk_IBUF_BUFG
    SLICE_X37Y73         FDRE                                         r  L_reg/D_registers_q_reg[6][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDRE (Prop_fdre_C_Q)         0.456     5.575 r  L_reg/D_registers_q_reg[6][6]/Q
                         net (fo=24, routed)          1.897     7.472    L_reg/D_registers_q_reg[6][12]_0[6]
    SLICE_X46Y65         LUT2 (Prop_lut2_I1_O)        0.124     7.596 f  L_reg/L_60c45ef5_remainder0__0_carry__1_i_11__0/O
                         net (fo=1, routed)           0.670     8.267    L_reg/L_60c45ef5_remainder0__0_carry__1_i_11__0_n_0
    SLICE_X46Y65         LUT6 (Prop_lut6_I3_O)        0.124     8.391 f  L_reg/L_60c45ef5_remainder0__0_carry__1_i_8__0/O
                         net (fo=3, routed)           1.238     9.629    L_reg/L_60c45ef5_remainder0__0_carry__1_i_8__0_n_0
    SLICE_X49Y64         LUT2 (Prop_lut2_I1_O)        0.124     9.753 r  L_reg/L_60c45ef5_remainder0__0_carry__1_i_7__0/O
                         net (fo=5, routed)           1.084    10.837    L_reg/L_60c45ef5_remainder0__0_carry__1_i_7__0_n_0
    SLICE_X49Y64         LUT6 (Prop_lut6_I4_O)        0.124    10.961 f  L_reg/L_60c45ef5_remainder0__0_carry_i_10__0/O
                         net (fo=7, routed)           0.881    11.841    L_reg/L_60c45ef5_remainder0__0_carry_i_10__0_n_0
    SLICE_X49Y63         LUT2 (Prop_lut2_I1_O)        0.152    11.993 r  L_reg/L_60c45ef5_remainder0__0_carry__1_i_2__0/O
                         net (fo=1, routed)           0.530    12.523    timerseg_driver/decimal_renderer/i__carry__1_i_1__2[0]
    SLICE_X48Y64         CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.764    13.287 r  timerseg_driver/decimal_renderer/L_60c45ef5_remainder0__0_carry__1/O[2]
                         net (fo=3, routed)           1.122    14.409    L_reg/L_60c45ef5_remainder0_1[10]
    SLICE_X50Y62         LUT5 (Prop_lut5_I1_O)        0.302    14.711 r  L_reg/i__carry_i_20__2/O
                         net (fo=9, routed)           1.129    15.840    L_reg/i__carry_i_20__2_n_0
    SLICE_X51Y61         LUT4 (Prop_lut4_I0_O)        0.150    15.990 f  L_reg/i__carry_i_31__0/O
                         net (fo=2, routed)           0.820    16.810    L_reg/i__carry_i_31__0_n_0
    SLICE_X52Y61         LUT6 (Prop_lut6_I0_O)        0.326    17.136 f  L_reg/i__carry_i_14__2/O
                         net (fo=7, routed)           0.819    17.956    L_reg/i__carry_i_14__2_n_0
    SLICE_X51Y60         LUT6 (Prop_lut6_I0_O)        0.124    18.080 f  L_reg/i__carry_i_35__0/O
                         net (fo=2, routed)           0.749    18.829    L_reg/i__carry_i_35__0_n_0
    SLICE_X50Y60         LUT2 (Prop_lut2_I1_O)        0.150    18.979 f  L_reg/i__carry_i_16__0/O
                         net (fo=2, routed)           0.180    19.159    L_reg/i__carry_i_16__0_n_0
    SLICE_X50Y60         LUT4 (Prop_lut4_I3_O)        0.355    19.514 r  L_reg/i__carry__0_i_4__0/O
                         net (fo=2, routed)           0.825    20.339    L_reg/D_registers_q_reg[6][8]_1[0]
    SLICE_X48Y60         LUT5 (Prop_lut5_I0_O)        0.124    20.463 r  L_reg/i__carry__0_i_8__0/O
                         net (fo=1, routed)           0.000    20.463    timerseg_driver/decimal_renderer/i__carry__0_i_10__1_0[0]
    SLICE_X48Y60         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    21.069 f  timerseg_driver/decimal_renderer/L_60c45ef5_remainder0_inferred__0/i__carry__0/O[3]
                         net (fo=8, routed)           1.256    22.325    timerseg_driver/decimal_renderer/O[3]
    SLICE_X47Y60         LUT6 (Prop_lut6_I0_O)        0.306    22.631 f  timerseg_driver/decimal_renderer/i__carry_i_24__1/O
                         net (fo=7, routed)           1.110    23.741    L_reg/timerseg_OBUF[10]_inst_i_18_0
    SLICE_X45Y58         LUT6 (Prop_lut6_I0_O)        0.124    23.865 r  L_reg/i__carry_i_23__1/O
                         net (fo=2, routed)           0.953    24.818    L_reg/i__carry_i_23__1_n_0
    SLICE_X45Y59         LUT5 (Prop_lut5_I0_O)        0.124    24.942 r  L_reg/i__carry_i_12__1/O
                         net (fo=3, routed)           0.879    25.822    L_reg/i__carry_i_12__1_n_0
    SLICE_X44Y59         LUT6 (Prop_lut6_I2_O)        0.124    25.946 r  L_reg/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000    25.946    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_15_0[1]
    SLICE_X44Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.496 r  timerseg_driver/decimal_renderer/L_60c45ef5_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    26.496    timerseg_driver/decimal_renderer/L_60c45ef5_remainder0_inferred__1/i__carry_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    26.718 r  timerseg_driver/decimal_renderer/L_60c45ef5_remainder0_inferred__1/i__carry__0/O[0]
                         net (fo=3, routed)           1.008    27.726    timerseg_driver/decimal_renderer/L_60c45ef5_remainder0_inferred__1/i__carry__0_n_7
    SLICE_X45Y61         LUT2 (Prop_lut2_I1_O)        0.327    28.053 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38/O
                         net (fo=1, routed)           0.807    28.859    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_38_n_0
    SLICE_X46Y61         LUT6 (Prop_lut6_I0_O)        0.326    29.185 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_34/O
                         net (fo=1, routed)           0.452    29.637    L_reg/timerseg_OBUF[10]_inst_i_5_0
    SLICE_X46Y61         LUT6 (Prop_lut6_I1_O)        0.124    29.761 r  L_reg/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=1, routed)           0.596    30.357    L_reg/timerseg_OBUF[10]_inst_i_21_n_0
    SLICE_X42Y60         LUT6 (Prop_lut6_I4_O)        0.124    30.481 r  L_reg/timerseg_OBUF[10]_inst_i_5/O
                         net (fo=7, routed)           0.810    31.291    L_reg/timerseg_OBUF[10]_inst_i_5_n_0
    SLICE_X41Y60         LUT4 (Prop_lut4_I3_O)        0.124    31.415 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.885    34.300    timerseg_OBUF[10]
    D4                   OBUF (Prop_obuf_I_O)         3.574    37.874 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    37.874    timerseg[10]
    D4                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.715ns  (logic 1.363ns (79.474%)  route 0.352ns (20.526%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=430, routed)         0.590     1.534    clk_IBUF_BUFG
    SLICE_X65Y62         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.352     2.027    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.249 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.249    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.804ns  (logic 1.367ns (75.768%)  route 0.437ns (24.232%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=430, routed)         0.590     1.534    clk_IBUF_BUFG
    SLICE_X65Y62         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.141     1.675 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.437     2.112    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.338 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.338    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.821ns  (logic 1.409ns (77.341%)  route 0.413ns (22.659%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=430, routed)         0.590     1.534    clk_IBUF_BUFG
    SLICE_X65Y62         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.128     1.662 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.413     2.074    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     3.355 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.355    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.839ns  (logic 1.404ns (76.371%)  route 0.434ns (23.629%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=430, routed)         0.590     1.534    clk_IBUF_BUFG
    SLICE_X65Y62         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y62         FDRE (Prop_fdre_C_Q)         0.128     1.662 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.434     2.096    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     3.372 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.372    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.867ns  (logic 1.396ns (74.802%)  route 0.470ns (25.198%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=430, routed)         0.591     1.535    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y58         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y58         FDPE (Prop_fdpe_C_Q)         0.164     1.699 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.470     2.169    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.401 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.401    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_731918664[0].cond_butt_sel_desel/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.991ns  (logic 1.421ns (71.355%)  route 0.570ns (28.645%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=430, routed)         0.592     1.536    forLoop_idx_0_731918664[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X59Y55         FDRE                                         r  forLoop_idx_0_731918664[0].cond_butt_sel_desel/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y55         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  forLoop_idx_0_731918664[0].cond_butt_sel_desel/D_ctr_q_reg[6]/Q
                         net (fo=6, routed)           0.167     1.844    forLoop_idx_0_731918664[0].cond_butt_sel_desel/D_ctr_q_reg[6]
    SLICE_X59Y55         LUT6 (Prop_lut6_I4_O)        0.045     1.889 r  forLoop_idx_0_731918664[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=13, routed)          0.403     2.292    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.527 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.527    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_731918664[1].cond_butt_sel_desel/D_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.212ns  (logic 1.415ns (63.987%)  route 0.797ns (36.013%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=430, routed)         0.592     1.536    forLoop_idx_0_731918664[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X58Y56         FDRE                                         r  forLoop_idx_0_731918664[1].cond_butt_sel_desel/D_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y56         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  forLoop_idx_0_731918664[1].cond_butt_sel_desel/D_ctr_q_reg[8]/Q
                         net (fo=4, routed)           0.311     1.987    forLoop_idx_0_731918664[1].cond_butt_sel_desel/D_ctr_q_reg[8]
    SLICE_X59Y62         LUT6 (Prop_lut6_I5_O)        0.045     2.032 r  forLoop_idx_0_731918664[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=8, routed)           0.486     2.518    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.748 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.748    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.254ns  (logic 1.487ns (65.987%)  route 0.767ns (34.013%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=430, routed)         0.591     1.535    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y60         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDRE (Prop_fdre_C_Q)         0.164     1.699 f  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=7, routed)           0.382     2.080    aseg_driver/ctr/M_ctr_value[0]
    SLICE_X65Y50         LUT2 (Prop_lut2_I1_O)        0.046     2.126 r  aseg_driver/ctr/aseg_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.385     2.511    aseg_OBUF[8]
    M4                   OBUF (Prop_obuf_I_O)         1.277     3.788 r  aseg_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.788    aseg[8]
    M4                                                                r  aseg[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.256ns  (logic 1.416ns (62.750%)  route 0.840ns (37.250%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=430, routed)         0.591     1.535    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y60         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=7, routed)           0.330     2.028    aseg_driver/ctr/M_ctr_value[0]
    SLICE_X65Y50         LUT2 (Prop_lut2_I0_O)        0.045     2.073 r  aseg_driver/ctr/aseg_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           0.511     2.584    aseg_OBUF[3]
    N4                   OBUF (Prop_obuf_I_O)         1.207     3.791 r  aseg_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.791    aseg[7]
    N4                                                                r  aseg[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.268ns  (logic 1.434ns (63.223%)  route 0.834ns (36.777%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=430, routed)         0.591     1.535    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X64Y60         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y60         FDRE (Prop_fdre_C_Q)         0.164     1.699 r  aseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=7, routed)           0.330     2.028    aseg_driver/ctr/M_ctr_value[0]
    SLICE_X65Y50         LUT2 (Prop_lut2_I0_O)        0.045     2.073 r  aseg_driver/ctr/aseg_OBUF[7]_inst_i_1/O
                         net (fo=2, routed)           0.505     2.578    aseg_OBUF[3]
    P4                   OBUF (Prop_obuf_I_O)         1.225     3.803 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.803    aseg[3]
    P4                                                                r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_2004293701[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.572ns  (logic 1.615ns (35.323%)  route 2.957ns (64.677%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.908ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.436     3.927    forLoop_idx_0_2004293701[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y63         LUT1 (Prop_lut1_I0_O)        0.124     4.051 r  forLoop_idx_0_2004293701[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__2/O
                         net (fo=1, routed)           0.521     4.572    forLoop_idx_0_2004293701[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X64Y63         SRLC32E                                      r  forLoop_idx_0_2004293701[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=430, routed)         1.504     4.908    forLoop_idx_0_2004293701[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y63         SRLC32E                                      r  forLoop_idx_0_2004293701[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.312ns  (logic 1.622ns (37.631%)  route 2.689ns (62.369%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.146     3.645    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X56Y58         LUT1 (Prop_lut1_I0_O)        0.124     3.769 r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29_i_1__5/O
                         net (fo=1, routed)           0.543     4.312    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X54Y57         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=430, routed)         1.441     4.845    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X54Y57         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.123ns  (logic 1.628ns (39.483%)  route 2.495ns (60.517%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.874     3.378    reset_cond/butt_reset_IBUF
    SLICE_X60Y58         LUT1 (Prop_lut1_I0_O)        0.124     3.502 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.621     4.123    reset_cond/M_reset_cond_in
    SLICE_X61Y58         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=430, routed)         1.507     4.911    reset_cond/clk_IBUF_BUFG
    SLICE_X61Y58         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.123ns  (logic 1.628ns (39.483%)  route 2.495ns (60.517%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.874     3.378    reset_cond/butt_reset_IBUF
    SLICE_X60Y58         LUT1 (Prop_lut1_I0_O)        0.124     3.502 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.621     4.123    reset_cond/M_reset_cond_in
    SLICE_X60Y58         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=430, routed)         1.507     4.911    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y58         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.123ns  (logic 1.628ns (39.483%)  route 2.495ns (60.517%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.874     3.378    reset_cond/butt_reset_IBUF
    SLICE_X60Y58         LUT1 (Prop_lut1_I0_O)        0.124     3.502 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.621     4.123    reset_cond/M_reset_cond_in
    SLICE_X60Y58         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=430, routed)         1.507     4.911    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y58         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.123ns  (logic 1.628ns (39.483%)  route 2.495ns (60.517%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.874     3.378    reset_cond/butt_reset_IBUF
    SLICE_X60Y58         LUT1 (Prop_lut1_I0_O)        0.124     3.502 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.621     4.123    reset_cond/M_reset_cond_in
    SLICE_X60Y58         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=430, routed)         1.507     4.911    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y58         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.123ns  (logic 1.628ns (39.483%)  route 2.495ns (60.517%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.874     3.378    reset_cond/butt_reset_IBUF
    SLICE_X60Y58         LUT1 (Prop_lut1_I0_O)        0.124     3.502 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.621     4.123    reset_cond/M_reset_cond_in
    SLICE_X60Y58         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=430, routed)         1.507     4.911    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y58         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_731918664[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.842ns  (logic 1.618ns (42.120%)  route 2.224ns (57.880%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         1.494     1.494 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           1.632     3.126    forLoop_idx_0_731918664[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X60Y58         LUT1 (Prop_lut1_I0_O)        0.124     3.250 r  forLoop_idx_0_731918664[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1__0/O
                         net (fo=1, routed)           0.592     3.842    forLoop_idx_0_731918664[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X54Y57         SRLC32E                                      r  forLoop_idx_0_731918664[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=430, routed)         1.441     4.845    forLoop_idx_0_731918664[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X54Y57         SRLC32E                                      r  forLoop_idx_0_731918664[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_2004293701[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.804ns  (logic 1.625ns (42.707%)  route 2.180ns (57.293%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.615     3.116    forLoop_idx_0_2004293701[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y79         LUT1 (Prop_lut1_I0_O)        0.124     3.240 r  forLoop_idx_0_2004293701[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__1/O
                         net (fo=1, routed)           0.564     3.804    forLoop_idx_0_2004293701[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X64Y74         SRLC32E                                      r  forLoop_idx_0_2004293701[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=430, routed)         1.492     4.896    forLoop_idx_0_2004293701[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y74         SRLC32E                                      r  forLoop_idx_0_2004293701[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_731918664[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.611ns  (logic 1.611ns (44.614%)  route 2.000ns (55.386%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         1.487     1.487 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.670     3.157    forLoop_idx_0_731918664[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y55         LUT1 (Prop_lut1_I0_O)        0.124     3.281 r  forLoop_idx_0_731918664[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1/O
                         net (fo=1, routed)           0.330     3.611    forLoop_idx_0_731918664[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X64Y54         SRLC32E                                      r  forLoop_idx_0_731918664[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=430, routed)         1.509     4.913    forLoop_idx_0_731918664[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y54         SRLC32E                                      r  forLoop_idx_0_731918664[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_2004293701[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.951ns  (logic 0.306ns (32.194%)  route 0.645ns (67.806%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.468     0.729    forLoop_idx_0_2004293701[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y83         LUT1 (Prop_lut1_I0_O)        0.045     0.774 r  forLoop_idx_0_2004293701[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__4/O
                         net (fo=1, routed)           0.176     0.951    forLoop_idx_0_2004293701[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X64Y83         SRLC32E                                      r  forLoop_idx_0_2004293701[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=430, routed)         0.856     2.046    forLoop_idx_0_2004293701[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y83         SRLC32E                                      r  forLoop_idx_0_2004293701[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_731918664[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.062ns  (logic 0.300ns (28.202%)  route 0.763ns (71.798%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.654     0.908    forLoop_idx_0_731918664[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y55         LUT1 (Prop_lut1_I0_O)        0.045     0.953 r  forLoop_idx_0_731918664[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1/O
                         net (fo=1, routed)           0.109     1.062    forLoop_idx_0_731918664[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X64Y54         SRLC32E                                      r  forLoop_idx_0_731918664[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=430, routed)         0.863     2.053    forLoop_idx_0_731918664[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y54         SRLC32E                                      r  forLoop_idx_0_731918664[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_2004293701[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.084ns  (logic 0.307ns (28.351%)  route 0.777ns (71.649%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.551     0.813    forLoop_idx_0_2004293701[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y79         LUT1 (Prop_lut1_I0_O)        0.045     0.858 r  forLoop_idx_0_2004293701[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__3/O
                         net (fo=1, routed)           0.226     1.084    forLoop_idx_0_2004293701[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X64Y74         SRLC32E                                      r  forLoop_idx_0_2004293701[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=430, routed)         0.847     2.037    forLoop_idx_0_2004293701[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y74         SRLC32E                                      r  forLoop_idx_0_2004293701[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_2004293701[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.171ns  (logic 0.313ns (26.761%)  route 0.858ns (73.239%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.632     0.901    forLoop_idx_0_2004293701[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y79         LUT1 (Prop_lut1_I0_O)        0.045     0.946 r  forLoop_idx_0_2004293701[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__1/O
                         net (fo=1, routed)           0.225     1.171    forLoop_idx_0_2004293701[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X64Y74         SRLC32E                                      r  forLoop_idx_0_2004293701[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=430, routed)         0.847     2.037    forLoop_idx_0_2004293701[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y74         SRLC32E                                      r  forLoop_idx_0_2004293701[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_731918664[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.197ns  (logic 0.307ns (25.653%)  route 0.890ns (74.347%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.627     0.889    forLoop_idx_0_731918664[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X60Y58         LUT1 (Prop_lut1_I0_O)        0.045     0.934 r  forLoop_idx_0_731918664[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1__0/O
                         net (fo=1, routed)           0.263     1.197    forLoop_idx_0_731918664[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X54Y57         SRLC32E                                      r  forLoop_idx_0_731918664[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=430, routed)         0.833     2.023    forLoop_idx_0_731918664[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X54Y57         SRLC32E                                      r  forLoop_idx_0_731918664[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.301ns  (logic 0.316ns (24.312%)  route 0.985ns (75.688%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.773     1.045    reset_cond/butt_reset_IBUF
    SLICE_X60Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.090 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.212     1.301    reset_cond/M_reset_cond_in
    SLICE_X61Y58         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=430, routed)         0.860     2.050    reset_cond/clk_IBUF_BUFG
    SLICE_X61Y58         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.301ns  (logic 0.316ns (24.312%)  route 0.985ns (75.688%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.773     1.045    reset_cond/butt_reset_IBUF
    SLICE_X60Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.090 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.212     1.301    reset_cond/M_reset_cond_in
    SLICE_X60Y58         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=430, routed)         0.860     2.050    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y58         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.301ns  (logic 0.316ns (24.312%)  route 0.985ns (75.688%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.773     1.045    reset_cond/butt_reset_IBUF
    SLICE_X60Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.090 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.212     1.301    reset_cond/M_reset_cond_in
    SLICE_X60Y58         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=430, routed)         0.860     2.050    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y58         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.301ns  (logic 0.316ns (24.312%)  route 0.985ns (75.688%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.773     1.045    reset_cond/butt_reset_IBUF
    SLICE_X60Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.090 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.212     1.301    reset_cond/M_reset_cond_in
    SLICE_X60Y58         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=430, routed)         0.860     2.050    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y58         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.301ns  (logic 0.316ns (24.312%)  route 0.985ns (75.688%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.773     1.045    reset_cond/butt_reset_IBUF
    SLICE_X60Y58         LUT1 (Prop_lut1_I0_O)        0.045     1.090 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.212     1.301    reset_cond/M_reset_cond_in
    SLICE_X60Y58         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=430, routed)         0.860     2.050    reset_cond/clk_IBUF_BUFG
    SLICE_X60Y58         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C





