D:\Microchip\Libero_SoC_v2024.1\SynplifyPro\bin64\m_generic.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  "C:\Users\Lucas\OneDrive\Documentos\nascerr documentos\In_System_Programming_FPGA\testeISP\synthesis"  -sap  "C:\Users\Lucas\OneDrive\Documentos\nascerr documentos\In_System_Programming_FPGA\testeISP\synthesis\testeISP.sap"  -otap  "C:\Users\Lucas\OneDrive\Documentos\nascerr documentos\In_System_Programming_FPGA\testeISP\synthesis\testeISP.tap"  -omap  "C:\Users\Lucas\OneDrive\Documentos\nascerr documentos\In_System_Programming_FPGA\testeISP\synthesis\testeISP.map"   -part M2S025T  -package VF400  -grade STD    -continue_on_error -report_preserve_cdc -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -pack_uram_addr_reg 1 -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -resolveMultipleDriver -ternary_adder_decomp 66 -async_clkint_removal 1 -remove_async_clkint 0 -RWCheckOnRam 0 -local_tmr_rename -summaryfile "C:\Users\Lucas\OneDrive\Documentos\nascerr documentos\In_System_Programming_FPGA\testeISP\synthesis\synlog\report\testeISP_fpga_mapper.xml" -merge_inferred_clocks 0  -top_level_module  testeISP  -implementation  synthesis  -licensetype  synplifypro_actel  -flow mapping  -mp  4  -prjfile  "C:\Users\Lucas\OneDrive\Documentos\nascerr documentos\In_System_Programming_FPGA\testeISP\synthesis\scratchproject.prs"  -multisrs  -ovm  "C:\Users\Lucas\OneDrive\Documentos\nascerr documentos\In_System_Programming_FPGA\testeISP\synthesis\testeISP.vm"   -freq 100.000   -tcl  "C:\Users\Lucas\OneDrive\Documentos\nascerr documentos\In_System_Programming_FPGA\testeISP\designer\testeISP\synthesis.fdc"  "C:\Users\Lucas\OneDrive\Documentos\nascerr documentos\In_System_Programming_FPGA\testeISP\synthesis\synwork\testeISP_prem.srd"  -devicelib  D:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\generic\smartfusion2.v  -ologparam  "C:\Users\Lucas\OneDrive\Documentos\nascerr documentos\In_System_Programming_FPGA\testeISP\synthesis\syntmp\testeISP.plg"  -osyn  "C:\Users\Lucas\OneDrive\Documentos\nascerr documentos\In_System_Programming_FPGA\testeISP\synthesis\testeISP.srm"  -prjdir  "C:\Users\Lucas\OneDrive\Documentos\nascerr documentos\In_System_Programming_FPGA\testeISP\synthesis\"  -prjname  testeISP_syn  -log  "C:\Users\Lucas\OneDrive\Documentos\nascerr documentos\In_System_Programming_FPGA\testeISP\synthesis\synlog\testeISP_fpga_mapper.srr"  -sn  2023.09  -jobname  "fpga_mapper" 
relcom:D:\Microchip\Libero_SoC_v2024.1\SynplifyPro\bin64\m_generic.exe -prodtype synplify_pro -encrypt -pro -rundir "C:\Users\Lucas\OneDrive\Documentos\nascerr documentos\In_System_Programming_FPGA\testeISP\synthesis" -sap "C:\Users\Lucas\OneDrive\Documentos\nascerr documentos\In_System_Programming_FPGA\testeISP\synthesis\testeISP.sap" -otap "C:\Users\Lucas\OneDrive\Documentos\nascerr documentos\In_System_Programming_FPGA\testeISP\synthesis\testeISP.tap" -omap "C:\Users\Lucas\OneDrive\Documentos\nascerr documentos\In_System_Programming_FPGA\testeISP\synthesis\testeISP.map" -part M2S025T -package VF400 -grade STD -continue_on_error -report_preserve_cdc -min_cdc_sync_flops 2 -unsafe_cdc_netlist_property 0 -pack_uram_addr_reg 1 -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -rep_clkint_driver 1 -microsemi_enhanced_flow 1 -resolveMultipleDriver -ternary_adder_decomp 66 -async_clkint_removal 1 -remove_async_clkint 0 -RWCheckOnRam 0 -local_tmr_rename -summaryfile "C:\Users\Lucas\OneDrive\Documentos\nascerr documentos\In_System_Programming_FPGA\testeISP\synthesis\synlog\report\testeISP_fpga_mapper.xml" -merge_inferred_clocks 0 -top_level_module testeISP -implementation synthesis -licensetype synplifypro_actel -flow mapping -mp 4 -prjfile "C:\Users\Lucas\OneDrive\Documentos\nascerr documentos\In_System_Programming_FPGA\testeISP\synthesis\scratchproject.prs" -multisrs -ovm "C:\Users\Lucas\OneDrive\Documentos\nascerr documentos\In_System_Programming_FPGA\testeISP\synthesis\testeISP.vm" -freq 100.000 -tcl "C:\Users\Lucas\OneDrive\Documentos\nascerr documentos\In_System_Programming_FPGA\testeISP\designer\testeISP\synthesis.fdc" "C:\Users\Lucas\OneDrive\Documentos\nascerr documentos\In_System_Programming_FPGA\testeISP\synthesis\synwork\testeISP_prem.srd" -devicelib D:\Microchip\Libero_SoC_v2024.1\SynplifyPro\lib\generic\smartfusion2.v -ologparam "C:\Users\Lucas\OneDrive\Documentos\nascerr documentos\In_System_Programming_FPGA\testeISP\synthesis\syntmp\testeISP.plg" -osyn "C:\Users\Lucas\OneDrive\Documentos\nascerr documentos\In_System_Programming_FPGA\testeISP\synthesis\testeISP.srm" -prjdir "C:\Users\Lucas\OneDrive\Documentos\nascerr documentos\In_System_Programming_FPGA\testeISP\synthesis\" -prjname testeISP_syn -log "C:\Users\Lucas\OneDrive\Documentos\nascerr documentos\In_System_Programming_FPGA\testeISP\synthesis\synlog\testeISP_fpga_mapper.srr" -sn 2023.09 -jobname "fpga_mapper"
rc:1 success:1 runtime:4
file:..\testeisp.sap|io:o|time:1743874483|size:2289|exec:0|csum:
file:..\testeisp.tap|io:o|time:0|size:-1|exec:0|csum:
file:..\testeisp.map|io:o|time:1743874487|size:28|exec:0|csum:
file:..\scratchproject.prs|io:o|time:1743871215|size:4304|exec:0|csum:
file:..\testeisp.vm|io:o|time:1743874486|size:40397|exec:0|csum:
file:..\..\designer\testeisp\synthesis.fdc|io:i|time:1743874475|size:64|exec:0|csum:F4A5005C798349D025A64BCA4B4F4B45
file:..\synwork\testeisp_prem.srd|io:i|time:1743874483|size:81849|exec:0|csum:BF4573477E2404591D6C1EDEBDF7A221
file:d:\microchip\libero_soc_v2024.1\synplifypro\lib\generic\smartfusion2.v|io:i|time:1704384662|size:16415|exec:0|csum:9BAA6208AF4C76CF2C10809775E94DAF
file:"c:\users\lucas\onedrive\documentos\nascerr documentos\in_system_programming_fpga\testeisp\synthesis\syntmp\testeisp.plg"|io:o|time:0|size:-1|exec:0|csum:
file:..\testeisp.srm|io:o|time:1743874485|size:4751|exec:0|csum:
file:..\synlog\testeisp_fpga_mapper.srr|io:o|time:1743874487|size:33629|exec:0|csum:
file:d:\microchip\libero_soc_v2024.1\synplifypro\bin64\m_generic.exe|io:i|time:1704388032|size:52654080|exec:1|csum:7120A4CF8F847BC69C75A1CBBA41E49F
