cycle 0
cycle_counter 00000000
r2 00000000
r3 00000000
r4 00000000
r5 00000000
r6 00000000
r7 00000000
fetch0_active 00000000
fetch0_pc 00000000
fetch1_active 00000000
fetch1_pc 00000000
dec0_active 00000000
dec0_pc 00000000
dec0_inst 00000000
bubble 00000000
jtaken 00000000
dec1_active 00000000
dec1_pc 00000000
dec1_inst 00000000
dec1_opcode 00000000
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 00000000
exec0_active 00000000
exec0_pc 00000000
exec0_inst 00000000
exec0_opcode 00000000
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 00000000
exec1_inst 00000000
exec1_opcode 00000000
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_reg 00000000
dma_write_active 00000000
dma_sample_active 00000000

cycle 1
cycle_counter 00000001
r2 00000000
r3 00000000
r4 00000000
r5 00000000
r6 00000000
r7 00000000
fetch0_active 00000001
fetch0_pc 00000000
fetch1_active 00000000
fetch1_pc 00000000
dec0_active 00000000
dec0_pc 00000000
dec0_inst 00000000
bubble 00000000
jtaken 00000000
dec1_active 00000000
dec1_pc 00000000
dec1_inst 00000000
dec1_opcode 00000000
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 00000000
exec0_active 00000000
exec0_pc 00000000
exec0_inst 00000000
exec0_opcode 00000000
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 00000000
exec1_inst 00000000
exec1_opcode 00000000
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_reg 00000000
dma_write_active 00000000
dma_sample_active 00000000

cycle 2
cycle_counter 00000002
r2 00000000
r3 00000000
r4 00000000
r5 00000000
r6 00000000
r7 00000000
fetch0_active 00000001
fetch0_pc 00000001
fetch1_active 00000001
fetch1_pc 00000000
dec0_active 00000000
dec0_pc 00000000
dec0_inst 00000000
bubble 00000000
jtaken 00000000
dec1_active 00000000
dec1_pc 00000000
dec1_inst 00000000
dec1_opcode 00000000
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 00000000
exec0_active 00000000
exec0_pc 00000000
exec0_inst 00000000
exec0_opcode 00000000
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 00000000
exec1_inst 00000000
exec1_opcode 00000000
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_reg 00000000
dma_write_active 00000000
dma_sample_active 00000000

cycle 3
cycle_counter 00000003
r2 00000000
r3 00000000
r4 00000000
r5 00000000
r6 00000000
r7 00000000
fetch0_active 00000001
fetch0_pc 00000002
fetch1_active 00000001
fetch1_pc 00000001
dec0_active 00000001
dec0_pc 00000000
dec0_inst 008103e8
bubble 00000000
jtaken 00000000
dec1_active 00000000
dec1_pc 00000000
dec1_inst 00000000
dec1_opcode 00000000
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 00000000
exec0_active 00000000
exec0_pc 00000000
exec0_inst 00000000
exec0_opcode 00000000
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 00000000
exec1_inst 00000000
exec1_opcode 00000000
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_reg 00000000
dma_write_active 00000000
dma_sample_active 00000000

cycle 4
cycle_counter 00000004
r2 00000000
r3 00000000
r4 00000000
r5 00000000
r6 00000000
r7 00000000
fetch0_active 00000001
fetch0_pc 00000003
fetch1_active 00000001
fetch1_pc 00000002
dec0_active 00000001
dec0_pc 00000001
dec0_inst 00c104b0
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 00000000
dec1_inst 008103e8
dec1_opcode 00000000
dec1_src0 00000000
dec1_src1 00000001
dec1_dst 00000002
dec1_immediate 000003e8
exec0_active 00000000
exec0_pc 00000000
exec0_inst 00000000
exec0_opcode 00000000
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 00000000
exec1_inst 00000000
exec1_opcode 00000000
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_reg 00000000
dma_write_active 00000000
dma_sample_active 00000000

cycle 5
cycle_counter 00000005
r2 00000000
r3 00000000
r4 00000000
r5 00000000
r6 00000000
r7 00000000
fetch0_active 00000001
fetch0_pc 00000004
fetch1_active 00000001
fetch1_pc 00000003
dec0_active 00000001
dec0_pc 00000002
dec0_inst 1413001e
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 00000001
dec1_inst 00c104b0
dec1_opcode 00000000
dec1_src0 00000000
dec1_src1 00000001
dec1_dst 00000003
dec1_immediate 000004b0
exec0_active 00000001
exec0_pc 00000000
exec0_inst 008103e8
exec0_opcode 00000000
exec0_src0 00000000
exec0_src1 00000001
exec0_dst 00000002
exec0_immediate 000003e8
exec0_alu0 00000000
exec0_alu1 000003e8
exec1_active 00000000
exec1_pc 00000000
exec1_inst 00000000
exec1_opcode 00000000
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_reg 00000000
dma_write_active 00000000
dma_sample_active 00000000

cycle 6
cycle_counter 00000006
r2 00000000
r3 00000000
r4 00000000
r5 00000000
r6 00000000
r7 00000000
fetch0_active 00000000
fetch0_pc 00000004
fetch1_active 00000000
fetch1_pc 00000003
dec0_active 00000001
dec0_pc 00000002
dec0_inst 1413001e
bubble 00000001
jtaken 00000000
dec1_active 00000000
dec1_pc 00000001
dec1_inst 00c104b0
dec1_opcode 0000000a
dec1_src0 00000000
dec1_src1 00000001
dec1_dst 00000003
dec1_immediate 000004b0
exec0_active 00000001
exec0_pc 00000001
exec0_inst 00c104b0
exec0_opcode 00000000
exec0_src0 00000000
exec0_src1 00000001
exec0_dst 00000003
exec0_immediate 000004b0
exec0_alu0 00000000
exec0_alu1 000004b0
exec1_active 00000001
exec1_pc 00000000
exec1_inst 008103e8
exec1_opcode 00000000
exec1_src0 00000000
exec1_src1 00000001
exec1_dst 00000002
exec1_immediate 000003e8
exec1_alu0 00000000
exec1_alu1 000003e8
exec1_aluout 000003e8
dma_raddr 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_reg 00000000
dma_write_active 00000000
dma_sample_active 00000000

cycle 7
cycle_counter 00000007
r2 000003e8
r3 00000000
r4 00000000
r5 00000000
r6 00000000
r7 00000000
fetch0_active 00000000
fetch0_pc 00000004
fetch1_active 00000000
fetch1_pc 00000003
dec0_active 00000001
dec0_pc 00000002
dec0_inst 1413001e
bubble 00000001
jtaken 00000000
dec1_active 00000000
dec1_pc 00000001
dec1_inst 00c104b0
dec1_opcode 0000000a
dec1_src0 00000000
dec1_src1 00000001
dec1_dst 00000003
dec1_immediate 000004b0
exec0_active 00000000
exec0_pc 00000001
exec0_inst 00c104b0
exec0_opcode 00000000
exec0_src0 00000000
exec0_src1 00000001
exec0_dst 00000003
exec0_immediate 000004b0
exec0_alu0 00000000
exec0_alu1 000004b0
exec1_active 00000001
exec1_pc 00000001
exec1_inst 00c104b0
exec1_opcode 00000000
exec1_src0 00000000
exec1_src1 00000001
exec1_dst 00000003
exec1_immediate 000004b0
exec1_alu0 00000000
exec1_alu1 000004b0
exec1_aluout 000004b0
dma_raddr 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_reg 00000000
dma_write_active 00000000
dma_sample_active 00000000

cycle 8
cycle_counter 00000008
r2 000003e8
r3 000004b0
r4 00000000
r5 00000000
r6 00000000
r7 00000000
fetch0_active 00000000
fetch0_pc 00000004
fetch1_active 00000000
fetch1_pc 00000003
dec0_active 00000001
dec0_pc 00000002
dec0_inst 1413001e
bubble 00000001
jtaken 00000000
dec1_active 00000000
dec1_pc 00000001
dec1_inst 00c104b0
dec1_opcode 0000000a
dec1_src0 00000000
dec1_src1 00000001
dec1_dst 00000003
dec1_immediate 000004b0
exec0_active 00000000
exec0_pc 00000001
exec0_inst 00c104b0
exec0_opcode 00000000
exec0_src0 00000000
exec0_src1 00000001
exec0_dst 00000003
exec0_immediate 000004b0
exec0_alu0 00000000
exec0_alu1 000004b0
exec1_active 00000000
exec1_pc 00000001
exec1_inst 00c104b0
exec1_opcode 00000000
exec1_src0 00000000
exec1_src1 00000001
exec1_dst 00000003
exec1_immediate 000004b0
exec1_alu0 00000000
exec1_alu1 000004b0
exec1_aluout 000004b0
dma_raddr 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_reg 00000000
dma_write_active 00000000
dma_sample_active 00000000

cycle 9
cycle_counter 00000009
r2 000003e8
r3 000004b0
r4 00000000
r5 00000000
r6 00000000
r7 00000000
fetch0_active 00000001
fetch0_pc 00000004
fetch1_active 00000001
fetch1_pc 00000003
dec0_active 00000001
dec0_pc 00000002
dec0_inst 00000000
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 00000002
dec1_inst 1413001e
dec1_opcode 0000000a
dec1_src0 00000002
dec1_src1 00000003
dec1_dst 00000000
dec1_immediate 0000001e
exec0_active 00000000
exec0_pc 00000001
exec0_inst 00c104b0
exec0_opcode 00000000
exec0_src0 00000000
exec0_src1 00000001
exec0_dst 00000003
exec0_immediate 000004b0
exec0_alu0 00000000
exec0_alu1 000004b0
exec1_active 00000000
exec1_pc 00000001
exec1_inst 00c104b0
exec1_opcode 00000000
exec1_src0 00000000
exec1_src1 00000001
exec1_dst 00000003
exec1_immediate 000004b0
exec1_alu0 00000000
exec1_alu1 000004b0
exec1_aluout 000004b0
dma_raddr 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_reg 00000000
dma_write_active 00000000
dma_sample_active 00000000

cycle 10
cycle_counter 0000000a
r2 000003e8
r3 000004b0
r4 00000000
r5 00000000
r6 00000000
r7 00000000
fetch0_active 00000001
fetch0_pc 00000005
fetch1_active 00000001
fetch1_pc 00000004
dec0_active 00000001
dec0_pc 00000003
dec0_inst 00c1044c
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 00000002
dec1_inst 00000000
dec1_opcode 00000000
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 00000000
exec0_active 00000001
exec0_pc 00000002
exec0_inst 1413001e
exec0_opcode 0000000a
exec0_src0 00000002
exec0_src1 00000003
exec0_dst 00000000
exec0_immediate 0000001e
exec0_alu0 000003e8
exec0_alu1 000004b0
exec1_active 00000000
exec1_pc 00000001
exec1_inst 00c104b0
exec1_opcode 00000000
exec1_src0 00000000
exec1_src1 00000001
exec1_dst 00000003
exec1_immediate 000004b0
exec1_alu0 00000000
exec1_alu1 000004b0
exec1_aluout 000004b0
dma_raddr 00000000
dma_waddr 00000000
dma_cnt 00000000
dma_reg 00000000
dma_write_active 00000000
dma_sample_active 00000000

cycle 11
cycle_counter 0000000b
r2 000003e8
r3 000004b0
r4 00000000
r5 00000000
r6 00000000
r7 00000000
fetch0_active 00000001
fetch0_pc 00000006
fetch1_active 00000001
fetch1_pc 00000005
dec0_active 00000001
dec0_pc 00000004
dec0_inst 0101000a
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 00000003
dec1_inst 00c1044c
dec1_opcode 00000000
dec1_src0 00000000
dec1_src1 00000001
dec1_dst 00000003
dec1_immediate 0000044c
exec0_active 00000001
exec0_pc 00000002
exec0_inst 00000000
exec0_opcode 00000000
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000001
exec1_pc 00000002
exec1_inst 1413001e
exec1_opcode 0000000a
exec1_src0 00000002
exec1_src1 00000003
exec1_dst 00000000
exec1_immediate 0000001e
exec1_alu0 000003e8
exec1_alu1 000004b0
exec1_aluout 000004b0
dma_raddr 000003e8
dma_waddr 000004b0
dma_cnt 0000001e
dma_reg 00000000
dma_write_active 00000000
dma_sample_active 00000000

cycle 12
cycle_counter 0000000c
r2 000003e8
r3 000004b0
r4 00000000
r5 00000000
r6 00000000
r7 00000000
fetch0_active 00000001
fetch0_pc 00000007
fetch1_active 00000001
fetch1_pc 00000006
dec0_active 00000001
dec0_pc 00000005
dec0_inst 2420000e
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 00000004
dec1_inst 0101000a
dec1_opcode 00000000
dec1_src0 00000000
dec1_src1 00000001
dec1_dst 00000004
dec1_immediate 0000000a
exec0_active 00000001
exec0_pc 00000003
exec0_inst 00c1044c
exec0_opcode 00000000
exec0_src0 00000000
exec0_src1 00000001
exec0_dst 00000003
exec0_immediate 0000044c
exec0_alu0 00000000
exec0_alu1 0000044c
exec1_active 00000001
exec1_pc 00000002
exec1_inst 00000000
exec1_opcode 00000000
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 000003e9
dma_waddr 000004b0
dma_cnt 0000001e
dma_reg 00000000
dma_write_active 00000000
dma_sample_active 00000001

cycle 13
cycle_counter 0000000d
r2 000003e8
r3 000004b0
r4 00000000
r5 00000000
r6 00000000
r7 00000000
fetch0_active 00000000
fetch0_pc 00000007
fetch1_active 00000000
fetch1_pc 00000006
dec0_active 00000001
dec0_pc 00000005
dec0_inst 2420000e
bubble 00000001
jtaken 00000000
dec1_active 00000000
dec1_pc 00000004
dec1_inst 0101000a
dec1_opcode 00000012
dec1_src0 00000000
dec1_src1 00000001
dec1_dst 00000004
dec1_immediate 0000000a
exec0_active 00000001
exec0_pc 00000004
exec0_inst 0101000a
exec0_opcode 00000000
exec0_src0 00000000
exec0_src1 00000001
exec0_dst 00000004
exec0_immediate 0000000a
exec0_alu0 00000000
exec0_alu1 0000000a
exec1_active 00000001
exec1_pc 00000003
exec1_inst 00c1044c
exec1_opcode 00000000
exec1_src0 00000000
exec1_src1 00000001
exec1_dst 00000003
exec1_immediate 0000044c
exec1_alu0 00000000
exec1_alu1 0000044c
exec1_aluout 0000044c
dma_raddr 000003ea
dma_waddr 000004b0
dma_cnt 0000001e
dma_reg 00000000
dma_write_active 00000001
dma_sample_active 00000001

cycle 14
cycle_counter 0000000e
r2 000003e8
r3 0000044c
r4 00000000
r5 00000000
r6 00000000
r7 00000000
fetch0_active 00000000
fetch0_pc 00000007
fetch1_active 00000000
fetch1_pc 00000006
dec0_active 00000001
dec0_pc 00000005
dec0_inst 2420000e
bubble 00000001
jtaken 00000000
dec1_active 00000000
dec1_pc 00000004
dec1_inst 0101000a
dec1_opcode 00000012
dec1_src0 00000000
dec1_src1 00000001
dec1_dst 00000004
dec1_immediate 0000000a
exec0_active 00000000
exec0_pc 00000004
exec0_inst 0101000a
exec0_opcode 00000000
exec0_src0 00000000
exec0_src1 00000001
exec0_dst 00000004
exec0_immediate 0000000a
exec0_alu0 00000000
exec0_alu1 0000000a
exec1_active 00000001
exec1_pc 00000004
exec1_inst 0101000a
exec1_opcode 00000000
exec1_src0 00000000
exec1_src1 00000001
exec1_dst 00000004
exec1_immediate 0000000a
exec1_alu0 00000000
exec1_alu1 0000000a
exec1_aluout 0000000a
dma_raddr 000003ea
dma_waddr 000004b1
dma_cnt 0000001d
dma_reg 00000001
dma_write_active 00000001
dma_sample_active 00000000

cycle 15
cycle_counter 0000000f
r2 000003e8
r3 0000044c
r4 0000000a
r5 00000000
r6 00000000
r7 00000000
fetch0_active 00000000
fetch0_pc 00000007
fetch1_active 00000000
fetch1_pc 00000006
dec0_active 00000001
dec0_pc 00000005
dec0_inst 2420000e
bubble 00000001
jtaken 00000000
dec1_active 00000000
dec1_pc 00000004
dec1_inst 0101000a
dec1_opcode 00000012
dec1_src0 00000000
dec1_src1 00000001
dec1_dst 00000004
dec1_immediate 0000000a
exec0_active 00000000
exec0_pc 00000004
exec0_inst 0101000a
exec0_opcode 00000000
exec0_src0 00000000
exec0_src1 00000001
exec0_dst 00000004
exec0_immediate 0000000a
exec0_alu0 00000000
exec0_alu1 0000000a
exec1_active 00000000
exec1_pc 00000004
exec1_inst 0101000a
exec1_opcode 00000000
exec1_src0 00000000
exec1_src1 00000001
exec1_dst 00000004
exec1_immediate 0000000a
exec1_alu0 00000000
exec1_alu1 0000000a
exec1_aluout 0000000a
dma_raddr 000003ea
dma_waddr 000004b2
dma_cnt 0000001c
dma_reg 00000001
dma_write_active 00000000
dma_sample_active 00000000

cycle 16
cycle_counter 00000010
r2 000003e8
r3 0000044c
r4 0000000a
r5 00000000
r6 00000000
r7 00000000
fetch0_active 00000001
fetch0_pc 00000007
fetch1_active 00000001
fetch1_pc 00000006
dec0_active 00000001
dec0_pc 00000005
dec0_inst 00000000
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 00000005
dec1_inst 2420000e
dec1_opcode 00000012
dec1_src0 00000004
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 0000000e
exec0_active 00000000
exec0_pc 00000004
exec0_inst 0101000a
exec0_opcode 00000000
exec0_src0 00000000
exec0_src1 00000001
exec0_dst 00000004
exec0_immediate 0000000a
exec0_alu0 00000000
exec0_alu1 0000000a
exec1_active 00000000
exec1_pc 00000004
exec1_inst 0101000a
exec1_opcode 00000000
exec1_src0 00000000
exec1_src1 00000001
exec1_dst 00000004
exec1_immediate 0000000a
exec1_alu0 00000000
exec1_alu1 0000000a
exec1_aluout 0000000a
dma_raddr 000003eb
dma_waddr 000004b2
dma_cnt 0000001c
dma_reg 00000001
dma_write_active 00000000
dma_sample_active 00000001

cycle 17
cycle_counter 00000011
r2 000003e8
r3 0000044c
r4 0000000a
r5 00000000
r6 00000000
r7 00000000
fetch0_active 00000001
fetch0_pc 00000008
fetch1_active 00000001
fetch1_pc 00000007
dec0_active 00000001
dec0_pc 00000006
dec0_inst 11420000
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 00000005
dec1_inst 00000000
dec1_opcode 00000000
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 00000000
exec0_active 00000001
exec0_pc 00000005
exec0_inst 2420000e
exec0_opcode 00000012
exec0_src0 00000004
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 0000000e
exec0_alu0 0000000a
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 00000004
exec1_inst 0101000a
exec1_opcode 00000000
exec1_src0 00000000
exec1_src1 00000001
exec1_dst 00000004
exec1_immediate 0000000a
exec1_alu0 00000000
exec1_alu1 0000000a
exec1_aluout 0000000a
dma_raddr 000003ec
dma_waddr 000004b2
dma_cnt 0000001c
dma_reg 00000002
dma_write_active 00000001
dma_sample_active 00000001

cycle 18
cycle_counter 00000012
r2 000003e8
r3 0000044c
r4 0000000a
r5 00000000
r6 00000000
r7 00000000
fetch0_active 00000001
fetch0_pc 00000009
fetch1_active 00000001
fetch1_pc 00000008
dec0_active 00000001
dec0_pc 00000007
dec0_inst 01690064
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 00000006
dec1_inst 11420000
dec1_opcode 00000008
dec1_src0 00000000
dec1_src1 00000002
dec1_dst 00000005
dec1_immediate 00000000
exec0_active 00000001
exec0_pc 00000005
exec0_inst 00000000
exec0_opcode 00000000
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000001
exec1_pc 00000005
exec1_inst 2420000e
exec1_opcode 00000012
exec1_src0 00000004
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 0000000e
exec1_alu0 0000000a
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 000003ec
dma_waddr 000004b3
dma_cnt 0000001b
dma_reg 00000003
dma_write_active 00000001
dma_sample_active 00000000

cycle 19
cycle_counter 00000013
r2 000003e8
r3 0000044c
r4 0000000a
r5 00000000
r6 00000000
r7 00000000
fetch0_active 00000000
fetch0_pc 00000009
fetch1_active 00000000
fetch1_pc 00000008
dec0_active 00000001
dec0_pc 00000007
dec0_inst 01690064
bubble 00000001
jtaken 00000000
dec1_active 00000000
dec1_pc 00000006
dec1_inst 11420000
dec1_opcode 00000000
dec1_src0 00000000
dec1_src1 00000002
dec1_dst 00000005
dec1_immediate 00000000
exec0_active 00000001
exec0_pc 00000006
exec0_inst 11420000
exec0_opcode 00000008
exec0_src0 00000000
exec0_src1 00000002
exec0_dst 00000005
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 000003e8
exec1_active 00000001
exec1_pc 00000005
exec1_inst 00000000
exec1_opcode 00000000
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 000003ec
dma_waddr 000004b4
dma_cnt 0000001a
dma_reg 00000003
dma_write_active 00000000
dma_sample_active 00000000

cycle 20
cycle_counter 00000014
r2 000003e8
r3 0000044c
r4 0000000a
r5 00000000
r6 00000000
r7 00000000
fetch0_active 00000000
fetch0_pc 00000009
fetch1_active 00000000
fetch1_pc 00000008
dec0_active 00000001
dec0_pc 00000007
dec0_inst 01690064
bubble 00000001
jtaken 00000000
dec1_active 00000000
dec1_pc 00000006
dec1_inst 11420000
dec1_opcode 00000000
dec1_src0 00000000
dec1_src1 00000002
dec1_dst 00000005
dec1_immediate 00000000
exec0_active 00000000
exec0_pc 00000006
exec0_inst 11420000
exec0_opcode 00000008
exec0_src0 00000000
exec0_src1 00000002
exec0_dst 00000005
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 000003e8
exec1_active 00000001
exec1_pc 00000006
exec1_inst 11420000
exec1_opcode 00000008
exec1_src0 00000000
exec1_src1 00000002
exec1_dst 00000005
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 000003e8
exec1_aluout 00000000
dma_raddr 000003ec
dma_waddr 000004b4
dma_cnt 0000001a
dma_reg 00000003
dma_write_active 00000000
dma_sample_active 00000000

cycle 21
cycle_counter 00000015
r2 000003e8
r3 0000044c
r4 0000000a
r5 00000000
r6 00000000
r7 00000000
fetch0_active 00000000
fetch0_pc 00000009
fetch1_active 00000000
fetch1_pc 00000008
dec0_active 00000001
dec0_pc 00000007
dec0_inst 01690064
bubble 00000001
jtaken 00000000
dec1_active 00000000
dec1_pc 00000006
dec1_inst 11420000
dec1_opcode 00000000
dec1_src0 00000000
dec1_src1 00000002
dec1_dst 00000005
dec1_immediate 00000000
exec0_active 00000000
exec0_pc 00000006
exec0_inst 11420000
exec0_opcode 00000008
exec0_src0 00000000
exec0_src1 00000002
exec0_dst 00000005
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 000003e8
exec1_active 00000000
exec1_pc 00000006
exec1_inst 11420000
exec1_opcode 00000008
exec1_src0 00000000
exec1_src1 00000002
exec1_dst 00000005
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 000003e8
exec1_aluout 00000000
dma_raddr 000003ed
dma_waddr 000004b4
dma_cnt 0000001a
dma_reg 00000003
dma_write_active 00000000
dma_sample_active 00000001

cycle 22
cycle_counter 00000016
r2 000003e8
r3 0000044c
r4 0000000a
r5 00000000
r6 00000000
r7 00000000
fetch0_active 00000001
fetch0_pc 00000009
fetch1_active 00000001
fetch1_pc 00000008
dec0_active 00000001
dec0_pc 00000007
dec0_inst 00000000
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 00000007
dec1_inst 01690064
dec1_opcode 00000000
dec1_src0 00000005
dec1_src1 00000001
dec1_dst 00000005
dec1_immediate 00000064
exec0_active 00000000
exec0_pc 00000006
exec0_inst 11420000
exec0_opcode 00000008
exec0_src0 00000000
exec0_src1 00000002
exec0_dst 00000005
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 000003e8
exec1_active 00000000
exec1_pc 00000006
exec1_inst 11420000
exec1_opcode 00000008
exec1_src0 00000000
exec1_src1 00000002
exec1_dst 00000005
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 000003e8
exec1_aluout 00000000
dma_raddr 000003ee
dma_waddr 000004b4
dma_cnt 0000001a
dma_reg 00000004
dma_write_active 00000001
dma_sample_active 00000001

cycle 23
cycle_counter 00000017
r2 000003e8
r3 0000044c
r4 0000000a
r5 00000000
r6 00000000
r7 00000000
fetch0_active 00000001
fetch0_pc 0000000a
fetch1_active 00000001
fetch1_pc 00000009
dec0_active 00000001
dec0_pc 00000008
dec0_inst 122b0000
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 00000007
dec1_inst 00000000
dec1_opcode 00000000
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 00000000
exec0_active 00000001
exec0_pc 00000007
exec0_inst 01690064
exec0_opcode 00000000
exec0_src0 00000005
exec0_src1 00000001
exec0_dst 00000005
exec0_immediate 00000064
exec0_alu0 00000000
exec0_alu1 00000064
exec1_active 00000000
exec1_pc 00000006
exec1_inst 11420000
exec1_opcode 00000008
exec1_src0 00000000
exec1_src1 00000002
exec1_dst 00000005
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 000003e8
exec1_aluout 00000000
dma_raddr 000003ee
dma_waddr 000004b5
dma_cnt 00000019
dma_reg 00000005
dma_write_active 00000001
dma_sample_active 00000000

cycle 24
cycle_counter 00000018
r2 000003e8
r3 0000044c
r4 0000000a
r5 00000000
r6 00000000
r7 00000000
fetch0_active 00000000
fetch0_pc 0000000a
fetch1_active 00000000
fetch1_pc 00000009
dec0_active 00000001
dec0_pc 00000008
dec0_inst 122b0000
bubble 00000001
jtaken 00000000
dec1_active 00000000
dec1_pc 00000007
dec1_inst 00000000
dec1_opcode 00000009
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 00000000
exec0_active 00000001
exec0_pc 00000007
exec0_inst 00000000
exec0_opcode 00000000
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000001
exec1_pc 00000007
exec1_inst 01690064
exec1_opcode 00000000
exec1_src0 00000005
exec1_src1 00000001
exec1_dst 00000005
exec1_immediate 00000064
exec1_alu0 00000000
exec1_alu1 00000064
exec1_aluout 00000064
dma_raddr 000003ee
dma_waddr 000004b6
dma_cnt 00000018
dma_reg 00000005
dma_write_active 00000000
dma_sample_active 00000000

cycle 25
cycle_counter 00000019
r2 000003e8
r3 0000044c
r4 0000000a
r5 00000064
r6 00000000
r7 00000000
fetch0_active 00000000
fetch0_pc 0000000a
fetch1_active 00000000
fetch1_pc 00000009
dec0_active 00000001
dec0_pc 00000008
dec0_inst 122b0000
bubble 00000001
jtaken 00000000
dec1_active 00000000
dec1_pc 00000007
dec1_inst 00000000
dec1_opcode 00000009
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 00000000
exec0_active 00000000
exec0_pc 00000007
exec0_inst 00000000
exec0_opcode 00000000
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000001
exec1_pc 00000007
exec1_inst 00000000
exec1_opcode 00000000
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 000003ef
dma_waddr 000004b6
dma_cnt 00000018
dma_reg 00000005
dma_write_active 00000000
dma_sample_active 00000001

cycle 26
cycle_counter 0000001a
r2 000003e8
r3 0000044c
r4 0000000a
r5 00000064
r6 00000000
r7 00000000
fetch0_active 00000001
fetch0_pc 0000000a
fetch1_active 00000001
fetch1_pc 00000009
dec0_active 00000001
dec0_pc 00000008
dec0_inst 00000000
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 00000008
dec1_inst 122b0000
dec1_opcode 00000009
dec1_src0 00000005
dec1_src1 00000003
dec1_dst 00000000
dec1_immediate 00000000
exec0_active 00000000
exec0_pc 00000007
exec0_inst 00000000
exec0_opcode 00000000
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 00000007
exec1_inst 00000000
exec1_opcode 00000000
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 000003f0
dma_waddr 000004b6
dma_cnt 00000018
dma_reg 00000006
dma_write_active 00000001
dma_sample_active 00000001

cycle 27
cycle_counter 0000001b
r2 000003e8
r3 0000044c
r4 0000000a
r5 00000064
r6 00000000
r7 00000000
fetch0_active 00000001
fetch0_pc 0000000b
fetch1_active 00000001
fetch1_pc 0000000a
dec0_active 00000001
dec0_pc 00000009
dec0_inst 00910001
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 00000008
dec1_inst 00000000
dec1_opcode 00000000
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 00000000
exec0_active 00000001
exec0_pc 00000008
exec0_inst 122b0000
exec0_opcode 00000009
exec0_src0 00000005
exec0_src1 00000003
exec0_dst 00000000
exec0_immediate 00000000
exec0_alu0 00000064
exec0_alu1 0000044c
exec1_active 00000000
exec1_pc 00000007
exec1_inst 00000000
exec1_opcode 00000000
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 000003f0
dma_waddr 000004b7
dma_cnt 00000017
dma_reg 00000007
dma_write_active 00000001
dma_sample_active 00000000

cycle 28
cycle_counter 0000001c
r2 000003e8
r3 0000044c
r4 0000000a
r5 00000064
r6 00000000
r7 00000000
fetch0_active 00000001
fetch0_pc 0000000c
fetch1_active 00000001
fetch1_pc 0000000b
dec0_active 00000001
dec0_pc 0000000a
dec0_inst 00d90001
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 00000009
dec1_inst 00910001
dec1_opcode 00000000
dec1_src0 00000002
dec1_src1 00000001
dec1_dst 00000002
dec1_immediate 00000001
exec0_active 00000001
exec0_pc 00000008
exec0_inst 00000000
exec0_opcode 00000000
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000001
exec1_pc 00000008
exec1_inst 122b0000
exec1_opcode 00000009
exec1_src0 00000005
exec1_src1 00000003
exec1_dst 00000000
exec1_immediate 00000000
exec1_alu0 00000064
exec1_alu1 0000044c
exec1_aluout 00000000
dma_raddr 000003f0
dma_waddr 000004b7
dma_cnt 00000017
dma_reg 00000007
dma_write_active 00000001
dma_sample_active 00000000

cycle 29
cycle_counter 0000001d
r2 000003e8
r3 0000044c
r4 0000000a
r5 00000064
r6 00000000
r7 00000000
fetch0_active 00000001
fetch0_pc 0000000d
fetch1_active 00000001
fetch1_pc 0000000c
dec0_active 00000001
dec0_pc 0000000b
dec0_inst 03210001
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 0000000a
dec1_inst 00d90001
dec1_opcode 00000000
dec1_src0 00000003
dec1_src1 00000001
dec1_dst 00000003
dec1_immediate 00000001
exec0_active 00000001
exec0_pc 00000009
exec0_inst 00910001
exec0_opcode 00000000
exec0_src0 00000002
exec0_src1 00000001
exec0_dst 00000002
exec0_immediate 00000001
exec0_alu0 000003e8
exec0_alu1 00000001
exec1_active 00000001
exec1_pc 00000008
exec1_inst 00000000
exec1_opcode 00000000
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 000003f0
dma_waddr 000004b8
dma_cnt 00000016
dma_reg 00000007
dma_write_active 00000000
dma_sample_active 00000000

cycle 30
cycle_counter 0000001e
r2 000003e8
r3 0000044c
r4 0000000a
r5 00000064
r6 00000000
r7 00000000
fetch0_active 00000001
fetch0_pc 0000000e
fetch1_active 00000001
fetch1_pc 0000000d
dec0_active 00000001
dec0_pc 0000000c
dec0_inst 17800000
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 0000000b
dec1_inst 03210001
dec1_opcode 00000001
dec1_src0 00000004
dec1_src1 00000001
dec1_dst 00000004
dec1_immediate 00000001
exec0_active 00000001
exec0_pc 0000000a
exec0_inst 00d90001
exec0_opcode 00000000
exec0_src0 00000003
exec0_src1 00000001
exec0_dst 00000003
exec0_immediate 00000001
exec0_alu0 0000044c
exec0_alu1 00000001
exec1_active 00000001
exec1_pc 00000009
exec1_inst 00910001
exec1_opcode 00000000
exec1_src0 00000002
exec1_src1 00000001
exec1_dst 00000002
exec1_immediate 00000001
exec1_alu0 000003e8
exec1_alu1 00000001
exec1_aluout 000003e9
dma_raddr 000003f1
dma_waddr 000004b8
dma_cnt 00000016
dma_reg 00000007
dma_write_active 00000000
dma_sample_active 00000001

cycle 31
cycle_counter 0000001f
r2 000003e9
r3 0000044c
r4 0000000a
r5 00000064
r6 00000000
r7 00000000
fetch0_active 00000001
fetch0_pc 0000000f
fetch1_active 00000001
fetch1_pc 0000000e
dec0_active 00000001
dec0_pc 0000000d
dec0_inst 28080005
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 0000000c
dec1_inst 17800000
dec1_opcode 0000000b
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000006
dec1_immediate 00000000
exec0_active 00000001
exec0_pc 0000000b
exec0_inst 03210001
exec0_opcode 00000001
exec0_src0 00000004
exec0_src1 00000001
exec0_dst 00000004
exec0_immediate 00000001
exec0_alu0 0000000a
exec0_alu1 00000001
exec1_active 00000001
exec1_pc 0000000a
exec1_inst 00d90001
exec1_opcode 00000000
exec1_src0 00000003
exec1_src1 00000001
exec1_dst 00000003
exec1_immediate 00000001
exec1_alu0 0000044c
exec1_alu1 00000001
exec1_aluout 0000044d
dma_raddr 000003f2
dma_waddr 000004b8
dma_cnt 00000016
dma_reg 00000008
dma_write_active 00000001
dma_sample_active 00000001

cycle 32
cycle_counter 00000020
r2 000003e9
r3 0000044d
r4 0000000a
r5 00000064
r6 00000000
r7 00000000
fetch0_active 00000001
fetch0_pc 00000010
fetch1_active 00000001
fetch1_pc 0000000f
dec0_active 00000001
dec0_pc 0000000e
dec0_inst 17800000
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 0000000d
dec1_inst 28080005
dec1_opcode 00000014
dec1_src0 00000001
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 00000005
exec0_active 00000001
exec0_pc 0000000c
exec0_inst 17800000
exec0_opcode 0000000b
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000006
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000001
exec1_pc 0000000b
exec1_inst 03210001
exec1_opcode 00000001
exec1_src0 00000004
exec1_src1 00000001
exec1_dst 00000004
exec1_immediate 00000001
exec1_alu0 0000000a
exec1_alu1 00000001
exec1_aluout 00000009
dma_raddr 000003f2
dma_waddr 000004b9
dma_cnt 00000015
dma_reg 00000009
dma_write_active 00000001
dma_sample_active 00000000

cycle 33
cycle_counter 00000021
r2 000003e9
r3 0000044d
r4 00000009
r5 00000064
r6 00000000
r7 00000000
fetch0_active 00000001
fetch0_pc 00000011
fetch1_active 00000001
fetch1_pc 00000010
dec0_active 00000001
dec0_pc 0000000f
dec0_inst 00800000
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 0000000e
dec1_inst 17800000
dec1_opcode 0000000b
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000006
dec1_immediate 00000000
exec0_active 00000001
exec0_pc 0000000d
exec0_inst 28080005
exec0_opcode 00000014
exec0_src0 00000001
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 00000005
exec0_alu0 00000005
exec0_alu1 00000000
exec1_active 00000001
exec1_pc 0000000c
exec1_inst 17800000
exec1_opcode 0000000b
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000006
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000009
dma_raddr 000003f2
dma_waddr 000004ba
dma_cnt 00000014
dma_reg 00000009
dma_write_active 00000000
dma_sample_active 00000000

cycle 34
cycle_counter 00000022
r2 000003e9
r3 0000044d
r4 00000009
r5 00000064
r6 00000014
r7 00000000
fetch0_active 00000001
fetch0_pc 00000012
fetch1_active 00000001
fetch1_pc 00000011
dec0_active 00000001
dec0_pc 00000010
dec0_inst 26300012
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 0000000f
dec1_inst 00800000
dec1_opcode 00000000
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000002
dec1_immediate 00000000
exec0_active 00000001
exec0_pc 0000000e
exec0_inst 17800000
exec0_opcode 0000000b
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000006
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000001
exec1_pc 0000000d
exec1_inst 28080005
exec1_opcode 00000014
exec1_src0 00000001
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 00000005
exec1_alu0 00000005
exec1_alu1 00000000
exec1_aluout 00000001
dma_raddr 000003f3
dma_waddr 000004ba
dma_cnt 00000014
dma_reg 00000009
dma_write_active 00000000
dma_sample_active 00000001

cycle 35
cycle_counter 00000023
r2 000003e9
r3 0000044d
r4 00000009
r5 00000064
r6 00000014
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000005
fetch1_active 00000000
fetch1_pc 00000012
dec0_active 00000000
dec0_pc 00000011
dec0_inst 00810001
bubble 00000000
jtaken 00000001
dec1_active 00000000
dec1_pc 00000010
dec1_inst 26300012
dec1_opcode 00000013
dec1_src0 00000006
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 00000012
exec0_active 00000000
exec0_pc 0000000f
exec0_inst 00800000
exec0_opcode 00000000
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000002
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 0000000e
exec1_inst 17800000
exec1_opcode 0000000b
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000006
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000001
dma_raddr 000003f4
dma_waddr 000004ba
dma_cnt 00000014
dma_reg 0000000a
dma_write_active 00000001
dma_sample_active 00000001

cycle 36
cycle_counter 00000024
r2 000003e9
r3 0000044d
r4 00000009
r5 00000064
r6 00000014
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000006
fetch1_active 00000001
fetch1_pc 00000005
dec0_active 00000000
dec0_pc 00000011
dec0_inst 00810001
bubble 00000000
jtaken 00000001
dec1_active 00000000
dec1_pc 00000010
dec1_inst 26300012
dec1_opcode 00000013
dec1_src0 00000006
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 00000012
exec0_active 00000000
exec0_pc 0000000f
exec0_inst 00800000
exec0_opcode 00000000
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000002
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 0000000e
exec1_inst 17800000
exec1_opcode 0000000b
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000006
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000001
dma_raddr 000003f4
dma_waddr 000004bb
dma_cnt 00000013
dma_reg 0000000b
dma_write_active 00000001
dma_sample_active 00000000

cycle 37
cycle_counter 00000025
r2 000003e9
r3 0000044d
r4 00000009
r5 00000064
r6 00000014
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000007
fetch1_active 00000001
fetch1_pc 00000006
dec0_active 00000001
dec0_pc 00000005
dec0_inst 2420000e
bubble 00000000
jtaken 00000001
dec1_active 00000000
dec1_pc 00000010
dec1_inst 26300012
dec1_opcode 00000013
dec1_src0 00000006
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 00000012
exec0_active 00000000
exec0_pc 0000000f
exec0_inst 00800000
exec0_opcode 00000000
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000002
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 0000000e
exec1_inst 17800000
exec1_opcode 0000000b
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000006
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000001
dma_raddr 000003f4
dma_waddr 000004bc
dma_cnt 00000012
dma_reg 0000000b
dma_write_active 00000000
dma_sample_active 00000000

cycle 38
cycle_counter 00000026
r2 000003e9
r3 0000044d
r4 00000009
r5 00000064
r6 00000014
r7 0000000d
fetch0_active 00000001
fetch0_pc 0000000e
fetch1_active 00000000
fetch1_pc 00000007
dec0_active 00000000
dec0_pc 00000006
dec0_inst 11420000
bubble 00000000
jtaken 00000001
dec1_active 00000001
dec1_pc 00000005
dec1_inst 2420000e
dec1_opcode 00000012
dec1_src0 00000004
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 0000000e
exec0_active 00000000
exec0_pc 0000000f
exec0_inst 00800000
exec0_opcode 00000000
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000002
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 0000000e
exec1_inst 17800000
exec1_opcode 0000000b
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000006
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000001
dma_raddr 000003f5
dma_waddr 000004bc
dma_cnt 00000012
dma_reg 0000000b
dma_write_active 00000000
dma_sample_active 00000001

cycle 39
cycle_counter 00000027
r2 000003e9
r3 0000044d
r4 00000009
r5 00000064
r6 00000014
r7 0000000d
fetch0_active 00000001
fetch0_pc 0000000f
fetch1_active 00000001
fetch1_pc 0000000e
dec0_active 00000000
dec0_pc 00000006
dec0_inst 11420000
bubble 00000000
jtaken 00000001
dec1_active 00000000
dec1_pc 00000005
dec1_inst 2420000e
dec1_opcode 00000012
dec1_src0 00000004
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 0000000e
exec0_active 00000001
exec0_pc 00000005
exec0_inst 2420000e
exec0_opcode 00000012
exec0_src0 00000004
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 0000000e
exec0_alu0 00000009
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 0000000e
exec1_inst 17800000
exec1_opcode 0000000b
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000006
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000001
dma_raddr 000003f6
dma_waddr 000004bc
dma_cnt 00000012
dma_reg 0000000c
dma_write_active 00000001
dma_sample_active 00000001

cycle 40
cycle_counter 00000028
r2 000003e9
r3 0000044d
r4 00000009
r5 00000064
r6 00000014
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000010
fetch1_active 00000001
fetch1_pc 0000000f
dec0_active 00000001
dec0_pc 0000000e
dec0_inst 17800000
bubble 00000000
jtaken 00000001
dec1_active 00000000
dec1_pc 00000005
dec1_inst 2420000e
dec1_opcode 00000012
dec1_src0 00000004
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 0000000e
exec0_active 00000000
exec0_pc 00000005
exec0_inst 2420000e
exec0_opcode 00000012
exec0_src0 00000004
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 0000000e
exec0_alu0 00000009
exec0_alu1 00000000
exec1_active 00000001
exec1_pc 00000005
exec1_inst 2420000e
exec1_opcode 00000012
exec1_src0 00000004
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 0000000e
exec1_alu0 00000009
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 000003f6
dma_waddr 000004bd
dma_cnt 00000011
dma_reg 0000000d
dma_write_active 00000001
dma_sample_active 00000000

cycle 41
cycle_counter 00000029
r2 000003e9
r3 0000044d
r4 00000009
r5 00000064
r6 00000014
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000006
fetch1_active 00000000
fetch1_pc 00000010
dec0_active 00000000
dec0_pc 0000000f
dec0_inst 00800000
bubble 00000000
jtaken 00000000
dec1_active 00000000
dec1_pc 0000000e
dec1_inst 17800000
dec1_opcode 0000000b
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000006
dec1_immediate 00000000
exec0_active 00000000
exec0_pc 00000005
exec0_inst 2420000e
exec0_opcode 00000012
exec0_src0 00000004
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 0000000e
exec0_alu0 00000009
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 00000005
exec1_inst 2420000e
exec1_opcode 00000012
exec1_src0 00000004
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 0000000e
exec1_alu0 00000009
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 000003f6
dma_waddr 000004be
dma_cnt 00000010
dma_reg 0000000d
dma_write_active 00000000
dma_sample_active 00000000

cycle 42
cycle_counter 0000002a
r2 000003e9
r3 0000044d
r4 00000009
r5 00000064
r6 00000014
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000007
fetch1_active 00000001
fetch1_pc 00000006
dec0_active 00000000
dec0_pc 0000000f
dec0_inst 00800000
bubble 00000000
jtaken 00000000
dec1_active 00000000
dec1_pc 0000000e
dec1_inst 17800000
dec1_opcode 0000000b
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000006
dec1_immediate 00000000
exec0_active 00000000
exec0_pc 00000005
exec0_inst 2420000e
exec0_opcode 00000012
exec0_src0 00000004
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 0000000e
exec0_alu0 00000009
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 00000005
exec1_inst 2420000e
exec1_opcode 00000012
exec1_src0 00000004
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 0000000e
exec1_alu0 00000009
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 000003f7
dma_waddr 000004be
dma_cnt 00000010
dma_reg 0000000d
dma_write_active 00000000
dma_sample_active 00000001

cycle 43
cycle_counter 0000002b
r2 000003e9
r3 0000044d
r4 00000009
r5 00000064
r6 00000014
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000008
fetch1_active 00000001
fetch1_pc 00000007
dec0_active 00000001
dec0_pc 00000006
dec0_inst 11420000
bubble 00000000
jtaken 00000000
dec1_active 00000000
dec1_pc 0000000e
dec1_inst 17800000
dec1_opcode 0000000b
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000006
dec1_immediate 00000000
exec0_active 00000000
exec0_pc 00000005
exec0_inst 2420000e
exec0_opcode 00000012
exec0_src0 00000004
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 0000000e
exec0_alu0 00000009
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 00000005
exec1_inst 2420000e
exec1_opcode 00000012
exec1_src0 00000004
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 0000000e
exec1_alu0 00000009
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 000003f8
dma_waddr 000004be
dma_cnt 00000010
dma_reg 0000000e
dma_write_active 00000001
dma_sample_active 00000001

cycle 44
cycle_counter 0000002c
r2 000003e9
r3 0000044d
r4 00000009
r5 00000064
r6 00000014
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000009
fetch1_active 00000001
fetch1_pc 00000008
dec0_active 00000001
dec0_pc 00000007
dec0_inst 01690064
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 00000006
dec1_inst 11420000
dec1_opcode 00000008
dec1_src0 00000000
dec1_src1 00000002
dec1_dst 00000005
dec1_immediate 00000000
exec0_active 00000000
exec0_pc 00000005
exec0_inst 2420000e
exec0_opcode 00000012
exec0_src0 00000004
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 0000000e
exec0_alu0 00000009
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 00000005
exec1_inst 2420000e
exec1_opcode 00000012
exec1_src0 00000004
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 0000000e
exec1_alu0 00000009
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 000003f8
dma_waddr 000004bf
dma_cnt 0000000f
dma_reg 0000000f
dma_write_active 00000001
dma_sample_active 00000000

cycle 45
cycle_counter 0000002d
r2 000003e9
r3 0000044d
r4 00000009
r5 00000064
r6 00000014
r7 0000000d
fetch0_active 00000000
fetch0_pc 00000009
fetch1_active 00000000
fetch1_pc 00000008
dec0_active 00000001
dec0_pc 00000007
dec0_inst 01690064
bubble 00000001
jtaken 00000000
dec1_active 00000000
dec1_pc 00000006
dec1_inst 11420000
dec1_opcode 00000000
dec1_src0 00000000
dec1_src1 00000002
dec1_dst 00000005
dec1_immediate 00000000
exec0_active 00000001
exec0_pc 00000006
exec0_inst 11420000
exec0_opcode 00000008
exec0_src0 00000000
exec0_src1 00000002
exec0_dst 00000005
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 000003e9
exec1_active 00000000
exec1_pc 00000005
exec1_inst 2420000e
exec1_opcode 00000012
exec1_src0 00000004
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 0000000e
exec1_alu0 00000009
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 000003f8
dma_waddr 000004c0
dma_cnt 0000000e
dma_reg 0000000f
dma_write_active 00000000
dma_sample_active 00000000

cycle 46
cycle_counter 0000002e
r2 000003e9
r3 0000044d
r4 00000009
r5 00000064
r6 00000014
r7 0000000d
fetch0_active 00000000
fetch0_pc 00000009
fetch1_active 00000000
fetch1_pc 00000008
dec0_active 00000001
dec0_pc 00000007
dec0_inst 01690064
bubble 00000001
jtaken 00000000
dec1_active 00000000
dec1_pc 00000006
dec1_inst 11420000
dec1_opcode 00000000
dec1_src0 00000000
dec1_src1 00000002
dec1_dst 00000005
dec1_immediate 00000000
exec0_active 00000000
exec0_pc 00000006
exec0_inst 11420000
exec0_opcode 00000008
exec0_src0 00000000
exec0_src1 00000002
exec0_dst 00000005
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 000003e9
exec1_active 00000001
exec1_pc 00000006
exec1_inst 11420000
exec1_opcode 00000008
exec1_src0 00000000
exec1_src1 00000002
exec1_dst 00000005
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 000003e9
exec1_aluout 00000000
dma_raddr 000003f8
dma_waddr 000004c0
dma_cnt 0000000e
dma_reg 0000000f
dma_write_active 00000000
dma_sample_active 00000000

cycle 47
cycle_counter 0000002f
r2 000003e9
r3 0000044d
r4 00000009
r5 00000001
r6 00000014
r7 0000000d
fetch0_active 00000000
fetch0_pc 00000009
fetch1_active 00000000
fetch1_pc 00000008
dec0_active 00000001
dec0_pc 00000007
dec0_inst 01690064
bubble 00000001
jtaken 00000000
dec1_active 00000000
dec1_pc 00000006
dec1_inst 11420000
dec1_opcode 00000000
dec1_src0 00000000
dec1_src1 00000002
dec1_dst 00000005
dec1_immediate 00000000
exec0_active 00000000
exec0_pc 00000006
exec0_inst 11420000
exec0_opcode 00000008
exec0_src0 00000000
exec0_src1 00000002
exec0_dst 00000005
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 000003e9
exec1_active 00000000
exec1_pc 00000006
exec1_inst 11420000
exec1_opcode 00000008
exec1_src0 00000000
exec1_src1 00000002
exec1_dst 00000005
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 000003e9
exec1_aluout 00000000
dma_raddr 000003f9
dma_waddr 000004c0
dma_cnt 0000000e
dma_reg 0000000f
dma_write_active 00000000
dma_sample_active 00000001

cycle 48
cycle_counter 00000030
r2 000003e9
r3 0000044d
r4 00000009
r5 00000001
r6 00000014
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000009
fetch1_active 00000001
fetch1_pc 00000008
dec0_active 00000001
dec0_pc 00000007
dec0_inst 00000000
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 00000007
dec1_inst 01690064
dec1_opcode 00000000
dec1_src0 00000005
dec1_src1 00000001
dec1_dst 00000005
dec1_immediate 00000064
exec0_active 00000000
exec0_pc 00000006
exec0_inst 11420000
exec0_opcode 00000008
exec0_src0 00000000
exec0_src1 00000002
exec0_dst 00000005
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 000003e9
exec1_active 00000000
exec1_pc 00000006
exec1_inst 11420000
exec1_opcode 00000008
exec1_src0 00000000
exec1_src1 00000002
exec1_dst 00000005
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 000003e9
exec1_aluout 00000000
dma_raddr 000003fa
dma_waddr 000004c0
dma_cnt 0000000e
dma_reg 00000010
dma_write_active 00000001
dma_sample_active 00000001

cycle 49
cycle_counter 00000031
r2 000003e9
r3 0000044d
r4 00000009
r5 00000001
r6 00000014
r7 0000000d
fetch0_active 00000001
fetch0_pc 0000000a
fetch1_active 00000001
fetch1_pc 00000009
dec0_active 00000001
dec0_pc 00000008
dec0_inst 122b0000
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 00000007
dec1_inst 00000000
dec1_opcode 00000000
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 00000000
exec0_active 00000001
exec0_pc 00000007
exec0_inst 01690064
exec0_opcode 00000000
exec0_src0 00000005
exec0_src1 00000001
exec0_dst 00000005
exec0_immediate 00000064
exec0_alu0 00000001
exec0_alu1 00000064
exec1_active 00000000
exec1_pc 00000006
exec1_inst 11420000
exec1_opcode 00000008
exec1_src0 00000000
exec1_src1 00000002
exec1_dst 00000005
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 000003e9
exec1_aluout 00000000
dma_raddr 000003fa
dma_waddr 000004c1
dma_cnt 0000000d
dma_reg 00000011
dma_write_active 00000001
dma_sample_active 00000000

cycle 50
cycle_counter 00000032
r2 000003e9
r3 0000044d
r4 00000009
r5 00000001
r6 00000014
r7 0000000d
fetch0_active 00000000
fetch0_pc 0000000a
fetch1_active 00000000
fetch1_pc 00000009
dec0_active 00000001
dec0_pc 00000008
dec0_inst 122b0000
bubble 00000001
jtaken 00000000
dec1_active 00000000
dec1_pc 00000007
dec1_inst 00000000
dec1_opcode 00000009
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 00000000
exec0_active 00000001
exec0_pc 00000007
exec0_inst 00000000
exec0_opcode 00000000
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000001
exec1_pc 00000007
exec1_inst 01690064
exec1_opcode 00000000
exec1_src0 00000005
exec1_src1 00000001
exec1_dst 00000005
exec1_immediate 00000064
exec1_alu0 00000001
exec1_alu1 00000064
exec1_aluout 00000065
dma_raddr 000003fa
dma_waddr 000004c2
dma_cnt 0000000c
dma_reg 00000011
dma_write_active 00000000
dma_sample_active 00000000

cycle 51
cycle_counter 00000033
r2 000003e9
r3 0000044d
r4 00000009
r5 00000065
r6 00000014
r7 0000000d
fetch0_active 00000000
fetch0_pc 0000000a
fetch1_active 00000000
fetch1_pc 00000009
dec0_active 00000001
dec0_pc 00000008
dec0_inst 122b0000
bubble 00000001
jtaken 00000000
dec1_active 00000000
dec1_pc 00000007
dec1_inst 00000000
dec1_opcode 00000009
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 00000000
exec0_active 00000000
exec0_pc 00000007
exec0_inst 00000000
exec0_opcode 00000000
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000001
exec1_pc 00000007
exec1_inst 00000000
exec1_opcode 00000000
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 000003fb
dma_waddr 000004c2
dma_cnt 0000000c
dma_reg 00000011
dma_write_active 00000000
dma_sample_active 00000001

cycle 52
cycle_counter 00000034
r2 000003e9
r3 0000044d
r4 00000009
r5 00000065
r6 00000014
r7 0000000d
fetch0_active 00000001
fetch0_pc 0000000a
fetch1_active 00000001
fetch1_pc 00000009
dec0_active 00000001
dec0_pc 00000008
dec0_inst 00000000
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 00000008
dec1_inst 122b0000
dec1_opcode 00000009
dec1_src0 00000005
dec1_src1 00000003
dec1_dst 00000000
dec1_immediate 00000000
exec0_active 00000000
exec0_pc 00000007
exec0_inst 00000000
exec0_opcode 00000000
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 00000007
exec1_inst 00000000
exec1_opcode 00000000
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 000003fc
dma_waddr 000004c2
dma_cnt 0000000c
dma_reg 00000012
dma_write_active 00000001
dma_sample_active 00000001

cycle 53
cycle_counter 00000035
r2 000003e9
r3 0000044d
r4 00000009
r5 00000065
r6 00000014
r7 0000000d
fetch0_active 00000001
fetch0_pc 0000000b
fetch1_active 00000001
fetch1_pc 0000000a
dec0_active 00000001
dec0_pc 00000009
dec0_inst 00910001
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 00000008
dec1_inst 00000000
dec1_opcode 00000000
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 00000000
exec0_active 00000001
exec0_pc 00000008
exec0_inst 122b0000
exec0_opcode 00000009
exec0_src0 00000005
exec0_src1 00000003
exec0_dst 00000000
exec0_immediate 00000000
exec0_alu0 00000065
exec0_alu1 0000044d
exec1_active 00000000
exec1_pc 00000007
exec1_inst 00000000
exec1_opcode 00000000
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 000003fc
dma_waddr 000004c3
dma_cnt 0000000b
dma_reg 00000013
dma_write_active 00000001
dma_sample_active 00000000

cycle 54
cycle_counter 00000036
r2 000003e9
r3 0000044d
r4 00000009
r5 00000065
r6 00000014
r7 0000000d
fetch0_active 00000001
fetch0_pc 0000000c
fetch1_active 00000001
fetch1_pc 0000000b
dec0_active 00000001
dec0_pc 0000000a
dec0_inst 00d90001
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 00000009
dec1_inst 00910001
dec1_opcode 00000000
dec1_src0 00000002
dec1_src1 00000001
dec1_dst 00000002
dec1_immediate 00000001
exec0_active 00000001
exec0_pc 00000008
exec0_inst 00000000
exec0_opcode 00000000
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000001
exec1_pc 00000008
exec1_inst 122b0000
exec1_opcode 00000009
exec1_src0 00000005
exec1_src1 00000003
exec1_dst 00000000
exec1_immediate 00000000
exec1_alu0 00000065
exec1_alu1 0000044d
exec1_aluout 00000000
dma_raddr 000003fc
dma_waddr 000004c3
dma_cnt 0000000b
dma_reg 00000013
dma_write_active 00000001
dma_sample_active 00000000

cycle 55
cycle_counter 00000037
r2 000003e9
r3 0000044d
r4 00000009
r5 00000065
r6 00000014
r7 0000000d
fetch0_active 00000001
fetch0_pc 0000000d
fetch1_active 00000001
fetch1_pc 0000000c
dec0_active 00000001
dec0_pc 0000000b
dec0_inst 03210001
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 0000000a
dec1_inst 00d90001
dec1_opcode 00000000
dec1_src0 00000003
dec1_src1 00000001
dec1_dst 00000003
dec1_immediate 00000001
exec0_active 00000001
exec0_pc 00000009
exec0_inst 00910001
exec0_opcode 00000000
exec0_src0 00000002
exec0_src1 00000001
exec0_dst 00000002
exec0_immediate 00000001
exec0_alu0 000003e9
exec0_alu1 00000001
exec1_active 00000001
exec1_pc 00000008
exec1_inst 00000000
exec1_opcode 00000000
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 000003fc
dma_waddr 000004c4
dma_cnt 0000000a
dma_reg 00000013
dma_write_active 00000000
dma_sample_active 00000000

cycle 56
cycle_counter 00000038
r2 000003e9
r3 0000044d
r4 00000009
r5 00000065
r6 00000014
r7 0000000d
fetch0_active 00000001
fetch0_pc 0000000e
fetch1_active 00000001
fetch1_pc 0000000d
dec0_active 00000001
dec0_pc 0000000c
dec0_inst 17800000
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 0000000b
dec1_inst 03210001
dec1_opcode 00000001
dec1_src0 00000004
dec1_src1 00000001
dec1_dst 00000004
dec1_immediate 00000001
exec0_active 00000001
exec0_pc 0000000a
exec0_inst 00d90001
exec0_opcode 00000000
exec0_src0 00000003
exec0_src1 00000001
exec0_dst 00000003
exec0_immediate 00000001
exec0_alu0 0000044d
exec0_alu1 00000001
exec1_active 00000001
exec1_pc 00000009
exec1_inst 00910001
exec1_opcode 00000000
exec1_src0 00000002
exec1_src1 00000001
exec1_dst 00000002
exec1_immediate 00000001
exec1_alu0 000003e9
exec1_alu1 00000001
exec1_aluout 000003ea
dma_raddr 000003fd
dma_waddr 000004c4
dma_cnt 0000000a
dma_reg 00000013
dma_write_active 00000000
dma_sample_active 00000001

cycle 57
cycle_counter 00000039
r2 000003ea
r3 0000044d
r4 00000009
r5 00000065
r6 00000014
r7 0000000d
fetch0_active 00000001
fetch0_pc 0000000f
fetch1_active 00000001
fetch1_pc 0000000e
dec0_active 00000001
dec0_pc 0000000d
dec0_inst 28080005
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 0000000c
dec1_inst 17800000
dec1_opcode 0000000b
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000006
dec1_immediate 00000000
exec0_active 00000001
exec0_pc 0000000b
exec0_inst 03210001
exec0_opcode 00000001
exec0_src0 00000004
exec0_src1 00000001
exec0_dst 00000004
exec0_immediate 00000001
exec0_alu0 00000009
exec0_alu1 00000001
exec1_active 00000001
exec1_pc 0000000a
exec1_inst 00d90001
exec1_opcode 00000000
exec1_src0 00000003
exec1_src1 00000001
exec1_dst 00000003
exec1_immediate 00000001
exec1_alu0 0000044d
exec1_alu1 00000001
exec1_aluout 0000044e
dma_raddr 000003fe
dma_waddr 000004c4
dma_cnt 0000000a
dma_reg 00000014
dma_write_active 00000001
dma_sample_active 00000001

cycle 58
cycle_counter 0000003a
r2 000003ea
r3 0000044e
r4 00000009
r5 00000065
r6 00000014
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000010
fetch1_active 00000001
fetch1_pc 0000000f
dec0_active 00000001
dec0_pc 0000000e
dec0_inst 17800000
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 0000000d
dec1_inst 28080005
dec1_opcode 00000014
dec1_src0 00000001
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 00000005
exec0_active 00000001
exec0_pc 0000000c
exec0_inst 17800000
exec0_opcode 0000000b
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000006
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000001
exec1_pc 0000000b
exec1_inst 03210001
exec1_opcode 00000001
exec1_src0 00000004
exec1_src1 00000001
exec1_dst 00000004
exec1_immediate 00000001
exec1_alu0 00000009
exec1_alu1 00000001
exec1_aluout 00000008
dma_raddr 000003fe
dma_waddr 000004c5
dma_cnt 00000009
dma_reg 00000015
dma_write_active 00000001
dma_sample_active 00000000

cycle 59
cycle_counter 0000003b
r2 000003ea
r3 0000044e
r4 00000008
r5 00000065
r6 00000014
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000011
fetch1_active 00000001
fetch1_pc 00000010
dec0_active 00000001
dec0_pc 0000000f
dec0_inst 00800000
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 0000000e
dec1_inst 17800000
dec1_opcode 0000000b
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000006
dec1_immediate 00000000
exec0_active 00000001
exec0_pc 0000000d
exec0_inst 28080005
exec0_opcode 00000014
exec0_src0 00000001
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 00000005
exec0_alu0 00000005
exec0_alu1 00000000
exec1_active 00000001
exec1_pc 0000000c
exec1_inst 17800000
exec1_opcode 0000000b
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000006
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000008
dma_raddr 000003fe
dma_waddr 000004c6
dma_cnt 00000008
dma_reg 00000015
dma_write_active 00000000
dma_sample_active 00000000

cycle 60
cycle_counter 0000003c
r2 000003ea
r3 0000044e
r4 00000008
r5 00000065
r6 00000008
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000012
fetch1_active 00000001
fetch1_pc 00000011
dec0_active 00000001
dec0_pc 00000010
dec0_inst 26300012
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 0000000f
dec1_inst 00800000
dec1_opcode 00000000
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000002
dec1_immediate 00000000
exec0_active 00000001
exec0_pc 0000000e
exec0_inst 17800000
exec0_opcode 0000000b
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000006
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000001
exec1_pc 0000000d
exec1_inst 28080005
exec1_opcode 00000014
exec1_src0 00000001
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 00000005
exec1_alu0 00000005
exec1_alu1 00000000
exec1_aluout 00000001
dma_raddr 000003ff
dma_waddr 000004c6
dma_cnt 00000008
dma_reg 00000015
dma_write_active 00000000
dma_sample_active 00000001

cycle 61
cycle_counter 0000003d
r2 000003ea
r3 0000044e
r4 00000008
r5 00000065
r6 00000008
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000005
fetch1_active 00000000
fetch1_pc 00000012
dec0_active 00000000
dec0_pc 00000011
dec0_inst 00810001
bubble 00000000
jtaken 00000001
dec1_active 00000000
dec1_pc 00000010
dec1_inst 26300012
dec1_opcode 00000013
dec1_src0 00000006
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 00000012
exec0_active 00000000
exec0_pc 0000000f
exec0_inst 00800000
exec0_opcode 00000000
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000002
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 0000000e
exec1_inst 17800000
exec1_opcode 0000000b
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000006
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000001
dma_raddr 00000400
dma_waddr 000004c6
dma_cnt 00000008
dma_reg 00000016
dma_write_active 00000001
dma_sample_active 00000001

cycle 62
cycle_counter 0000003e
r2 000003ea
r3 0000044e
r4 00000008
r5 00000065
r6 00000008
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000006
fetch1_active 00000001
fetch1_pc 00000005
dec0_active 00000000
dec0_pc 00000011
dec0_inst 00810001
bubble 00000000
jtaken 00000001
dec1_active 00000000
dec1_pc 00000010
dec1_inst 26300012
dec1_opcode 00000013
dec1_src0 00000006
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 00000012
exec0_active 00000000
exec0_pc 0000000f
exec0_inst 00800000
exec0_opcode 00000000
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000002
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 0000000e
exec1_inst 17800000
exec1_opcode 0000000b
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000006
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000001
dma_raddr 00000400
dma_waddr 000004c7
dma_cnt 00000007
dma_reg 00000017
dma_write_active 00000001
dma_sample_active 00000000

cycle 63
cycle_counter 0000003f
r2 000003ea
r3 0000044e
r4 00000008
r5 00000065
r6 00000008
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000007
fetch1_active 00000001
fetch1_pc 00000006
dec0_active 00000001
dec0_pc 00000005
dec0_inst 2420000e
bubble 00000000
jtaken 00000001
dec1_active 00000000
dec1_pc 00000010
dec1_inst 26300012
dec1_opcode 00000013
dec1_src0 00000006
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 00000012
exec0_active 00000000
exec0_pc 0000000f
exec0_inst 00800000
exec0_opcode 00000000
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000002
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 0000000e
exec1_inst 17800000
exec1_opcode 0000000b
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000006
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000001
dma_raddr 00000400
dma_waddr 000004c8
dma_cnt 00000006
dma_reg 00000017
dma_write_active 00000000
dma_sample_active 00000000

cycle 64
cycle_counter 00000040
r2 000003ea
r3 0000044e
r4 00000008
r5 00000065
r6 00000008
r7 0000000d
fetch0_active 00000001
fetch0_pc 0000000e
fetch1_active 00000000
fetch1_pc 00000007
dec0_active 00000000
dec0_pc 00000006
dec0_inst 11420000
bubble 00000000
jtaken 00000001
dec1_active 00000001
dec1_pc 00000005
dec1_inst 2420000e
dec1_opcode 00000012
dec1_src0 00000004
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 0000000e
exec0_active 00000000
exec0_pc 0000000f
exec0_inst 00800000
exec0_opcode 00000000
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000002
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 0000000e
exec1_inst 17800000
exec1_opcode 0000000b
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000006
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000001
dma_raddr 00000401
dma_waddr 000004c8
dma_cnt 00000006
dma_reg 00000017
dma_write_active 00000000
dma_sample_active 00000001

cycle 65
cycle_counter 00000041
r2 000003ea
r3 0000044e
r4 00000008
r5 00000065
r6 00000008
r7 0000000d
fetch0_active 00000001
fetch0_pc 0000000f
fetch1_active 00000001
fetch1_pc 0000000e
dec0_active 00000000
dec0_pc 00000006
dec0_inst 11420000
bubble 00000000
jtaken 00000001
dec1_active 00000000
dec1_pc 00000005
dec1_inst 2420000e
dec1_opcode 00000012
dec1_src0 00000004
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 0000000e
exec0_active 00000001
exec0_pc 00000005
exec0_inst 2420000e
exec0_opcode 00000012
exec0_src0 00000004
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 0000000e
exec0_alu0 00000008
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 0000000e
exec1_inst 17800000
exec1_opcode 0000000b
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000006
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000001
dma_raddr 00000402
dma_waddr 000004c8
dma_cnt 00000006
dma_reg 00000018
dma_write_active 00000001
dma_sample_active 00000001

cycle 66
cycle_counter 00000042
r2 000003ea
r3 0000044e
r4 00000008
r5 00000065
r6 00000008
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000010
fetch1_active 00000001
fetch1_pc 0000000f
dec0_active 00000001
dec0_pc 0000000e
dec0_inst 17800000
bubble 00000000
jtaken 00000001
dec1_active 00000000
dec1_pc 00000005
dec1_inst 2420000e
dec1_opcode 00000012
dec1_src0 00000004
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 0000000e
exec0_active 00000000
exec0_pc 00000005
exec0_inst 2420000e
exec0_opcode 00000012
exec0_src0 00000004
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 0000000e
exec0_alu0 00000008
exec0_alu1 00000000
exec1_active 00000001
exec1_pc 00000005
exec1_inst 2420000e
exec1_opcode 00000012
exec1_src0 00000004
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 0000000e
exec1_alu0 00000008
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 00000402
dma_waddr 000004c9
dma_cnt 00000005
dma_reg 00000019
dma_write_active 00000001
dma_sample_active 00000000

cycle 67
cycle_counter 00000043
r2 000003ea
r3 0000044e
r4 00000008
r5 00000065
r6 00000008
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000006
fetch1_active 00000000
fetch1_pc 00000010
dec0_active 00000000
dec0_pc 0000000f
dec0_inst 00800000
bubble 00000000
jtaken 00000000
dec1_active 00000000
dec1_pc 0000000e
dec1_inst 17800000
dec1_opcode 0000000b
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000006
dec1_immediate 00000000
exec0_active 00000000
exec0_pc 00000005
exec0_inst 2420000e
exec0_opcode 00000012
exec0_src0 00000004
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 0000000e
exec0_alu0 00000008
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 00000005
exec1_inst 2420000e
exec1_opcode 00000012
exec1_src0 00000004
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 0000000e
exec1_alu0 00000008
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 00000402
dma_waddr 000004ca
dma_cnt 00000004
dma_reg 00000019
dma_write_active 00000000
dma_sample_active 00000000

cycle 68
cycle_counter 00000044
r2 000003ea
r3 0000044e
r4 00000008
r5 00000065
r6 00000008
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000007
fetch1_active 00000001
fetch1_pc 00000006
dec0_active 00000000
dec0_pc 0000000f
dec0_inst 00800000
bubble 00000000
jtaken 00000000
dec1_active 00000000
dec1_pc 0000000e
dec1_inst 17800000
dec1_opcode 0000000b
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000006
dec1_immediate 00000000
exec0_active 00000000
exec0_pc 00000005
exec0_inst 2420000e
exec0_opcode 00000012
exec0_src0 00000004
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 0000000e
exec0_alu0 00000008
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 00000005
exec1_inst 2420000e
exec1_opcode 00000012
exec1_src0 00000004
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 0000000e
exec1_alu0 00000008
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 00000403
dma_waddr 000004ca
dma_cnt 00000004
dma_reg 00000019
dma_write_active 00000000
dma_sample_active 00000001

cycle 69
cycle_counter 00000045
r2 000003ea
r3 0000044e
r4 00000008
r5 00000065
r6 00000008
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000008
fetch1_active 00000001
fetch1_pc 00000007
dec0_active 00000001
dec0_pc 00000006
dec0_inst 11420000
bubble 00000000
jtaken 00000000
dec1_active 00000000
dec1_pc 0000000e
dec1_inst 17800000
dec1_opcode 0000000b
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000006
dec1_immediate 00000000
exec0_active 00000000
exec0_pc 00000005
exec0_inst 2420000e
exec0_opcode 00000012
exec0_src0 00000004
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 0000000e
exec0_alu0 00000008
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 00000005
exec1_inst 2420000e
exec1_opcode 00000012
exec1_src0 00000004
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 0000000e
exec1_alu0 00000008
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 00000404
dma_waddr 000004ca
dma_cnt 00000004
dma_reg 0000001a
dma_write_active 00000001
dma_sample_active 00000001

cycle 70
cycle_counter 00000046
r2 000003ea
r3 0000044e
r4 00000008
r5 00000065
r6 00000008
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000009
fetch1_active 00000001
fetch1_pc 00000008
dec0_active 00000001
dec0_pc 00000007
dec0_inst 01690064
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 00000006
dec1_inst 11420000
dec1_opcode 00000008
dec1_src0 00000000
dec1_src1 00000002
dec1_dst 00000005
dec1_immediate 00000000
exec0_active 00000000
exec0_pc 00000005
exec0_inst 2420000e
exec0_opcode 00000012
exec0_src0 00000004
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 0000000e
exec0_alu0 00000008
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 00000005
exec1_inst 2420000e
exec1_opcode 00000012
exec1_src0 00000004
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 0000000e
exec1_alu0 00000008
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 00000404
dma_waddr 000004cb
dma_cnt 00000003
dma_reg 0000001b
dma_write_active 00000001
dma_sample_active 00000000

cycle 71
cycle_counter 00000047
r2 000003ea
r3 0000044e
r4 00000008
r5 00000065
r6 00000008
r7 0000000d
fetch0_active 00000000
fetch0_pc 00000009
fetch1_active 00000000
fetch1_pc 00000008
dec0_active 00000001
dec0_pc 00000007
dec0_inst 01690064
bubble 00000001
jtaken 00000000
dec1_active 00000000
dec1_pc 00000006
dec1_inst 11420000
dec1_opcode 00000000
dec1_src0 00000000
dec1_src1 00000002
dec1_dst 00000005
dec1_immediate 00000000
exec0_active 00000001
exec0_pc 00000006
exec0_inst 11420000
exec0_opcode 00000008
exec0_src0 00000000
exec0_src1 00000002
exec0_dst 00000005
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 000003ea
exec1_active 00000000
exec1_pc 00000005
exec1_inst 2420000e
exec1_opcode 00000012
exec1_src0 00000004
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 0000000e
exec1_alu0 00000008
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 00000404
dma_waddr 000004cc
dma_cnt 00000002
dma_reg 0000001b
dma_write_active 00000000
dma_sample_active 00000000

cycle 72
cycle_counter 00000048
r2 000003ea
r3 0000044e
r4 00000008
r5 00000065
r6 00000008
r7 0000000d
fetch0_active 00000000
fetch0_pc 00000009
fetch1_active 00000000
fetch1_pc 00000008
dec0_active 00000001
dec0_pc 00000007
dec0_inst 01690064
bubble 00000001
jtaken 00000000
dec1_active 00000000
dec1_pc 00000006
dec1_inst 11420000
dec1_opcode 00000000
dec1_src0 00000000
dec1_src1 00000002
dec1_dst 00000005
dec1_immediate 00000000
exec0_active 00000000
exec0_pc 00000006
exec0_inst 11420000
exec0_opcode 00000008
exec0_src0 00000000
exec0_src1 00000002
exec0_dst 00000005
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 000003ea
exec1_active 00000001
exec1_pc 00000006
exec1_inst 11420000
exec1_opcode 00000008
exec1_src0 00000000
exec1_src1 00000002
exec1_dst 00000005
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 000003ea
exec1_aluout 00000000
dma_raddr 00000404
dma_waddr 000004cc
dma_cnt 00000002
dma_reg 0000001b
dma_write_active 00000000
dma_sample_active 00000000

cycle 73
cycle_counter 00000049
r2 000003ea
r3 0000044e
r4 00000008
r5 00000002
r6 00000008
r7 0000000d
fetch0_active 00000000
fetch0_pc 00000009
fetch1_active 00000000
fetch1_pc 00000008
dec0_active 00000001
dec0_pc 00000007
dec0_inst 01690064
bubble 00000001
jtaken 00000000
dec1_active 00000000
dec1_pc 00000006
dec1_inst 11420000
dec1_opcode 00000000
dec1_src0 00000000
dec1_src1 00000002
dec1_dst 00000005
dec1_immediate 00000000
exec0_active 00000000
exec0_pc 00000006
exec0_inst 11420000
exec0_opcode 00000008
exec0_src0 00000000
exec0_src1 00000002
exec0_dst 00000005
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 000003ea
exec1_active 00000000
exec1_pc 00000006
exec1_inst 11420000
exec1_opcode 00000008
exec1_src0 00000000
exec1_src1 00000002
exec1_dst 00000005
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 000003ea
exec1_aluout 00000000
dma_raddr 00000405
dma_waddr 000004cc
dma_cnt 00000002
dma_reg 0000001b
dma_write_active 00000000
dma_sample_active 00000001

cycle 74
cycle_counter 0000004a
r2 000003ea
r3 0000044e
r4 00000008
r5 00000002
r6 00000008
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000009
fetch1_active 00000001
fetch1_pc 00000008
dec0_active 00000001
dec0_pc 00000007
dec0_inst 00000000
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 00000007
dec1_inst 01690064
dec1_opcode 00000000
dec1_src0 00000005
dec1_src1 00000001
dec1_dst 00000005
dec1_immediate 00000064
exec0_active 00000000
exec0_pc 00000006
exec0_inst 11420000
exec0_opcode 00000008
exec0_src0 00000000
exec0_src1 00000002
exec0_dst 00000005
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 000003ea
exec1_active 00000000
exec1_pc 00000006
exec1_inst 11420000
exec1_opcode 00000008
exec1_src0 00000000
exec1_src1 00000002
exec1_dst 00000005
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 000003ea
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004cc
dma_cnt 00000002
dma_reg 0000001c
dma_write_active 00000001
dma_sample_active 00000001

cycle 75
cycle_counter 0000004b
r2 000003ea
r3 0000044e
r4 00000008
r5 00000002
r6 00000008
r7 0000000d
fetch0_active 00000001
fetch0_pc 0000000a
fetch1_active 00000001
fetch1_pc 00000009
dec0_active 00000001
dec0_pc 00000008
dec0_inst 122b0000
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 00000007
dec1_inst 00000000
dec1_opcode 00000000
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 00000000
exec0_active 00000001
exec0_pc 00000007
exec0_inst 01690064
exec0_opcode 00000000
exec0_src0 00000005
exec0_src1 00000001
exec0_dst 00000005
exec0_immediate 00000064
exec0_alu0 00000002
exec0_alu1 00000064
exec1_active 00000000
exec1_pc 00000006
exec1_inst 11420000
exec1_opcode 00000008
exec1_src0 00000000
exec1_src1 00000002
exec1_dst 00000005
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 000003ea
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004cd
dma_cnt 00000001
dma_reg 0000001d
dma_write_active 00000001
dma_sample_active 00000000

cycle 76
cycle_counter 0000004c
r2 000003ea
r3 0000044e
r4 00000008
r5 00000002
r6 00000008
r7 0000000d
fetch0_active 00000000
fetch0_pc 0000000a
fetch1_active 00000000
fetch1_pc 00000009
dec0_active 00000001
dec0_pc 00000008
dec0_inst 122b0000
bubble 00000001
jtaken 00000000
dec1_active 00000000
dec1_pc 00000007
dec1_inst 00000000
dec1_opcode 00000009
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 00000000
exec0_active 00000001
exec0_pc 00000007
exec0_inst 00000000
exec0_opcode 00000000
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000001
exec1_pc 00000007
exec1_inst 01690064
exec1_opcode 00000000
exec1_src0 00000005
exec1_src1 00000001
exec1_dst 00000005
exec1_immediate 00000064
exec1_alu0 00000002
exec1_alu1 00000064
exec1_aluout 00000066
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 77
cycle_counter 0000004d
r2 000003ea
r3 0000044e
r4 00000008
r5 00000066
r6 00000008
r7 0000000d
fetch0_active 00000000
fetch0_pc 0000000a
fetch1_active 00000000
fetch1_pc 00000009
dec0_active 00000001
dec0_pc 00000008
dec0_inst 122b0000
bubble 00000001
jtaken 00000000
dec1_active 00000000
dec1_pc 00000007
dec1_inst 00000000
dec1_opcode 00000009
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 00000000
exec0_active 00000000
exec0_pc 00000007
exec0_inst 00000000
exec0_opcode 00000000
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000001
exec1_pc 00000007
exec1_inst 00000000
exec1_opcode 00000000
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 78
cycle_counter 0000004e
r2 000003ea
r3 0000044e
r4 00000008
r5 00000066
r6 00000008
r7 0000000d
fetch0_active 00000001
fetch0_pc 0000000a
fetch1_active 00000001
fetch1_pc 00000009
dec0_active 00000001
dec0_pc 00000008
dec0_inst 00000000
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 00000008
dec1_inst 122b0000
dec1_opcode 00000009
dec1_src0 00000005
dec1_src1 00000003
dec1_dst 00000000
dec1_immediate 00000000
exec0_active 00000000
exec0_pc 00000007
exec0_inst 00000000
exec0_opcode 00000000
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 00000007
exec1_inst 00000000
exec1_opcode 00000000
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 79
cycle_counter 0000004f
r2 000003ea
r3 0000044e
r4 00000008
r5 00000066
r6 00000008
r7 0000000d
fetch0_active 00000001
fetch0_pc 0000000b
fetch1_active 00000001
fetch1_pc 0000000a
dec0_active 00000001
dec0_pc 00000009
dec0_inst 00910001
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 00000008
dec1_inst 00000000
dec1_opcode 00000000
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 00000000
exec0_active 00000001
exec0_pc 00000008
exec0_inst 122b0000
exec0_opcode 00000009
exec0_src0 00000005
exec0_src1 00000003
exec0_dst 00000000
exec0_immediate 00000000
exec0_alu0 00000066
exec0_alu1 0000044e
exec1_active 00000000
exec1_pc 00000007
exec1_inst 00000000
exec1_opcode 00000000
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 80
cycle_counter 00000050
r2 000003ea
r3 0000044e
r4 00000008
r5 00000066
r6 00000008
r7 0000000d
fetch0_active 00000001
fetch0_pc 0000000c
fetch1_active 00000001
fetch1_pc 0000000b
dec0_active 00000001
dec0_pc 0000000a
dec0_inst 00d90001
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 00000009
dec1_inst 00910001
dec1_opcode 00000000
dec1_src0 00000002
dec1_src1 00000001
dec1_dst 00000002
dec1_immediate 00000001
exec0_active 00000001
exec0_pc 00000008
exec0_inst 00000000
exec0_opcode 00000000
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000001
exec1_pc 00000008
exec1_inst 122b0000
exec1_opcode 00000009
exec1_src0 00000005
exec1_src1 00000003
exec1_dst 00000000
exec1_immediate 00000000
exec1_alu0 00000066
exec1_alu1 0000044e
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 81
cycle_counter 00000051
r2 000003ea
r3 0000044e
r4 00000008
r5 00000066
r6 00000008
r7 0000000d
fetch0_active 00000001
fetch0_pc 0000000d
fetch1_active 00000001
fetch1_pc 0000000c
dec0_active 00000001
dec0_pc 0000000b
dec0_inst 03210001
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 0000000a
dec1_inst 00d90001
dec1_opcode 00000000
dec1_src0 00000003
dec1_src1 00000001
dec1_dst 00000003
dec1_immediate 00000001
exec0_active 00000001
exec0_pc 00000009
exec0_inst 00910001
exec0_opcode 00000000
exec0_src0 00000002
exec0_src1 00000001
exec0_dst 00000002
exec0_immediate 00000001
exec0_alu0 000003ea
exec0_alu1 00000001
exec1_active 00000001
exec1_pc 00000008
exec1_inst 00000000
exec1_opcode 00000000
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 82
cycle_counter 00000052
r2 000003ea
r3 0000044e
r4 00000008
r5 00000066
r6 00000008
r7 0000000d
fetch0_active 00000001
fetch0_pc 0000000e
fetch1_active 00000001
fetch1_pc 0000000d
dec0_active 00000001
dec0_pc 0000000c
dec0_inst 17800000
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 0000000b
dec1_inst 03210001
dec1_opcode 00000001
dec1_src0 00000004
dec1_src1 00000001
dec1_dst 00000004
dec1_immediate 00000001
exec0_active 00000001
exec0_pc 0000000a
exec0_inst 00d90001
exec0_opcode 00000000
exec0_src0 00000003
exec0_src1 00000001
exec0_dst 00000003
exec0_immediate 00000001
exec0_alu0 0000044e
exec0_alu1 00000001
exec1_active 00000001
exec1_pc 00000009
exec1_inst 00910001
exec1_opcode 00000000
exec1_src0 00000002
exec1_src1 00000001
exec1_dst 00000002
exec1_immediate 00000001
exec1_alu0 000003ea
exec1_alu1 00000001
exec1_aluout 000003eb
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 83
cycle_counter 00000053
r2 000003eb
r3 0000044e
r4 00000008
r5 00000066
r6 00000008
r7 0000000d
fetch0_active 00000001
fetch0_pc 0000000f
fetch1_active 00000001
fetch1_pc 0000000e
dec0_active 00000001
dec0_pc 0000000d
dec0_inst 28080005
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 0000000c
dec1_inst 17800000
dec1_opcode 0000000b
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000006
dec1_immediate 00000000
exec0_active 00000001
exec0_pc 0000000b
exec0_inst 03210001
exec0_opcode 00000001
exec0_src0 00000004
exec0_src1 00000001
exec0_dst 00000004
exec0_immediate 00000001
exec0_alu0 00000008
exec0_alu1 00000001
exec1_active 00000001
exec1_pc 0000000a
exec1_inst 00d90001
exec1_opcode 00000000
exec1_src0 00000003
exec1_src1 00000001
exec1_dst 00000003
exec1_immediate 00000001
exec1_alu0 0000044e
exec1_alu1 00000001
exec1_aluout 0000044f
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 84
cycle_counter 00000054
r2 000003eb
r3 0000044f
r4 00000008
r5 00000066
r6 00000008
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000010
fetch1_active 00000001
fetch1_pc 0000000f
dec0_active 00000001
dec0_pc 0000000e
dec0_inst 17800000
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 0000000d
dec1_inst 28080005
dec1_opcode 00000014
dec1_src0 00000001
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 00000005
exec0_active 00000001
exec0_pc 0000000c
exec0_inst 17800000
exec0_opcode 0000000b
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000006
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000001
exec1_pc 0000000b
exec1_inst 03210001
exec1_opcode 00000001
exec1_src0 00000004
exec1_src1 00000001
exec1_dst 00000004
exec1_immediate 00000001
exec1_alu0 00000008
exec1_alu1 00000001
exec1_aluout 00000007
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 85
cycle_counter 00000055
r2 000003eb
r3 0000044f
r4 00000007
r5 00000066
r6 00000008
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000011
fetch1_active 00000001
fetch1_pc 00000010
dec0_active 00000001
dec0_pc 0000000f
dec0_inst 00800000
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 0000000e
dec1_inst 17800000
dec1_opcode 0000000b
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000006
dec1_immediate 00000000
exec0_active 00000001
exec0_pc 0000000d
exec0_inst 28080005
exec0_opcode 00000014
exec0_src0 00000001
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 00000005
exec0_alu0 00000005
exec0_alu1 00000000
exec1_active 00000001
exec1_pc 0000000c
exec1_inst 17800000
exec1_opcode 0000000b
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000006
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000007
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 86
cycle_counter 00000056
r2 000003eb
r3 0000044f
r4 00000007
r5 00000066
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000012
fetch1_active 00000001
fetch1_pc 00000011
dec0_active 00000001
dec0_pc 00000010
dec0_inst 26300012
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 0000000f
dec1_inst 00800000
dec1_opcode 00000000
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000002
dec1_immediate 00000000
exec0_active 00000001
exec0_pc 0000000e
exec0_inst 17800000
exec0_opcode 0000000b
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000006
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000001
exec1_pc 0000000d
exec1_inst 28080005
exec1_opcode 00000014
exec1_src0 00000001
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 00000005
exec1_alu0 00000005
exec1_alu1 00000000
exec1_aluout 00000001
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 87
cycle_counter 00000057
r2 000003eb
r3 0000044f
r4 00000007
r5 00000066
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000005
fetch1_active 00000000
fetch1_pc 00000012
dec0_active 00000000
dec0_pc 00000011
dec0_inst 00810001
bubble 00000000
jtaken 00000001
dec1_active 00000000
dec1_pc 00000010
dec1_inst 26300012
dec1_opcode 00000013
dec1_src0 00000006
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 00000012
exec0_active 00000000
exec0_pc 0000000f
exec0_inst 00800000
exec0_opcode 00000000
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000002
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 0000000e
exec1_inst 17800000
exec1_opcode 0000000b
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000006
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000001
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 88
cycle_counter 00000058
r2 000003eb
r3 0000044f
r4 00000007
r5 00000066
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000006
fetch1_active 00000001
fetch1_pc 00000005
dec0_active 00000000
dec0_pc 00000011
dec0_inst 00810001
bubble 00000000
jtaken 00000001
dec1_active 00000000
dec1_pc 00000010
dec1_inst 26300012
dec1_opcode 00000013
dec1_src0 00000006
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 00000012
exec0_active 00000000
exec0_pc 0000000f
exec0_inst 00800000
exec0_opcode 00000000
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000002
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 0000000e
exec1_inst 17800000
exec1_opcode 0000000b
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000006
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000001
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 89
cycle_counter 00000059
r2 000003eb
r3 0000044f
r4 00000007
r5 00000066
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000007
fetch1_active 00000001
fetch1_pc 00000006
dec0_active 00000001
dec0_pc 00000005
dec0_inst 2420000e
bubble 00000000
jtaken 00000001
dec1_active 00000000
dec1_pc 00000010
dec1_inst 26300012
dec1_opcode 00000013
dec1_src0 00000006
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 00000012
exec0_active 00000000
exec0_pc 0000000f
exec0_inst 00800000
exec0_opcode 00000000
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000002
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 0000000e
exec1_inst 17800000
exec1_opcode 0000000b
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000006
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000001
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 90
cycle_counter 0000005a
r2 000003eb
r3 0000044f
r4 00000007
r5 00000066
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 0000000e
fetch1_active 00000000
fetch1_pc 00000007
dec0_active 00000000
dec0_pc 00000006
dec0_inst 11420000
bubble 00000000
jtaken 00000001
dec1_active 00000001
dec1_pc 00000005
dec1_inst 2420000e
dec1_opcode 00000012
dec1_src0 00000004
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 0000000e
exec0_active 00000000
exec0_pc 0000000f
exec0_inst 00800000
exec0_opcode 00000000
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000002
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 0000000e
exec1_inst 17800000
exec1_opcode 0000000b
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000006
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000001
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 91
cycle_counter 0000005b
r2 000003eb
r3 0000044f
r4 00000007
r5 00000066
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 0000000f
fetch1_active 00000001
fetch1_pc 0000000e
dec0_active 00000000
dec0_pc 00000006
dec0_inst 11420000
bubble 00000000
jtaken 00000001
dec1_active 00000000
dec1_pc 00000005
dec1_inst 2420000e
dec1_opcode 00000012
dec1_src0 00000004
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 0000000e
exec0_active 00000001
exec0_pc 00000005
exec0_inst 2420000e
exec0_opcode 00000012
exec0_src0 00000004
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 0000000e
exec0_alu0 00000007
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 0000000e
exec1_inst 17800000
exec1_opcode 0000000b
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000006
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000001
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 92
cycle_counter 0000005c
r2 000003eb
r3 0000044f
r4 00000007
r5 00000066
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000010
fetch1_active 00000001
fetch1_pc 0000000f
dec0_active 00000001
dec0_pc 0000000e
dec0_inst 17800000
bubble 00000000
jtaken 00000001
dec1_active 00000000
dec1_pc 00000005
dec1_inst 2420000e
dec1_opcode 00000012
dec1_src0 00000004
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 0000000e
exec0_active 00000000
exec0_pc 00000005
exec0_inst 2420000e
exec0_opcode 00000012
exec0_src0 00000004
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 0000000e
exec0_alu0 00000007
exec0_alu1 00000000
exec1_active 00000001
exec1_pc 00000005
exec1_inst 2420000e
exec1_opcode 00000012
exec1_src0 00000004
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 0000000e
exec1_alu0 00000007
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 93
cycle_counter 0000005d
r2 000003eb
r3 0000044f
r4 00000007
r5 00000066
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000006
fetch1_active 00000000
fetch1_pc 00000010
dec0_active 00000000
dec0_pc 0000000f
dec0_inst 00800000
bubble 00000000
jtaken 00000000
dec1_active 00000000
dec1_pc 0000000e
dec1_inst 17800000
dec1_opcode 0000000b
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000006
dec1_immediate 00000000
exec0_active 00000000
exec0_pc 00000005
exec0_inst 2420000e
exec0_opcode 00000012
exec0_src0 00000004
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 0000000e
exec0_alu0 00000007
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 00000005
exec1_inst 2420000e
exec1_opcode 00000012
exec1_src0 00000004
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 0000000e
exec1_alu0 00000007
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 94
cycle_counter 0000005e
r2 000003eb
r3 0000044f
r4 00000007
r5 00000066
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000007
fetch1_active 00000001
fetch1_pc 00000006
dec0_active 00000000
dec0_pc 0000000f
dec0_inst 00800000
bubble 00000000
jtaken 00000000
dec1_active 00000000
dec1_pc 0000000e
dec1_inst 17800000
dec1_opcode 0000000b
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000006
dec1_immediate 00000000
exec0_active 00000000
exec0_pc 00000005
exec0_inst 2420000e
exec0_opcode 00000012
exec0_src0 00000004
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 0000000e
exec0_alu0 00000007
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 00000005
exec1_inst 2420000e
exec1_opcode 00000012
exec1_src0 00000004
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 0000000e
exec1_alu0 00000007
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 95
cycle_counter 0000005f
r2 000003eb
r3 0000044f
r4 00000007
r5 00000066
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000008
fetch1_active 00000001
fetch1_pc 00000007
dec0_active 00000001
dec0_pc 00000006
dec0_inst 11420000
bubble 00000000
jtaken 00000000
dec1_active 00000000
dec1_pc 0000000e
dec1_inst 17800000
dec1_opcode 0000000b
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000006
dec1_immediate 00000000
exec0_active 00000000
exec0_pc 00000005
exec0_inst 2420000e
exec0_opcode 00000012
exec0_src0 00000004
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 0000000e
exec0_alu0 00000007
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 00000005
exec1_inst 2420000e
exec1_opcode 00000012
exec1_src0 00000004
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 0000000e
exec1_alu0 00000007
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 96
cycle_counter 00000060
r2 000003eb
r3 0000044f
r4 00000007
r5 00000066
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000009
fetch1_active 00000001
fetch1_pc 00000008
dec0_active 00000001
dec0_pc 00000007
dec0_inst 01690064
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 00000006
dec1_inst 11420000
dec1_opcode 00000008
dec1_src0 00000000
dec1_src1 00000002
dec1_dst 00000005
dec1_immediate 00000000
exec0_active 00000000
exec0_pc 00000005
exec0_inst 2420000e
exec0_opcode 00000012
exec0_src0 00000004
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 0000000e
exec0_alu0 00000007
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 00000005
exec1_inst 2420000e
exec1_opcode 00000012
exec1_src0 00000004
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 0000000e
exec1_alu0 00000007
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 97
cycle_counter 00000061
r2 000003eb
r3 0000044f
r4 00000007
r5 00000066
r6 00000000
r7 0000000d
fetch0_active 00000000
fetch0_pc 00000009
fetch1_active 00000000
fetch1_pc 00000008
dec0_active 00000001
dec0_pc 00000007
dec0_inst 01690064
bubble 00000001
jtaken 00000000
dec1_active 00000000
dec1_pc 00000006
dec1_inst 11420000
dec1_opcode 00000000
dec1_src0 00000000
dec1_src1 00000002
dec1_dst 00000005
dec1_immediate 00000000
exec0_active 00000001
exec0_pc 00000006
exec0_inst 11420000
exec0_opcode 00000008
exec0_src0 00000000
exec0_src1 00000002
exec0_dst 00000005
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 000003eb
exec1_active 00000000
exec1_pc 00000005
exec1_inst 2420000e
exec1_opcode 00000012
exec1_src0 00000004
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 0000000e
exec1_alu0 00000007
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 98
cycle_counter 00000062
r2 000003eb
r3 0000044f
r4 00000007
r5 00000066
r6 00000000
r7 0000000d
fetch0_active 00000000
fetch0_pc 00000009
fetch1_active 00000000
fetch1_pc 00000008
dec0_active 00000001
dec0_pc 00000007
dec0_inst 01690064
bubble 00000001
jtaken 00000000
dec1_active 00000000
dec1_pc 00000006
dec1_inst 11420000
dec1_opcode 00000000
dec1_src0 00000000
dec1_src1 00000002
dec1_dst 00000005
dec1_immediate 00000000
exec0_active 00000000
exec0_pc 00000006
exec0_inst 11420000
exec0_opcode 00000008
exec0_src0 00000000
exec0_src1 00000002
exec0_dst 00000005
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 000003eb
exec1_active 00000001
exec1_pc 00000006
exec1_inst 11420000
exec1_opcode 00000008
exec1_src0 00000000
exec1_src1 00000002
exec1_dst 00000005
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 000003eb
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 99
cycle_counter 00000063
r2 000003eb
r3 0000044f
r4 00000007
r5 00000003
r6 00000000
r7 0000000d
fetch0_active 00000000
fetch0_pc 00000009
fetch1_active 00000000
fetch1_pc 00000008
dec0_active 00000001
dec0_pc 00000007
dec0_inst 01690064
bubble 00000001
jtaken 00000000
dec1_active 00000000
dec1_pc 00000006
dec1_inst 11420000
dec1_opcode 00000000
dec1_src0 00000000
dec1_src1 00000002
dec1_dst 00000005
dec1_immediate 00000000
exec0_active 00000000
exec0_pc 00000006
exec0_inst 11420000
exec0_opcode 00000008
exec0_src0 00000000
exec0_src1 00000002
exec0_dst 00000005
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 000003eb
exec1_active 00000000
exec1_pc 00000006
exec1_inst 11420000
exec1_opcode 00000008
exec1_src0 00000000
exec1_src1 00000002
exec1_dst 00000005
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 000003eb
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 100
cycle_counter 00000064
r2 000003eb
r3 0000044f
r4 00000007
r5 00000003
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000009
fetch1_active 00000001
fetch1_pc 00000008
dec0_active 00000001
dec0_pc 00000007
dec0_inst 00000000
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 00000007
dec1_inst 01690064
dec1_opcode 00000000
dec1_src0 00000005
dec1_src1 00000001
dec1_dst 00000005
dec1_immediate 00000064
exec0_active 00000000
exec0_pc 00000006
exec0_inst 11420000
exec0_opcode 00000008
exec0_src0 00000000
exec0_src1 00000002
exec0_dst 00000005
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 000003eb
exec1_active 00000000
exec1_pc 00000006
exec1_inst 11420000
exec1_opcode 00000008
exec1_src0 00000000
exec1_src1 00000002
exec1_dst 00000005
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 000003eb
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 101
cycle_counter 00000065
r2 000003eb
r3 0000044f
r4 00000007
r5 00000003
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 0000000a
fetch1_active 00000001
fetch1_pc 00000009
dec0_active 00000001
dec0_pc 00000008
dec0_inst 122b0000
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 00000007
dec1_inst 00000000
dec1_opcode 00000000
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 00000000
exec0_active 00000001
exec0_pc 00000007
exec0_inst 01690064
exec0_opcode 00000000
exec0_src0 00000005
exec0_src1 00000001
exec0_dst 00000005
exec0_immediate 00000064
exec0_alu0 00000003
exec0_alu1 00000064
exec1_active 00000000
exec1_pc 00000006
exec1_inst 11420000
exec1_opcode 00000008
exec1_src0 00000000
exec1_src1 00000002
exec1_dst 00000005
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 000003eb
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 102
cycle_counter 00000066
r2 000003eb
r3 0000044f
r4 00000007
r5 00000003
r6 00000000
r7 0000000d
fetch0_active 00000000
fetch0_pc 0000000a
fetch1_active 00000000
fetch1_pc 00000009
dec0_active 00000001
dec0_pc 00000008
dec0_inst 122b0000
bubble 00000001
jtaken 00000000
dec1_active 00000000
dec1_pc 00000007
dec1_inst 00000000
dec1_opcode 00000009
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 00000000
exec0_active 00000001
exec0_pc 00000007
exec0_inst 00000000
exec0_opcode 00000000
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000001
exec1_pc 00000007
exec1_inst 01690064
exec1_opcode 00000000
exec1_src0 00000005
exec1_src1 00000001
exec1_dst 00000005
exec1_immediate 00000064
exec1_alu0 00000003
exec1_alu1 00000064
exec1_aluout 00000067
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 103
cycle_counter 00000067
r2 000003eb
r3 0000044f
r4 00000007
r5 00000067
r6 00000000
r7 0000000d
fetch0_active 00000000
fetch0_pc 0000000a
fetch1_active 00000000
fetch1_pc 00000009
dec0_active 00000001
dec0_pc 00000008
dec0_inst 122b0000
bubble 00000001
jtaken 00000000
dec1_active 00000000
dec1_pc 00000007
dec1_inst 00000000
dec1_opcode 00000009
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 00000000
exec0_active 00000000
exec0_pc 00000007
exec0_inst 00000000
exec0_opcode 00000000
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000001
exec1_pc 00000007
exec1_inst 00000000
exec1_opcode 00000000
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 104
cycle_counter 00000068
r2 000003eb
r3 0000044f
r4 00000007
r5 00000067
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 0000000a
fetch1_active 00000001
fetch1_pc 00000009
dec0_active 00000001
dec0_pc 00000008
dec0_inst 00000000
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 00000008
dec1_inst 122b0000
dec1_opcode 00000009
dec1_src0 00000005
dec1_src1 00000003
dec1_dst 00000000
dec1_immediate 00000000
exec0_active 00000000
exec0_pc 00000007
exec0_inst 00000000
exec0_opcode 00000000
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 00000007
exec1_inst 00000000
exec1_opcode 00000000
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 105
cycle_counter 00000069
r2 000003eb
r3 0000044f
r4 00000007
r5 00000067
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 0000000b
fetch1_active 00000001
fetch1_pc 0000000a
dec0_active 00000001
dec0_pc 00000009
dec0_inst 00910001
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 00000008
dec1_inst 00000000
dec1_opcode 00000000
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 00000000
exec0_active 00000001
exec0_pc 00000008
exec0_inst 122b0000
exec0_opcode 00000009
exec0_src0 00000005
exec0_src1 00000003
exec0_dst 00000000
exec0_immediate 00000000
exec0_alu0 00000067
exec0_alu1 0000044f
exec1_active 00000000
exec1_pc 00000007
exec1_inst 00000000
exec1_opcode 00000000
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 106
cycle_counter 0000006a
r2 000003eb
r3 0000044f
r4 00000007
r5 00000067
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 0000000c
fetch1_active 00000001
fetch1_pc 0000000b
dec0_active 00000001
dec0_pc 0000000a
dec0_inst 00d90001
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 00000009
dec1_inst 00910001
dec1_opcode 00000000
dec1_src0 00000002
dec1_src1 00000001
dec1_dst 00000002
dec1_immediate 00000001
exec0_active 00000001
exec0_pc 00000008
exec0_inst 00000000
exec0_opcode 00000000
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000001
exec1_pc 00000008
exec1_inst 122b0000
exec1_opcode 00000009
exec1_src0 00000005
exec1_src1 00000003
exec1_dst 00000000
exec1_immediate 00000000
exec1_alu0 00000067
exec1_alu1 0000044f
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 107
cycle_counter 0000006b
r2 000003eb
r3 0000044f
r4 00000007
r5 00000067
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 0000000d
fetch1_active 00000001
fetch1_pc 0000000c
dec0_active 00000001
dec0_pc 0000000b
dec0_inst 03210001
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 0000000a
dec1_inst 00d90001
dec1_opcode 00000000
dec1_src0 00000003
dec1_src1 00000001
dec1_dst 00000003
dec1_immediate 00000001
exec0_active 00000001
exec0_pc 00000009
exec0_inst 00910001
exec0_opcode 00000000
exec0_src0 00000002
exec0_src1 00000001
exec0_dst 00000002
exec0_immediate 00000001
exec0_alu0 000003eb
exec0_alu1 00000001
exec1_active 00000001
exec1_pc 00000008
exec1_inst 00000000
exec1_opcode 00000000
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 108
cycle_counter 0000006c
r2 000003eb
r3 0000044f
r4 00000007
r5 00000067
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 0000000e
fetch1_active 00000001
fetch1_pc 0000000d
dec0_active 00000001
dec0_pc 0000000c
dec0_inst 17800000
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 0000000b
dec1_inst 03210001
dec1_opcode 00000001
dec1_src0 00000004
dec1_src1 00000001
dec1_dst 00000004
dec1_immediate 00000001
exec0_active 00000001
exec0_pc 0000000a
exec0_inst 00d90001
exec0_opcode 00000000
exec0_src0 00000003
exec0_src1 00000001
exec0_dst 00000003
exec0_immediate 00000001
exec0_alu0 0000044f
exec0_alu1 00000001
exec1_active 00000001
exec1_pc 00000009
exec1_inst 00910001
exec1_opcode 00000000
exec1_src0 00000002
exec1_src1 00000001
exec1_dst 00000002
exec1_immediate 00000001
exec1_alu0 000003eb
exec1_alu1 00000001
exec1_aluout 000003ec
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 109
cycle_counter 0000006d
r2 000003ec
r3 0000044f
r4 00000007
r5 00000067
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 0000000f
fetch1_active 00000001
fetch1_pc 0000000e
dec0_active 00000001
dec0_pc 0000000d
dec0_inst 28080005
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 0000000c
dec1_inst 17800000
dec1_opcode 0000000b
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000006
dec1_immediate 00000000
exec0_active 00000001
exec0_pc 0000000b
exec0_inst 03210001
exec0_opcode 00000001
exec0_src0 00000004
exec0_src1 00000001
exec0_dst 00000004
exec0_immediate 00000001
exec0_alu0 00000007
exec0_alu1 00000001
exec1_active 00000001
exec1_pc 0000000a
exec1_inst 00d90001
exec1_opcode 00000000
exec1_src0 00000003
exec1_src1 00000001
exec1_dst 00000003
exec1_immediate 00000001
exec1_alu0 0000044f
exec1_alu1 00000001
exec1_aluout 00000450
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 110
cycle_counter 0000006e
r2 000003ec
r3 00000450
r4 00000007
r5 00000067
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000010
fetch1_active 00000001
fetch1_pc 0000000f
dec0_active 00000001
dec0_pc 0000000e
dec0_inst 17800000
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 0000000d
dec1_inst 28080005
dec1_opcode 00000014
dec1_src0 00000001
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 00000005
exec0_active 00000001
exec0_pc 0000000c
exec0_inst 17800000
exec0_opcode 0000000b
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000006
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000001
exec1_pc 0000000b
exec1_inst 03210001
exec1_opcode 00000001
exec1_src0 00000004
exec1_src1 00000001
exec1_dst 00000004
exec1_immediate 00000001
exec1_alu0 00000007
exec1_alu1 00000001
exec1_aluout 00000006
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 111
cycle_counter 0000006f
r2 000003ec
r3 00000450
r4 00000006
r5 00000067
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000011
fetch1_active 00000001
fetch1_pc 00000010
dec0_active 00000001
dec0_pc 0000000f
dec0_inst 00800000
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 0000000e
dec1_inst 17800000
dec1_opcode 0000000b
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000006
dec1_immediate 00000000
exec0_active 00000001
exec0_pc 0000000d
exec0_inst 28080005
exec0_opcode 00000014
exec0_src0 00000001
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 00000005
exec0_alu0 00000005
exec0_alu1 00000000
exec1_active 00000001
exec1_pc 0000000c
exec1_inst 17800000
exec1_opcode 0000000b
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000006
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000006
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 112
cycle_counter 00000070
r2 000003ec
r3 00000450
r4 00000006
r5 00000067
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000012
fetch1_active 00000001
fetch1_pc 00000011
dec0_active 00000001
dec0_pc 00000010
dec0_inst 26300012
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 0000000f
dec1_inst 00800000
dec1_opcode 00000000
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000002
dec1_immediate 00000000
exec0_active 00000001
exec0_pc 0000000e
exec0_inst 17800000
exec0_opcode 0000000b
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000006
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000001
exec1_pc 0000000d
exec1_inst 28080005
exec1_opcode 00000014
exec1_src0 00000001
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 00000005
exec1_alu0 00000005
exec1_alu1 00000000
exec1_aluout 00000001
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 113
cycle_counter 00000071
r2 000003ec
r3 00000450
r4 00000006
r5 00000067
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000005
fetch1_active 00000000
fetch1_pc 00000012
dec0_active 00000000
dec0_pc 00000011
dec0_inst 00810001
bubble 00000000
jtaken 00000001
dec1_active 00000000
dec1_pc 00000010
dec1_inst 26300012
dec1_opcode 00000013
dec1_src0 00000006
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 00000012
exec0_active 00000000
exec0_pc 0000000f
exec0_inst 00800000
exec0_opcode 00000000
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000002
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 0000000e
exec1_inst 17800000
exec1_opcode 0000000b
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000006
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000001
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 114
cycle_counter 00000072
r2 000003ec
r3 00000450
r4 00000006
r5 00000067
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000006
fetch1_active 00000001
fetch1_pc 00000005
dec0_active 00000000
dec0_pc 00000011
dec0_inst 00810001
bubble 00000000
jtaken 00000001
dec1_active 00000000
dec1_pc 00000010
dec1_inst 26300012
dec1_opcode 00000013
dec1_src0 00000006
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 00000012
exec0_active 00000000
exec0_pc 0000000f
exec0_inst 00800000
exec0_opcode 00000000
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000002
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 0000000e
exec1_inst 17800000
exec1_opcode 0000000b
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000006
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000001
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 115
cycle_counter 00000073
r2 000003ec
r3 00000450
r4 00000006
r5 00000067
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000007
fetch1_active 00000001
fetch1_pc 00000006
dec0_active 00000001
dec0_pc 00000005
dec0_inst 2420000e
bubble 00000000
jtaken 00000001
dec1_active 00000000
dec1_pc 00000010
dec1_inst 26300012
dec1_opcode 00000013
dec1_src0 00000006
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 00000012
exec0_active 00000000
exec0_pc 0000000f
exec0_inst 00800000
exec0_opcode 00000000
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000002
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 0000000e
exec1_inst 17800000
exec1_opcode 0000000b
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000006
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000001
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 116
cycle_counter 00000074
r2 000003ec
r3 00000450
r4 00000006
r5 00000067
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 0000000e
fetch1_active 00000000
fetch1_pc 00000007
dec0_active 00000000
dec0_pc 00000006
dec0_inst 11420000
bubble 00000000
jtaken 00000001
dec1_active 00000001
dec1_pc 00000005
dec1_inst 2420000e
dec1_opcode 00000012
dec1_src0 00000004
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 0000000e
exec0_active 00000000
exec0_pc 0000000f
exec0_inst 00800000
exec0_opcode 00000000
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000002
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 0000000e
exec1_inst 17800000
exec1_opcode 0000000b
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000006
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000001
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 117
cycle_counter 00000075
r2 000003ec
r3 00000450
r4 00000006
r5 00000067
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 0000000f
fetch1_active 00000001
fetch1_pc 0000000e
dec0_active 00000000
dec0_pc 00000006
dec0_inst 11420000
bubble 00000000
jtaken 00000001
dec1_active 00000000
dec1_pc 00000005
dec1_inst 2420000e
dec1_opcode 00000012
dec1_src0 00000004
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 0000000e
exec0_active 00000001
exec0_pc 00000005
exec0_inst 2420000e
exec0_opcode 00000012
exec0_src0 00000004
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 0000000e
exec0_alu0 00000006
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 0000000e
exec1_inst 17800000
exec1_opcode 0000000b
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000006
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000001
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 118
cycle_counter 00000076
r2 000003ec
r3 00000450
r4 00000006
r5 00000067
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000010
fetch1_active 00000001
fetch1_pc 0000000f
dec0_active 00000001
dec0_pc 0000000e
dec0_inst 17800000
bubble 00000000
jtaken 00000001
dec1_active 00000000
dec1_pc 00000005
dec1_inst 2420000e
dec1_opcode 00000012
dec1_src0 00000004
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 0000000e
exec0_active 00000000
exec0_pc 00000005
exec0_inst 2420000e
exec0_opcode 00000012
exec0_src0 00000004
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 0000000e
exec0_alu0 00000006
exec0_alu1 00000000
exec1_active 00000001
exec1_pc 00000005
exec1_inst 2420000e
exec1_opcode 00000012
exec1_src0 00000004
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 0000000e
exec1_alu0 00000006
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 119
cycle_counter 00000077
r2 000003ec
r3 00000450
r4 00000006
r5 00000067
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000006
fetch1_active 00000000
fetch1_pc 00000010
dec0_active 00000000
dec0_pc 0000000f
dec0_inst 00800000
bubble 00000000
jtaken 00000000
dec1_active 00000000
dec1_pc 0000000e
dec1_inst 17800000
dec1_opcode 0000000b
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000006
dec1_immediate 00000000
exec0_active 00000000
exec0_pc 00000005
exec0_inst 2420000e
exec0_opcode 00000012
exec0_src0 00000004
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 0000000e
exec0_alu0 00000006
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 00000005
exec1_inst 2420000e
exec1_opcode 00000012
exec1_src0 00000004
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 0000000e
exec1_alu0 00000006
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 120
cycle_counter 00000078
r2 000003ec
r3 00000450
r4 00000006
r5 00000067
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000007
fetch1_active 00000001
fetch1_pc 00000006
dec0_active 00000000
dec0_pc 0000000f
dec0_inst 00800000
bubble 00000000
jtaken 00000000
dec1_active 00000000
dec1_pc 0000000e
dec1_inst 17800000
dec1_opcode 0000000b
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000006
dec1_immediate 00000000
exec0_active 00000000
exec0_pc 00000005
exec0_inst 2420000e
exec0_opcode 00000012
exec0_src0 00000004
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 0000000e
exec0_alu0 00000006
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 00000005
exec1_inst 2420000e
exec1_opcode 00000012
exec1_src0 00000004
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 0000000e
exec1_alu0 00000006
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 121
cycle_counter 00000079
r2 000003ec
r3 00000450
r4 00000006
r5 00000067
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000008
fetch1_active 00000001
fetch1_pc 00000007
dec0_active 00000001
dec0_pc 00000006
dec0_inst 11420000
bubble 00000000
jtaken 00000000
dec1_active 00000000
dec1_pc 0000000e
dec1_inst 17800000
dec1_opcode 0000000b
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000006
dec1_immediate 00000000
exec0_active 00000000
exec0_pc 00000005
exec0_inst 2420000e
exec0_opcode 00000012
exec0_src0 00000004
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 0000000e
exec0_alu0 00000006
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 00000005
exec1_inst 2420000e
exec1_opcode 00000012
exec1_src0 00000004
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 0000000e
exec1_alu0 00000006
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 122
cycle_counter 0000007a
r2 000003ec
r3 00000450
r4 00000006
r5 00000067
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000009
fetch1_active 00000001
fetch1_pc 00000008
dec0_active 00000001
dec0_pc 00000007
dec0_inst 01690064
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 00000006
dec1_inst 11420000
dec1_opcode 00000008
dec1_src0 00000000
dec1_src1 00000002
dec1_dst 00000005
dec1_immediate 00000000
exec0_active 00000000
exec0_pc 00000005
exec0_inst 2420000e
exec0_opcode 00000012
exec0_src0 00000004
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 0000000e
exec0_alu0 00000006
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 00000005
exec1_inst 2420000e
exec1_opcode 00000012
exec1_src0 00000004
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 0000000e
exec1_alu0 00000006
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 123
cycle_counter 0000007b
r2 000003ec
r3 00000450
r4 00000006
r5 00000067
r6 00000000
r7 0000000d
fetch0_active 00000000
fetch0_pc 00000009
fetch1_active 00000000
fetch1_pc 00000008
dec0_active 00000001
dec0_pc 00000007
dec0_inst 01690064
bubble 00000001
jtaken 00000000
dec1_active 00000000
dec1_pc 00000006
dec1_inst 11420000
dec1_opcode 00000000
dec1_src0 00000000
dec1_src1 00000002
dec1_dst 00000005
dec1_immediate 00000000
exec0_active 00000001
exec0_pc 00000006
exec0_inst 11420000
exec0_opcode 00000008
exec0_src0 00000000
exec0_src1 00000002
exec0_dst 00000005
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 000003ec
exec1_active 00000000
exec1_pc 00000005
exec1_inst 2420000e
exec1_opcode 00000012
exec1_src0 00000004
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 0000000e
exec1_alu0 00000006
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 124
cycle_counter 0000007c
r2 000003ec
r3 00000450
r4 00000006
r5 00000067
r6 00000000
r7 0000000d
fetch0_active 00000000
fetch0_pc 00000009
fetch1_active 00000000
fetch1_pc 00000008
dec0_active 00000001
dec0_pc 00000007
dec0_inst 01690064
bubble 00000001
jtaken 00000000
dec1_active 00000000
dec1_pc 00000006
dec1_inst 11420000
dec1_opcode 00000000
dec1_src0 00000000
dec1_src1 00000002
dec1_dst 00000005
dec1_immediate 00000000
exec0_active 00000000
exec0_pc 00000006
exec0_inst 11420000
exec0_opcode 00000008
exec0_src0 00000000
exec0_src1 00000002
exec0_dst 00000005
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 000003ec
exec1_active 00000001
exec1_pc 00000006
exec1_inst 11420000
exec1_opcode 00000008
exec1_src0 00000000
exec1_src1 00000002
exec1_dst 00000005
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 000003ec
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 125
cycle_counter 0000007d
r2 000003ec
r3 00000450
r4 00000006
r5 00000004
r6 00000000
r7 0000000d
fetch0_active 00000000
fetch0_pc 00000009
fetch1_active 00000000
fetch1_pc 00000008
dec0_active 00000001
dec0_pc 00000007
dec0_inst 01690064
bubble 00000001
jtaken 00000000
dec1_active 00000000
dec1_pc 00000006
dec1_inst 11420000
dec1_opcode 00000000
dec1_src0 00000000
dec1_src1 00000002
dec1_dst 00000005
dec1_immediate 00000000
exec0_active 00000000
exec0_pc 00000006
exec0_inst 11420000
exec0_opcode 00000008
exec0_src0 00000000
exec0_src1 00000002
exec0_dst 00000005
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 000003ec
exec1_active 00000000
exec1_pc 00000006
exec1_inst 11420000
exec1_opcode 00000008
exec1_src0 00000000
exec1_src1 00000002
exec1_dst 00000005
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 000003ec
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 126
cycle_counter 0000007e
r2 000003ec
r3 00000450
r4 00000006
r5 00000004
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000009
fetch1_active 00000001
fetch1_pc 00000008
dec0_active 00000001
dec0_pc 00000007
dec0_inst 00000000
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 00000007
dec1_inst 01690064
dec1_opcode 00000000
dec1_src0 00000005
dec1_src1 00000001
dec1_dst 00000005
dec1_immediate 00000064
exec0_active 00000000
exec0_pc 00000006
exec0_inst 11420000
exec0_opcode 00000008
exec0_src0 00000000
exec0_src1 00000002
exec0_dst 00000005
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 000003ec
exec1_active 00000000
exec1_pc 00000006
exec1_inst 11420000
exec1_opcode 00000008
exec1_src0 00000000
exec1_src1 00000002
exec1_dst 00000005
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 000003ec
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 127
cycle_counter 0000007f
r2 000003ec
r3 00000450
r4 00000006
r5 00000004
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 0000000a
fetch1_active 00000001
fetch1_pc 00000009
dec0_active 00000001
dec0_pc 00000008
dec0_inst 122b0000
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 00000007
dec1_inst 00000000
dec1_opcode 00000000
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 00000000
exec0_active 00000001
exec0_pc 00000007
exec0_inst 01690064
exec0_opcode 00000000
exec0_src0 00000005
exec0_src1 00000001
exec0_dst 00000005
exec0_immediate 00000064
exec0_alu0 00000004
exec0_alu1 00000064
exec1_active 00000000
exec1_pc 00000006
exec1_inst 11420000
exec1_opcode 00000008
exec1_src0 00000000
exec1_src1 00000002
exec1_dst 00000005
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 000003ec
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 128
cycle_counter 00000080
r2 000003ec
r3 00000450
r4 00000006
r5 00000004
r6 00000000
r7 0000000d
fetch0_active 00000000
fetch0_pc 0000000a
fetch1_active 00000000
fetch1_pc 00000009
dec0_active 00000001
dec0_pc 00000008
dec0_inst 122b0000
bubble 00000001
jtaken 00000000
dec1_active 00000000
dec1_pc 00000007
dec1_inst 00000000
dec1_opcode 00000009
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 00000000
exec0_active 00000001
exec0_pc 00000007
exec0_inst 00000000
exec0_opcode 00000000
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000001
exec1_pc 00000007
exec1_inst 01690064
exec1_opcode 00000000
exec1_src0 00000005
exec1_src1 00000001
exec1_dst 00000005
exec1_immediate 00000064
exec1_alu0 00000004
exec1_alu1 00000064
exec1_aluout 00000068
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 129
cycle_counter 00000081
r2 000003ec
r3 00000450
r4 00000006
r5 00000068
r6 00000000
r7 0000000d
fetch0_active 00000000
fetch0_pc 0000000a
fetch1_active 00000000
fetch1_pc 00000009
dec0_active 00000001
dec0_pc 00000008
dec0_inst 122b0000
bubble 00000001
jtaken 00000000
dec1_active 00000000
dec1_pc 00000007
dec1_inst 00000000
dec1_opcode 00000009
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 00000000
exec0_active 00000000
exec0_pc 00000007
exec0_inst 00000000
exec0_opcode 00000000
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000001
exec1_pc 00000007
exec1_inst 00000000
exec1_opcode 00000000
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 130
cycle_counter 00000082
r2 000003ec
r3 00000450
r4 00000006
r5 00000068
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 0000000a
fetch1_active 00000001
fetch1_pc 00000009
dec0_active 00000001
dec0_pc 00000008
dec0_inst 00000000
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 00000008
dec1_inst 122b0000
dec1_opcode 00000009
dec1_src0 00000005
dec1_src1 00000003
dec1_dst 00000000
dec1_immediate 00000000
exec0_active 00000000
exec0_pc 00000007
exec0_inst 00000000
exec0_opcode 00000000
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 00000007
exec1_inst 00000000
exec1_opcode 00000000
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 131
cycle_counter 00000083
r2 000003ec
r3 00000450
r4 00000006
r5 00000068
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 0000000b
fetch1_active 00000001
fetch1_pc 0000000a
dec0_active 00000001
dec0_pc 00000009
dec0_inst 00910001
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 00000008
dec1_inst 00000000
dec1_opcode 00000000
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 00000000
exec0_active 00000001
exec0_pc 00000008
exec0_inst 122b0000
exec0_opcode 00000009
exec0_src0 00000005
exec0_src1 00000003
exec0_dst 00000000
exec0_immediate 00000000
exec0_alu0 00000068
exec0_alu1 00000450
exec1_active 00000000
exec1_pc 00000007
exec1_inst 00000000
exec1_opcode 00000000
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 132
cycle_counter 00000084
r2 000003ec
r3 00000450
r4 00000006
r5 00000068
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 0000000c
fetch1_active 00000001
fetch1_pc 0000000b
dec0_active 00000001
dec0_pc 0000000a
dec0_inst 00d90001
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 00000009
dec1_inst 00910001
dec1_opcode 00000000
dec1_src0 00000002
dec1_src1 00000001
dec1_dst 00000002
dec1_immediate 00000001
exec0_active 00000001
exec0_pc 00000008
exec0_inst 00000000
exec0_opcode 00000000
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000001
exec1_pc 00000008
exec1_inst 122b0000
exec1_opcode 00000009
exec1_src0 00000005
exec1_src1 00000003
exec1_dst 00000000
exec1_immediate 00000000
exec1_alu0 00000068
exec1_alu1 00000450
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 133
cycle_counter 00000085
r2 000003ec
r3 00000450
r4 00000006
r5 00000068
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 0000000d
fetch1_active 00000001
fetch1_pc 0000000c
dec0_active 00000001
dec0_pc 0000000b
dec0_inst 03210001
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 0000000a
dec1_inst 00d90001
dec1_opcode 00000000
dec1_src0 00000003
dec1_src1 00000001
dec1_dst 00000003
dec1_immediate 00000001
exec0_active 00000001
exec0_pc 00000009
exec0_inst 00910001
exec0_opcode 00000000
exec0_src0 00000002
exec0_src1 00000001
exec0_dst 00000002
exec0_immediate 00000001
exec0_alu0 000003ec
exec0_alu1 00000001
exec1_active 00000001
exec1_pc 00000008
exec1_inst 00000000
exec1_opcode 00000000
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 134
cycle_counter 00000086
r2 000003ec
r3 00000450
r4 00000006
r5 00000068
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 0000000e
fetch1_active 00000001
fetch1_pc 0000000d
dec0_active 00000001
dec0_pc 0000000c
dec0_inst 17800000
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 0000000b
dec1_inst 03210001
dec1_opcode 00000001
dec1_src0 00000004
dec1_src1 00000001
dec1_dst 00000004
dec1_immediate 00000001
exec0_active 00000001
exec0_pc 0000000a
exec0_inst 00d90001
exec0_opcode 00000000
exec0_src0 00000003
exec0_src1 00000001
exec0_dst 00000003
exec0_immediate 00000001
exec0_alu0 00000450
exec0_alu1 00000001
exec1_active 00000001
exec1_pc 00000009
exec1_inst 00910001
exec1_opcode 00000000
exec1_src0 00000002
exec1_src1 00000001
exec1_dst 00000002
exec1_immediate 00000001
exec1_alu0 000003ec
exec1_alu1 00000001
exec1_aluout 000003ed
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 135
cycle_counter 00000087
r2 000003ed
r3 00000450
r4 00000006
r5 00000068
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 0000000f
fetch1_active 00000001
fetch1_pc 0000000e
dec0_active 00000001
dec0_pc 0000000d
dec0_inst 28080005
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 0000000c
dec1_inst 17800000
dec1_opcode 0000000b
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000006
dec1_immediate 00000000
exec0_active 00000001
exec0_pc 0000000b
exec0_inst 03210001
exec0_opcode 00000001
exec0_src0 00000004
exec0_src1 00000001
exec0_dst 00000004
exec0_immediate 00000001
exec0_alu0 00000006
exec0_alu1 00000001
exec1_active 00000001
exec1_pc 0000000a
exec1_inst 00d90001
exec1_opcode 00000000
exec1_src0 00000003
exec1_src1 00000001
exec1_dst 00000003
exec1_immediate 00000001
exec1_alu0 00000450
exec1_alu1 00000001
exec1_aluout 00000451
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 136
cycle_counter 00000088
r2 000003ed
r3 00000451
r4 00000006
r5 00000068
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000010
fetch1_active 00000001
fetch1_pc 0000000f
dec0_active 00000001
dec0_pc 0000000e
dec0_inst 17800000
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 0000000d
dec1_inst 28080005
dec1_opcode 00000014
dec1_src0 00000001
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 00000005
exec0_active 00000001
exec0_pc 0000000c
exec0_inst 17800000
exec0_opcode 0000000b
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000006
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000001
exec1_pc 0000000b
exec1_inst 03210001
exec1_opcode 00000001
exec1_src0 00000004
exec1_src1 00000001
exec1_dst 00000004
exec1_immediate 00000001
exec1_alu0 00000006
exec1_alu1 00000001
exec1_aluout 00000005
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 137
cycle_counter 00000089
r2 000003ed
r3 00000451
r4 00000005
r5 00000068
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000011
fetch1_active 00000001
fetch1_pc 00000010
dec0_active 00000001
dec0_pc 0000000f
dec0_inst 00800000
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 0000000e
dec1_inst 17800000
dec1_opcode 0000000b
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000006
dec1_immediate 00000000
exec0_active 00000001
exec0_pc 0000000d
exec0_inst 28080005
exec0_opcode 00000014
exec0_src0 00000001
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 00000005
exec0_alu0 00000005
exec0_alu1 00000000
exec1_active 00000001
exec1_pc 0000000c
exec1_inst 17800000
exec1_opcode 0000000b
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000006
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000005
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 138
cycle_counter 0000008a
r2 000003ed
r3 00000451
r4 00000005
r5 00000068
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000012
fetch1_active 00000001
fetch1_pc 00000011
dec0_active 00000001
dec0_pc 00000010
dec0_inst 26300012
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 0000000f
dec1_inst 00800000
dec1_opcode 00000000
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000002
dec1_immediate 00000000
exec0_active 00000001
exec0_pc 0000000e
exec0_inst 17800000
exec0_opcode 0000000b
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000006
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000001
exec1_pc 0000000d
exec1_inst 28080005
exec1_opcode 00000014
exec1_src0 00000001
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 00000005
exec1_alu0 00000005
exec1_alu1 00000000
exec1_aluout 00000001
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 139
cycle_counter 0000008b
r2 000003ed
r3 00000451
r4 00000005
r5 00000068
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000005
fetch1_active 00000000
fetch1_pc 00000012
dec0_active 00000000
dec0_pc 00000011
dec0_inst 00810001
bubble 00000000
jtaken 00000001
dec1_active 00000000
dec1_pc 00000010
dec1_inst 26300012
dec1_opcode 00000013
dec1_src0 00000006
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 00000012
exec0_active 00000000
exec0_pc 0000000f
exec0_inst 00800000
exec0_opcode 00000000
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000002
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 0000000e
exec1_inst 17800000
exec1_opcode 0000000b
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000006
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000001
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 140
cycle_counter 0000008c
r2 000003ed
r3 00000451
r4 00000005
r5 00000068
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000006
fetch1_active 00000001
fetch1_pc 00000005
dec0_active 00000000
dec0_pc 00000011
dec0_inst 00810001
bubble 00000000
jtaken 00000001
dec1_active 00000000
dec1_pc 00000010
dec1_inst 26300012
dec1_opcode 00000013
dec1_src0 00000006
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 00000012
exec0_active 00000000
exec0_pc 0000000f
exec0_inst 00800000
exec0_opcode 00000000
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000002
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 0000000e
exec1_inst 17800000
exec1_opcode 0000000b
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000006
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000001
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 141
cycle_counter 0000008d
r2 000003ed
r3 00000451
r4 00000005
r5 00000068
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000007
fetch1_active 00000001
fetch1_pc 00000006
dec0_active 00000001
dec0_pc 00000005
dec0_inst 2420000e
bubble 00000000
jtaken 00000001
dec1_active 00000000
dec1_pc 00000010
dec1_inst 26300012
dec1_opcode 00000013
dec1_src0 00000006
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 00000012
exec0_active 00000000
exec0_pc 0000000f
exec0_inst 00800000
exec0_opcode 00000000
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000002
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 0000000e
exec1_inst 17800000
exec1_opcode 0000000b
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000006
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000001
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 142
cycle_counter 0000008e
r2 000003ed
r3 00000451
r4 00000005
r5 00000068
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 0000000e
fetch1_active 00000000
fetch1_pc 00000007
dec0_active 00000000
dec0_pc 00000006
dec0_inst 11420000
bubble 00000000
jtaken 00000001
dec1_active 00000001
dec1_pc 00000005
dec1_inst 2420000e
dec1_opcode 00000012
dec1_src0 00000004
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 0000000e
exec0_active 00000000
exec0_pc 0000000f
exec0_inst 00800000
exec0_opcode 00000000
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000002
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 0000000e
exec1_inst 17800000
exec1_opcode 0000000b
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000006
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000001
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 143
cycle_counter 0000008f
r2 000003ed
r3 00000451
r4 00000005
r5 00000068
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 0000000f
fetch1_active 00000001
fetch1_pc 0000000e
dec0_active 00000000
dec0_pc 00000006
dec0_inst 11420000
bubble 00000000
jtaken 00000001
dec1_active 00000000
dec1_pc 00000005
dec1_inst 2420000e
dec1_opcode 00000012
dec1_src0 00000004
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 0000000e
exec0_active 00000001
exec0_pc 00000005
exec0_inst 2420000e
exec0_opcode 00000012
exec0_src0 00000004
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 0000000e
exec0_alu0 00000005
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 0000000e
exec1_inst 17800000
exec1_opcode 0000000b
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000006
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000001
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 144
cycle_counter 00000090
r2 000003ed
r3 00000451
r4 00000005
r5 00000068
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000010
fetch1_active 00000001
fetch1_pc 0000000f
dec0_active 00000001
dec0_pc 0000000e
dec0_inst 17800000
bubble 00000000
jtaken 00000001
dec1_active 00000000
dec1_pc 00000005
dec1_inst 2420000e
dec1_opcode 00000012
dec1_src0 00000004
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 0000000e
exec0_active 00000000
exec0_pc 00000005
exec0_inst 2420000e
exec0_opcode 00000012
exec0_src0 00000004
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 0000000e
exec0_alu0 00000005
exec0_alu1 00000000
exec1_active 00000001
exec1_pc 00000005
exec1_inst 2420000e
exec1_opcode 00000012
exec1_src0 00000004
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 0000000e
exec1_alu0 00000005
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 145
cycle_counter 00000091
r2 000003ed
r3 00000451
r4 00000005
r5 00000068
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000006
fetch1_active 00000000
fetch1_pc 00000010
dec0_active 00000000
dec0_pc 0000000f
dec0_inst 00800000
bubble 00000000
jtaken 00000000
dec1_active 00000000
dec1_pc 0000000e
dec1_inst 17800000
dec1_opcode 0000000b
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000006
dec1_immediate 00000000
exec0_active 00000000
exec0_pc 00000005
exec0_inst 2420000e
exec0_opcode 00000012
exec0_src0 00000004
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 0000000e
exec0_alu0 00000005
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 00000005
exec1_inst 2420000e
exec1_opcode 00000012
exec1_src0 00000004
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 0000000e
exec1_alu0 00000005
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 146
cycle_counter 00000092
r2 000003ed
r3 00000451
r4 00000005
r5 00000068
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000007
fetch1_active 00000001
fetch1_pc 00000006
dec0_active 00000000
dec0_pc 0000000f
dec0_inst 00800000
bubble 00000000
jtaken 00000000
dec1_active 00000000
dec1_pc 0000000e
dec1_inst 17800000
dec1_opcode 0000000b
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000006
dec1_immediate 00000000
exec0_active 00000000
exec0_pc 00000005
exec0_inst 2420000e
exec0_opcode 00000012
exec0_src0 00000004
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 0000000e
exec0_alu0 00000005
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 00000005
exec1_inst 2420000e
exec1_opcode 00000012
exec1_src0 00000004
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 0000000e
exec1_alu0 00000005
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 147
cycle_counter 00000093
r2 000003ed
r3 00000451
r4 00000005
r5 00000068
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000008
fetch1_active 00000001
fetch1_pc 00000007
dec0_active 00000001
dec0_pc 00000006
dec0_inst 11420000
bubble 00000000
jtaken 00000000
dec1_active 00000000
dec1_pc 0000000e
dec1_inst 17800000
dec1_opcode 0000000b
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000006
dec1_immediate 00000000
exec0_active 00000000
exec0_pc 00000005
exec0_inst 2420000e
exec0_opcode 00000012
exec0_src0 00000004
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 0000000e
exec0_alu0 00000005
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 00000005
exec1_inst 2420000e
exec1_opcode 00000012
exec1_src0 00000004
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 0000000e
exec1_alu0 00000005
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 148
cycle_counter 00000094
r2 000003ed
r3 00000451
r4 00000005
r5 00000068
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000009
fetch1_active 00000001
fetch1_pc 00000008
dec0_active 00000001
dec0_pc 00000007
dec0_inst 01690064
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 00000006
dec1_inst 11420000
dec1_opcode 00000008
dec1_src0 00000000
dec1_src1 00000002
dec1_dst 00000005
dec1_immediate 00000000
exec0_active 00000000
exec0_pc 00000005
exec0_inst 2420000e
exec0_opcode 00000012
exec0_src0 00000004
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 0000000e
exec0_alu0 00000005
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 00000005
exec1_inst 2420000e
exec1_opcode 00000012
exec1_src0 00000004
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 0000000e
exec1_alu0 00000005
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 149
cycle_counter 00000095
r2 000003ed
r3 00000451
r4 00000005
r5 00000068
r6 00000000
r7 0000000d
fetch0_active 00000000
fetch0_pc 00000009
fetch1_active 00000000
fetch1_pc 00000008
dec0_active 00000001
dec0_pc 00000007
dec0_inst 01690064
bubble 00000001
jtaken 00000000
dec1_active 00000000
dec1_pc 00000006
dec1_inst 11420000
dec1_opcode 00000000
dec1_src0 00000000
dec1_src1 00000002
dec1_dst 00000005
dec1_immediate 00000000
exec0_active 00000001
exec0_pc 00000006
exec0_inst 11420000
exec0_opcode 00000008
exec0_src0 00000000
exec0_src1 00000002
exec0_dst 00000005
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 000003ed
exec1_active 00000000
exec1_pc 00000005
exec1_inst 2420000e
exec1_opcode 00000012
exec1_src0 00000004
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 0000000e
exec1_alu0 00000005
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 150
cycle_counter 00000096
r2 000003ed
r3 00000451
r4 00000005
r5 00000068
r6 00000000
r7 0000000d
fetch0_active 00000000
fetch0_pc 00000009
fetch1_active 00000000
fetch1_pc 00000008
dec0_active 00000001
dec0_pc 00000007
dec0_inst 01690064
bubble 00000001
jtaken 00000000
dec1_active 00000000
dec1_pc 00000006
dec1_inst 11420000
dec1_opcode 00000000
dec1_src0 00000000
dec1_src1 00000002
dec1_dst 00000005
dec1_immediate 00000000
exec0_active 00000000
exec0_pc 00000006
exec0_inst 11420000
exec0_opcode 00000008
exec0_src0 00000000
exec0_src1 00000002
exec0_dst 00000005
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 000003ed
exec1_active 00000001
exec1_pc 00000006
exec1_inst 11420000
exec1_opcode 00000008
exec1_src0 00000000
exec1_src1 00000002
exec1_dst 00000005
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 000003ed
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 151
cycle_counter 00000097
r2 000003ed
r3 00000451
r4 00000005
r5 00000005
r6 00000000
r7 0000000d
fetch0_active 00000000
fetch0_pc 00000009
fetch1_active 00000000
fetch1_pc 00000008
dec0_active 00000001
dec0_pc 00000007
dec0_inst 01690064
bubble 00000001
jtaken 00000000
dec1_active 00000000
dec1_pc 00000006
dec1_inst 11420000
dec1_opcode 00000000
dec1_src0 00000000
dec1_src1 00000002
dec1_dst 00000005
dec1_immediate 00000000
exec0_active 00000000
exec0_pc 00000006
exec0_inst 11420000
exec0_opcode 00000008
exec0_src0 00000000
exec0_src1 00000002
exec0_dst 00000005
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 000003ed
exec1_active 00000000
exec1_pc 00000006
exec1_inst 11420000
exec1_opcode 00000008
exec1_src0 00000000
exec1_src1 00000002
exec1_dst 00000005
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 000003ed
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 152
cycle_counter 00000098
r2 000003ed
r3 00000451
r4 00000005
r5 00000005
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000009
fetch1_active 00000001
fetch1_pc 00000008
dec0_active 00000001
dec0_pc 00000007
dec0_inst 00000000
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 00000007
dec1_inst 01690064
dec1_opcode 00000000
dec1_src0 00000005
dec1_src1 00000001
dec1_dst 00000005
dec1_immediate 00000064
exec0_active 00000000
exec0_pc 00000006
exec0_inst 11420000
exec0_opcode 00000008
exec0_src0 00000000
exec0_src1 00000002
exec0_dst 00000005
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 000003ed
exec1_active 00000000
exec1_pc 00000006
exec1_inst 11420000
exec1_opcode 00000008
exec1_src0 00000000
exec1_src1 00000002
exec1_dst 00000005
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 000003ed
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 153
cycle_counter 00000099
r2 000003ed
r3 00000451
r4 00000005
r5 00000005
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 0000000a
fetch1_active 00000001
fetch1_pc 00000009
dec0_active 00000001
dec0_pc 00000008
dec0_inst 122b0000
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 00000007
dec1_inst 00000000
dec1_opcode 00000000
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 00000000
exec0_active 00000001
exec0_pc 00000007
exec0_inst 01690064
exec0_opcode 00000000
exec0_src0 00000005
exec0_src1 00000001
exec0_dst 00000005
exec0_immediate 00000064
exec0_alu0 00000005
exec0_alu1 00000064
exec1_active 00000000
exec1_pc 00000006
exec1_inst 11420000
exec1_opcode 00000008
exec1_src0 00000000
exec1_src1 00000002
exec1_dst 00000005
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 000003ed
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 154
cycle_counter 0000009a
r2 000003ed
r3 00000451
r4 00000005
r5 00000005
r6 00000000
r7 0000000d
fetch0_active 00000000
fetch0_pc 0000000a
fetch1_active 00000000
fetch1_pc 00000009
dec0_active 00000001
dec0_pc 00000008
dec0_inst 122b0000
bubble 00000001
jtaken 00000000
dec1_active 00000000
dec1_pc 00000007
dec1_inst 00000000
dec1_opcode 00000009
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 00000000
exec0_active 00000001
exec0_pc 00000007
exec0_inst 00000000
exec0_opcode 00000000
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000001
exec1_pc 00000007
exec1_inst 01690064
exec1_opcode 00000000
exec1_src0 00000005
exec1_src1 00000001
exec1_dst 00000005
exec1_immediate 00000064
exec1_alu0 00000005
exec1_alu1 00000064
exec1_aluout 00000069
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 155
cycle_counter 0000009b
r2 000003ed
r3 00000451
r4 00000005
r5 00000069
r6 00000000
r7 0000000d
fetch0_active 00000000
fetch0_pc 0000000a
fetch1_active 00000000
fetch1_pc 00000009
dec0_active 00000001
dec0_pc 00000008
dec0_inst 122b0000
bubble 00000001
jtaken 00000000
dec1_active 00000000
dec1_pc 00000007
dec1_inst 00000000
dec1_opcode 00000009
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 00000000
exec0_active 00000000
exec0_pc 00000007
exec0_inst 00000000
exec0_opcode 00000000
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000001
exec1_pc 00000007
exec1_inst 00000000
exec1_opcode 00000000
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 156
cycle_counter 0000009c
r2 000003ed
r3 00000451
r4 00000005
r5 00000069
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 0000000a
fetch1_active 00000001
fetch1_pc 00000009
dec0_active 00000001
dec0_pc 00000008
dec0_inst 00000000
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 00000008
dec1_inst 122b0000
dec1_opcode 00000009
dec1_src0 00000005
dec1_src1 00000003
dec1_dst 00000000
dec1_immediate 00000000
exec0_active 00000000
exec0_pc 00000007
exec0_inst 00000000
exec0_opcode 00000000
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 00000007
exec1_inst 00000000
exec1_opcode 00000000
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 157
cycle_counter 0000009d
r2 000003ed
r3 00000451
r4 00000005
r5 00000069
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 0000000b
fetch1_active 00000001
fetch1_pc 0000000a
dec0_active 00000001
dec0_pc 00000009
dec0_inst 00910001
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 00000008
dec1_inst 00000000
dec1_opcode 00000000
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 00000000
exec0_active 00000001
exec0_pc 00000008
exec0_inst 122b0000
exec0_opcode 00000009
exec0_src0 00000005
exec0_src1 00000003
exec0_dst 00000000
exec0_immediate 00000000
exec0_alu0 00000069
exec0_alu1 00000451
exec1_active 00000000
exec1_pc 00000007
exec1_inst 00000000
exec1_opcode 00000000
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 158
cycle_counter 0000009e
r2 000003ed
r3 00000451
r4 00000005
r5 00000069
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 0000000c
fetch1_active 00000001
fetch1_pc 0000000b
dec0_active 00000001
dec0_pc 0000000a
dec0_inst 00d90001
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 00000009
dec1_inst 00910001
dec1_opcode 00000000
dec1_src0 00000002
dec1_src1 00000001
dec1_dst 00000002
dec1_immediate 00000001
exec0_active 00000001
exec0_pc 00000008
exec0_inst 00000000
exec0_opcode 00000000
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000001
exec1_pc 00000008
exec1_inst 122b0000
exec1_opcode 00000009
exec1_src0 00000005
exec1_src1 00000003
exec1_dst 00000000
exec1_immediate 00000000
exec1_alu0 00000069
exec1_alu1 00000451
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 159
cycle_counter 0000009f
r2 000003ed
r3 00000451
r4 00000005
r5 00000069
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 0000000d
fetch1_active 00000001
fetch1_pc 0000000c
dec0_active 00000001
dec0_pc 0000000b
dec0_inst 03210001
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 0000000a
dec1_inst 00d90001
dec1_opcode 00000000
dec1_src0 00000003
dec1_src1 00000001
dec1_dst 00000003
dec1_immediate 00000001
exec0_active 00000001
exec0_pc 00000009
exec0_inst 00910001
exec0_opcode 00000000
exec0_src0 00000002
exec0_src1 00000001
exec0_dst 00000002
exec0_immediate 00000001
exec0_alu0 000003ed
exec0_alu1 00000001
exec1_active 00000001
exec1_pc 00000008
exec1_inst 00000000
exec1_opcode 00000000
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 160
cycle_counter 000000a0
r2 000003ed
r3 00000451
r4 00000005
r5 00000069
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 0000000e
fetch1_active 00000001
fetch1_pc 0000000d
dec0_active 00000001
dec0_pc 0000000c
dec0_inst 17800000
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 0000000b
dec1_inst 03210001
dec1_opcode 00000001
dec1_src0 00000004
dec1_src1 00000001
dec1_dst 00000004
dec1_immediate 00000001
exec0_active 00000001
exec0_pc 0000000a
exec0_inst 00d90001
exec0_opcode 00000000
exec0_src0 00000003
exec0_src1 00000001
exec0_dst 00000003
exec0_immediate 00000001
exec0_alu0 00000451
exec0_alu1 00000001
exec1_active 00000001
exec1_pc 00000009
exec1_inst 00910001
exec1_opcode 00000000
exec1_src0 00000002
exec1_src1 00000001
exec1_dst 00000002
exec1_immediate 00000001
exec1_alu0 000003ed
exec1_alu1 00000001
exec1_aluout 000003ee
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 161
cycle_counter 000000a1
r2 000003ee
r3 00000451
r4 00000005
r5 00000069
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 0000000f
fetch1_active 00000001
fetch1_pc 0000000e
dec0_active 00000001
dec0_pc 0000000d
dec0_inst 28080005
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 0000000c
dec1_inst 17800000
dec1_opcode 0000000b
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000006
dec1_immediate 00000000
exec0_active 00000001
exec0_pc 0000000b
exec0_inst 03210001
exec0_opcode 00000001
exec0_src0 00000004
exec0_src1 00000001
exec0_dst 00000004
exec0_immediate 00000001
exec0_alu0 00000005
exec0_alu1 00000001
exec1_active 00000001
exec1_pc 0000000a
exec1_inst 00d90001
exec1_opcode 00000000
exec1_src0 00000003
exec1_src1 00000001
exec1_dst 00000003
exec1_immediate 00000001
exec1_alu0 00000451
exec1_alu1 00000001
exec1_aluout 00000452
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 162
cycle_counter 000000a2
r2 000003ee
r3 00000452
r4 00000005
r5 00000069
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000010
fetch1_active 00000001
fetch1_pc 0000000f
dec0_active 00000001
dec0_pc 0000000e
dec0_inst 17800000
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 0000000d
dec1_inst 28080005
dec1_opcode 00000014
dec1_src0 00000001
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 00000005
exec0_active 00000001
exec0_pc 0000000c
exec0_inst 17800000
exec0_opcode 0000000b
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000006
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000001
exec1_pc 0000000b
exec1_inst 03210001
exec1_opcode 00000001
exec1_src0 00000004
exec1_src1 00000001
exec1_dst 00000004
exec1_immediate 00000001
exec1_alu0 00000005
exec1_alu1 00000001
exec1_aluout 00000004
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 163
cycle_counter 000000a3
r2 000003ee
r3 00000452
r4 00000004
r5 00000069
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000011
fetch1_active 00000001
fetch1_pc 00000010
dec0_active 00000001
dec0_pc 0000000f
dec0_inst 00800000
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 0000000e
dec1_inst 17800000
dec1_opcode 0000000b
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000006
dec1_immediate 00000000
exec0_active 00000001
exec0_pc 0000000d
exec0_inst 28080005
exec0_opcode 00000014
exec0_src0 00000001
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 00000005
exec0_alu0 00000005
exec0_alu1 00000000
exec1_active 00000001
exec1_pc 0000000c
exec1_inst 17800000
exec1_opcode 0000000b
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000006
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000004
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 164
cycle_counter 000000a4
r2 000003ee
r3 00000452
r4 00000004
r5 00000069
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000012
fetch1_active 00000001
fetch1_pc 00000011
dec0_active 00000001
dec0_pc 00000010
dec0_inst 26300012
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 0000000f
dec1_inst 00800000
dec1_opcode 00000000
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000002
dec1_immediate 00000000
exec0_active 00000001
exec0_pc 0000000e
exec0_inst 17800000
exec0_opcode 0000000b
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000006
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000001
exec1_pc 0000000d
exec1_inst 28080005
exec1_opcode 00000014
exec1_src0 00000001
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 00000005
exec1_alu0 00000005
exec1_alu1 00000000
exec1_aluout 00000001
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 165
cycle_counter 000000a5
r2 000003ee
r3 00000452
r4 00000004
r5 00000069
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000005
fetch1_active 00000000
fetch1_pc 00000012
dec0_active 00000000
dec0_pc 00000011
dec0_inst 00810001
bubble 00000000
jtaken 00000001
dec1_active 00000000
dec1_pc 00000010
dec1_inst 26300012
dec1_opcode 00000013
dec1_src0 00000006
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 00000012
exec0_active 00000000
exec0_pc 0000000f
exec0_inst 00800000
exec0_opcode 00000000
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000002
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 0000000e
exec1_inst 17800000
exec1_opcode 0000000b
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000006
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000001
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 166
cycle_counter 000000a6
r2 000003ee
r3 00000452
r4 00000004
r5 00000069
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000006
fetch1_active 00000001
fetch1_pc 00000005
dec0_active 00000000
dec0_pc 00000011
dec0_inst 00810001
bubble 00000000
jtaken 00000001
dec1_active 00000000
dec1_pc 00000010
dec1_inst 26300012
dec1_opcode 00000013
dec1_src0 00000006
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 00000012
exec0_active 00000000
exec0_pc 0000000f
exec0_inst 00800000
exec0_opcode 00000000
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000002
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 0000000e
exec1_inst 17800000
exec1_opcode 0000000b
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000006
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000001
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 167
cycle_counter 000000a7
r2 000003ee
r3 00000452
r4 00000004
r5 00000069
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000007
fetch1_active 00000001
fetch1_pc 00000006
dec0_active 00000001
dec0_pc 00000005
dec0_inst 2420000e
bubble 00000000
jtaken 00000001
dec1_active 00000000
dec1_pc 00000010
dec1_inst 26300012
dec1_opcode 00000013
dec1_src0 00000006
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 00000012
exec0_active 00000000
exec0_pc 0000000f
exec0_inst 00800000
exec0_opcode 00000000
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000002
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 0000000e
exec1_inst 17800000
exec1_opcode 0000000b
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000006
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000001
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 168
cycle_counter 000000a8
r2 000003ee
r3 00000452
r4 00000004
r5 00000069
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 0000000e
fetch1_active 00000000
fetch1_pc 00000007
dec0_active 00000000
dec0_pc 00000006
dec0_inst 11420000
bubble 00000000
jtaken 00000001
dec1_active 00000001
dec1_pc 00000005
dec1_inst 2420000e
dec1_opcode 00000012
dec1_src0 00000004
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 0000000e
exec0_active 00000000
exec0_pc 0000000f
exec0_inst 00800000
exec0_opcode 00000000
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000002
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 0000000e
exec1_inst 17800000
exec1_opcode 0000000b
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000006
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000001
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 169
cycle_counter 000000a9
r2 000003ee
r3 00000452
r4 00000004
r5 00000069
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 0000000f
fetch1_active 00000001
fetch1_pc 0000000e
dec0_active 00000000
dec0_pc 00000006
dec0_inst 11420000
bubble 00000000
jtaken 00000001
dec1_active 00000000
dec1_pc 00000005
dec1_inst 2420000e
dec1_opcode 00000012
dec1_src0 00000004
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 0000000e
exec0_active 00000001
exec0_pc 00000005
exec0_inst 2420000e
exec0_opcode 00000012
exec0_src0 00000004
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 0000000e
exec0_alu0 00000004
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 0000000e
exec1_inst 17800000
exec1_opcode 0000000b
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000006
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000001
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 170
cycle_counter 000000aa
r2 000003ee
r3 00000452
r4 00000004
r5 00000069
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000010
fetch1_active 00000001
fetch1_pc 0000000f
dec0_active 00000001
dec0_pc 0000000e
dec0_inst 17800000
bubble 00000000
jtaken 00000001
dec1_active 00000000
dec1_pc 00000005
dec1_inst 2420000e
dec1_opcode 00000012
dec1_src0 00000004
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 0000000e
exec0_active 00000000
exec0_pc 00000005
exec0_inst 2420000e
exec0_opcode 00000012
exec0_src0 00000004
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 0000000e
exec0_alu0 00000004
exec0_alu1 00000000
exec1_active 00000001
exec1_pc 00000005
exec1_inst 2420000e
exec1_opcode 00000012
exec1_src0 00000004
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 0000000e
exec1_alu0 00000004
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 171
cycle_counter 000000ab
r2 000003ee
r3 00000452
r4 00000004
r5 00000069
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000006
fetch1_active 00000000
fetch1_pc 00000010
dec0_active 00000000
dec0_pc 0000000f
dec0_inst 00800000
bubble 00000000
jtaken 00000000
dec1_active 00000000
dec1_pc 0000000e
dec1_inst 17800000
dec1_opcode 0000000b
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000006
dec1_immediate 00000000
exec0_active 00000000
exec0_pc 00000005
exec0_inst 2420000e
exec0_opcode 00000012
exec0_src0 00000004
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 0000000e
exec0_alu0 00000004
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 00000005
exec1_inst 2420000e
exec1_opcode 00000012
exec1_src0 00000004
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 0000000e
exec1_alu0 00000004
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 172
cycle_counter 000000ac
r2 000003ee
r3 00000452
r4 00000004
r5 00000069
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000007
fetch1_active 00000001
fetch1_pc 00000006
dec0_active 00000000
dec0_pc 0000000f
dec0_inst 00800000
bubble 00000000
jtaken 00000000
dec1_active 00000000
dec1_pc 0000000e
dec1_inst 17800000
dec1_opcode 0000000b
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000006
dec1_immediate 00000000
exec0_active 00000000
exec0_pc 00000005
exec0_inst 2420000e
exec0_opcode 00000012
exec0_src0 00000004
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 0000000e
exec0_alu0 00000004
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 00000005
exec1_inst 2420000e
exec1_opcode 00000012
exec1_src0 00000004
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 0000000e
exec1_alu0 00000004
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 173
cycle_counter 000000ad
r2 000003ee
r3 00000452
r4 00000004
r5 00000069
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000008
fetch1_active 00000001
fetch1_pc 00000007
dec0_active 00000001
dec0_pc 00000006
dec0_inst 11420000
bubble 00000000
jtaken 00000000
dec1_active 00000000
dec1_pc 0000000e
dec1_inst 17800000
dec1_opcode 0000000b
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000006
dec1_immediate 00000000
exec0_active 00000000
exec0_pc 00000005
exec0_inst 2420000e
exec0_opcode 00000012
exec0_src0 00000004
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 0000000e
exec0_alu0 00000004
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 00000005
exec1_inst 2420000e
exec1_opcode 00000012
exec1_src0 00000004
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 0000000e
exec1_alu0 00000004
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 174
cycle_counter 000000ae
r2 000003ee
r3 00000452
r4 00000004
r5 00000069
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000009
fetch1_active 00000001
fetch1_pc 00000008
dec0_active 00000001
dec0_pc 00000007
dec0_inst 01690064
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 00000006
dec1_inst 11420000
dec1_opcode 00000008
dec1_src0 00000000
dec1_src1 00000002
dec1_dst 00000005
dec1_immediate 00000000
exec0_active 00000000
exec0_pc 00000005
exec0_inst 2420000e
exec0_opcode 00000012
exec0_src0 00000004
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 0000000e
exec0_alu0 00000004
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 00000005
exec1_inst 2420000e
exec1_opcode 00000012
exec1_src0 00000004
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 0000000e
exec1_alu0 00000004
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 175
cycle_counter 000000af
r2 000003ee
r3 00000452
r4 00000004
r5 00000069
r6 00000000
r7 0000000d
fetch0_active 00000000
fetch0_pc 00000009
fetch1_active 00000000
fetch1_pc 00000008
dec0_active 00000001
dec0_pc 00000007
dec0_inst 01690064
bubble 00000001
jtaken 00000000
dec1_active 00000000
dec1_pc 00000006
dec1_inst 11420000
dec1_opcode 00000000
dec1_src0 00000000
dec1_src1 00000002
dec1_dst 00000005
dec1_immediate 00000000
exec0_active 00000001
exec0_pc 00000006
exec0_inst 11420000
exec0_opcode 00000008
exec0_src0 00000000
exec0_src1 00000002
exec0_dst 00000005
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 000003ee
exec1_active 00000000
exec1_pc 00000005
exec1_inst 2420000e
exec1_opcode 00000012
exec1_src0 00000004
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 0000000e
exec1_alu0 00000004
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 176
cycle_counter 000000b0
r2 000003ee
r3 00000452
r4 00000004
r5 00000069
r6 00000000
r7 0000000d
fetch0_active 00000000
fetch0_pc 00000009
fetch1_active 00000000
fetch1_pc 00000008
dec0_active 00000001
dec0_pc 00000007
dec0_inst 01690064
bubble 00000001
jtaken 00000000
dec1_active 00000000
dec1_pc 00000006
dec1_inst 11420000
dec1_opcode 00000000
dec1_src0 00000000
dec1_src1 00000002
dec1_dst 00000005
dec1_immediate 00000000
exec0_active 00000000
exec0_pc 00000006
exec0_inst 11420000
exec0_opcode 00000008
exec0_src0 00000000
exec0_src1 00000002
exec0_dst 00000005
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 000003ee
exec1_active 00000001
exec1_pc 00000006
exec1_inst 11420000
exec1_opcode 00000008
exec1_src0 00000000
exec1_src1 00000002
exec1_dst 00000005
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 000003ee
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 177
cycle_counter 000000b1
r2 000003ee
r3 00000452
r4 00000004
r5 00000006
r6 00000000
r7 0000000d
fetch0_active 00000000
fetch0_pc 00000009
fetch1_active 00000000
fetch1_pc 00000008
dec0_active 00000001
dec0_pc 00000007
dec0_inst 01690064
bubble 00000001
jtaken 00000000
dec1_active 00000000
dec1_pc 00000006
dec1_inst 11420000
dec1_opcode 00000000
dec1_src0 00000000
dec1_src1 00000002
dec1_dst 00000005
dec1_immediate 00000000
exec0_active 00000000
exec0_pc 00000006
exec0_inst 11420000
exec0_opcode 00000008
exec0_src0 00000000
exec0_src1 00000002
exec0_dst 00000005
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 000003ee
exec1_active 00000000
exec1_pc 00000006
exec1_inst 11420000
exec1_opcode 00000008
exec1_src0 00000000
exec1_src1 00000002
exec1_dst 00000005
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 000003ee
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 178
cycle_counter 000000b2
r2 000003ee
r3 00000452
r4 00000004
r5 00000006
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000009
fetch1_active 00000001
fetch1_pc 00000008
dec0_active 00000001
dec0_pc 00000007
dec0_inst 00000000
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 00000007
dec1_inst 01690064
dec1_opcode 00000000
dec1_src0 00000005
dec1_src1 00000001
dec1_dst 00000005
dec1_immediate 00000064
exec0_active 00000000
exec0_pc 00000006
exec0_inst 11420000
exec0_opcode 00000008
exec0_src0 00000000
exec0_src1 00000002
exec0_dst 00000005
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 000003ee
exec1_active 00000000
exec1_pc 00000006
exec1_inst 11420000
exec1_opcode 00000008
exec1_src0 00000000
exec1_src1 00000002
exec1_dst 00000005
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 000003ee
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 179
cycle_counter 000000b3
r2 000003ee
r3 00000452
r4 00000004
r5 00000006
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 0000000a
fetch1_active 00000001
fetch1_pc 00000009
dec0_active 00000001
dec0_pc 00000008
dec0_inst 122b0000
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 00000007
dec1_inst 00000000
dec1_opcode 00000000
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 00000000
exec0_active 00000001
exec0_pc 00000007
exec0_inst 01690064
exec0_opcode 00000000
exec0_src0 00000005
exec0_src1 00000001
exec0_dst 00000005
exec0_immediate 00000064
exec0_alu0 00000006
exec0_alu1 00000064
exec1_active 00000000
exec1_pc 00000006
exec1_inst 11420000
exec1_opcode 00000008
exec1_src0 00000000
exec1_src1 00000002
exec1_dst 00000005
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 000003ee
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 180
cycle_counter 000000b4
r2 000003ee
r3 00000452
r4 00000004
r5 00000006
r6 00000000
r7 0000000d
fetch0_active 00000000
fetch0_pc 0000000a
fetch1_active 00000000
fetch1_pc 00000009
dec0_active 00000001
dec0_pc 00000008
dec0_inst 122b0000
bubble 00000001
jtaken 00000000
dec1_active 00000000
dec1_pc 00000007
dec1_inst 00000000
dec1_opcode 00000009
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 00000000
exec0_active 00000001
exec0_pc 00000007
exec0_inst 00000000
exec0_opcode 00000000
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000001
exec1_pc 00000007
exec1_inst 01690064
exec1_opcode 00000000
exec1_src0 00000005
exec1_src1 00000001
exec1_dst 00000005
exec1_immediate 00000064
exec1_alu0 00000006
exec1_alu1 00000064
exec1_aluout 0000006a
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 181
cycle_counter 000000b5
r2 000003ee
r3 00000452
r4 00000004
r5 0000006a
r6 00000000
r7 0000000d
fetch0_active 00000000
fetch0_pc 0000000a
fetch1_active 00000000
fetch1_pc 00000009
dec0_active 00000001
dec0_pc 00000008
dec0_inst 122b0000
bubble 00000001
jtaken 00000000
dec1_active 00000000
dec1_pc 00000007
dec1_inst 00000000
dec1_opcode 00000009
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 00000000
exec0_active 00000000
exec0_pc 00000007
exec0_inst 00000000
exec0_opcode 00000000
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000001
exec1_pc 00000007
exec1_inst 00000000
exec1_opcode 00000000
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 182
cycle_counter 000000b6
r2 000003ee
r3 00000452
r4 00000004
r5 0000006a
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 0000000a
fetch1_active 00000001
fetch1_pc 00000009
dec0_active 00000001
dec0_pc 00000008
dec0_inst 00000000
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 00000008
dec1_inst 122b0000
dec1_opcode 00000009
dec1_src0 00000005
dec1_src1 00000003
dec1_dst 00000000
dec1_immediate 00000000
exec0_active 00000000
exec0_pc 00000007
exec0_inst 00000000
exec0_opcode 00000000
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 00000007
exec1_inst 00000000
exec1_opcode 00000000
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 183
cycle_counter 000000b7
r2 000003ee
r3 00000452
r4 00000004
r5 0000006a
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 0000000b
fetch1_active 00000001
fetch1_pc 0000000a
dec0_active 00000001
dec0_pc 00000009
dec0_inst 00910001
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 00000008
dec1_inst 00000000
dec1_opcode 00000000
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 00000000
exec0_active 00000001
exec0_pc 00000008
exec0_inst 122b0000
exec0_opcode 00000009
exec0_src0 00000005
exec0_src1 00000003
exec0_dst 00000000
exec0_immediate 00000000
exec0_alu0 0000006a
exec0_alu1 00000452
exec1_active 00000000
exec1_pc 00000007
exec1_inst 00000000
exec1_opcode 00000000
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 184
cycle_counter 000000b8
r2 000003ee
r3 00000452
r4 00000004
r5 0000006a
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 0000000c
fetch1_active 00000001
fetch1_pc 0000000b
dec0_active 00000001
dec0_pc 0000000a
dec0_inst 00d90001
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 00000009
dec1_inst 00910001
dec1_opcode 00000000
dec1_src0 00000002
dec1_src1 00000001
dec1_dst 00000002
dec1_immediate 00000001
exec0_active 00000001
exec0_pc 00000008
exec0_inst 00000000
exec0_opcode 00000000
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000001
exec1_pc 00000008
exec1_inst 122b0000
exec1_opcode 00000009
exec1_src0 00000005
exec1_src1 00000003
exec1_dst 00000000
exec1_immediate 00000000
exec1_alu0 0000006a
exec1_alu1 00000452
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 185
cycle_counter 000000b9
r2 000003ee
r3 00000452
r4 00000004
r5 0000006a
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 0000000d
fetch1_active 00000001
fetch1_pc 0000000c
dec0_active 00000001
dec0_pc 0000000b
dec0_inst 03210001
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 0000000a
dec1_inst 00d90001
dec1_opcode 00000000
dec1_src0 00000003
dec1_src1 00000001
dec1_dst 00000003
dec1_immediate 00000001
exec0_active 00000001
exec0_pc 00000009
exec0_inst 00910001
exec0_opcode 00000000
exec0_src0 00000002
exec0_src1 00000001
exec0_dst 00000002
exec0_immediate 00000001
exec0_alu0 000003ee
exec0_alu1 00000001
exec1_active 00000001
exec1_pc 00000008
exec1_inst 00000000
exec1_opcode 00000000
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 186
cycle_counter 000000ba
r2 000003ee
r3 00000452
r4 00000004
r5 0000006a
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 0000000e
fetch1_active 00000001
fetch1_pc 0000000d
dec0_active 00000001
dec0_pc 0000000c
dec0_inst 17800000
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 0000000b
dec1_inst 03210001
dec1_opcode 00000001
dec1_src0 00000004
dec1_src1 00000001
dec1_dst 00000004
dec1_immediate 00000001
exec0_active 00000001
exec0_pc 0000000a
exec0_inst 00d90001
exec0_opcode 00000000
exec0_src0 00000003
exec0_src1 00000001
exec0_dst 00000003
exec0_immediate 00000001
exec0_alu0 00000452
exec0_alu1 00000001
exec1_active 00000001
exec1_pc 00000009
exec1_inst 00910001
exec1_opcode 00000000
exec1_src0 00000002
exec1_src1 00000001
exec1_dst 00000002
exec1_immediate 00000001
exec1_alu0 000003ee
exec1_alu1 00000001
exec1_aluout 000003ef
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 187
cycle_counter 000000bb
r2 000003ef
r3 00000452
r4 00000004
r5 0000006a
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 0000000f
fetch1_active 00000001
fetch1_pc 0000000e
dec0_active 00000001
dec0_pc 0000000d
dec0_inst 28080005
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 0000000c
dec1_inst 17800000
dec1_opcode 0000000b
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000006
dec1_immediate 00000000
exec0_active 00000001
exec0_pc 0000000b
exec0_inst 03210001
exec0_opcode 00000001
exec0_src0 00000004
exec0_src1 00000001
exec0_dst 00000004
exec0_immediate 00000001
exec0_alu0 00000004
exec0_alu1 00000001
exec1_active 00000001
exec1_pc 0000000a
exec1_inst 00d90001
exec1_opcode 00000000
exec1_src0 00000003
exec1_src1 00000001
exec1_dst 00000003
exec1_immediate 00000001
exec1_alu0 00000452
exec1_alu1 00000001
exec1_aluout 00000453
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 188
cycle_counter 000000bc
r2 000003ef
r3 00000453
r4 00000004
r5 0000006a
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000010
fetch1_active 00000001
fetch1_pc 0000000f
dec0_active 00000001
dec0_pc 0000000e
dec0_inst 17800000
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 0000000d
dec1_inst 28080005
dec1_opcode 00000014
dec1_src0 00000001
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 00000005
exec0_active 00000001
exec0_pc 0000000c
exec0_inst 17800000
exec0_opcode 0000000b
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000006
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000001
exec1_pc 0000000b
exec1_inst 03210001
exec1_opcode 00000001
exec1_src0 00000004
exec1_src1 00000001
exec1_dst 00000004
exec1_immediate 00000001
exec1_alu0 00000004
exec1_alu1 00000001
exec1_aluout 00000003
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 189
cycle_counter 000000bd
r2 000003ef
r3 00000453
r4 00000003
r5 0000006a
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000011
fetch1_active 00000001
fetch1_pc 00000010
dec0_active 00000001
dec0_pc 0000000f
dec0_inst 00800000
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 0000000e
dec1_inst 17800000
dec1_opcode 0000000b
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000006
dec1_immediate 00000000
exec0_active 00000001
exec0_pc 0000000d
exec0_inst 28080005
exec0_opcode 00000014
exec0_src0 00000001
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 00000005
exec0_alu0 00000005
exec0_alu1 00000000
exec1_active 00000001
exec1_pc 0000000c
exec1_inst 17800000
exec1_opcode 0000000b
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000006
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000003
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 190
cycle_counter 000000be
r2 000003ef
r3 00000453
r4 00000003
r5 0000006a
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000012
fetch1_active 00000001
fetch1_pc 00000011
dec0_active 00000001
dec0_pc 00000010
dec0_inst 26300012
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 0000000f
dec1_inst 00800000
dec1_opcode 00000000
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000002
dec1_immediate 00000000
exec0_active 00000001
exec0_pc 0000000e
exec0_inst 17800000
exec0_opcode 0000000b
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000006
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000001
exec1_pc 0000000d
exec1_inst 28080005
exec1_opcode 00000014
exec1_src0 00000001
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 00000005
exec1_alu0 00000005
exec1_alu1 00000000
exec1_aluout 00000001
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 191
cycle_counter 000000bf
r2 000003ef
r3 00000453
r4 00000003
r5 0000006a
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000005
fetch1_active 00000000
fetch1_pc 00000012
dec0_active 00000000
dec0_pc 00000011
dec0_inst 00810001
bubble 00000000
jtaken 00000001
dec1_active 00000000
dec1_pc 00000010
dec1_inst 26300012
dec1_opcode 00000013
dec1_src0 00000006
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 00000012
exec0_active 00000000
exec0_pc 0000000f
exec0_inst 00800000
exec0_opcode 00000000
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000002
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 0000000e
exec1_inst 17800000
exec1_opcode 0000000b
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000006
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000001
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 192
cycle_counter 000000c0
r2 000003ef
r3 00000453
r4 00000003
r5 0000006a
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000006
fetch1_active 00000001
fetch1_pc 00000005
dec0_active 00000000
dec0_pc 00000011
dec0_inst 00810001
bubble 00000000
jtaken 00000001
dec1_active 00000000
dec1_pc 00000010
dec1_inst 26300012
dec1_opcode 00000013
dec1_src0 00000006
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 00000012
exec0_active 00000000
exec0_pc 0000000f
exec0_inst 00800000
exec0_opcode 00000000
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000002
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 0000000e
exec1_inst 17800000
exec1_opcode 0000000b
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000006
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000001
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 193
cycle_counter 000000c1
r2 000003ef
r3 00000453
r4 00000003
r5 0000006a
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000007
fetch1_active 00000001
fetch1_pc 00000006
dec0_active 00000001
dec0_pc 00000005
dec0_inst 2420000e
bubble 00000000
jtaken 00000001
dec1_active 00000000
dec1_pc 00000010
dec1_inst 26300012
dec1_opcode 00000013
dec1_src0 00000006
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 00000012
exec0_active 00000000
exec0_pc 0000000f
exec0_inst 00800000
exec0_opcode 00000000
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000002
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 0000000e
exec1_inst 17800000
exec1_opcode 0000000b
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000006
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000001
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 194
cycle_counter 000000c2
r2 000003ef
r3 00000453
r4 00000003
r5 0000006a
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 0000000e
fetch1_active 00000000
fetch1_pc 00000007
dec0_active 00000000
dec0_pc 00000006
dec0_inst 11420000
bubble 00000000
jtaken 00000001
dec1_active 00000001
dec1_pc 00000005
dec1_inst 2420000e
dec1_opcode 00000012
dec1_src0 00000004
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 0000000e
exec0_active 00000000
exec0_pc 0000000f
exec0_inst 00800000
exec0_opcode 00000000
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000002
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 0000000e
exec1_inst 17800000
exec1_opcode 0000000b
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000006
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000001
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 195
cycle_counter 000000c3
r2 000003ef
r3 00000453
r4 00000003
r5 0000006a
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 0000000f
fetch1_active 00000001
fetch1_pc 0000000e
dec0_active 00000000
dec0_pc 00000006
dec0_inst 11420000
bubble 00000000
jtaken 00000001
dec1_active 00000000
dec1_pc 00000005
dec1_inst 2420000e
dec1_opcode 00000012
dec1_src0 00000004
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 0000000e
exec0_active 00000001
exec0_pc 00000005
exec0_inst 2420000e
exec0_opcode 00000012
exec0_src0 00000004
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 0000000e
exec0_alu0 00000003
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 0000000e
exec1_inst 17800000
exec1_opcode 0000000b
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000006
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000001
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 196
cycle_counter 000000c4
r2 000003ef
r3 00000453
r4 00000003
r5 0000006a
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000010
fetch1_active 00000001
fetch1_pc 0000000f
dec0_active 00000001
dec0_pc 0000000e
dec0_inst 17800000
bubble 00000000
jtaken 00000001
dec1_active 00000000
dec1_pc 00000005
dec1_inst 2420000e
dec1_opcode 00000012
dec1_src0 00000004
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 0000000e
exec0_active 00000000
exec0_pc 00000005
exec0_inst 2420000e
exec0_opcode 00000012
exec0_src0 00000004
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 0000000e
exec0_alu0 00000003
exec0_alu1 00000000
exec1_active 00000001
exec1_pc 00000005
exec1_inst 2420000e
exec1_opcode 00000012
exec1_src0 00000004
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 0000000e
exec1_alu0 00000003
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 197
cycle_counter 000000c5
r2 000003ef
r3 00000453
r4 00000003
r5 0000006a
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000006
fetch1_active 00000000
fetch1_pc 00000010
dec0_active 00000000
dec0_pc 0000000f
dec0_inst 00800000
bubble 00000000
jtaken 00000000
dec1_active 00000000
dec1_pc 0000000e
dec1_inst 17800000
dec1_opcode 0000000b
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000006
dec1_immediate 00000000
exec0_active 00000000
exec0_pc 00000005
exec0_inst 2420000e
exec0_opcode 00000012
exec0_src0 00000004
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 0000000e
exec0_alu0 00000003
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 00000005
exec1_inst 2420000e
exec1_opcode 00000012
exec1_src0 00000004
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 0000000e
exec1_alu0 00000003
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 198
cycle_counter 000000c6
r2 000003ef
r3 00000453
r4 00000003
r5 0000006a
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000007
fetch1_active 00000001
fetch1_pc 00000006
dec0_active 00000000
dec0_pc 0000000f
dec0_inst 00800000
bubble 00000000
jtaken 00000000
dec1_active 00000000
dec1_pc 0000000e
dec1_inst 17800000
dec1_opcode 0000000b
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000006
dec1_immediate 00000000
exec0_active 00000000
exec0_pc 00000005
exec0_inst 2420000e
exec0_opcode 00000012
exec0_src0 00000004
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 0000000e
exec0_alu0 00000003
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 00000005
exec1_inst 2420000e
exec1_opcode 00000012
exec1_src0 00000004
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 0000000e
exec1_alu0 00000003
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 199
cycle_counter 000000c7
r2 000003ef
r3 00000453
r4 00000003
r5 0000006a
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000008
fetch1_active 00000001
fetch1_pc 00000007
dec0_active 00000001
dec0_pc 00000006
dec0_inst 11420000
bubble 00000000
jtaken 00000000
dec1_active 00000000
dec1_pc 0000000e
dec1_inst 17800000
dec1_opcode 0000000b
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000006
dec1_immediate 00000000
exec0_active 00000000
exec0_pc 00000005
exec0_inst 2420000e
exec0_opcode 00000012
exec0_src0 00000004
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 0000000e
exec0_alu0 00000003
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 00000005
exec1_inst 2420000e
exec1_opcode 00000012
exec1_src0 00000004
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 0000000e
exec1_alu0 00000003
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 200
cycle_counter 000000c8
r2 000003ef
r3 00000453
r4 00000003
r5 0000006a
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000009
fetch1_active 00000001
fetch1_pc 00000008
dec0_active 00000001
dec0_pc 00000007
dec0_inst 01690064
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 00000006
dec1_inst 11420000
dec1_opcode 00000008
dec1_src0 00000000
dec1_src1 00000002
dec1_dst 00000005
dec1_immediate 00000000
exec0_active 00000000
exec0_pc 00000005
exec0_inst 2420000e
exec0_opcode 00000012
exec0_src0 00000004
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 0000000e
exec0_alu0 00000003
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 00000005
exec1_inst 2420000e
exec1_opcode 00000012
exec1_src0 00000004
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 0000000e
exec1_alu0 00000003
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 201
cycle_counter 000000c9
r2 000003ef
r3 00000453
r4 00000003
r5 0000006a
r6 00000000
r7 0000000d
fetch0_active 00000000
fetch0_pc 00000009
fetch1_active 00000000
fetch1_pc 00000008
dec0_active 00000001
dec0_pc 00000007
dec0_inst 01690064
bubble 00000001
jtaken 00000000
dec1_active 00000000
dec1_pc 00000006
dec1_inst 11420000
dec1_opcode 00000000
dec1_src0 00000000
dec1_src1 00000002
dec1_dst 00000005
dec1_immediate 00000000
exec0_active 00000001
exec0_pc 00000006
exec0_inst 11420000
exec0_opcode 00000008
exec0_src0 00000000
exec0_src1 00000002
exec0_dst 00000005
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 000003ef
exec1_active 00000000
exec1_pc 00000005
exec1_inst 2420000e
exec1_opcode 00000012
exec1_src0 00000004
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 0000000e
exec1_alu0 00000003
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 202
cycle_counter 000000ca
r2 000003ef
r3 00000453
r4 00000003
r5 0000006a
r6 00000000
r7 0000000d
fetch0_active 00000000
fetch0_pc 00000009
fetch1_active 00000000
fetch1_pc 00000008
dec0_active 00000001
dec0_pc 00000007
dec0_inst 01690064
bubble 00000001
jtaken 00000000
dec1_active 00000000
dec1_pc 00000006
dec1_inst 11420000
dec1_opcode 00000000
dec1_src0 00000000
dec1_src1 00000002
dec1_dst 00000005
dec1_immediate 00000000
exec0_active 00000000
exec0_pc 00000006
exec0_inst 11420000
exec0_opcode 00000008
exec0_src0 00000000
exec0_src1 00000002
exec0_dst 00000005
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 000003ef
exec1_active 00000001
exec1_pc 00000006
exec1_inst 11420000
exec1_opcode 00000008
exec1_src0 00000000
exec1_src1 00000002
exec1_dst 00000005
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 000003ef
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 203
cycle_counter 000000cb
r2 000003ef
r3 00000453
r4 00000003
r5 00000007
r6 00000000
r7 0000000d
fetch0_active 00000000
fetch0_pc 00000009
fetch1_active 00000000
fetch1_pc 00000008
dec0_active 00000001
dec0_pc 00000007
dec0_inst 01690064
bubble 00000001
jtaken 00000000
dec1_active 00000000
dec1_pc 00000006
dec1_inst 11420000
dec1_opcode 00000000
dec1_src0 00000000
dec1_src1 00000002
dec1_dst 00000005
dec1_immediate 00000000
exec0_active 00000000
exec0_pc 00000006
exec0_inst 11420000
exec0_opcode 00000008
exec0_src0 00000000
exec0_src1 00000002
exec0_dst 00000005
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 000003ef
exec1_active 00000000
exec1_pc 00000006
exec1_inst 11420000
exec1_opcode 00000008
exec1_src0 00000000
exec1_src1 00000002
exec1_dst 00000005
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 000003ef
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 204
cycle_counter 000000cc
r2 000003ef
r3 00000453
r4 00000003
r5 00000007
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000009
fetch1_active 00000001
fetch1_pc 00000008
dec0_active 00000001
dec0_pc 00000007
dec0_inst 00000000
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 00000007
dec1_inst 01690064
dec1_opcode 00000000
dec1_src0 00000005
dec1_src1 00000001
dec1_dst 00000005
dec1_immediate 00000064
exec0_active 00000000
exec0_pc 00000006
exec0_inst 11420000
exec0_opcode 00000008
exec0_src0 00000000
exec0_src1 00000002
exec0_dst 00000005
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 000003ef
exec1_active 00000000
exec1_pc 00000006
exec1_inst 11420000
exec1_opcode 00000008
exec1_src0 00000000
exec1_src1 00000002
exec1_dst 00000005
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 000003ef
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 205
cycle_counter 000000cd
r2 000003ef
r3 00000453
r4 00000003
r5 00000007
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 0000000a
fetch1_active 00000001
fetch1_pc 00000009
dec0_active 00000001
dec0_pc 00000008
dec0_inst 122b0000
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 00000007
dec1_inst 00000000
dec1_opcode 00000000
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 00000000
exec0_active 00000001
exec0_pc 00000007
exec0_inst 01690064
exec0_opcode 00000000
exec0_src0 00000005
exec0_src1 00000001
exec0_dst 00000005
exec0_immediate 00000064
exec0_alu0 00000007
exec0_alu1 00000064
exec1_active 00000000
exec1_pc 00000006
exec1_inst 11420000
exec1_opcode 00000008
exec1_src0 00000000
exec1_src1 00000002
exec1_dst 00000005
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 000003ef
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 206
cycle_counter 000000ce
r2 000003ef
r3 00000453
r4 00000003
r5 00000007
r6 00000000
r7 0000000d
fetch0_active 00000000
fetch0_pc 0000000a
fetch1_active 00000000
fetch1_pc 00000009
dec0_active 00000001
dec0_pc 00000008
dec0_inst 122b0000
bubble 00000001
jtaken 00000000
dec1_active 00000000
dec1_pc 00000007
dec1_inst 00000000
dec1_opcode 00000009
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 00000000
exec0_active 00000001
exec0_pc 00000007
exec0_inst 00000000
exec0_opcode 00000000
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000001
exec1_pc 00000007
exec1_inst 01690064
exec1_opcode 00000000
exec1_src0 00000005
exec1_src1 00000001
exec1_dst 00000005
exec1_immediate 00000064
exec1_alu0 00000007
exec1_alu1 00000064
exec1_aluout 0000006b
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 207
cycle_counter 000000cf
r2 000003ef
r3 00000453
r4 00000003
r5 0000006b
r6 00000000
r7 0000000d
fetch0_active 00000000
fetch0_pc 0000000a
fetch1_active 00000000
fetch1_pc 00000009
dec0_active 00000001
dec0_pc 00000008
dec0_inst 122b0000
bubble 00000001
jtaken 00000000
dec1_active 00000000
dec1_pc 00000007
dec1_inst 00000000
dec1_opcode 00000009
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 00000000
exec0_active 00000000
exec0_pc 00000007
exec0_inst 00000000
exec0_opcode 00000000
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000001
exec1_pc 00000007
exec1_inst 00000000
exec1_opcode 00000000
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 208
cycle_counter 000000d0
r2 000003ef
r3 00000453
r4 00000003
r5 0000006b
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 0000000a
fetch1_active 00000001
fetch1_pc 00000009
dec0_active 00000001
dec0_pc 00000008
dec0_inst 00000000
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 00000008
dec1_inst 122b0000
dec1_opcode 00000009
dec1_src0 00000005
dec1_src1 00000003
dec1_dst 00000000
dec1_immediate 00000000
exec0_active 00000000
exec0_pc 00000007
exec0_inst 00000000
exec0_opcode 00000000
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 00000007
exec1_inst 00000000
exec1_opcode 00000000
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 209
cycle_counter 000000d1
r2 000003ef
r3 00000453
r4 00000003
r5 0000006b
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 0000000b
fetch1_active 00000001
fetch1_pc 0000000a
dec0_active 00000001
dec0_pc 00000009
dec0_inst 00910001
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 00000008
dec1_inst 00000000
dec1_opcode 00000000
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 00000000
exec0_active 00000001
exec0_pc 00000008
exec0_inst 122b0000
exec0_opcode 00000009
exec0_src0 00000005
exec0_src1 00000003
exec0_dst 00000000
exec0_immediate 00000000
exec0_alu0 0000006b
exec0_alu1 00000453
exec1_active 00000000
exec1_pc 00000007
exec1_inst 00000000
exec1_opcode 00000000
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 210
cycle_counter 000000d2
r2 000003ef
r3 00000453
r4 00000003
r5 0000006b
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 0000000c
fetch1_active 00000001
fetch1_pc 0000000b
dec0_active 00000001
dec0_pc 0000000a
dec0_inst 00d90001
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 00000009
dec1_inst 00910001
dec1_opcode 00000000
dec1_src0 00000002
dec1_src1 00000001
dec1_dst 00000002
dec1_immediate 00000001
exec0_active 00000001
exec0_pc 00000008
exec0_inst 00000000
exec0_opcode 00000000
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000001
exec1_pc 00000008
exec1_inst 122b0000
exec1_opcode 00000009
exec1_src0 00000005
exec1_src1 00000003
exec1_dst 00000000
exec1_immediate 00000000
exec1_alu0 0000006b
exec1_alu1 00000453
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 211
cycle_counter 000000d3
r2 000003ef
r3 00000453
r4 00000003
r5 0000006b
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 0000000d
fetch1_active 00000001
fetch1_pc 0000000c
dec0_active 00000001
dec0_pc 0000000b
dec0_inst 03210001
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 0000000a
dec1_inst 00d90001
dec1_opcode 00000000
dec1_src0 00000003
dec1_src1 00000001
dec1_dst 00000003
dec1_immediate 00000001
exec0_active 00000001
exec0_pc 00000009
exec0_inst 00910001
exec0_opcode 00000000
exec0_src0 00000002
exec0_src1 00000001
exec0_dst 00000002
exec0_immediate 00000001
exec0_alu0 000003ef
exec0_alu1 00000001
exec1_active 00000001
exec1_pc 00000008
exec1_inst 00000000
exec1_opcode 00000000
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 212
cycle_counter 000000d4
r2 000003ef
r3 00000453
r4 00000003
r5 0000006b
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 0000000e
fetch1_active 00000001
fetch1_pc 0000000d
dec0_active 00000001
dec0_pc 0000000c
dec0_inst 17800000
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 0000000b
dec1_inst 03210001
dec1_opcode 00000001
dec1_src0 00000004
dec1_src1 00000001
dec1_dst 00000004
dec1_immediate 00000001
exec0_active 00000001
exec0_pc 0000000a
exec0_inst 00d90001
exec0_opcode 00000000
exec0_src0 00000003
exec0_src1 00000001
exec0_dst 00000003
exec0_immediate 00000001
exec0_alu0 00000453
exec0_alu1 00000001
exec1_active 00000001
exec1_pc 00000009
exec1_inst 00910001
exec1_opcode 00000000
exec1_src0 00000002
exec1_src1 00000001
exec1_dst 00000002
exec1_immediate 00000001
exec1_alu0 000003ef
exec1_alu1 00000001
exec1_aluout 000003f0
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 213
cycle_counter 000000d5
r2 000003f0
r3 00000453
r4 00000003
r5 0000006b
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 0000000f
fetch1_active 00000001
fetch1_pc 0000000e
dec0_active 00000001
dec0_pc 0000000d
dec0_inst 28080005
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 0000000c
dec1_inst 17800000
dec1_opcode 0000000b
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000006
dec1_immediate 00000000
exec0_active 00000001
exec0_pc 0000000b
exec0_inst 03210001
exec0_opcode 00000001
exec0_src0 00000004
exec0_src1 00000001
exec0_dst 00000004
exec0_immediate 00000001
exec0_alu0 00000003
exec0_alu1 00000001
exec1_active 00000001
exec1_pc 0000000a
exec1_inst 00d90001
exec1_opcode 00000000
exec1_src0 00000003
exec1_src1 00000001
exec1_dst 00000003
exec1_immediate 00000001
exec1_alu0 00000453
exec1_alu1 00000001
exec1_aluout 00000454
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 214
cycle_counter 000000d6
r2 000003f0
r3 00000454
r4 00000003
r5 0000006b
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000010
fetch1_active 00000001
fetch1_pc 0000000f
dec0_active 00000001
dec0_pc 0000000e
dec0_inst 17800000
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 0000000d
dec1_inst 28080005
dec1_opcode 00000014
dec1_src0 00000001
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 00000005
exec0_active 00000001
exec0_pc 0000000c
exec0_inst 17800000
exec0_opcode 0000000b
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000006
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000001
exec1_pc 0000000b
exec1_inst 03210001
exec1_opcode 00000001
exec1_src0 00000004
exec1_src1 00000001
exec1_dst 00000004
exec1_immediate 00000001
exec1_alu0 00000003
exec1_alu1 00000001
exec1_aluout 00000002
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 215
cycle_counter 000000d7
r2 000003f0
r3 00000454
r4 00000002
r5 0000006b
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000011
fetch1_active 00000001
fetch1_pc 00000010
dec0_active 00000001
dec0_pc 0000000f
dec0_inst 00800000
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 0000000e
dec1_inst 17800000
dec1_opcode 0000000b
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000006
dec1_immediate 00000000
exec0_active 00000001
exec0_pc 0000000d
exec0_inst 28080005
exec0_opcode 00000014
exec0_src0 00000001
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 00000005
exec0_alu0 00000005
exec0_alu1 00000000
exec1_active 00000001
exec1_pc 0000000c
exec1_inst 17800000
exec1_opcode 0000000b
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000006
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000002
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 216
cycle_counter 000000d8
r2 000003f0
r3 00000454
r4 00000002
r5 0000006b
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000012
fetch1_active 00000001
fetch1_pc 00000011
dec0_active 00000001
dec0_pc 00000010
dec0_inst 26300012
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 0000000f
dec1_inst 00800000
dec1_opcode 00000000
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000002
dec1_immediate 00000000
exec0_active 00000001
exec0_pc 0000000e
exec0_inst 17800000
exec0_opcode 0000000b
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000006
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000001
exec1_pc 0000000d
exec1_inst 28080005
exec1_opcode 00000014
exec1_src0 00000001
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 00000005
exec1_alu0 00000005
exec1_alu1 00000000
exec1_aluout 00000001
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 217
cycle_counter 000000d9
r2 000003f0
r3 00000454
r4 00000002
r5 0000006b
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000005
fetch1_active 00000000
fetch1_pc 00000012
dec0_active 00000000
dec0_pc 00000011
dec0_inst 00810001
bubble 00000000
jtaken 00000001
dec1_active 00000000
dec1_pc 00000010
dec1_inst 26300012
dec1_opcode 00000013
dec1_src0 00000006
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 00000012
exec0_active 00000000
exec0_pc 0000000f
exec0_inst 00800000
exec0_opcode 00000000
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000002
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 0000000e
exec1_inst 17800000
exec1_opcode 0000000b
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000006
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000001
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 218
cycle_counter 000000da
r2 000003f0
r3 00000454
r4 00000002
r5 0000006b
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000006
fetch1_active 00000001
fetch1_pc 00000005
dec0_active 00000000
dec0_pc 00000011
dec0_inst 00810001
bubble 00000000
jtaken 00000001
dec1_active 00000000
dec1_pc 00000010
dec1_inst 26300012
dec1_opcode 00000013
dec1_src0 00000006
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 00000012
exec0_active 00000000
exec0_pc 0000000f
exec0_inst 00800000
exec0_opcode 00000000
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000002
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 0000000e
exec1_inst 17800000
exec1_opcode 0000000b
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000006
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000001
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 219
cycle_counter 000000db
r2 000003f0
r3 00000454
r4 00000002
r5 0000006b
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000007
fetch1_active 00000001
fetch1_pc 00000006
dec0_active 00000001
dec0_pc 00000005
dec0_inst 2420000e
bubble 00000000
jtaken 00000001
dec1_active 00000000
dec1_pc 00000010
dec1_inst 26300012
dec1_opcode 00000013
dec1_src0 00000006
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 00000012
exec0_active 00000000
exec0_pc 0000000f
exec0_inst 00800000
exec0_opcode 00000000
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000002
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 0000000e
exec1_inst 17800000
exec1_opcode 0000000b
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000006
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000001
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 220
cycle_counter 000000dc
r2 000003f0
r3 00000454
r4 00000002
r5 0000006b
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 0000000e
fetch1_active 00000000
fetch1_pc 00000007
dec0_active 00000000
dec0_pc 00000006
dec0_inst 11420000
bubble 00000000
jtaken 00000001
dec1_active 00000001
dec1_pc 00000005
dec1_inst 2420000e
dec1_opcode 00000012
dec1_src0 00000004
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 0000000e
exec0_active 00000000
exec0_pc 0000000f
exec0_inst 00800000
exec0_opcode 00000000
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000002
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 0000000e
exec1_inst 17800000
exec1_opcode 0000000b
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000006
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000001
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 221
cycle_counter 000000dd
r2 000003f0
r3 00000454
r4 00000002
r5 0000006b
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 0000000f
fetch1_active 00000001
fetch1_pc 0000000e
dec0_active 00000000
dec0_pc 00000006
dec0_inst 11420000
bubble 00000000
jtaken 00000001
dec1_active 00000000
dec1_pc 00000005
dec1_inst 2420000e
dec1_opcode 00000012
dec1_src0 00000004
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 0000000e
exec0_active 00000001
exec0_pc 00000005
exec0_inst 2420000e
exec0_opcode 00000012
exec0_src0 00000004
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 0000000e
exec0_alu0 00000002
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 0000000e
exec1_inst 17800000
exec1_opcode 0000000b
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000006
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000001
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 222
cycle_counter 000000de
r2 000003f0
r3 00000454
r4 00000002
r5 0000006b
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000010
fetch1_active 00000001
fetch1_pc 0000000f
dec0_active 00000001
dec0_pc 0000000e
dec0_inst 17800000
bubble 00000000
jtaken 00000001
dec1_active 00000000
dec1_pc 00000005
dec1_inst 2420000e
dec1_opcode 00000012
dec1_src0 00000004
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 0000000e
exec0_active 00000000
exec0_pc 00000005
exec0_inst 2420000e
exec0_opcode 00000012
exec0_src0 00000004
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 0000000e
exec0_alu0 00000002
exec0_alu1 00000000
exec1_active 00000001
exec1_pc 00000005
exec1_inst 2420000e
exec1_opcode 00000012
exec1_src0 00000004
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 0000000e
exec1_alu0 00000002
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 223
cycle_counter 000000df
r2 000003f0
r3 00000454
r4 00000002
r5 0000006b
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000006
fetch1_active 00000000
fetch1_pc 00000010
dec0_active 00000000
dec0_pc 0000000f
dec0_inst 00800000
bubble 00000000
jtaken 00000000
dec1_active 00000000
dec1_pc 0000000e
dec1_inst 17800000
dec1_opcode 0000000b
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000006
dec1_immediate 00000000
exec0_active 00000000
exec0_pc 00000005
exec0_inst 2420000e
exec0_opcode 00000012
exec0_src0 00000004
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 0000000e
exec0_alu0 00000002
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 00000005
exec1_inst 2420000e
exec1_opcode 00000012
exec1_src0 00000004
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 0000000e
exec1_alu0 00000002
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 224
cycle_counter 000000e0
r2 000003f0
r3 00000454
r4 00000002
r5 0000006b
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000007
fetch1_active 00000001
fetch1_pc 00000006
dec0_active 00000000
dec0_pc 0000000f
dec0_inst 00800000
bubble 00000000
jtaken 00000000
dec1_active 00000000
dec1_pc 0000000e
dec1_inst 17800000
dec1_opcode 0000000b
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000006
dec1_immediate 00000000
exec0_active 00000000
exec0_pc 00000005
exec0_inst 2420000e
exec0_opcode 00000012
exec0_src0 00000004
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 0000000e
exec0_alu0 00000002
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 00000005
exec1_inst 2420000e
exec1_opcode 00000012
exec1_src0 00000004
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 0000000e
exec1_alu0 00000002
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 225
cycle_counter 000000e1
r2 000003f0
r3 00000454
r4 00000002
r5 0000006b
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000008
fetch1_active 00000001
fetch1_pc 00000007
dec0_active 00000001
dec0_pc 00000006
dec0_inst 11420000
bubble 00000000
jtaken 00000000
dec1_active 00000000
dec1_pc 0000000e
dec1_inst 17800000
dec1_opcode 0000000b
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000006
dec1_immediate 00000000
exec0_active 00000000
exec0_pc 00000005
exec0_inst 2420000e
exec0_opcode 00000012
exec0_src0 00000004
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 0000000e
exec0_alu0 00000002
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 00000005
exec1_inst 2420000e
exec1_opcode 00000012
exec1_src0 00000004
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 0000000e
exec1_alu0 00000002
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 226
cycle_counter 000000e2
r2 000003f0
r3 00000454
r4 00000002
r5 0000006b
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000009
fetch1_active 00000001
fetch1_pc 00000008
dec0_active 00000001
dec0_pc 00000007
dec0_inst 01690064
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 00000006
dec1_inst 11420000
dec1_opcode 00000008
dec1_src0 00000000
dec1_src1 00000002
dec1_dst 00000005
dec1_immediate 00000000
exec0_active 00000000
exec0_pc 00000005
exec0_inst 2420000e
exec0_opcode 00000012
exec0_src0 00000004
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 0000000e
exec0_alu0 00000002
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 00000005
exec1_inst 2420000e
exec1_opcode 00000012
exec1_src0 00000004
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 0000000e
exec1_alu0 00000002
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 227
cycle_counter 000000e3
r2 000003f0
r3 00000454
r4 00000002
r5 0000006b
r6 00000000
r7 0000000d
fetch0_active 00000000
fetch0_pc 00000009
fetch1_active 00000000
fetch1_pc 00000008
dec0_active 00000001
dec0_pc 00000007
dec0_inst 01690064
bubble 00000001
jtaken 00000000
dec1_active 00000000
dec1_pc 00000006
dec1_inst 11420000
dec1_opcode 00000000
dec1_src0 00000000
dec1_src1 00000002
dec1_dst 00000005
dec1_immediate 00000000
exec0_active 00000001
exec0_pc 00000006
exec0_inst 11420000
exec0_opcode 00000008
exec0_src0 00000000
exec0_src1 00000002
exec0_dst 00000005
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 000003f0
exec1_active 00000000
exec1_pc 00000005
exec1_inst 2420000e
exec1_opcode 00000012
exec1_src0 00000004
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 0000000e
exec1_alu0 00000002
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 228
cycle_counter 000000e4
r2 000003f0
r3 00000454
r4 00000002
r5 0000006b
r6 00000000
r7 0000000d
fetch0_active 00000000
fetch0_pc 00000009
fetch1_active 00000000
fetch1_pc 00000008
dec0_active 00000001
dec0_pc 00000007
dec0_inst 01690064
bubble 00000001
jtaken 00000000
dec1_active 00000000
dec1_pc 00000006
dec1_inst 11420000
dec1_opcode 00000000
dec1_src0 00000000
dec1_src1 00000002
dec1_dst 00000005
dec1_immediate 00000000
exec0_active 00000000
exec0_pc 00000006
exec0_inst 11420000
exec0_opcode 00000008
exec0_src0 00000000
exec0_src1 00000002
exec0_dst 00000005
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 000003f0
exec1_active 00000001
exec1_pc 00000006
exec1_inst 11420000
exec1_opcode 00000008
exec1_src0 00000000
exec1_src1 00000002
exec1_dst 00000005
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 000003f0
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 229
cycle_counter 000000e5
r2 000003f0
r3 00000454
r4 00000002
r5 00000008
r6 00000000
r7 0000000d
fetch0_active 00000000
fetch0_pc 00000009
fetch1_active 00000000
fetch1_pc 00000008
dec0_active 00000001
dec0_pc 00000007
dec0_inst 01690064
bubble 00000001
jtaken 00000000
dec1_active 00000000
dec1_pc 00000006
dec1_inst 11420000
dec1_opcode 00000000
dec1_src0 00000000
dec1_src1 00000002
dec1_dst 00000005
dec1_immediate 00000000
exec0_active 00000000
exec0_pc 00000006
exec0_inst 11420000
exec0_opcode 00000008
exec0_src0 00000000
exec0_src1 00000002
exec0_dst 00000005
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 000003f0
exec1_active 00000000
exec1_pc 00000006
exec1_inst 11420000
exec1_opcode 00000008
exec1_src0 00000000
exec1_src1 00000002
exec1_dst 00000005
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 000003f0
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 230
cycle_counter 000000e6
r2 000003f0
r3 00000454
r4 00000002
r5 00000008
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000009
fetch1_active 00000001
fetch1_pc 00000008
dec0_active 00000001
dec0_pc 00000007
dec0_inst 00000000
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 00000007
dec1_inst 01690064
dec1_opcode 00000000
dec1_src0 00000005
dec1_src1 00000001
dec1_dst 00000005
dec1_immediate 00000064
exec0_active 00000000
exec0_pc 00000006
exec0_inst 11420000
exec0_opcode 00000008
exec0_src0 00000000
exec0_src1 00000002
exec0_dst 00000005
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 000003f0
exec1_active 00000000
exec1_pc 00000006
exec1_inst 11420000
exec1_opcode 00000008
exec1_src0 00000000
exec1_src1 00000002
exec1_dst 00000005
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 000003f0
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 231
cycle_counter 000000e7
r2 000003f0
r3 00000454
r4 00000002
r5 00000008
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 0000000a
fetch1_active 00000001
fetch1_pc 00000009
dec0_active 00000001
dec0_pc 00000008
dec0_inst 122b0000
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 00000007
dec1_inst 00000000
dec1_opcode 00000000
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 00000000
exec0_active 00000001
exec0_pc 00000007
exec0_inst 01690064
exec0_opcode 00000000
exec0_src0 00000005
exec0_src1 00000001
exec0_dst 00000005
exec0_immediate 00000064
exec0_alu0 00000008
exec0_alu1 00000064
exec1_active 00000000
exec1_pc 00000006
exec1_inst 11420000
exec1_opcode 00000008
exec1_src0 00000000
exec1_src1 00000002
exec1_dst 00000005
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 000003f0
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 232
cycle_counter 000000e8
r2 000003f0
r3 00000454
r4 00000002
r5 00000008
r6 00000000
r7 0000000d
fetch0_active 00000000
fetch0_pc 0000000a
fetch1_active 00000000
fetch1_pc 00000009
dec0_active 00000001
dec0_pc 00000008
dec0_inst 122b0000
bubble 00000001
jtaken 00000000
dec1_active 00000000
dec1_pc 00000007
dec1_inst 00000000
dec1_opcode 00000009
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 00000000
exec0_active 00000001
exec0_pc 00000007
exec0_inst 00000000
exec0_opcode 00000000
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000001
exec1_pc 00000007
exec1_inst 01690064
exec1_opcode 00000000
exec1_src0 00000005
exec1_src1 00000001
exec1_dst 00000005
exec1_immediate 00000064
exec1_alu0 00000008
exec1_alu1 00000064
exec1_aluout 0000006c
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 233
cycle_counter 000000e9
r2 000003f0
r3 00000454
r4 00000002
r5 0000006c
r6 00000000
r7 0000000d
fetch0_active 00000000
fetch0_pc 0000000a
fetch1_active 00000000
fetch1_pc 00000009
dec0_active 00000001
dec0_pc 00000008
dec0_inst 122b0000
bubble 00000001
jtaken 00000000
dec1_active 00000000
dec1_pc 00000007
dec1_inst 00000000
dec1_opcode 00000009
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 00000000
exec0_active 00000000
exec0_pc 00000007
exec0_inst 00000000
exec0_opcode 00000000
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000001
exec1_pc 00000007
exec1_inst 00000000
exec1_opcode 00000000
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 234
cycle_counter 000000ea
r2 000003f0
r3 00000454
r4 00000002
r5 0000006c
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 0000000a
fetch1_active 00000001
fetch1_pc 00000009
dec0_active 00000001
dec0_pc 00000008
dec0_inst 00000000
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 00000008
dec1_inst 122b0000
dec1_opcode 00000009
dec1_src0 00000005
dec1_src1 00000003
dec1_dst 00000000
dec1_immediate 00000000
exec0_active 00000000
exec0_pc 00000007
exec0_inst 00000000
exec0_opcode 00000000
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 00000007
exec1_inst 00000000
exec1_opcode 00000000
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 235
cycle_counter 000000eb
r2 000003f0
r3 00000454
r4 00000002
r5 0000006c
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 0000000b
fetch1_active 00000001
fetch1_pc 0000000a
dec0_active 00000001
dec0_pc 00000009
dec0_inst 00910001
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 00000008
dec1_inst 00000000
dec1_opcode 00000000
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 00000000
exec0_active 00000001
exec0_pc 00000008
exec0_inst 122b0000
exec0_opcode 00000009
exec0_src0 00000005
exec0_src1 00000003
exec0_dst 00000000
exec0_immediate 00000000
exec0_alu0 0000006c
exec0_alu1 00000454
exec1_active 00000000
exec1_pc 00000007
exec1_inst 00000000
exec1_opcode 00000000
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 236
cycle_counter 000000ec
r2 000003f0
r3 00000454
r4 00000002
r5 0000006c
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 0000000c
fetch1_active 00000001
fetch1_pc 0000000b
dec0_active 00000001
dec0_pc 0000000a
dec0_inst 00d90001
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 00000009
dec1_inst 00910001
dec1_opcode 00000000
dec1_src0 00000002
dec1_src1 00000001
dec1_dst 00000002
dec1_immediate 00000001
exec0_active 00000001
exec0_pc 00000008
exec0_inst 00000000
exec0_opcode 00000000
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000001
exec1_pc 00000008
exec1_inst 122b0000
exec1_opcode 00000009
exec1_src0 00000005
exec1_src1 00000003
exec1_dst 00000000
exec1_immediate 00000000
exec1_alu0 0000006c
exec1_alu1 00000454
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 237
cycle_counter 000000ed
r2 000003f0
r3 00000454
r4 00000002
r5 0000006c
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 0000000d
fetch1_active 00000001
fetch1_pc 0000000c
dec0_active 00000001
dec0_pc 0000000b
dec0_inst 03210001
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 0000000a
dec1_inst 00d90001
dec1_opcode 00000000
dec1_src0 00000003
dec1_src1 00000001
dec1_dst 00000003
dec1_immediate 00000001
exec0_active 00000001
exec0_pc 00000009
exec0_inst 00910001
exec0_opcode 00000000
exec0_src0 00000002
exec0_src1 00000001
exec0_dst 00000002
exec0_immediate 00000001
exec0_alu0 000003f0
exec0_alu1 00000001
exec1_active 00000001
exec1_pc 00000008
exec1_inst 00000000
exec1_opcode 00000000
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 238
cycle_counter 000000ee
r2 000003f0
r3 00000454
r4 00000002
r5 0000006c
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 0000000e
fetch1_active 00000001
fetch1_pc 0000000d
dec0_active 00000001
dec0_pc 0000000c
dec0_inst 17800000
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 0000000b
dec1_inst 03210001
dec1_opcode 00000001
dec1_src0 00000004
dec1_src1 00000001
dec1_dst 00000004
dec1_immediate 00000001
exec0_active 00000001
exec0_pc 0000000a
exec0_inst 00d90001
exec0_opcode 00000000
exec0_src0 00000003
exec0_src1 00000001
exec0_dst 00000003
exec0_immediate 00000001
exec0_alu0 00000454
exec0_alu1 00000001
exec1_active 00000001
exec1_pc 00000009
exec1_inst 00910001
exec1_opcode 00000000
exec1_src0 00000002
exec1_src1 00000001
exec1_dst 00000002
exec1_immediate 00000001
exec1_alu0 000003f0
exec1_alu1 00000001
exec1_aluout 000003f1
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 239
cycle_counter 000000ef
r2 000003f1
r3 00000454
r4 00000002
r5 0000006c
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 0000000f
fetch1_active 00000001
fetch1_pc 0000000e
dec0_active 00000001
dec0_pc 0000000d
dec0_inst 28080005
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 0000000c
dec1_inst 17800000
dec1_opcode 0000000b
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000006
dec1_immediate 00000000
exec0_active 00000001
exec0_pc 0000000b
exec0_inst 03210001
exec0_opcode 00000001
exec0_src0 00000004
exec0_src1 00000001
exec0_dst 00000004
exec0_immediate 00000001
exec0_alu0 00000002
exec0_alu1 00000001
exec1_active 00000001
exec1_pc 0000000a
exec1_inst 00d90001
exec1_opcode 00000000
exec1_src0 00000003
exec1_src1 00000001
exec1_dst 00000003
exec1_immediate 00000001
exec1_alu0 00000454
exec1_alu1 00000001
exec1_aluout 00000455
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 240
cycle_counter 000000f0
r2 000003f1
r3 00000455
r4 00000002
r5 0000006c
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000010
fetch1_active 00000001
fetch1_pc 0000000f
dec0_active 00000001
dec0_pc 0000000e
dec0_inst 17800000
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 0000000d
dec1_inst 28080005
dec1_opcode 00000014
dec1_src0 00000001
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 00000005
exec0_active 00000001
exec0_pc 0000000c
exec0_inst 17800000
exec0_opcode 0000000b
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000006
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000001
exec1_pc 0000000b
exec1_inst 03210001
exec1_opcode 00000001
exec1_src0 00000004
exec1_src1 00000001
exec1_dst 00000004
exec1_immediate 00000001
exec1_alu0 00000002
exec1_alu1 00000001
exec1_aluout 00000001
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 241
cycle_counter 000000f1
r2 000003f1
r3 00000455
r4 00000001
r5 0000006c
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000011
fetch1_active 00000001
fetch1_pc 00000010
dec0_active 00000001
dec0_pc 0000000f
dec0_inst 00800000
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 0000000e
dec1_inst 17800000
dec1_opcode 0000000b
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000006
dec1_immediate 00000000
exec0_active 00000001
exec0_pc 0000000d
exec0_inst 28080005
exec0_opcode 00000014
exec0_src0 00000001
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 00000005
exec0_alu0 00000005
exec0_alu1 00000000
exec1_active 00000001
exec1_pc 0000000c
exec1_inst 17800000
exec1_opcode 0000000b
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000006
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000001
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 242
cycle_counter 000000f2
r2 000003f1
r3 00000455
r4 00000001
r5 0000006c
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000012
fetch1_active 00000001
fetch1_pc 00000011
dec0_active 00000001
dec0_pc 00000010
dec0_inst 26300012
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 0000000f
dec1_inst 00800000
dec1_opcode 00000000
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000002
dec1_immediate 00000000
exec0_active 00000001
exec0_pc 0000000e
exec0_inst 17800000
exec0_opcode 0000000b
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000006
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000001
exec1_pc 0000000d
exec1_inst 28080005
exec1_opcode 00000014
exec1_src0 00000001
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 00000005
exec1_alu0 00000005
exec1_alu1 00000000
exec1_aluout 00000001
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 243
cycle_counter 000000f3
r2 000003f1
r3 00000455
r4 00000001
r5 0000006c
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000005
fetch1_active 00000000
fetch1_pc 00000012
dec0_active 00000000
dec0_pc 00000011
dec0_inst 00810001
bubble 00000000
jtaken 00000001
dec1_active 00000000
dec1_pc 00000010
dec1_inst 26300012
dec1_opcode 00000013
dec1_src0 00000006
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 00000012
exec0_active 00000000
exec0_pc 0000000f
exec0_inst 00800000
exec0_opcode 00000000
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000002
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 0000000e
exec1_inst 17800000
exec1_opcode 0000000b
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000006
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000001
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 244
cycle_counter 000000f4
r2 000003f1
r3 00000455
r4 00000001
r5 0000006c
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000006
fetch1_active 00000001
fetch1_pc 00000005
dec0_active 00000000
dec0_pc 00000011
dec0_inst 00810001
bubble 00000000
jtaken 00000001
dec1_active 00000000
dec1_pc 00000010
dec1_inst 26300012
dec1_opcode 00000013
dec1_src0 00000006
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 00000012
exec0_active 00000000
exec0_pc 0000000f
exec0_inst 00800000
exec0_opcode 00000000
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000002
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 0000000e
exec1_inst 17800000
exec1_opcode 0000000b
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000006
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000001
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 245
cycle_counter 000000f5
r2 000003f1
r3 00000455
r4 00000001
r5 0000006c
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000007
fetch1_active 00000001
fetch1_pc 00000006
dec0_active 00000001
dec0_pc 00000005
dec0_inst 2420000e
bubble 00000000
jtaken 00000001
dec1_active 00000000
dec1_pc 00000010
dec1_inst 26300012
dec1_opcode 00000013
dec1_src0 00000006
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 00000012
exec0_active 00000000
exec0_pc 0000000f
exec0_inst 00800000
exec0_opcode 00000000
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000002
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 0000000e
exec1_inst 17800000
exec1_opcode 0000000b
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000006
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000001
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 246
cycle_counter 000000f6
r2 000003f1
r3 00000455
r4 00000001
r5 0000006c
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 0000000e
fetch1_active 00000000
fetch1_pc 00000007
dec0_active 00000000
dec0_pc 00000006
dec0_inst 11420000
bubble 00000000
jtaken 00000001
dec1_active 00000001
dec1_pc 00000005
dec1_inst 2420000e
dec1_opcode 00000012
dec1_src0 00000004
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 0000000e
exec0_active 00000000
exec0_pc 0000000f
exec0_inst 00800000
exec0_opcode 00000000
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000002
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 0000000e
exec1_inst 17800000
exec1_opcode 0000000b
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000006
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000001
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 247
cycle_counter 000000f7
r2 000003f1
r3 00000455
r4 00000001
r5 0000006c
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 0000000f
fetch1_active 00000001
fetch1_pc 0000000e
dec0_active 00000000
dec0_pc 00000006
dec0_inst 11420000
bubble 00000000
jtaken 00000001
dec1_active 00000000
dec1_pc 00000005
dec1_inst 2420000e
dec1_opcode 00000012
dec1_src0 00000004
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 0000000e
exec0_active 00000001
exec0_pc 00000005
exec0_inst 2420000e
exec0_opcode 00000012
exec0_src0 00000004
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 0000000e
exec0_alu0 00000001
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 0000000e
exec1_inst 17800000
exec1_opcode 0000000b
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000006
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000001
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 248
cycle_counter 000000f8
r2 000003f1
r3 00000455
r4 00000001
r5 0000006c
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000010
fetch1_active 00000001
fetch1_pc 0000000f
dec0_active 00000001
dec0_pc 0000000e
dec0_inst 17800000
bubble 00000000
jtaken 00000001
dec1_active 00000000
dec1_pc 00000005
dec1_inst 2420000e
dec1_opcode 00000012
dec1_src0 00000004
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 0000000e
exec0_active 00000000
exec0_pc 00000005
exec0_inst 2420000e
exec0_opcode 00000012
exec0_src0 00000004
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 0000000e
exec0_alu0 00000001
exec0_alu1 00000000
exec1_active 00000001
exec1_pc 00000005
exec1_inst 2420000e
exec1_opcode 00000012
exec1_src0 00000004
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 0000000e
exec1_alu0 00000001
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 249
cycle_counter 000000f9
r2 000003f1
r3 00000455
r4 00000001
r5 0000006c
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000006
fetch1_active 00000000
fetch1_pc 00000010
dec0_active 00000000
dec0_pc 0000000f
dec0_inst 00800000
bubble 00000000
jtaken 00000000
dec1_active 00000000
dec1_pc 0000000e
dec1_inst 17800000
dec1_opcode 0000000b
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000006
dec1_immediate 00000000
exec0_active 00000000
exec0_pc 00000005
exec0_inst 2420000e
exec0_opcode 00000012
exec0_src0 00000004
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 0000000e
exec0_alu0 00000001
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 00000005
exec1_inst 2420000e
exec1_opcode 00000012
exec1_src0 00000004
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 0000000e
exec1_alu0 00000001
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 250
cycle_counter 000000fa
r2 000003f1
r3 00000455
r4 00000001
r5 0000006c
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000007
fetch1_active 00000001
fetch1_pc 00000006
dec0_active 00000000
dec0_pc 0000000f
dec0_inst 00800000
bubble 00000000
jtaken 00000000
dec1_active 00000000
dec1_pc 0000000e
dec1_inst 17800000
dec1_opcode 0000000b
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000006
dec1_immediate 00000000
exec0_active 00000000
exec0_pc 00000005
exec0_inst 2420000e
exec0_opcode 00000012
exec0_src0 00000004
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 0000000e
exec0_alu0 00000001
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 00000005
exec1_inst 2420000e
exec1_opcode 00000012
exec1_src0 00000004
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 0000000e
exec1_alu0 00000001
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 251
cycle_counter 000000fb
r2 000003f1
r3 00000455
r4 00000001
r5 0000006c
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000008
fetch1_active 00000001
fetch1_pc 00000007
dec0_active 00000001
dec0_pc 00000006
dec0_inst 11420000
bubble 00000000
jtaken 00000000
dec1_active 00000000
dec1_pc 0000000e
dec1_inst 17800000
dec1_opcode 0000000b
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000006
dec1_immediate 00000000
exec0_active 00000000
exec0_pc 00000005
exec0_inst 2420000e
exec0_opcode 00000012
exec0_src0 00000004
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 0000000e
exec0_alu0 00000001
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 00000005
exec1_inst 2420000e
exec1_opcode 00000012
exec1_src0 00000004
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 0000000e
exec1_alu0 00000001
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 252
cycle_counter 000000fc
r2 000003f1
r3 00000455
r4 00000001
r5 0000006c
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000009
fetch1_active 00000001
fetch1_pc 00000008
dec0_active 00000001
dec0_pc 00000007
dec0_inst 01690064
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 00000006
dec1_inst 11420000
dec1_opcode 00000008
dec1_src0 00000000
dec1_src1 00000002
dec1_dst 00000005
dec1_immediate 00000000
exec0_active 00000000
exec0_pc 00000005
exec0_inst 2420000e
exec0_opcode 00000012
exec0_src0 00000004
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 0000000e
exec0_alu0 00000001
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 00000005
exec1_inst 2420000e
exec1_opcode 00000012
exec1_src0 00000004
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 0000000e
exec1_alu0 00000001
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 253
cycle_counter 000000fd
r2 000003f1
r3 00000455
r4 00000001
r5 0000006c
r6 00000000
r7 0000000d
fetch0_active 00000000
fetch0_pc 00000009
fetch1_active 00000000
fetch1_pc 00000008
dec0_active 00000001
dec0_pc 00000007
dec0_inst 01690064
bubble 00000001
jtaken 00000000
dec1_active 00000000
dec1_pc 00000006
dec1_inst 11420000
dec1_opcode 00000000
dec1_src0 00000000
dec1_src1 00000002
dec1_dst 00000005
dec1_immediate 00000000
exec0_active 00000001
exec0_pc 00000006
exec0_inst 11420000
exec0_opcode 00000008
exec0_src0 00000000
exec0_src1 00000002
exec0_dst 00000005
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 000003f1
exec1_active 00000000
exec1_pc 00000005
exec1_inst 2420000e
exec1_opcode 00000012
exec1_src0 00000004
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 0000000e
exec1_alu0 00000001
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 254
cycle_counter 000000fe
r2 000003f1
r3 00000455
r4 00000001
r5 0000006c
r6 00000000
r7 0000000d
fetch0_active 00000000
fetch0_pc 00000009
fetch1_active 00000000
fetch1_pc 00000008
dec0_active 00000001
dec0_pc 00000007
dec0_inst 01690064
bubble 00000001
jtaken 00000000
dec1_active 00000000
dec1_pc 00000006
dec1_inst 11420000
dec1_opcode 00000000
dec1_src0 00000000
dec1_src1 00000002
dec1_dst 00000005
dec1_immediate 00000000
exec0_active 00000000
exec0_pc 00000006
exec0_inst 11420000
exec0_opcode 00000008
exec0_src0 00000000
exec0_src1 00000002
exec0_dst 00000005
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 000003f1
exec1_active 00000001
exec1_pc 00000006
exec1_inst 11420000
exec1_opcode 00000008
exec1_src0 00000000
exec1_src1 00000002
exec1_dst 00000005
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 000003f1
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 255
cycle_counter 000000ff
r2 000003f1
r3 00000455
r4 00000001
r5 00000009
r6 00000000
r7 0000000d
fetch0_active 00000000
fetch0_pc 00000009
fetch1_active 00000000
fetch1_pc 00000008
dec0_active 00000001
dec0_pc 00000007
dec0_inst 01690064
bubble 00000001
jtaken 00000000
dec1_active 00000000
dec1_pc 00000006
dec1_inst 11420000
dec1_opcode 00000000
dec1_src0 00000000
dec1_src1 00000002
dec1_dst 00000005
dec1_immediate 00000000
exec0_active 00000000
exec0_pc 00000006
exec0_inst 11420000
exec0_opcode 00000008
exec0_src0 00000000
exec0_src1 00000002
exec0_dst 00000005
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 000003f1
exec1_active 00000000
exec1_pc 00000006
exec1_inst 11420000
exec1_opcode 00000008
exec1_src0 00000000
exec1_src1 00000002
exec1_dst 00000005
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 000003f1
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 256
cycle_counter 00000100
r2 000003f1
r3 00000455
r4 00000001
r5 00000009
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000009
fetch1_active 00000001
fetch1_pc 00000008
dec0_active 00000001
dec0_pc 00000007
dec0_inst 00000000
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 00000007
dec1_inst 01690064
dec1_opcode 00000000
dec1_src0 00000005
dec1_src1 00000001
dec1_dst 00000005
dec1_immediate 00000064
exec0_active 00000000
exec0_pc 00000006
exec0_inst 11420000
exec0_opcode 00000008
exec0_src0 00000000
exec0_src1 00000002
exec0_dst 00000005
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 000003f1
exec1_active 00000000
exec1_pc 00000006
exec1_inst 11420000
exec1_opcode 00000008
exec1_src0 00000000
exec1_src1 00000002
exec1_dst 00000005
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 000003f1
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 257
cycle_counter 00000101
r2 000003f1
r3 00000455
r4 00000001
r5 00000009
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 0000000a
fetch1_active 00000001
fetch1_pc 00000009
dec0_active 00000001
dec0_pc 00000008
dec0_inst 122b0000
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 00000007
dec1_inst 00000000
dec1_opcode 00000000
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 00000000
exec0_active 00000001
exec0_pc 00000007
exec0_inst 01690064
exec0_opcode 00000000
exec0_src0 00000005
exec0_src1 00000001
exec0_dst 00000005
exec0_immediate 00000064
exec0_alu0 00000009
exec0_alu1 00000064
exec1_active 00000000
exec1_pc 00000006
exec1_inst 11420000
exec1_opcode 00000008
exec1_src0 00000000
exec1_src1 00000002
exec1_dst 00000005
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 000003f1
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 258
cycle_counter 00000102
r2 000003f1
r3 00000455
r4 00000001
r5 00000009
r6 00000000
r7 0000000d
fetch0_active 00000000
fetch0_pc 0000000a
fetch1_active 00000000
fetch1_pc 00000009
dec0_active 00000001
dec0_pc 00000008
dec0_inst 122b0000
bubble 00000001
jtaken 00000000
dec1_active 00000000
dec1_pc 00000007
dec1_inst 00000000
dec1_opcode 00000009
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 00000000
exec0_active 00000001
exec0_pc 00000007
exec0_inst 00000000
exec0_opcode 00000000
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000001
exec1_pc 00000007
exec1_inst 01690064
exec1_opcode 00000000
exec1_src0 00000005
exec1_src1 00000001
exec1_dst 00000005
exec1_immediate 00000064
exec1_alu0 00000009
exec1_alu1 00000064
exec1_aluout 0000006d
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 259
cycle_counter 00000103
r2 000003f1
r3 00000455
r4 00000001
r5 0000006d
r6 00000000
r7 0000000d
fetch0_active 00000000
fetch0_pc 0000000a
fetch1_active 00000000
fetch1_pc 00000009
dec0_active 00000001
dec0_pc 00000008
dec0_inst 122b0000
bubble 00000001
jtaken 00000000
dec1_active 00000000
dec1_pc 00000007
dec1_inst 00000000
dec1_opcode 00000009
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 00000000
exec0_active 00000000
exec0_pc 00000007
exec0_inst 00000000
exec0_opcode 00000000
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000001
exec1_pc 00000007
exec1_inst 00000000
exec1_opcode 00000000
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 260
cycle_counter 00000104
r2 000003f1
r3 00000455
r4 00000001
r5 0000006d
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 0000000a
fetch1_active 00000001
fetch1_pc 00000009
dec0_active 00000001
dec0_pc 00000008
dec0_inst 00000000
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 00000008
dec1_inst 122b0000
dec1_opcode 00000009
dec1_src0 00000005
dec1_src1 00000003
dec1_dst 00000000
dec1_immediate 00000000
exec0_active 00000000
exec0_pc 00000007
exec0_inst 00000000
exec0_opcode 00000000
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 00000007
exec1_inst 00000000
exec1_opcode 00000000
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 261
cycle_counter 00000105
r2 000003f1
r3 00000455
r4 00000001
r5 0000006d
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 0000000b
fetch1_active 00000001
fetch1_pc 0000000a
dec0_active 00000001
dec0_pc 00000009
dec0_inst 00910001
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 00000008
dec1_inst 00000000
dec1_opcode 00000000
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 00000000
exec0_active 00000001
exec0_pc 00000008
exec0_inst 122b0000
exec0_opcode 00000009
exec0_src0 00000005
exec0_src1 00000003
exec0_dst 00000000
exec0_immediate 00000000
exec0_alu0 0000006d
exec0_alu1 00000455
exec1_active 00000000
exec1_pc 00000007
exec1_inst 00000000
exec1_opcode 00000000
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 262
cycle_counter 00000106
r2 000003f1
r3 00000455
r4 00000001
r5 0000006d
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 0000000c
fetch1_active 00000001
fetch1_pc 0000000b
dec0_active 00000001
dec0_pc 0000000a
dec0_inst 00d90001
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 00000009
dec1_inst 00910001
dec1_opcode 00000000
dec1_src0 00000002
dec1_src1 00000001
dec1_dst 00000002
dec1_immediate 00000001
exec0_active 00000001
exec0_pc 00000008
exec0_inst 00000000
exec0_opcode 00000000
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000001
exec1_pc 00000008
exec1_inst 122b0000
exec1_opcode 00000009
exec1_src0 00000005
exec1_src1 00000003
exec1_dst 00000000
exec1_immediate 00000000
exec1_alu0 0000006d
exec1_alu1 00000455
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 263
cycle_counter 00000107
r2 000003f1
r3 00000455
r4 00000001
r5 0000006d
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 0000000d
fetch1_active 00000001
fetch1_pc 0000000c
dec0_active 00000001
dec0_pc 0000000b
dec0_inst 03210001
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 0000000a
dec1_inst 00d90001
dec1_opcode 00000000
dec1_src0 00000003
dec1_src1 00000001
dec1_dst 00000003
dec1_immediate 00000001
exec0_active 00000001
exec0_pc 00000009
exec0_inst 00910001
exec0_opcode 00000000
exec0_src0 00000002
exec0_src1 00000001
exec0_dst 00000002
exec0_immediate 00000001
exec0_alu0 000003f1
exec0_alu1 00000001
exec1_active 00000001
exec1_pc 00000008
exec1_inst 00000000
exec1_opcode 00000000
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 264
cycle_counter 00000108
r2 000003f1
r3 00000455
r4 00000001
r5 0000006d
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 0000000e
fetch1_active 00000001
fetch1_pc 0000000d
dec0_active 00000001
dec0_pc 0000000c
dec0_inst 17800000
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 0000000b
dec1_inst 03210001
dec1_opcode 00000001
dec1_src0 00000004
dec1_src1 00000001
dec1_dst 00000004
dec1_immediate 00000001
exec0_active 00000001
exec0_pc 0000000a
exec0_inst 00d90001
exec0_opcode 00000000
exec0_src0 00000003
exec0_src1 00000001
exec0_dst 00000003
exec0_immediate 00000001
exec0_alu0 00000455
exec0_alu1 00000001
exec1_active 00000001
exec1_pc 00000009
exec1_inst 00910001
exec1_opcode 00000000
exec1_src0 00000002
exec1_src1 00000001
exec1_dst 00000002
exec1_immediate 00000001
exec1_alu0 000003f1
exec1_alu1 00000001
exec1_aluout 000003f2
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 265
cycle_counter 00000109
r2 000003f2
r3 00000455
r4 00000001
r5 0000006d
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 0000000f
fetch1_active 00000001
fetch1_pc 0000000e
dec0_active 00000001
dec0_pc 0000000d
dec0_inst 28080005
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 0000000c
dec1_inst 17800000
dec1_opcode 0000000b
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000006
dec1_immediate 00000000
exec0_active 00000001
exec0_pc 0000000b
exec0_inst 03210001
exec0_opcode 00000001
exec0_src0 00000004
exec0_src1 00000001
exec0_dst 00000004
exec0_immediate 00000001
exec0_alu0 00000001
exec0_alu1 00000001
exec1_active 00000001
exec1_pc 0000000a
exec1_inst 00d90001
exec1_opcode 00000000
exec1_src0 00000003
exec1_src1 00000001
exec1_dst 00000003
exec1_immediate 00000001
exec1_alu0 00000455
exec1_alu1 00000001
exec1_aluout 00000456
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 266
cycle_counter 0000010a
r2 000003f2
r3 00000456
r4 00000001
r5 0000006d
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000010
fetch1_active 00000001
fetch1_pc 0000000f
dec0_active 00000001
dec0_pc 0000000e
dec0_inst 17800000
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 0000000d
dec1_inst 28080005
dec1_opcode 00000014
dec1_src0 00000001
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 00000005
exec0_active 00000001
exec0_pc 0000000c
exec0_inst 17800000
exec0_opcode 0000000b
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000006
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000001
exec1_pc 0000000b
exec1_inst 03210001
exec1_opcode 00000001
exec1_src0 00000004
exec1_src1 00000001
exec1_dst 00000004
exec1_immediate 00000001
exec1_alu0 00000001
exec1_alu1 00000001
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 267
cycle_counter 0000010b
r2 000003f2
r3 00000456
r4 00000000
r5 0000006d
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000011
fetch1_active 00000001
fetch1_pc 00000010
dec0_active 00000001
dec0_pc 0000000f
dec0_inst 00800000
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 0000000e
dec1_inst 17800000
dec1_opcode 0000000b
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000006
dec1_immediate 00000000
exec0_active 00000001
exec0_pc 0000000d
exec0_inst 28080005
exec0_opcode 00000014
exec0_src0 00000001
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 00000005
exec0_alu0 00000005
exec0_alu1 00000000
exec1_active 00000001
exec1_pc 0000000c
exec1_inst 17800000
exec1_opcode 0000000b
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000006
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 268
cycle_counter 0000010c
r2 000003f2
r3 00000456
r4 00000000
r5 0000006d
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000012
fetch1_active 00000001
fetch1_pc 00000011
dec0_active 00000001
dec0_pc 00000010
dec0_inst 26300012
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 0000000f
dec1_inst 00800000
dec1_opcode 00000000
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000002
dec1_immediate 00000000
exec0_active 00000001
exec0_pc 0000000e
exec0_inst 17800000
exec0_opcode 0000000b
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000006
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000001
exec1_pc 0000000d
exec1_inst 28080005
exec1_opcode 00000014
exec1_src0 00000001
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 00000005
exec1_alu0 00000005
exec1_alu1 00000000
exec1_aluout 00000001
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 269
cycle_counter 0000010d
r2 000003f2
r3 00000456
r4 00000000
r5 0000006d
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000005
fetch1_active 00000000
fetch1_pc 00000012
dec0_active 00000000
dec0_pc 00000011
dec0_inst 00810001
bubble 00000000
jtaken 00000001
dec1_active 00000000
dec1_pc 00000010
dec1_inst 26300012
dec1_opcode 00000013
dec1_src0 00000006
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 00000012
exec0_active 00000000
exec0_pc 0000000f
exec0_inst 00800000
exec0_opcode 00000000
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000002
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 0000000e
exec1_inst 17800000
exec1_opcode 0000000b
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000006
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000001
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 270
cycle_counter 0000010e
r2 000003f2
r3 00000456
r4 00000000
r5 0000006d
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000006
fetch1_active 00000001
fetch1_pc 00000005
dec0_active 00000000
dec0_pc 00000011
dec0_inst 00810001
bubble 00000000
jtaken 00000001
dec1_active 00000000
dec1_pc 00000010
dec1_inst 26300012
dec1_opcode 00000013
dec1_src0 00000006
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 00000012
exec0_active 00000000
exec0_pc 0000000f
exec0_inst 00800000
exec0_opcode 00000000
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000002
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 0000000e
exec1_inst 17800000
exec1_opcode 0000000b
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000006
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000001
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 271
cycle_counter 0000010f
r2 000003f2
r3 00000456
r4 00000000
r5 0000006d
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000007
fetch1_active 00000001
fetch1_pc 00000006
dec0_active 00000001
dec0_pc 00000005
dec0_inst 2420000e
bubble 00000000
jtaken 00000001
dec1_active 00000000
dec1_pc 00000010
dec1_inst 26300012
dec1_opcode 00000013
dec1_src0 00000006
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 00000012
exec0_active 00000000
exec0_pc 0000000f
exec0_inst 00800000
exec0_opcode 00000000
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000002
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 0000000e
exec1_inst 17800000
exec1_opcode 0000000b
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000006
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000001
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 272
cycle_counter 00000110
r2 000003f2
r3 00000456
r4 00000000
r5 0000006d
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 0000000e
fetch1_active 00000000
fetch1_pc 00000007
dec0_active 00000000
dec0_pc 00000006
dec0_inst 11420000
bubble 00000000
jtaken 00000001
dec1_active 00000001
dec1_pc 00000005
dec1_inst 2420000e
dec1_opcode 00000012
dec1_src0 00000004
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 0000000e
exec0_active 00000000
exec0_pc 0000000f
exec0_inst 00800000
exec0_opcode 00000000
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000002
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 0000000e
exec1_inst 17800000
exec1_opcode 0000000b
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000006
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000001
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 273
cycle_counter 00000111
r2 000003f2
r3 00000456
r4 00000000
r5 0000006d
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 0000000f
fetch1_active 00000001
fetch1_pc 0000000e
dec0_active 00000000
dec0_pc 00000006
dec0_inst 11420000
bubble 00000000
jtaken 00000001
dec1_active 00000000
dec1_pc 00000005
dec1_inst 2420000e
dec1_opcode 00000012
dec1_src0 00000004
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 0000000e
exec0_active 00000001
exec0_pc 00000005
exec0_inst 2420000e
exec0_opcode 00000012
exec0_src0 00000004
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 0000000e
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 0000000e
exec1_inst 17800000
exec1_opcode 0000000b
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000006
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000001
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 274
cycle_counter 00000112
r2 000003f2
r3 00000456
r4 00000000
r5 0000006d
r6 00000000
r7 0000000d
fetch0_active 00000001
fetch0_pc 00000010
fetch1_active 00000001
fetch1_pc 0000000f
dec0_active 00000001
dec0_pc 0000000e
dec0_inst 17800000
bubble 00000000
jtaken 00000001
dec1_active 00000000
dec1_pc 00000005
dec1_inst 2420000e
dec1_opcode 00000012
dec1_src0 00000004
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 0000000e
exec0_active 00000000
exec0_pc 00000005
exec0_inst 2420000e
exec0_opcode 00000012
exec0_src0 00000004
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 0000000e
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000001
exec1_pc 00000005
exec1_inst 2420000e
exec1_opcode 00000012
exec1_src0 00000004
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 0000000e
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000001
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 275
cycle_counter 00000113
r2 000003f2
r3 00000456
r4 00000000
r5 0000006d
r6 00000000
r7 00000005
fetch0_active 00000001
fetch0_pc 00000011
fetch1_active 00000001
fetch1_pc 00000010
dec0_active 00000001
dec0_pc 0000000f
dec0_inst 00800000
bubble 00000000
jtaken 00000001
dec1_active 00000001
dec1_pc 0000000e
dec1_inst 17800000
dec1_opcode 0000000b
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000006
dec1_immediate 00000000
exec0_active 00000000
exec0_pc 00000005
exec0_inst 2420000e
exec0_opcode 00000012
exec0_src0 00000004
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 0000000e
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 00000005
exec1_inst 2420000e
exec1_opcode 00000012
exec1_src0 00000004
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 0000000e
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000001
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 276
cycle_counter 00000114
r2 000003f2
r3 00000456
r4 00000000
r5 0000006d
r6 00000000
r7 00000005
fetch0_active 00000001
fetch0_pc 00000012
fetch1_active 00000001
fetch1_pc 00000011
dec0_active 00000001
dec0_pc 00000010
dec0_inst 26300012
bubble 00000000
jtaken 00000001
dec1_active 00000001
dec1_pc 0000000f
dec1_inst 00800000
dec1_opcode 00000000
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000002
dec1_immediate 00000000
exec0_active 00000001
exec0_pc 0000000e
exec0_inst 17800000
exec0_opcode 0000000b
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000006
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 00000005
exec1_inst 2420000e
exec1_opcode 00000012
exec1_src0 00000004
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 0000000e
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000001
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 277
cycle_counter 00000115
r2 000003f2
r3 00000456
r4 00000000
r5 0000006d
r6 00000000
r7 00000005
fetch0_active 00000000
fetch0_pc 00000012
fetch1_active 00000000
fetch1_pc 00000011
dec0_active 00000001
dec0_pc 00000010
dec0_inst 26300012
bubble 00000001
jtaken 00000001
dec1_active 00000000
dec1_pc 0000000f
dec1_inst 00800000
dec1_opcode 00000013
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000002
dec1_immediate 00000000
exec0_active 00000001
exec0_pc 0000000f
exec0_inst 00800000
exec0_opcode 00000000
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000002
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000001
exec1_pc 0000000e
exec1_inst 17800000
exec1_opcode 0000000b
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000006
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000001
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 278
cycle_counter 00000116
r2 000003f2
r3 00000456
r4 00000000
r5 0000006d
r6 00000000
r7 00000005
fetch0_active 00000000
fetch0_pc 00000012
fetch1_active 00000000
fetch1_pc 00000011
dec0_active 00000001
dec0_pc 00000010
dec0_inst 26300012
bubble 00000001
jtaken 00000001
dec1_active 00000000
dec1_pc 0000000f
dec1_inst 00800000
dec1_opcode 00000013
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000002
dec1_immediate 00000000
exec0_active 00000000
exec0_pc 0000000f
exec0_inst 00800000
exec0_opcode 00000000
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000002
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000001
exec1_pc 0000000f
exec1_inst 00800000
exec1_opcode 00000000
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000002
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 279
cycle_counter 00000117
r2 00000000
r3 00000456
r4 00000000
r5 0000006d
r6 00000000
r7 00000005
fetch0_active 00000001
fetch0_pc 00000012
fetch1_active 00000000
fetch1_pc 00000011
dec0_active 00000000
dec0_pc 00000010
dec0_inst 00000000
bubble 00000000
jtaken 00000001
dec1_active 00000001
dec1_pc 00000010
dec1_inst 26300012
dec1_opcode 00000013
dec1_src0 00000006
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 00000012
exec0_active 00000000
exec0_pc 0000000f
exec0_inst 00800000
exec0_opcode 00000000
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000002
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 0000000f
exec1_inst 00800000
exec1_opcode 00000000
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000002
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 280
cycle_counter 00000118
r2 00000000
r3 00000456
r4 00000000
r5 0000006d
r6 00000000
r7 00000005
fetch0_active 00000001
fetch0_pc 00000012
fetch1_active 00000001
fetch1_pc 00000012
dec0_active 00000000
dec0_pc 00000010
dec0_inst 00000000
bubble 00000000
jtaken 00000001
dec1_active 00000000
dec1_pc 00000010
dec1_inst 26300012
dec1_opcode 00000013
dec1_src0 00000006
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 00000012
exec0_active 00000001
exec0_pc 00000010
exec0_inst 26300012
exec0_opcode 00000013
exec0_src0 00000006
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 00000012
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 0000000f
exec1_inst 00800000
exec1_opcode 00000000
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000002
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 281
cycle_counter 00000119
r2 00000000
r3 00000456
r4 00000000
r5 0000006d
r6 00000000
r7 00000005
fetch0_active 00000001
fetch0_pc 00000012
fetch1_active 00000001
fetch1_pc 00000012
dec0_active 00000001
dec0_pc 00000012
dec0_inst 30000000
bubble 00000000
jtaken 00000001
dec1_active 00000000
dec1_pc 00000010
dec1_inst 26300012
dec1_opcode 00000013
dec1_src0 00000006
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 00000012
exec0_active 00000000
exec0_pc 00000010
exec0_inst 26300012
exec0_opcode 00000013
exec0_src0 00000006
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 00000012
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000001
exec1_pc 00000010
exec1_inst 26300012
exec1_opcode 00000013
exec1_src0 00000006
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 00000012
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 282
cycle_counter 0000011a
r2 00000000
r3 00000456
r4 00000000
r5 0000006d
r6 00000000
r7 00000005
fetch0_active 00000001
fetch0_pc 00000011
fetch1_active 00000000
fetch1_pc 00000012
dec0_active 00000000
dec0_pc 00000012
dec0_inst 30000000
bubble 00000000
jtaken 00000000
dec1_active 00000000
dec1_pc 00000012
dec1_inst 30000000
dec1_opcode 00000018
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 00000000
exec0_active 00000000
exec0_pc 00000010
exec0_inst 26300012
exec0_opcode 00000013
exec0_src0 00000006
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 00000012
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 00000010
exec1_inst 26300012
exec1_opcode 00000013
exec1_src0 00000006
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 00000012
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 283
cycle_counter 0000011b
r2 00000000
r3 00000456
r4 00000000
r5 0000006d
r6 00000000
r7 00000005
fetch0_active 00000001
fetch0_pc 00000012
fetch1_active 00000001
fetch1_pc 00000011
dec0_active 00000000
dec0_pc 00000012
dec0_inst 30000000
bubble 00000000
jtaken 00000000
dec1_active 00000000
dec1_pc 00000012
dec1_inst 30000000
dec1_opcode 00000018
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 00000000
exec0_active 00000000
exec0_pc 00000010
exec0_inst 26300012
exec0_opcode 00000013
exec0_src0 00000006
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 00000012
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 00000010
exec1_inst 26300012
exec1_opcode 00000013
exec1_src0 00000006
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 00000012
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 284
cycle_counter 0000011c
r2 00000000
r3 00000456
r4 00000000
r5 0000006d
r6 00000000
r7 00000005
fetch0_active 00000001
fetch0_pc 00000013
fetch1_active 00000001
fetch1_pc 00000012
dec0_active 00000001
dec0_pc 00000011
dec0_inst 00810001
bubble 00000000
jtaken 00000000
dec1_active 00000000
dec1_pc 00000012
dec1_inst 30000000
dec1_opcode 00000018
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 00000000
exec0_active 00000000
exec0_pc 00000010
exec0_inst 26300012
exec0_opcode 00000013
exec0_src0 00000006
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 00000012
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 00000010
exec1_inst 26300012
exec1_opcode 00000013
exec1_src0 00000006
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 00000012
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 285
cycle_counter 0000011d
r2 00000000
r3 00000456
r4 00000000
r5 0000006d
r6 00000000
r7 00000005
fetch0_active 00000001
fetch0_pc 00000014
fetch1_active 00000001
fetch1_pc 00000013
dec0_active 00000001
dec0_pc 00000012
dec0_inst 30000000
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 00000011
dec1_inst 00810001
dec1_opcode 00000000
dec1_src0 00000000
dec1_src1 00000001
dec1_dst 00000002
dec1_immediate 00000001
exec0_active 00000000
exec0_pc 00000010
exec0_inst 26300012
exec0_opcode 00000013
exec0_src0 00000006
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 00000012
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000000
exec1_pc 00000010
exec1_inst 26300012
exec1_opcode 00000013
exec1_src0 00000006
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 00000012
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 286
cycle_counter 0000011e
r2 00000000
r3 00000456
r4 00000000
r5 0000006d
r6 00000000
r7 00000005
fetch0_active 00000001
fetch0_pc 00000015
fetch1_active 00000001
fetch1_pc 00000014
dec0_active 00000001
dec0_pc 00000013
dec0_inst 00000000
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 00000012
dec1_inst 30000000
dec1_opcode 00000018
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 00000000
exec0_active 00000001
exec0_pc 00000011
exec0_inst 00810001
exec0_opcode 00000000
exec0_src0 00000000
exec0_src1 00000001
exec0_dst 00000002
exec0_immediate 00000001
exec0_alu0 00000000
exec0_alu1 00000001
exec1_active 00000000
exec1_pc 00000010
exec1_inst 26300012
exec1_opcode 00000013
exec1_src0 00000006
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 00000012
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000000
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 287
cycle_counter 0000011f
r2 00000000
r3 00000456
r4 00000000
r5 0000006d
r6 00000000
r7 00000005
fetch0_active 00000001
fetch0_pc 00000016
fetch1_active 00000001
fetch1_pc 00000015
dec0_active 00000001
dec0_pc 00000014
dec0_inst 00000000
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 00000013
dec1_inst 00000000
dec1_opcode 00000000
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 00000000
exec0_active 00000001
exec0_pc 00000012
exec0_inst 30000000
exec0_opcode 00000018
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000001
exec1_pc 00000011
exec1_inst 00810001
exec1_opcode 00000000
exec1_src0 00000000
exec1_src1 00000001
exec1_dst 00000002
exec1_immediate 00000001
exec1_alu0 00000000
exec1_alu1 00000001
exec1_aluout 00000001
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

cycle 288
cycle_counter 00000120
r2 00000001
r3 00000456
r4 00000000
r5 0000006d
r6 00000000
r7 00000005
fetch0_active 00000001
fetch0_pc 00000017
fetch1_active 00000001
fetch1_pc 00000016
dec0_active 00000001
dec0_pc 00000015
dec0_inst 00000000
bubble 00000000
jtaken 00000000
dec1_active 00000001
dec1_pc 00000014
dec1_inst 00000000
dec1_opcode 00000000
dec1_src0 00000000
dec1_src1 00000000
dec1_dst 00000000
dec1_immediate 00000000
exec0_active 00000001
exec0_pc 00000013
exec0_inst 00000000
exec0_opcode 00000000
exec0_src0 00000000
exec0_src1 00000000
exec0_dst 00000000
exec0_immediate 00000000
exec0_alu0 00000000
exec0_alu1 00000000
exec1_active 00000001
exec1_pc 00000012
exec1_inst 30000000
exec1_opcode 00000018
exec1_src0 00000000
exec1_src1 00000000
exec1_dst 00000000
exec1_immediate 00000000
exec1_alu0 00000000
exec1_alu1 00000000
exec1_aluout 00000001
dma_raddr 00000406
dma_waddr 000004ce
dma_cnt 00000000
dma_reg 0000001d
dma_write_active 00000000
dma_sample_active 00000000

