// Seed: 3789977744
module module_0 (
    input id_0,
    output id_1,
    input id_2,
    output logic id_3,
    inout reg id_4,
    output logic id_5,
    input id_6,
    output logic id_7,
    input reg id_8
);
  logic id_9;
  always @(id_6 or negedge 1'b0) begin
    id_4 <= id_4;
  end
  assign id_4 = id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input id_6;
  input id_5;
  inout id_4;
  output id_3;
  inout id_2;
  output id_1;
  assign id_4[1] = id_6;
  defparam id_9.id_10 = 1;
  assign id_10   = 1;
  always @(posedge id_4) id_9 <= 1;
  logic id_11;
endmodule
