## Fibonacci Number generator Circuit
This folder contains the Verilog implementation of a digital circuit that generates Fibonacci numbers. It includes the design module, a comprehensive testbench       for verification, and a Value Change Dump (VCD) file to visualize the simulation waveforms.

Circuit's waveform after applying the testbench file fib_tb.v 
<img width="1662" height="248" alt="image" src="https://github.com/user-attachments/assets/0077f9ad-42c0-477c-920c-400f70231180" />
