
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000064                       # Number of seconds simulated
sim_ticks                                    63737000                       # Number of ticks simulated
final_tick                                   63737000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  22106                       # Simulator instruction rate (inst/s)
host_op_rate                                    25764                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               28690091                       # Simulator tick rate (ticks/s)
host_mem_usage                                 650840                       # Number of bytes of host memory used
host_seconds                                     2.22                       # Real time elapsed on the host
sim_insts                                       49109                       # Number of instructions simulated
sim_ops                                         57236                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           41408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           14528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher         2688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              58624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        41408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         41408                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst              647                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              227                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher           42                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 916                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          649669737                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          227936677                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher      42173306                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             919779720                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     649669737                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        649669737                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         649669737                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         227936677                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher     42173306                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            919779720                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         916                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       916                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  58624                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   58624                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                95                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                37                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                60                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               105                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                67                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                99                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               119                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                77                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                57                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               43                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               20                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               35                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               18                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               65                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      63621000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   916                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     549                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     274                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      54                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          161                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    361.341615                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   232.004685                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   331.505941                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           39     24.22%     24.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           41     25.47%     49.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           26     16.15%     65.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           10      6.21%     72.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            8      4.97%     77.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            8      4.97%     81.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            5      3.11%     85.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            3      1.86%     86.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           21     13.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          161                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                      7477250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                24652250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    4580000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      8162.94                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26912.94                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       919.78                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    919.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.19                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.69                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      752                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.10                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      69455.24                       # Average gap between requests
system.mem_ctrls.pageHitRate                    82.10                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                   778680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   424875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 4453800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy              4068480                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             41637645                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1012500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy               52375980                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            837.195229                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE      1478750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       2080000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      59016000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   430920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   235125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 2511600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy              4068480                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             37767915                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              4400250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy               49414290                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            789.996643                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE      7427000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       2080000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      53385000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu.branchPred.lookups                   17342                       # Number of BP lookups
system.cpu.branchPred.condPredicted             11870                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              2250                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                 6346                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                    5354                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             84.368106                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    1645                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                 94                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                   36                       # Number of system calls
system.cpu.numCycles                           127475                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              21331                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                          85711                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                       17342                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches               6999                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                         51555                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    4615                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  713                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           172                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles          873                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                     29278                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   607                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples              76951                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.300113                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.273263                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    30139     39.17%     39.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    17734     23.05%     62.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     4923      6.40%     68.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    24155     31.39%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                76951                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.136042                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.672375                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                    23591                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                  9750                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                     40902                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                   821                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   1887                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                 2450                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   444                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                  84361                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  7581                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                   1887                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                    29121                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                    4764                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2919                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                     36164                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                  2096                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                  77834                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                  2968                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                   326                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                    202                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                     54                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                   1352                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands               86974                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups                351150                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups            90405                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                 64269                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    22705                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                114                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            116                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                      1865                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                13369                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                9192                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                98                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              142                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                      74649                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 157                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                     67728                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              1128                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           17570                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        45286                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             21                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples         76951                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.880145                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.068441                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               40619     52.79%     52.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               12805     16.64%     69.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               16252     21.12%     90.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                6685      8.69%     99.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                 586      0.76%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   4      0.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           76951                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    6394     45.88%     45.88% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     45.88% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     45.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     45.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     45.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     45.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     45.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     45.88% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     45.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     45.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     45.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     45.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     45.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     45.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     45.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     45.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     45.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     45.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     45.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     45.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     45.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     45.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     45.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     45.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     45.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     45.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     45.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     45.88% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     45.88% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   3649     26.18%     72.07% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  3893     27.93%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 46841     69.16%     69.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  118      0.17%     69.33% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     69.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     69.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     69.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     69.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     69.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     69.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     69.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     69.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     69.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     69.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     69.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     69.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     69.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     69.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     69.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     69.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     69.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     69.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     69.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     69.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     69.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     69.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     69.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              7      0.01%     69.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     69.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     69.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     69.35% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                12561     18.55%     87.89% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                8201     12.11%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  67728                       # Type of FU issued
system.cpu.iq.rate                           0.531304                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       13936                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.205764                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads             227427                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes             92384                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses        63685                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  44                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                  81636                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      28                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads              186                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         3648                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           24                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         2072                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           76                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            34                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   1887                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                    1657                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   194                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts               74813                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                 13369                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                 9192                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                107                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      3                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   187                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             24                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            281                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         1667                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 1948                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                 64627                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                 11486                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              3101                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             7                       # number of nop insts executed
system.cpu.iew.exec_refs                        19208                       # number of memory reference insts executed
system.cpu.iew.exec_branches                    11191                       # Number of branches executed
system.cpu.iew.exec_stores                       7722                       # Number of stores executed
system.cpu.iew.exec_rate                     0.506978                       # Inst execution rate
system.cpu.iew.wb_sent                          63841                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                         63701                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                     35640                       # num instructions producing a value
system.cpu.iew.wb_consumers                     61716                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.499714                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.577484                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts           14448                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             136                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              1830                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples        74111                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.772301                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.383464                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        46818     63.17%     63.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        13493     18.21%     81.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         6556      8.85%     90.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         3201      4.32%     94.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         1878      2.53%     97.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5          816      1.10%     98.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          539      0.73%     98.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7          278      0.38%     99.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8          532      0.72%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        74111                       # Number of insts commited each cycle
system.cpu.commit.committedInsts                49109                       # Number of instructions committed
system.cpu.commit.committedOps                  57236                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                          16841                       # Number of memory references committed
system.cpu.commit.loads                          9721                       # Number of loads committed
system.cpu.commit.membars                          50                       # Number of memory barriers committed
system.cpu.commit.branches                       9904                       # Number of branches committed
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                     49621                       # Number of committed integer instructions.
system.cpu.commit.function_calls                  961                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            40271     70.36%     70.36% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             117      0.20%     70.56% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     70.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     70.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     70.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     70.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     70.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     70.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     70.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     70.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     70.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     70.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     70.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     70.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     70.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     70.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     70.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     70.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     70.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     70.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     70.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     70.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     70.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     70.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     70.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            7      0.01%     70.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     70.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.58% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            9721     16.98%     87.56% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           7120     12.44%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             57236                       # Class of committed instruction
system.cpu.commit.bw_lim_events                   532                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                       144808                       # The number of ROB reads
system.cpu.rob.rob_writes                      146214                       # The number of ROB writes
system.cpu.timesIdled                             549                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           50524                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                       49109                       # Number of Instructions Simulated
system.cpu.committedOps                         57236                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.595756                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.595756                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.385244                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.385244                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                    70316                       # number of integer regfile reads
system.cpu.int_regfile_writes                   39440                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                    225669                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    31289                       # number of cc regfile writes
system.cpu.misc_regfile_reads                   19421                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    101                       # number of misc regfile writes
system.cpu.dcache.tags.replacements                 6                       # number of replacements
system.cpu.dcache.tags.tagsinuse           187.813991                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               17121                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               280                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             61.146429                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   187.813991                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.183412                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.183412                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          274                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          250                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.267578                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             35872                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            35872                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data        10595                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           10595                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data         6426                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           6426                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data           50                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           50                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data           50                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           50                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data         17021                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            17021                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data        17021                       # number of overall hits
system.cpu.dcache.overall_hits::total           17021                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          357                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           357                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          318                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          318                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data          675                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            675                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          675                       # number of overall misses
system.cpu.dcache.overall_misses::total           675                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     22244230                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     22244230                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     13579000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     13579000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     35823230                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     35823230                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     35823230                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     35823230                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data        10952                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        10952                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data         6744                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         6744                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data           50                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           50                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           50                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data        17696                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        17696                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data        17696                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        17696                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.032597                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.032597                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.047153                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.047153                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.038144                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.038144                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.038144                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.038144                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 62308.767507                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62308.767507                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 42701.257862                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 42701.257862                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 53071.451852                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 53071.451852                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 53071.451852                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 53071.451852                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1485                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              27                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           55                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu.dcache.writebacks::total                 1                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          148                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          148                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          247                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          247                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          395                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          395                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          395                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          395                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          209                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          209                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data           71                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           71                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          280                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          280                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          280                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          280                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     14030763                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     14030763                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      3550500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      3550500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     17581263                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     17581263                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     17581263                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     17581263                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.019083                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019083                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.010528                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010528                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.015823                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015823                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.015823                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015823                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 67132.837321                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67132.837321                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 50007.042254                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 50007.042254                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 62790.225000                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62790.225000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 62790.225000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62790.225000                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements               881                       # number of replacements
system.cpu.icache.tags.tagsinuse           298.720298                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               27771                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1301                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             21.345888                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   298.720298                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.583438                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.583438                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          420                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          309                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.820312                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             59839                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            59839                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst        27771                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           27771                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst         27771                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            27771                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst        27771                       # number of overall hits
system.cpu.icache.overall_hits::total           27771                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1498                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1498                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1498                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1498                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1498                       # number of overall misses
system.cpu.icache.overall_misses::total          1498                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     59243725                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     59243725                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     59243725                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     59243725                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     59243725                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     59243725                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst        29269                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        29269                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst        29269                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        29269                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst        29269                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        29269                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.051180                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.051180                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.051180                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.051180                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.051180                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.051180                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 39548.548064                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 39548.548064                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 39548.548064                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 39548.548064                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 39548.548064                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 39548.548064                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        19857                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets           50                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               268                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    74.093284                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets           25                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          196                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          196                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          196                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          196                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          196                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          196                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1302                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1302                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1302                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1302                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1302                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1302                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     49087981                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     49087981                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     49087981                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     49087981                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     49087981                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     49087981                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.044484                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.044484                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.044484                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.044484                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.044484                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.044484                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 37701.982335                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 37701.982335                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 37701.982335                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 37701.982335                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 37701.982335                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 37701.982335                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.l2.prefetcher.num_hwpf_issued              151                       # number of hwpf issued
system.l2.prefetcher.pfIdentified                 151                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                     1                       # number of prefetches not generated due to page crossing
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                   529.734182                       # Cycle average of tags in use
system.l2.tags.total_refs                         673                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       845                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.796450                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::cpu.inst        400.605241                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        116.952156                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher    12.176785                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::cpu.inst         0.012226                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.003569                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.000372                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.016166                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            19                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024           826                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           74                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          752                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000580                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.025208                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     13580                       # Number of tag accesses
system.l2.tags.data_accesses                    13580                       # Number of data accesses
system.l2.ReadReq_hits::cpu.inst                  653                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                   17                       # number of ReadReq hits
system.l2.ReadReq_hits::total                     670                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks                1                       # number of Writeback hits
system.l2.Writeback_hits::total                     1                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data                 23                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    23                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                   653                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                    40                       # number of demand (read+write) hits
system.l2.demand_hits::total                      693                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                  653                       # number of overall hits
system.l2.overall_hits::cpu.data                   40                       # number of overall hits
system.l2.overall_hits::total                     693                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                649                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                192                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   841                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data               48                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  48                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 649                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 240                       # number of demand (read+write) misses
system.l2.demand_misses::total                    889                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                649                       # number of overall misses
system.l2.overall_misses::cpu.data                240                       # number of overall misses
system.l2.overall_misses::total                   889                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     44182500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data     13708750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        57891250                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data      3330000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       3330000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      44182500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      17038750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         61221250                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     44182500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     17038750                       # number of overall miss cycles
system.l2.overall_miss_latency::total        61221250                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst             1302                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data              209                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                1511                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks            1                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total                 1                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data             71                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                71                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              1302                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data               280                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1582                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             1302                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data              280                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1582                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.498464                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.918660                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.556585                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.676056                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.676056                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.498464                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.857143                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.561947                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.498464                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.857143                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.561947                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 68077.812018                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 71399.739583                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 68836.206897                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data        69375                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        69375                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 68077.812018                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 70994.791667                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 68865.298088                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 68077.812018                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 70994.791667                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 68865.298088                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_hits::cpu.inst               1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu.data              13                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                 14                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu.inst                1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu.data               13                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  14                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.inst               1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu.data              13                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 14                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu.inst           648                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data           179                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              827                       # number of ReadReq MSHR misses
system.l2.HardPFReq_mshr_misses::l2.prefetcher           44                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total             44                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data           48                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             48                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            648                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            227                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               875                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           648                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           227                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher           44                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              919                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     38622000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data     11414000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     50036000                       # number of ReadReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher      2482635                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total      2482635                       # number of HardPFReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data      2924500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      2924500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     38622000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     14338500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     52960500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     38622000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     14338500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher      2482635                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     55443135                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.497696                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.856459                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.547320                       # mshr miss rate for ReadReq accesses
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.676056                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.676056                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.497696                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.810714                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.553097                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.497696                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.810714                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.580910                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 59601.851852                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 63765.363128                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 60503.022975                       # average ReadReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 56423.522727                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 56423.522727                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 60927.083333                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 60927.083333                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 59601.851852                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 63165.198238                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 60526.285714                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 59601.851852                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 63165.198238                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 56423.522727                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 60329.853101                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 868                       # Transaction distribution
system.membus.trans_dist::ReadResp                868                       # Transaction distribution
system.membus.trans_dist::ReadExReq                48                       # Transaction distribution
system.membus.trans_dist::ReadExResp               48                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1832                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1832                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        58624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   58624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples               916                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     916    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 916                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1141413                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4842750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.6                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq               1511                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp              1510                       # Transaction distribution
system.tol2bus.trans_dist::Writeback                1                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq               70                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               71                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              71                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2603                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side          561                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  3164                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        83264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        17984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 101248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              70                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples             1653                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            1.042347                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.201441                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1583     95.77%     95.77% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     70      4.23%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               1653                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy             792500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2083498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            453237                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
