$date
	Fri Feb 27 15:48:12 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb $end
$scope module stim1 $end
$var wire 1 ! clk $end
$upscope $end
$upscope $end
$scope module tb $end
$var wire 1 " tb_mismatch $end
$upscope $end
$scope module tb $end
$var wire 1 # in1 $end
$upscope $end
$scope module tb $end
$var wire 1 $ in2 $end
$upscope $end
$scope module tb $end
$var wire 1 % out_ref $end
$upscope $end
$scope module tb $end
$var wire 1 & out_dut $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x&
x%
x$
x#
0"
0!
$end
#5
0"
0&
0%
0#
0$
1!
#10
1$
0!
#15
1!
#20
1#
0!
#25
0#
1!
#30
0!
#35
1!
#40
0"
1&
1%
1#
0$
0!
#45
0"
0&
0%
0#
1$
1!
#50
0!
#55
0"
1&
1%
1#
0$
1!
#60
0"
0&
0%
0#
1$
0!
#65
1!
#70
0$
0!
#75
1$
1!
#80
0"
1&
1%
1#
0$
0!
#85
0"
0&
0%
0#
1$
1!
#90
0"
1&
1%
1#
0$
0!
#95
0"
0&
0%
0#
1$
1!
#100
1#
0!
#105
0"
1&
1%
0$
1!
#110
0"
0&
0%
1$
0!
#115
0"
1&
1%
0$
1!
#120
0!
#125
0"
0&
0%
0#
1!
#130
1$
0!
#135
0$
1!
#140
1$
0!
#145
1!
#150
0!
#155
1#
1!
#160
0"
1&
1%
0$
0!
#165
0"
0&
0%
0#
1!
#170
0!
#175
0"
1&
1%
1#
1!
#180
0"
0&
0%
0#
1$
0!
#185
0"
1&
1%
1#
0$
1!
#190
0"
0&
0%
1$
0!
#195
0#
1!
#200
1#
0!
#205
1!
#210
0#
0!
#215
0"
1&
1%
1#
0$
1!
#220
0!
#225
0"
0&
0%
0#
1$
1!
#230
1#
0!
#235
1!
#240
0"
1&
1%
0$
0!
#245
1!
#250
0"
0&
0%
0#
0!
#255
0"
1&
1%
1#
1!
#260
0!
#265
0"
0&
0%
0#
1$
1!
#270
0$
0!
#275
1!
#280
1$
0!
#285
1#
1!
#290
0"
1&
1%
0$
0!
#295
1!
#300
0!
#305
0"
0&
0%
0#
1!
#310
0"
1&
1%
1#
0!
#315
0"
0&
0%
1$
1!
#320
0#
0!
#325
1!
#330
1#
0!
#335
1!
#340
0"
1&
1%
0$
0!
#345
1!
#350
0"
0&
0%
0#
1$
0!
#355
1!
#360
0!
#365
0"
1&
1%
1#
0$
1!
#370
0"
0&
0%
0#
0!
#375
1#
1$
1!
#380
0!
#385
0#
0$
1!
#390
1#
1$
0!
#395
1!
#400
0#
0$
0!
#405
1#
1$
1!
#410
0#
0!
#415
1!
#420
0$
0!
#425
1#
1$
1!
#430
0#
0!
#435
0"
1&
1%
1#
0$
1!
#440
0"
0&
0%
0#
0!
#445
0"
1&
1%
1#
1!
#450
0"
0&
0%
0#
0!
#455
1#
1$
1!
#460
0#
0!
#465
0"
1&
1%
1#
0$
1!
#470
0!
#475
0"
0&
0%
0#
1$
1!
#480
0!
#485
1#
1!
#490
0!
#495
0#
1!
#500
0$
0!
#501
