module up_down_counter (
    input  wire clk,
    input  wire reset_n,
    input  wire up_down,
    output reg  [3:0] count
);

always @(posedge clk) begin
    if (!reset_n)
        count <= 4'b0000;
    else if (up_down)
        count <= count + 1;
    else
        count <= count - 1;
end

endmodule
